Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Sat Nov 17 16:30:51 2018
| Host         : LAPTOP-8RH9CDEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8812 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.282     -186.979                     96                19979        0.026        0.000                      0                19979        3.000        0.000                       0                  8822  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0    {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
clk_virt                {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0_1  {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
tck                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.075        0.000                      0                18811        0.122        0.000                      0                18811        8.750        0.000                       0                  8498  
  clk_out2_clk_wiz_0          4.009        0.000                      0                  692        0.109        0.000                      0                  692        5.417        0.000                       0                   259  
  clk_out3_clk_wiz_0         90.674        0.000                      0                  104        0.193        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.077        0.000                      0                18811        0.122        0.000                      0                18811        8.750        0.000                       0                  8498  
  clk_out2_clk_wiz_0_1        4.010        0.000                      0                  692        0.109        0.000                      0                  692        5.417        0.000                       0                   259  
  clk_out3_clk_wiz_0_1       90.678        0.000                      0                  104        0.193        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          2.956        0.000                      0                   33        0.070        0.000                      0                   33  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0         -1.756      -60.849                     37                   37        0.109        0.000                      0                   37  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.075        0.000                      0                18811        0.032        0.000                      0                18811  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          2.956        0.000                      0                   33        0.070        0.000                      0                   33  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.751      -60.686                     37                   37        0.113        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.364        0.000                      0                   38        0.061        0.000                      0                   38  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.366        0.000                      0                   38        0.062        0.000                      0                   38  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.009        0.000                      0                  692        0.026        0.000                      0                  692  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0         -2.282     -126.130                     59                   59        0.113        0.000                      0                   59  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0         -2.282     -126.130                     59                   59        0.113        0.000                      0                   59  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         90.674        0.000                      0                  104        0.060        0.000                      0                  104  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.075        0.000                      0                18811        0.032        0.000                      0                18811  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        2.958        0.000                      0                   33        0.072        0.000                      0                   33  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.756      -60.849                     37                   37        0.109        0.000                      0                   37  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        2.958        0.000                      0                   33        0.072        0.000                      0                   33  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -1.751      -60.686                     37                   37        0.113        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.364        0.000                      0                   38        0.061        0.000                      0                   38  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.009        0.000                      0                  692        0.026        0.000                      0                  692  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.366        0.000                      0                   38        0.062        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1       -2.277     -125.869                     59                   59        0.118        0.000                      0                   59  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       90.674        0.000                      0                  104        0.060        0.000                      0                  104  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1       -2.277     -125.869                     59                   59        0.118        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         12.859        0.000                      0                  188        0.336        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.859        0.000                      0                  188        0.247        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.859        0.000                      0                  188        0.247        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       12.861        0.000                      0                  188        0.336        0.000                      0                  188  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.512        0.000                      0                   80        0.374        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.514        0.000                      0                   80        0.376        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.512        0.000                      0                   80        0.374        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.514        0.000                      0                   80        0.376        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 4.536ns (23.471%)  route 14.790ns (76.529%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.526    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.650 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.916    18.566    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.566    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.286ns  (logic 4.536ns (23.520%)  route 14.750ns (76.480%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.526    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.650 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.876    18.526    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.259ns  (logic 4.536ns (23.552%)  route 14.723ns (76.448%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.782    17.746    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.870 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.630    18.500    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.536ns (23.616%)  route 14.671ns (76.384%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.465    17.428    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.552 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.896    18.447    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.536ns (23.616%)  route 14.671ns (76.384%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.465    17.428    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.552 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.896    18.447    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 4.536ns (23.690%)  route 14.611ns (76.309%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.783    17.747    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.871 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.517    18.387    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.140ns  (logic 4.536ns (23.699%)  route 14.604ns (76.301%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.783    17.747    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.871 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.509    18.380    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.380    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.137ns  (logic 4.536ns (23.703%)  route 14.601ns (76.297%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.782    17.746    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.870 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.507    18.377    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.377    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.030ns  (logic 4.536ns (23.835%)  route 14.494ns (76.164%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.507    17.470    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.594 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.677    18.271    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.090    19.164    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.271    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.018ns  (logic 4.536ns (23.851%)  route 14.482ns (76.149%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.631    17.595    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.719 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.539    18.258    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.090    19.164    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.624    -0.540    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.343    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.897    -0.776    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.540    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.075    -0.465    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.330    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.071    -0.458    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.322    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.075    -0.454    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.028%)  route 0.217ns (56.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X8Y41          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/Q
                         net (fo=17, routed)          0.217    -0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][2]
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.281    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (42.991%)  route 0.217ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X8Y42          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/Q
                         net (fo=17, routed)          0.217    -0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][3]
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.281    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.576    -0.588    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.360    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.315 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.315    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X10Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.847    -0.826    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.120    -0.455    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X9Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__252/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X8Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X8Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.120    -0.390    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[16]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[16]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[16]
    SLICE_X12Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.120    -0.390    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[32]
    SLICE_X10Y44         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[32]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[32]
    SLICE_X10Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.390    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X25Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.335    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[5]
    SLICE_X24Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[5]_i_1__91/O
                         net (fo=1, routed)           0.000    -0.290    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[5]
    SLICE_X24Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X24Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.091    -0.431    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 1.706ns (18.482%)  route 7.525ns (81.518%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.237     3.127    icon1/p_0_in[0]
    SLICE_X22Y12         LUT2 (Prop_lut2_I0_O)        0.118     3.245 r  icon1/map_row[1]_i_17/O
                         net (fo=51, routed)          1.614     4.858    dtg/bbstub_LocX_reg[7]_24
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.184 r  dtg/map_row[0]_i_10/O
                         net (fo=3, routed)           0.819     6.003    dtg/map_row[0]_i_10_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.127 f  dtg/read1_i_7/O
                         net (fo=1, routed)           0.658     6.785    dtg/read1_i_7_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.909 r  dtg/read1_i_4/O
                         net (fo=1, routed)           0.568     7.478    dtg/read1_i_4_n_0
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  dtg/read1_i_2/O
                         net (fo=1, routed)           0.780     8.382    dtg/read1_i_2_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.506 r  dtg/read1_i_1/O
                         net (fo=1, routed)           0.000     8.506    icon1/pixel_row_reg[11]
    SLICE_X25Y8          FDRE                                         r  icon1/read1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/read1_reg/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.031    12.515    icon1/read1_reg
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 4.234ns (46.638%)  route 4.844ns (53.362%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.362     4.138    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.262 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.836     5.098    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.153     5.251 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.836     6.087    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X15Y3          LUT5 (Prop_lut5_I1_O)        0.327     6.414 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.414    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.946 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.946    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.217 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.810     8.027    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X16Y4          LUT6 (Prop_lut6_I2_O)        0.373     8.400 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.400    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.084    12.486    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.029    12.515    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 4.260ns (46.791%)  route 4.844ns (53.209%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.362     4.138    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.262 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.836     5.098    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.153     5.251 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.836     6.087    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X15Y3          LUT5 (Prop_lut5_I1_O)        0.327     6.414 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.414    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.946 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.946    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.217 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.810     8.027    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X16Y4          LUT5 (Prop_lut5_I2_O)        0.399     8.426 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.426    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.084    12.486    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.075    12.561    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 3.289ns (38.408%)  route 5.274ns (61.592%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.625     7.885    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.084    12.486    
    SLICE_X11Y12         FDCE (Setup_fdce_C_CE)      -0.407    12.079    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.137ns (23.662%)  route 6.894ns (76.338%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.122     3.012    icon1/p_0_in[0]
    SLICE_X19Y11         LUT5 (Prop_lut5_I0_O)        0.118     3.130 r  icon1/map_row[1]_i_15/O
                         net (fo=43, routed)          1.080     4.210    dtg/bbstub_LocX_reg[7]_27
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.326     4.536 r  dtg/map_row[3]_i_42/O
                         net (fo=2, routed)           1.005     5.542    dtg/map_row[3]_i_42_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.666 f  dtg/map_row[3]_i_20/O
                         net (fo=1, routed)           0.405     6.071    dtg/map_row[3]_i_20_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.119     6.190 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.786     6.976    dtg/map_row[3]_i_7_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I0_O)        0.358     7.334 r  dtg/map_row[0]_i_5/O
                         net (fo=1, routed)           0.647     7.981    dtg/map_row[0]_i_5_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I4_O)        0.326     8.307 r  dtg/map_row[0]_i_1/O
                         net (fo=1, routed)           0.000     8.307    icon1/pixel_row_reg[9][0]
    SLICE_X27Y10         FDRE                                         r  icon1/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X27Y10         FDRE                                         r  icon1/map_row_reg[0]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X27Y10         FDRE (Setup_fdre_C_D)        0.029    12.512    icon1/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 1.706ns (18.999%)  route 7.273ns (81.001%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.216     3.106    icon1/p_0_in[0]
    SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.118     3.224 r  icon1/map_row[3]_i_39/O
                         net (fo=40, routed)          1.211     4.435    dtg/bbstub_LocX_reg[7]_22
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.326     4.761 f  dtg/map_row[2]_i_23/O
                         net (fo=1, routed)           0.766     5.526    dtg/map_row[2]_i_23_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.650 f  dtg/map_row[2]_i_10/O
                         net (fo=1, routed)           0.403     6.054    dtg/map_row[2]_i_10_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.178 f  dtg/map_row[2]_i_3/O
                         net (fo=4, routed)           0.857     7.035    dtg/map_row[2]_i_3_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.159 r  dtg/map_row[2]_i_2/O
                         net (fo=2, routed)           0.972     8.131    dtg/map_row[2]_i_2_n_0
    SLICE_X25Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.255 r  dtg/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000     8.255    icon1/pixel_row_reg[9][2]
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[2]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.029    12.513    icon1/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 1.935ns (21.567%)  route 7.037ns (78.433%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.122     3.012    icon1/p_0_in[0]
    SLICE_X19Y11         LUT5 (Prop_lut5_I0_O)        0.118     3.130 r  icon1/map_row[1]_i_15/O
                         net (fo=43, routed)          1.080     4.210    dtg/bbstub_LocX_reg[7]_27
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.326     4.536 r  dtg/map_row[3]_i_42/O
                         net (fo=2, routed)           1.005     5.542    dtg/map_row[3]_i_42_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.666 f  dtg/map_row[3]_i_20/O
                         net (fo=1, routed)           0.405     6.071    dtg/map_row[3]_i_20_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.119     6.190 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.786     6.976    dtg/map_row[3]_i_7_n_0
    SLICE_X26Y10         LUT4 (Prop_lut4_I1_O)        0.332     7.308 r  dtg/map_row[3]_i_2/O
                         net (fo=2, routed)           0.789     8.097    dtg/map_row[3]_i_2_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.150     8.247 r  dtg/map_row[3]_i_1/O
                         net (fo=1, routed)           0.000     8.247    icon1/pixel_row_reg[9][3]
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[3]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.075    12.559    icon1/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.107ns (23.772%)  route 6.756ns (76.228%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    -0.724    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.478    -0.246 f  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=5, routed)           0.692     0.446    icon1/LocY_reg[7]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.301     0.747 r  icon1/map_col[3]_i_23/O
                         net (fo=2, routed)           0.993     1.740    icon1/map_col[3]_i_23_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.124     1.864 f  icon1/map_col[3]_i_6/O
                         net (fo=104, routed)         1.019     2.883    icon1/map_col_reg[3]_0
    SLICE_X13Y9          LUT5 (Prop_lut5_I0_O)        0.119     3.002 r  icon1/map_col[0]_i_25/O
                         net (fo=7, routed)           1.097     4.099    dtg/bbstub_LocX_reg[7]_10
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.431 f  dtg/map_col[2]_i_34/O
                         net (fo=2, routed)           0.668     5.098    dtg/map_col[2]_i_34_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.222 f  dtg/map_col[2]_i_16/O
                         net (fo=1, routed)           0.432     5.654    dtg/map_col[2]_i_16_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  dtg/map_col[2]_i_5/O
                         net (fo=2, routed)           0.927     6.705    dtg/map_col[2]_i_5_n_0
    SLICE_X10Y10         LUT2 (Prop_lut2_I1_O)        0.150     6.855 f  dtg/map_col[2]_i_2/O
                         net (fo=3, routed)           0.930     7.785    dtg/map_col[2]_i_2_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I2_O)        0.355     8.140 r  dtg/map_col[2]_i_1/O
                         net (fo=1, routed)           0.000     8.140    icon1/pixel_column_reg[11][2]
    SLICE_X17Y10         FDSE                                         r  icon1/map_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X17Y10         FDSE                                         r  icon1/map_col_reg[2]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X17Y10         FDSE (Setup_fdse_C_D)        0.029    12.513    icon1/map_col_reg[2]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.289ns (39.012%)  route 5.142ns (60.988%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.493     7.753    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.584    12.584    
                         clock uncertainty           -0.084    12.500    
    SLICE_X8Y13          FDCE (Setup_fdce_C_CE)      -0.371    12.129    rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.289ns (39.012%)  route 5.142ns (60.988%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.493     7.753    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.584    12.584    
                         clock uncertainty           -0.084    12.500    
    SLICE_X8Y13          FDCE (Setup_fdce_C_CE)      -0.371    12.129    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  4.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.171%)  route 0.210ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.170    world_map/addra[6]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/Q
                         net (fo=1, routed)           0.213    -0.169    world_map/addra[5]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X12Y5          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.113    -0.245    rojobot31_0/inst/BOTCPU/stack_ram_high/DIB0
    SLICE_X14Y5          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X14Y5          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.361    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y3      rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y8       dtg/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y11      nolabel_line161/douta_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y6       nolabel_line161/douta_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X17Y9      nolabel_line161/doutb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X17Y9      nolabel_line161/doutb_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y5      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y5      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y5      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y5      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.674ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.642ns (17.054%)  route 3.123ns (82.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 93.553 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.200     2.065    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.124     2.189 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.923     3.112    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.759    93.553    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.121    
                         clock uncertainty           -0.134    93.987    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.202    93.785    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.785    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 90.674    

Slack (MET) :             91.115ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.828ns (23.269%)  route 2.730ns (76.731%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 93.553 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886    -0.654    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           1.703     1.505    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.629 r  mhp_axd1362/SPI_driver/MOSI_i_7/O
                         net (fo=1, routed)           0.151     1.780    mhp_axd1362/SPI_driver/MOSI_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.904 r  mhp_axd1362/SPI_driver/MOSI_i_3/O
                         net (fo=1, routed)           0.877     2.781    mhp_axd1362/SPI_driver/MOSI_i_3_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124     2.905 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     2.905    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.759    93.553    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.121    
                         clock uncertainty           -0.134    93.987    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.032    94.019    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.019    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 91.115    

Slack (MET) :             185.442ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524   188.295    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.295    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.442    

Slack (MET) :             185.442ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524   188.295    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.295    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.442    

Slack (MET) :             185.476ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.794ns (21.190%)  route 2.953ns (78.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.600     1.465    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.124     1.589 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.829     2.418    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I3_O)        0.152     2.570 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.524     3.094    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)       -0.249   188.570    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.570    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                185.476    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.892%)  route 0.140ns (46.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.140    -0.198    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.272    -0.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.075    -0.392    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.663    -0.501    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y18          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDSE (Prop_fdse_C_Q)         0.141    -0.360 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.131    -0.229    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.938    -0.735    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.248    -0.488    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.064    -0.424    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.419%)  route 0.150ns (51.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.150    -0.211    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                         clock pessimism              0.272    -0.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.047    -0.420    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.881%)  route 0.188ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.188    -0.174    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                         clock pessimism              0.272    -0.466    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.075    -0.391    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.342%)  route 0.163ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.163    -0.198    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.047    -0.420    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.789%)  route 0.196ns (58.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.196    -0.165    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.466    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.076    -0.390    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.164    -0.338 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.123    -0.215    mhp_axd1362/SPI_driver/roundDone
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.235    -0.502    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.060    -0.442    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.467%)  route 0.160ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  mhp_axd1362/SPI_driver/accel_data_reg[7]/Q
                         net (fo=5, routed)           0.160    -0.215    mhp_axd1362/SPI_driver/accel_data[7]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                         clock pessimism              0.272    -0.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.024    -0.443    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDone_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.769%)  route 0.180ns (49.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y19          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDSE (Prop_fdse_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/counter_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.180    mhp_axd1362/SPI_driver/counter_reg_n_0_[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045    -0.135 r  mhp_axd1362/SPI_driver/roundDone_i_1/O
                         net (fo=1, routed)           0.000    -0.135    mhp_axd1362/SPI_driver/roundDone_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
                         clock pessimism              0.249    -0.488    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.121    -0.367    mhp_axd1362/SPI_driver/roundDone_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.050%)  route 0.220ns (60.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.220    -0.142    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.465    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.071    -0.394    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X1Y22      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X1Y19      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y20      mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y20      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y20      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y20      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y18      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y18      mhp_axd1362/SPI_driver/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y18      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y18      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y18      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y18      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y21      mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y20      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y18      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y20      mhp_axd1362/SPI_driver/accel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y18      mhp_axd1362/SPI_driver/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y19      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 4.536ns (23.471%)  route 14.790ns (76.529%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.526    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.650 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.916    18.566    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.088    19.175    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.643    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                         -18.566    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.286ns  (logic 4.536ns (23.520%)  route 14.750ns (76.480%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.526    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.650 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.876    18.526    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.088    19.175    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.643    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.259ns  (logic 4.536ns (23.552%)  route 14.723ns (76.448%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.782    17.746    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.870 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.630    18.500    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.088    19.163    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.536ns (23.616%)  route 14.671ns (76.384%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.465    17.428    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.552 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.896    18.447    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.088    19.175    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.643    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.536ns (23.616%)  route 14.671ns (76.384%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.465    17.428    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.552 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.896    18.447    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.088    19.175    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.643    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.643    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 4.536ns (23.690%)  route 14.611ns (76.309%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.783    17.747    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.871 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.517    18.387    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.088    19.163    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.140ns  (logic 4.536ns (23.699%)  route 14.604ns (76.301%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.783    17.747    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.871 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.509    18.380    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.088    19.163    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -18.380    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.137ns  (logic 4.536ns (23.703%)  route 14.601ns (76.297%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.782    17.746    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.870 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.507    18.377    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.088    19.163    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.631    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                         -18.377    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.030ns  (logic 4.536ns (23.835%)  route 14.494ns (76.164%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.507    17.470    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.594 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.677    18.271    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.088    19.166    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.271    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.018ns  (logic 4.536ns (23.851%)  route 14.482ns (76.149%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.631    17.595    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.719 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.539    18.258    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.088    19.166    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.634    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.634    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  0.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.624    -0.540    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.343    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.897    -0.776    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.540    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.075    -0.465    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.330    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.071    -0.458    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.322    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.075    -0.454    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.028%)  route 0.217ns (56.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X8Y41          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/Q
                         net (fo=17, routed)          0.217    -0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][2]
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.281    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (42.991%)  route 0.217ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X8Y42          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/Q
                         net (fo=17, routed)          0.217    -0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][3]
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.281    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.576    -0.588    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.360    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.315 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.315    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X10Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.847    -0.826    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.120    -0.455    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X9Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__252/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X8Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X8Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.120    -0.390    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[16]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[16]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[16]
    SLICE_X12Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.120    -0.390    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[32]
    SLICE_X10Y44         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[32]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[32]
    SLICE_X10Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.390    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X25Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.335    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[5]
    SLICE_X24Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[5]_i_1__91/O
                         net (fo=1, routed)           0.000    -0.290    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[5]
    SLICE_X24Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X24Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.250    -0.522    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.091    -0.431    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 1.706ns (18.482%)  route 7.525ns (81.518%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.237     3.127    icon1/p_0_in[0]
    SLICE_X22Y12         LUT2 (Prop_lut2_I0_O)        0.118     3.245 r  icon1/map_row[1]_i_17/O
                         net (fo=51, routed)          1.614     4.858    dtg/bbstub_LocX_reg[7]_24
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.184 r  dtg/map_row[0]_i_10/O
                         net (fo=3, routed)           0.819     6.003    dtg/map_row[0]_i_10_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.127 f  dtg/read1_i_7/O
                         net (fo=1, routed)           0.658     6.785    dtg/read1_i_7_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.909 r  dtg/read1_i_4/O
                         net (fo=1, routed)           0.568     7.478    dtg/read1_i_4_n_0
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  dtg/read1_i_2/O
                         net (fo=1, routed)           0.780     8.382    dtg/read1_i_2_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.506 r  dtg/read1_i_1/O
                         net (fo=1, routed)           0.000     8.506    icon1/pixel_row_reg[11]
    SLICE_X25Y8          FDRE                                         r  icon1/read1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/read1_reg/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.082    12.485    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.031    12.516    icon1/read1_reg
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 4.234ns (46.638%)  route 4.844ns (53.362%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.362     4.138    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.262 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.836     5.098    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.153     5.251 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.836     6.087    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X15Y3          LUT5 (Prop_lut5_I1_O)        0.327     6.414 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.414    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.946 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.946    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.217 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.810     8.027    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X16Y4          LUT6 (Prop_lut6_I2_O)        0.373     8.400 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.400    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.082    12.487    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.029    12.516    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 4.260ns (46.791%)  route 4.844ns (53.209%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.362     4.138    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.262 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.836     5.098    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.153     5.251 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.836     6.087    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X15Y3          LUT5 (Prop_lut5_I1_O)        0.327     6.414 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.414    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.946 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.946    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.217 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.810     8.027    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X16Y4          LUT5 (Prop_lut5_I2_O)        0.399     8.426 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.426    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.082    12.487    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.075    12.562    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 3.289ns (38.408%)  route 5.274ns (61.592%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.625     7.885    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.082    12.487    
    SLICE_X11Y12         FDCE (Setup_fdce_C_CE)      -0.407    12.080    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.080    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.137ns (23.662%)  route 6.894ns (76.338%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.122     3.012    icon1/p_0_in[0]
    SLICE_X19Y11         LUT5 (Prop_lut5_I0_O)        0.118     3.130 r  icon1/map_row[1]_i_15/O
                         net (fo=43, routed)          1.080     4.210    dtg/bbstub_LocX_reg[7]_27
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.326     4.536 r  dtg/map_row[3]_i_42/O
                         net (fo=2, routed)           1.005     5.542    dtg/map_row[3]_i_42_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.666 f  dtg/map_row[3]_i_20/O
                         net (fo=1, routed)           0.405     6.071    dtg/map_row[3]_i_20_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.119     6.190 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.786     6.976    dtg/map_row[3]_i_7_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I0_O)        0.358     7.334 r  dtg/map_row[0]_i_5/O
                         net (fo=1, routed)           0.647     7.981    dtg/map_row[0]_i_5_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I4_O)        0.326     8.307 r  dtg/map_row[0]_i_1/O
                         net (fo=1, routed)           0.000     8.307    icon1/pixel_row_reg[9][0]
    SLICE_X27Y10         FDRE                                         r  icon1/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X27Y10         FDRE                                         r  icon1/map_row_reg[0]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.082    12.484    
    SLICE_X27Y10         FDRE (Setup_fdre_C_D)        0.029    12.513    icon1/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 1.706ns (18.999%)  route 7.273ns (81.001%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.216     3.106    icon1/p_0_in[0]
    SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.118     3.224 r  icon1/map_row[3]_i_39/O
                         net (fo=40, routed)          1.211     4.435    dtg/bbstub_LocX_reg[7]_22
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.326     4.761 f  dtg/map_row[2]_i_23/O
                         net (fo=1, routed)           0.766     5.526    dtg/map_row[2]_i_23_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.650 f  dtg/map_row[2]_i_10/O
                         net (fo=1, routed)           0.403     6.054    dtg/map_row[2]_i_10_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.178 f  dtg/map_row[2]_i_3/O
                         net (fo=4, routed)           0.857     7.035    dtg/map_row[2]_i_3_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.159 r  dtg/map_row[2]_i_2/O
                         net (fo=2, routed)           0.972     8.131    dtg/map_row[2]_i_2_n_0
    SLICE_X25Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.255 r  dtg/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000     8.255    icon1/pixel_row_reg[9][2]
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[2]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.082    12.485    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.029    12.514    icon1/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 1.935ns (21.567%)  route 7.037ns (78.433%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.122     3.012    icon1/p_0_in[0]
    SLICE_X19Y11         LUT5 (Prop_lut5_I0_O)        0.118     3.130 r  icon1/map_row[1]_i_15/O
                         net (fo=43, routed)          1.080     4.210    dtg/bbstub_LocX_reg[7]_27
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.326     4.536 r  dtg/map_row[3]_i_42/O
                         net (fo=2, routed)           1.005     5.542    dtg/map_row[3]_i_42_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.666 f  dtg/map_row[3]_i_20/O
                         net (fo=1, routed)           0.405     6.071    dtg/map_row[3]_i_20_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.119     6.190 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.786     6.976    dtg/map_row[3]_i_7_n_0
    SLICE_X26Y10         LUT4 (Prop_lut4_I1_O)        0.332     7.308 r  dtg/map_row[3]_i_2/O
                         net (fo=2, routed)           0.789     8.097    dtg/map_row[3]_i_2_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.150     8.247 r  dtg/map_row[3]_i_1/O
                         net (fo=1, routed)           0.000     8.247    icon1/pixel_row_reg[9][3]
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[3]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.082    12.485    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.075    12.560    icon1/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.107ns (23.772%)  route 6.756ns (76.228%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    -0.724    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.478    -0.246 f  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=5, routed)           0.692     0.446    icon1/LocY_reg[7]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.301     0.747 r  icon1/map_col[3]_i_23/O
                         net (fo=2, routed)           0.993     1.740    icon1/map_col[3]_i_23_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.124     1.864 f  icon1/map_col[3]_i_6/O
                         net (fo=104, routed)         1.019     2.883    icon1/map_col_reg[3]_0
    SLICE_X13Y9          LUT5 (Prop_lut5_I0_O)        0.119     3.002 r  icon1/map_col[0]_i_25/O
                         net (fo=7, routed)           1.097     4.099    dtg/bbstub_LocX_reg[7]_10
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.431 f  dtg/map_col[2]_i_34/O
                         net (fo=2, routed)           0.668     5.098    dtg/map_col[2]_i_34_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.222 f  dtg/map_col[2]_i_16/O
                         net (fo=1, routed)           0.432     5.654    dtg/map_col[2]_i_16_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  dtg/map_col[2]_i_5/O
                         net (fo=2, routed)           0.927     6.705    dtg/map_col[2]_i_5_n_0
    SLICE_X10Y10         LUT2 (Prop_lut2_I1_O)        0.150     6.855 f  dtg/map_col[2]_i_2/O
                         net (fo=3, routed)           0.930     7.785    dtg/map_col[2]_i_2_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I2_O)        0.355     8.140 r  dtg/map_col[2]_i_1/O
                         net (fo=1, routed)           0.000     8.140    icon1/pixel_column_reg[11][2]
    SLICE_X17Y10         FDSE                                         r  icon1/map_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X17Y10         FDSE                                         r  icon1/map_col_reg[2]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.082    12.485    
    SLICE_X17Y10         FDSE (Setup_fdse_C_D)        0.029    12.514    icon1/map_col_reg[2]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.289ns (39.012%)  route 5.142ns (60.988%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.493     7.753    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.584    12.584    
                         clock uncertainty           -0.082    12.501    
    SLICE_X8Y13          FDCE (Setup_fdce_C_CE)      -0.371    12.130    rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.289ns (39.012%)  route 5.142ns (60.988%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.493     7.753    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.584    12.584    
                         clock uncertainty           -0.082    12.501    
    SLICE_X8Y13          FDCE (Setup_fdce_C_CE)      -0.371    12.130    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  4.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.171%)  route 0.210ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.170    world_map/addra[6]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/Q
                         net (fo=1, routed)           0.213    -0.169    world_map/addra[5]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.281    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X12Y5          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.113    -0.245    rojobot31_0/inst/BOTCPU/stack_ram_high/DIB0
    SLICE_X14Y5          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X14Y5          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.361    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.197    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y3      rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y0      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X8Y8       dtg/horiz_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y11      nolabel_line161/douta_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X9Y6       nolabel_line161/douta_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X17Y9      nolabel_line161/doutb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X17Y9      nolabel_line161/doutb_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y5      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y5      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X8Y6       rojobot31_0/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X6Y6       rojobot31_0/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y5      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y5      rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.678ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.642ns (17.054%)  route 3.123ns (82.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 93.553 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.200     2.065    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.124     2.189 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.923     3.112    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.759    93.553    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.121    
                         clock uncertainty           -0.129    93.992    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.202    93.790    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.790    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 90.678    

Slack (MET) :             91.119ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.828ns (23.269%)  route 2.730ns (76.731%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 93.553 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886    -0.654    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           1.703     1.505    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.629 r  mhp_axd1362/SPI_driver/MOSI_i_7/O
                         net (fo=1, routed)           0.151     1.780    mhp_axd1362/SPI_driver/MOSI_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.904 r  mhp_axd1362/SPI_driver/MOSI_i_3/O
                         net (fo=1, routed)           0.877     2.781    mhp_axd1362/SPI_driver/MOSI_i_3_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124     2.905 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     2.905    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.759    93.553    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.121    
                         clock uncertainty           -0.129    93.992    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.032    94.024    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.024    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 91.119    

Slack (MET) :             185.447ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.129   188.824    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524   188.300    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.300    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.447    

Slack (MET) :             185.447ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.129   188.824    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524   188.300    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.300    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.447    

Slack (MET) :             185.480ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.794ns (21.190%)  route 2.953ns (78.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.600     1.465    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.124     1.589 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.829     2.418    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I3_O)        0.152     2.570 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.524     3.094    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.129   188.824    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)       -0.249   188.575    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.575    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                185.480    

Slack (MET) :             185.542ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.129   188.824    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.395    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.395    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.542    

Slack (MET) :             185.542ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.129   188.824    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.395    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.395    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.542    

Slack (MET) :             185.542ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.129   188.824    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.395    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.395    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.542    

Slack (MET) :             185.542ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.129   188.824    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.395    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                        188.395    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.542    

Slack (MET) :             185.542ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.129   188.824    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.395    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.395    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.892%)  route 0.140ns (46.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.140    -0.198    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.272    -0.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.075    -0.392    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.663    -0.501    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y18          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDSE (Prop_fdse_C_Q)         0.141    -0.360 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.131    -0.229    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.938    -0.735    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.248    -0.488    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.064    -0.424    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.419%)  route 0.150ns (51.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.150    -0.211    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                         clock pessimism              0.272    -0.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.047    -0.420    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.881%)  route 0.188ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.188    -0.174    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                         clock pessimism              0.272    -0.466    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.075    -0.391    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.342%)  route 0.163ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.163    -0.198    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.047    -0.420    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.789%)  route 0.196ns (58.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.196    -0.165    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.466    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.076    -0.390    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.164    -0.338 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.123    -0.215    mhp_axd1362/SPI_driver/roundDone
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.235    -0.502    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.060    -0.442    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.467%)  route 0.160ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  mhp_axd1362/SPI_driver/accel_data_reg[7]/Q
                         net (fo=5, routed)           0.160    -0.215    mhp_axd1362/SPI_driver/accel_data[7]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                         clock pessimism              0.272    -0.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.024    -0.443    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDone_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.769%)  route 0.180ns (49.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y19          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDSE (Prop_fdse_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/counter_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.180    mhp_axd1362/SPI_driver/counter_reg_n_0_[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045    -0.135 r  mhp_axd1362/SPI_driver/roundDone_i_1/O
                         net (fo=1, routed)           0.000    -0.135    mhp_axd1362/SPI_driver/roundDone_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
                         clock pessimism              0.249    -0.488    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.121    -0.367    mhp_axd1362/SPI_driver/roundDone_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.050%)  route 0.220ns (60.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.220    -0.142    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.465    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.071    -0.394    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X1Y22      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X1Y19      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y20      mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X2Y20      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y20      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y20      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y18      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y18      mhp_axd1362/SPI_driver/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y18      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y18      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y18      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y18      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y21      mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X2Y19      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y20      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y18      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X2Y20      mhp_axd1362/SPI_driver/accel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X3Y20      mhp_axd1362/SPI_driver/accel_data_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X3Y18      mhp_axd1362/SPI_driver/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y19      mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.436ns  (logic 0.890ns (25.901%)  route 2.546ns (74.099%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=2, routed)           0.888    14.015    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.124    14.139 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           0.653    14.792    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.124    14.916 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_2/O
                         net (fo=1, routed)           1.006    15.922    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    16.046 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    16.046    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][1]
    SLICE_X6Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.131    
                         clock uncertainty           -0.210    18.921    
    SLICE_X6Y22          FDCE (Setup_fdce_C_D)        0.081    19.002    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.100ns  (logic 0.642ns (20.709%)  route 2.458ns (79.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=65, routed)          2.458    15.586    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    15.710 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000    15.710    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][25]
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.210    18.846    
    SLICE_X9Y20          FDCE (Setup_fdce_C_D)        0.029    18.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.075ns  (logic 0.766ns (24.909%)  route 2.309ns (75.091%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=2, routed)           1.310    14.438    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.124    14.562 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.999    15.561    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    15.685 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.685    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][0]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758    18.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.133    
                         clock uncertainty           -0.210    18.923    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.077    19.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.869ns  (logic 0.580ns (20.218%)  route 2.289ns (79.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 12.609 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    12.609    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456    13.065 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=38, routed)          2.289    15.353    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    15.477 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.477    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][27]
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.682    18.661    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.057    
                         clock uncertainty           -0.210    18.847    
    SLICE_X10Y20         FDCE (Setup_fdce_C_D)        0.079    18.926    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.192%)  route 2.157ns (78.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 12.688 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.894    12.688    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456    13.144 r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=45, routed)          2.157    15.301    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.124    15.425 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    15.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][24]
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.210    18.846    
    SLICE_X8Y20          FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.797ns  (logic 0.890ns (31.820%)  route 1.907ns (68.180%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 12.607 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.813    12.607    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y15         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.518    13.125 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=2, routed)           0.978    14.102    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124    14.226 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_5/O
                         net (fo=1, routed)           0.159    14.385    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_5_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.509 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_2/O
                         net (fo=1, routed)           0.770    15.280    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_2_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.404 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.404    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][2]
    SLICE_X4Y23          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.755    18.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y23          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.130    
                         clock uncertainty           -0.210    18.920    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.031    18.951    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.630ns  (logic 0.766ns (29.126%)  route 1.864ns (70.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 12.605 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.811    12.605    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.518    13.123 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.891    14.014    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.973    15.111    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124    15.235 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    15.235    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][4]
    SLICE_X7Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.131    
                         clock uncertainty           -0.210    18.921    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.029    18.950    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.950    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.626ns  (logic 0.704ns (26.808%)  route 1.922ns (73.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 12.606 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.812    12.606    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    13.062 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           1.046    14.107    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    14.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2/O
                         net (fo=1, routed)           0.877    15.108    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    15.232 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][10]
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760    18.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.135    
                         clock uncertainty           -0.210    18.925    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)        0.029    18.954    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.582ns  (logic 0.779ns (30.172%)  route 1.803ns (69.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.478    13.088 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=5, routed)           1.803    14.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.301    15.191 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.191    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][23]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.210    18.846    
    SLICE_X10Y21         FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -15.191    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.566ns  (logic 0.766ns (29.851%)  route 1.800ns (70.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 12.607 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.813    12.607    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y15          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    13.125 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.046    14.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.295 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_2/O
                         net (fo=1, routed)           0.754    15.049    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    15.173    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][7]
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760    18.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.135    
                         clock uncertainty           -0.210    18.925    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)        0.032    18.957    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                  3.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.254ns (33.862%)  route 0.496ns (66.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.302    -0.062    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.045    -0.017 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2/O
                         net (fo=1, routed)           0.194     0.177    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.222 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][11]
    SLICE_X2Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.178    
                         clock uncertainty            0.210     0.032    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     0.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.254ns (32.875%)  route 0.519ns (67.125%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y15          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.342    -0.020    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.025 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.176     0.201    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.246 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.246    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][8]
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.120     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.643%)  route 0.549ns (68.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.237    -0.128    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.083 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_2/O
                         net (fo=1, routed)           0.312     0.229    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.274    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][6]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.209ns (27.096%)  route 0.562ns (72.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.562     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][15]
    SLICE_X3Y24          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.931    -0.742    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X3Y24          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X3Y24          FDCE (Hold_fdce_C_D)         0.091     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.299ns (37.048%)  route 0.508ns (62.952%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.194    -0.170    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.045    -0.125 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_4/O
                         net (fo=1, routed)           0.167     0.042    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_4_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.087 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.146     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.045     0.278 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.278    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][3]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.885%)  route 0.598ns (74.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.598     0.235    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.280 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][14]
    SLICE_X6Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.931    -0.742    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.120     0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.923%)  route 0.597ns (74.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y17         FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.597     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.278 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.278    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][12]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.904    -0.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.210    -0.003    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.120     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.852%)  route 0.599ns (74.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=3, routed)           0.599     0.237    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.282 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.282    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][31]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.904    -0.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.210    -0.003    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.121     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.247ns (30.356%)  route 0.567ns (69.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.148    -0.379 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=12, routed)          0.567     0.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[5]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.099     0.287 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][21]
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.210    -0.002    
    SLICE_X10Y20         FDCE (Hold_fdce_C_D)         0.121     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.271%)  route 0.618ns (74.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.638    -0.526    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=60, routed)          0.618     0.256    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.045     0.301 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.301    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][17]
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.210    -0.002    
    SLICE_X8Y20          FDCE (Hold_fdce_C_D)         0.120     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.756ns,  Total Violation      -60.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.812ns  (logic 0.419ns (23.126%)  route 1.393ns (76.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 378.609 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.889   378.609    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y17          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419   379.028 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.393   380.420    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][10]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.254   378.883    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.218   378.665    mhp_axd1362/spi_sync/y_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.665    
                         arrival time                        -380.420    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.778ns  (logic 0.419ns (23.570%)  route 1.359ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 378.605 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.885   378.605    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419   379.024 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.359   380.382    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][4]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.254   378.879    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.220   378.659    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.659    
                         arrival time                        -380.382    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.775ns  (logic 0.419ns (23.600%)  route 1.356ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 378.739 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.356   380.382    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][6]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760   378.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.135    
                         clock uncertainty           -0.254   378.881    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)       -0.217   378.664    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.664    
                         arrival time                        -380.382    
  -------------------------------------------------------------------
                         slack                                 -1.718    

Slack (VIOLATED) :        -1.715ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.644%)  route 1.353ns (76.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.656ns = ( 378.604 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.884   378.604    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y21          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.419   379.023 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.353   380.376    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][5]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.254   378.879    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.218   378.661    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.661    
                         arrival time                        -380.376    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -1.714ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.768ns  (logic 0.419ns (23.692%)  route 1.349ns (76.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 378.609 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.889   378.609    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y17          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419   379.028 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.349   380.377    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][11]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.254   378.883    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.220   378.663    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.663    
                         arrival time                        -380.377    
  -------------------------------------------------------------------
                         slack                                 -1.714    

Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.764ns  (logic 0.419ns (23.751%)  route 1.345ns (76.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 378.738 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.345   380.371    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.759   378.738    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.134    
                         clock uncertainty           -0.254   378.880    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.219   378.661    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.661    
                         arrival time                        -380.371    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.942ns  (logic 0.456ns (23.477%)  route 1.486ns (76.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 378.606 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886   378.606    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456   379.062 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.486   380.548    mhp_axd1362/spi_sync/D[3]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.254   378.879    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.040   378.839    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.839    
                         arrival time                        -380.548    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.779ns  (logic 0.478ns (26.864%)  route 1.301ns (73.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 378.739 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 378.608 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.888   378.608    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478   379.086 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.301   380.387    mhp_axd1362/spi_sync/D[11]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760   378.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.135    
                         clock uncertainty           -0.254   378.881    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)       -0.199   378.682    mhp_axd1362/spi_sync/x_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.682    
                         arrival time                        -380.387    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.684ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.743ns  (logic 0.419ns (24.038%)  route 1.324ns (75.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 378.738 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 378.606 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886   378.606    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.419   379.025 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.324   380.349    mhp_axd1362/spi_sync/D[4]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.759   378.738    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.134    
                         clock uncertainty           -0.254   378.880    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.215   378.665    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.665    
                         arrival time                        -380.349    
  -------------------------------------------------------------------
                         slack                                 -1.684    

Slack (VIOLATED) :        -1.683ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.693ns  (logic 0.419ns (24.744%)  route 1.274ns (75.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.274   380.300    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.254   378.883    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.266   378.617    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.617    
                         arrival time                        -380.300    
  -------------------------------------------------------------------
                         slack                                 -1.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.148ns (20.916%)  route 0.560ns (79.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.148    -0.354 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           0.560     0.206    mhp_axd1362/spi_sync/roundDD
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.254     0.074    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.023     0.097    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.148ns (20.207%)  route 0.584ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.663    -0.501    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           0.584     0.232    mhp_axd1362/spi_sync/D[10]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[10]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.254     0.075    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.024     0.099    mhp_axd1362/spi_sync/x_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.775%)  route 0.652ns (82.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.652     0.292    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][0]
    SLICE_X3Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.939    -0.734    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.178    
                         clock uncertainty            0.254     0.076    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.078     0.154    mhp_axd1362/spi_sync/z_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.087%)  route 0.621ns (82.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.621     0.246    mhp_axd1362/spi_sync/D[4]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.936    -0.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.024     0.097    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.632     0.272    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.254     0.075    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.047     0.122    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.185%)  route 0.634ns (81.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.660    -0.504    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.634     0.272    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][1]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.254     0.071    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.047     0.118    mhp_axd1362/spi_sync/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.052%)  route 0.640ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.640     0.278    mhp_axd1362/spi_sync/D[1]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.936    -0.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.046     0.119    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.455%)  route 0.605ns (82.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.605     0.232    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.254     0.075    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)        -0.006     0.069    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.128ns (16.811%)  route 0.633ns (83.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           0.633     0.260    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][6]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.254     0.074    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.023     0.097    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.290%)  route 0.675ns (82.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.675     0.314    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.254     0.074    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.076     0.150    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 4.536ns (23.471%)  route 14.790ns (76.529%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.526    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.650 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.916    18.566    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.566    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.286ns  (logic 4.536ns (23.520%)  route 14.750ns (76.480%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.526    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.650 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.876    18.526    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.259ns  (logic 4.536ns (23.552%)  route 14.723ns (76.448%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.782    17.746    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.870 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.630    18.500    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.536ns (23.616%)  route 14.671ns (76.384%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.465    17.428    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.552 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.896    18.447    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.536ns (23.616%)  route 14.671ns (76.384%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.465    17.428    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.552 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.896    18.447    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 4.536ns (23.690%)  route 14.611ns (76.309%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.783    17.747    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.871 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.517    18.387    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.140ns  (logic 4.536ns (23.699%)  route 14.604ns (76.301%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.783    17.747    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.871 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.509    18.380    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.380    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.137ns  (logic 4.536ns (23.703%)  route 14.601ns (76.297%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.782    17.746    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.870 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.507    18.377    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.377    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.030ns  (logic 4.536ns (23.835%)  route 14.494ns (76.164%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.507    17.470    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.594 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.677    18.271    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.090    19.164    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.271    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.018ns  (logic 4.536ns (23.851%)  route 14.482ns (76.149%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.631    17.595    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.719 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.539    18.258    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.090    19.164    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.624    -0.540    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.343    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.897    -0.776    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.540    
                         clock uncertainty            0.090    -0.450    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.075    -0.375    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.330    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.071    -0.368    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.322    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.075    -0.364    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.028%)  route 0.217ns (56.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X8Y41          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/Q
                         net (fo=17, routed)          0.217    -0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][2]
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.090    -0.374    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.191    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (42.991%)  route 0.217ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X8Y42          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/Q
                         net (fo=17, routed)          0.217    -0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][3]
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.090    -0.374    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.191    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.576    -0.588    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.360    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.315 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.315    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X10Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.847    -0.826    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.090    -0.486    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.120    -0.366    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X9Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__252/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X8Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X8Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.120    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[16]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[16]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[16]
    SLICE_X12Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.120    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[32]
    SLICE_X10Y44         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[32]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[32]
    SLICE_X10Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X25Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.335    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[5]
    SLICE_X24Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[5]_i_1__91/O
                         net (fo=1, routed)           0.000    -0.290    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[5]
    SLICE_X24Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X24Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.090    -0.432    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.091    -0.341    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.436ns  (logic 0.890ns (25.901%)  route 2.546ns (74.099%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=2, routed)           0.888    14.015    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.124    14.139 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           0.653    14.792    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.124    14.916 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_2/O
                         net (fo=1, routed)           1.006    15.922    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    16.046 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    16.046    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][1]
    SLICE_X6Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.131    
                         clock uncertainty           -0.210    18.921    
    SLICE_X6Y22          FDCE (Setup_fdce_C_D)        0.081    19.002    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.100ns  (logic 0.642ns (20.709%)  route 2.458ns (79.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=65, routed)          2.458    15.586    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    15.710 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000    15.710    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][25]
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.210    18.846    
    SLICE_X9Y20          FDCE (Setup_fdce_C_D)        0.029    18.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.075ns  (logic 0.766ns (24.909%)  route 2.309ns (75.091%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=2, routed)           1.310    14.438    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.124    14.562 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.999    15.561    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    15.685 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.685    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][0]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758    18.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.133    
                         clock uncertainty           -0.210    18.923    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.077    19.000    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.869ns  (logic 0.580ns (20.218%)  route 2.289ns (79.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 12.609 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    12.609    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456    13.065 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=38, routed)          2.289    15.353    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    15.477 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.477    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][27]
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.682    18.661    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.057    
                         clock uncertainty           -0.210    18.847    
    SLICE_X10Y20         FDCE (Setup_fdce_C_D)        0.079    18.926    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.192%)  route 2.157ns (78.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 12.688 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.894    12.688    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456    13.144 r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=45, routed)          2.157    15.301    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.124    15.425 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    15.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][24]
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.210    18.846    
    SLICE_X8Y20          FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.797ns  (logic 0.890ns (31.820%)  route 1.907ns (68.180%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 12.607 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.813    12.607    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y15         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.518    13.125 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=2, routed)           0.978    14.102    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124    14.226 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_5/O
                         net (fo=1, routed)           0.159    14.385    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_5_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.509 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_2/O
                         net (fo=1, routed)           0.770    15.280    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_2_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.404 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.404    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][2]
    SLICE_X4Y23          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.755    18.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y23          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.130    
                         clock uncertainty           -0.210    18.920    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.031    18.951    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.630ns  (logic 0.766ns (29.126%)  route 1.864ns (70.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 12.605 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.811    12.605    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.518    13.123 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.891    14.014    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.973    15.111    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124    15.235 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    15.235    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][4]
    SLICE_X7Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.131    
                         clock uncertainty           -0.210    18.921    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.029    18.950    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.950    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.626ns  (logic 0.704ns (26.808%)  route 1.922ns (73.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 12.606 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.812    12.606    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    13.062 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           1.046    14.107    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    14.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2/O
                         net (fo=1, routed)           0.877    15.108    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    15.232 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][10]
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760    18.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.135    
                         clock uncertainty           -0.210    18.925    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)        0.029    18.954    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.582ns  (logic 0.779ns (30.172%)  route 1.803ns (69.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.478    13.088 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=5, routed)           1.803    14.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.301    15.191 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.191    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][23]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.210    18.846    
    SLICE_X10Y21         FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -15.191    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.566ns  (logic 0.766ns (29.851%)  route 1.800ns (70.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 12.607 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.813    12.607    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y15          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    13.125 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.046    14.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.295 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_2/O
                         net (fo=1, routed)           0.754    15.049    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    15.173    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][7]
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760    18.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.135    
                         clock uncertainty           -0.210    18.925    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)        0.032    18.957    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                  3.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.254ns (33.862%)  route 0.496ns (66.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.302    -0.062    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.045    -0.017 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2/O
                         net (fo=1, routed)           0.194     0.177    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.222 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][11]
    SLICE_X2Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.178    
                         clock uncertainty            0.210     0.032    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     0.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.254ns (32.875%)  route 0.519ns (67.125%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y15          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.342    -0.020    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.025 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.176     0.201    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.246 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.246    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][8]
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.120     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.643%)  route 0.549ns (68.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.237    -0.128    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.083 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_2/O
                         net (fo=1, routed)           0.312     0.229    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.274    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][6]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.209ns (27.096%)  route 0.562ns (72.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.562     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][15]
    SLICE_X3Y24          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.931    -0.742    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X3Y24          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X3Y24          FDCE (Hold_fdce_C_D)         0.091     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.299ns (37.048%)  route 0.508ns (62.952%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.194    -0.170    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.045    -0.125 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_4/O
                         net (fo=1, routed)           0.167     0.042    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_4_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.087 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.146     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.045     0.278 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.278    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][3]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.210     0.027    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     0.148    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.885%)  route 0.598ns (74.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.598     0.235    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.280 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][14]
    SLICE_X6Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.931    -0.742    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.186    
                         clock uncertainty            0.210     0.024    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.120     0.144    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.923%)  route 0.597ns (74.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y17         FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.597     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.278 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.278    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][12]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.904    -0.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.210    -0.003    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.120     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.852%)  route 0.599ns (74.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=3, routed)           0.599     0.237    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.282 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.282    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][31]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.904    -0.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.210    -0.003    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.121     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.247ns (30.356%)  route 0.567ns (69.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.148    -0.379 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=12, routed)          0.567     0.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[5]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.099     0.287 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][21]
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.210    -0.002    
    SLICE_X10Y20         FDCE (Hold_fdce_C_D)         0.121     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.271%)  route 0.618ns (74.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.638    -0.526    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=60, routed)          0.618     0.256    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.045     0.301 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.301    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][17]
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.210    -0.002    
    SLICE_X8Y20          FDCE (Hold_fdce_C_D)         0.120     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.751ns,  Total Violation      -60.686ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.812ns  (logic 0.419ns (23.126%)  route 1.393ns (76.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 378.609 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.889   378.609    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y17          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419   379.028 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.393   380.420    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][10]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.249   378.887    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.218   378.669    mhp_axd1362/spi_sync/y_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.669    
                         arrival time                        -380.420    
  -------------------------------------------------------------------
                         slack                                 -1.751    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.778ns  (logic 0.419ns (23.570%)  route 1.359ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 378.605 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.885   378.605    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419   379.024 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.359   380.382    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][4]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.249   378.883    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.220   378.663    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.663    
                         arrival time                        -380.382    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.714ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.775ns  (logic 0.419ns (23.600%)  route 1.356ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 378.739 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.356   380.382    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][6]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760   378.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.135    
                         clock uncertainty           -0.249   378.885    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)       -0.217   378.668    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.668    
                         arrival time                        -380.382    
  -------------------------------------------------------------------
                         slack                                 -1.714    

Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.644%)  route 1.353ns (76.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.656ns = ( 378.604 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.884   378.604    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y21          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.419   379.023 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.353   380.376    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][5]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.249   378.883    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.218   378.665    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.665    
                         arrival time                        -380.376    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.768ns  (logic 0.419ns (23.692%)  route 1.349ns (76.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 378.609 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.889   378.609    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y17          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419   379.028 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.349   380.377    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][11]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.249   378.887    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.220   378.667    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.667    
                         arrival time                        -380.377    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.764ns  (logic 0.419ns (23.751%)  route 1.345ns (76.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 378.738 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.345   380.371    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.759   378.738    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.134    
                         clock uncertainty           -0.249   378.884    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.219   378.665    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.665    
                         arrival time                        -380.371    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.942ns  (logic 0.456ns (23.477%)  route 1.486ns (76.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 378.606 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886   378.606    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456   379.062 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.486   380.548    mhp_axd1362/spi_sync/D[3]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.249   378.883    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.040   378.843    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.843    
                         arrival time                        -380.548    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.779ns  (logic 0.478ns (26.864%)  route 1.301ns (73.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 378.739 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 378.608 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.888   378.608    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478   379.086 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.301   380.387    mhp_axd1362/spi_sync/D[11]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760   378.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.135    
                         clock uncertainty           -0.249   378.885    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)       -0.199   378.686    mhp_axd1362/spi_sync/x_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.686    
                         arrival time                        -380.387    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.743ns  (logic 0.419ns (24.038%)  route 1.324ns (75.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 378.738 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 378.606 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886   378.606    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.419   379.025 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.324   380.349    mhp_axd1362/spi_sync/D[4]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.759   378.738    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.134    
                         clock uncertainty           -0.249   378.884    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.215   378.669    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.669    
                         arrival time                        -380.349    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.693ns  (logic 0.419ns (24.744%)  route 1.274ns (75.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.274   380.300    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.249   378.887    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.266   378.621    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.621    
                         arrival time                        -380.300    
  -------------------------------------------------------------------
                         slack                                 -1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.148ns (20.916%)  route 0.560ns (79.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.148    -0.354 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           0.560     0.206    mhp_axd1362/spi_sync/roundDD
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.249     0.070    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.023     0.093    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.148ns (20.207%)  route 0.584ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.663    -0.501    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           0.584     0.232    mhp_axd1362/spi_sync/D[10]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[10]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.249     0.071    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.024     0.095    mhp_axd1362/spi_sync/x_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.775%)  route 0.652ns (82.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.652     0.292    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][0]
    SLICE_X3Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.939    -0.734    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.178    
                         clock uncertainty            0.249     0.072    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.078     0.150    mhp_axd1362/spi_sync/z_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.087%)  route 0.621ns (82.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.621     0.246    mhp_axd1362/spi_sync/D[4]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.936    -0.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.024     0.093    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.632     0.272    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.249     0.071    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.047     0.118    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.185%)  route 0.634ns (81.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.660    -0.504    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.634     0.272    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][1]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.249     0.067    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.047     0.114    mhp_axd1362/spi_sync/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.052%)  route 0.640ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.640     0.278    mhp_axd1362/spi_sync/D[1]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.936    -0.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.046     0.115    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.455%)  route 0.605ns (82.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.605     0.232    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.249     0.071    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)        -0.006     0.065    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.128ns (16.811%)  route 0.633ns (83.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           0.633     0.260    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][6]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.249     0.070    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.023     0.093    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.290%)  route 0.675ns (82.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.675     0.314    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.249     0.070    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.076     0.146    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.491ns  (logic 0.580ns (12.914%)  route 3.911ns (87.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 25.381 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.087    22.811    world_map/pwropt_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124    22.935 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136/O
                         net (fo=1, routed)           0.824    23.759    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.734    25.381    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.776    
                         clock uncertainty           -0.210    25.566    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.123    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    24.999    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    24.999    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    24.999    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.921ns  (logic 0.456ns (11.629%)  route 3.465ns (88.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 25.332 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.465    23.189    dtg/pbtn_db_reg[5]_fret
    SLICE_X17Y11         FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.686    25.332    dtg/CLK
    SLICE_X17Y11         FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.727    
                         clock uncertainty           -0.210    25.518    
    SLICE_X17Y11         FDRE (Setup_fdre_C_R)       -0.429    25.089    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -23.189    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.456ns (12.505%)  route 3.191ns (87.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.191    22.914    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y8          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y8          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X12Y8          FDRE (Setup_fdre_C_R)       -0.524    24.999    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -22.914    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.133ns  (logic 0.580ns (14.033%)  route 3.553ns (85.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.553    23.276    rojobot31_0/inst/BOTCPU/reset_lut/I4
    SLICE_X16Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.400 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    23.400    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.029    25.550    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         25.550    
                         arrival time                         -23.400    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.644ns  (logic 0.456ns (12.513%)  route 3.188ns (87.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.188    22.911    dtg/pbtn_db_reg[5]_fret
    SLICE_X16Y8          FDRE                                         r  dtg/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    dtg/CLK
    SLICE_X16Y8          FDRE                                         r  dtg/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X16Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -22.911    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.627ns  (logic 0.456ns (12.573%)  route 3.171ns (87.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.171    22.894    dtg/pbtn_db_reg[5]_fret
    SLICE_X15Y7          FDRE                                         r  dtg/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X15Y7          FDRE                                         r  dtg/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X15Y7          FDRE (Setup_fdre_C_R)       -0.429    25.094    dtg/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -22.894    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.127ns  (logic 0.574ns (13.908%)  route 3.553ns (86.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.553    23.276    rojobot31_0/inst/BOTCPU/reset_lut/I4
    SLICE_X16Y4          LUT5 (Prop_lut5_I4_O)        0.118    23.394 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    23.394    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.075    25.596    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         25.596    
                         arrival time                         -23.394    
  -------------------------------------------------------------------
                         slack                                  2.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.271ns (37.883%)  route 0.444ns (62.117%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.250    -0.150    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.098    -0.052 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.194     0.142    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.187 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.187    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.912    -0.761    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.210     0.005    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.121     0.126    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.272ns (36.208%)  route 0.479ns (63.792%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.337    -0.064    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.099     0.035 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.143     0.178    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X9Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.223 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.223    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.910    -0.763    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.091     0.094    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.192%)  route 0.560ns (68.808%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.388     0.054    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.099 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.173     0.272    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.317 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.912    -0.761    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.210     0.005    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.120     0.125    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.555%)  route 0.639ns (73.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.402     0.015    rojobot31_0/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.060 r  rojobot31_0/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.237     0.296    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X9Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.341 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X9Y11          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.914    -0.759    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y11          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     0.099    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.314%)  route 0.647ns (73.686%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.451     0.063    rojobot31_0/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.108 r  rojobot31_0/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.196     0.304    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.092     0.096    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.254ns (28.847%)  route 0.627ns (71.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.416     0.081    rojobot31_0/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.126 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.211     0.337    rojobot31_0/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.382    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.092     0.096    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.231ns (24.748%)  route 0.702ns (75.252%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.455     0.067    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.112 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.248     0.360    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.091     0.095    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.254ns (28.068%)  route 0.651ns (71.932%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.541     0.206    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.251 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.110     0.361    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.045     0.406 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.406    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.910    -0.763    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.092     0.095    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.379%)  route 0.684ns (78.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.550     0.160    dtg/p_0_in
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.205 r  dtg/pixel_row[11]_i_1/O
                         net (fo=12, routed)          0.134     0.338    dtg/pixel_row[11]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.915    -0.758    dtg/CLK
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X18Y8          FDRE (Hold_fdre_C_R)        -0.018    -0.010    dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.379%)  route 0.684ns (78.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.550     0.160    dtg/p_0_in
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.205 r  dtg/pixel_row[11]_i_1/O
                         net (fo=12, routed)          0.134     0.338    dtg/pixel_row[11]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.915    -0.758    dtg/CLK
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X18Y8          FDRE (Hold_fdre_C_R)        -0.018    -0.010    dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.491ns  (logic 0.580ns (12.914%)  route 3.911ns (87.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 25.381 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.087    22.811    world_map/pwropt_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124    22.935 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136/O
                         net (fo=1, routed)           0.824    23.759    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.734    25.381    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.776    
                         clock uncertainty           -0.208    25.568    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.125    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    25.000    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    25.000    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    25.000    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.921ns  (logic 0.456ns (11.629%)  route 3.465ns (88.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 25.332 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.465    23.189    dtg/pbtn_db_reg[5]_fret
    SLICE_X17Y11         FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.686    25.332    dtg/CLK
    SLICE_X17Y11         FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.727    
                         clock uncertainty           -0.208    25.519    
    SLICE_X17Y11         FDRE (Setup_fdre_C_R)       -0.429    25.090    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.090    
                         arrival time                         -23.189    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.456ns (12.505%)  route 3.191ns (87.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.191    22.914    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y8          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y8          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X12Y8          FDRE (Setup_fdre_C_R)       -0.524    25.000    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -22.914    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.133ns  (logic 0.580ns (14.033%)  route 3.553ns (85.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.553    23.276    rojobot31_0/inst/BOTCPU/reset_lut/I4
    SLICE_X16Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.400 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    23.400    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.029    25.551    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                         -23.400    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.644ns  (logic 0.456ns (12.513%)  route 3.188ns (87.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.188    22.911    dtg/pbtn_db_reg[5]_fret
    SLICE_X16Y8          FDRE                                         r  dtg/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    dtg/CLK
    SLICE_X16Y8          FDRE                                         r  dtg/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X16Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -22.911    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.627ns  (logic 0.456ns (12.573%)  route 3.171ns (87.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.171    22.894    dtg/pbtn_db_reg[5]_fret
    SLICE_X15Y7          FDRE                                         r  dtg/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X15Y7          FDRE                                         r  dtg/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X15Y7          FDRE (Setup_fdre_C_R)       -0.429    25.095    dtg/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -22.894    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.127ns  (logic 0.574ns (13.908%)  route 3.553ns (86.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.553    23.276    rojobot31_0/inst/BOTCPU/reset_lut/I4
    SLICE_X16Y4          LUT5 (Prop_lut5_I4_O)        0.118    23.394 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    23.394    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.075    25.597    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         25.597    
                         arrival time                         -23.394    
  -------------------------------------------------------------------
                         slack                                  2.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.271ns (37.883%)  route 0.444ns (62.117%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.250    -0.150    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.098    -0.052 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.194     0.142    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.187 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.187    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.912    -0.761    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.208     0.003    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.121     0.124    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.272ns (36.208%)  route 0.479ns (63.792%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.337    -0.064    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.099     0.035 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.143     0.178    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X9Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.223 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.223    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.910    -0.763    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.091     0.092    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.192%)  route 0.560ns (68.808%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.388     0.054    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.099 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.173     0.272    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.317 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.912    -0.761    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.208     0.003    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.120     0.123    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.555%)  route 0.639ns (73.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.402     0.015    rojobot31_0/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.060 r  rojobot31_0/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.237     0.296    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X9Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.341 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X9Y11          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.914    -0.759    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y11          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     0.097    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.314%)  route 0.647ns (73.686%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.451     0.063    rojobot31_0/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.108 r  rojobot31_0/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.196     0.304    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.092     0.094    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.254ns (28.847%)  route 0.627ns (71.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.416     0.081    rojobot31_0/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.126 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.211     0.337    rojobot31_0/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.382    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.092     0.094    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.231ns (24.748%)  route 0.702ns (75.252%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.455     0.067    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.112 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.248     0.360    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.091     0.093    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.254ns (28.068%)  route 0.651ns (71.932%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.541     0.206    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.251 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.110     0.361    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.045     0.406 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.406    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.910    -0.763    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.092     0.093    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.379%)  route 0.684ns (78.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.550     0.160    dtg/p_0_in
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.205 r  dtg/pixel_row[11]_i_1/O
                         net (fo=12, routed)          0.134     0.338    dtg/pixel_row[11]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.915    -0.758    dtg/CLK
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X18Y8          FDRE (Hold_fdre_C_R)        -0.018    -0.012    dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.379%)  route 0.684ns (78.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.550     0.160    dtg/p_0_in
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.205 r  dtg/pixel_row[11]_i_1/O
                         net (fo=12, routed)          0.134     0.338    dtg/pixel_row[11]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.915    -0.758    dtg/CLK
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X18Y8          FDRE (Hold_fdre_C_R)        -0.018    -0.012    dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 1.706ns (18.482%)  route 7.525ns (81.518%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.237     3.127    icon1/p_0_in[0]
    SLICE_X22Y12         LUT2 (Prop_lut2_I0_O)        0.118     3.245 r  icon1/map_row[1]_i_17/O
                         net (fo=51, routed)          1.614     4.858    dtg/bbstub_LocX_reg[7]_24
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.184 r  dtg/map_row[0]_i_10/O
                         net (fo=3, routed)           0.819     6.003    dtg/map_row[0]_i_10_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.127 f  dtg/read1_i_7/O
                         net (fo=1, routed)           0.658     6.785    dtg/read1_i_7_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.909 r  dtg/read1_i_4/O
                         net (fo=1, routed)           0.568     7.478    dtg/read1_i_4_n_0
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  dtg/read1_i_2/O
                         net (fo=1, routed)           0.780     8.382    dtg/read1_i_2_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.506 r  dtg/read1_i_1/O
                         net (fo=1, routed)           0.000     8.506    icon1/pixel_row_reg[11]
    SLICE_X25Y8          FDRE                                         r  icon1/read1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/read1_reg/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.031    12.515    icon1/read1_reg
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 4.234ns (46.638%)  route 4.844ns (53.362%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.362     4.138    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.262 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.836     5.098    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.153     5.251 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.836     6.087    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X15Y3          LUT5 (Prop_lut5_I1_O)        0.327     6.414 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.414    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.946 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.946    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.217 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.810     8.027    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X16Y4          LUT6 (Prop_lut6_I2_O)        0.373     8.400 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.400    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.084    12.486    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.029    12.515    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 4.260ns (46.791%)  route 4.844ns (53.209%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.362     4.138    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.262 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.836     5.098    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.153     5.251 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.836     6.087    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X15Y3          LUT5 (Prop_lut5_I1_O)        0.327     6.414 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.414    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.946 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.946    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.217 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.810     8.027    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X16Y4          LUT5 (Prop_lut5_I2_O)        0.399     8.426 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.426    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.084    12.486    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.075    12.561    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 3.289ns (38.408%)  route 5.274ns (61.592%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.625     7.885    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.084    12.486    
    SLICE_X11Y12         FDCE (Setup_fdce_C_CE)      -0.407    12.079    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.137ns (23.662%)  route 6.894ns (76.338%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.122     3.012    icon1/p_0_in[0]
    SLICE_X19Y11         LUT5 (Prop_lut5_I0_O)        0.118     3.130 r  icon1/map_row[1]_i_15/O
                         net (fo=43, routed)          1.080     4.210    dtg/bbstub_LocX_reg[7]_27
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.326     4.536 r  dtg/map_row[3]_i_42/O
                         net (fo=2, routed)           1.005     5.542    dtg/map_row[3]_i_42_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.666 f  dtg/map_row[3]_i_20/O
                         net (fo=1, routed)           0.405     6.071    dtg/map_row[3]_i_20_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.119     6.190 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.786     6.976    dtg/map_row[3]_i_7_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I0_O)        0.358     7.334 r  dtg/map_row[0]_i_5/O
                         net (fo=1, routed)           0.647     7.981    dtg/map_row[0]_i_5_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I4_O)        0.326     8.307 r  dtg/map_row[0]_i_1/O
                         net (fo=1, routed)           0.000     8.307    icon1/pixel_row_reg[9][0]
    SLICE_X27Y10         FDRE                                         r  icon1/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X27Y10         FDRE                                         r  icon1/map_row_reg[0]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X27Y10         FDRE (Setup_fdre_C_D)        0.029    12.512    icon1/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 1.706ns (18.999%)  route 7.273ns (81.001%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.216     3.106    icon1/p_0_in[0]
    SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.118     3.224 r  icon1/map_row[3]_i_39/O
                         net (fo=40, routed)          1.211     4.435    dtg/bbstub_LocX_reg[7]_22
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.326     4.761 f  dtg/map_row[2]_i_23/O
                         net (fo=1, routed)           0.766     5.526    dtg/map_row[2]_i_23_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.650 f  dtg/map_row[2]_i_10/O
                         net (fo=1, routed)           0.403     6.054    dtg/map_row[2]_i_10_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.178 f  dtg/map_row[2]_i_3/O
                         net (fo=4, routed)           0.857     7.035    dtg/map_row[2]_i_3_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.159 r  dtg/map_row[2]_i_2/O
                         net (fo=2, routed)           0.972     8.131    dtg/map_row[2]_i_2_n_0
    SLICE_X25Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.255 r  dtg/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000     8.255    icon1/pixel_row_reg[9][2]
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[2]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.029    12.513    icon1/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 1.935ns (21.567%)  route 7.037ns (78.433%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.122     3.012    icon1/p_0_in[0]
    SLICE_X19Y11         LUT5 (Prop_lut5_I0_O)        0.118     3.130 r  icon1/map_row[1]_i_15/O
                         net (fo=43, routed)          1.080     4.210    dtg/bbstub_LocX_reg[7]_27
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.326     4.536 r  dtg/map_row[3]_i_42/O
                         net (fo=2, routed)           1.005     5.542    dtg/map_row[3]_i_42_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.666 f  dtg/map_row[3]_i_20/O
                         net (fo=1, routed)           0.405     6.071    dtg/map_row[3]_i_20_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.119     6.190 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.786     6.976    dtg/map_row[3]_i_7_n_0
    SLICE_X26Y10         LUT4 (Prop_lut4_I1_O)        0.332     7.308 r  dtg/map_row[3]_i_2/O
                         net (fo=2, routed)           0.789     8.097    dtg/map_row[3]_i_2_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.150     8.247 r  dtg/map_row[3]_i_1/O
                         net (fo=1, routed)           0.000     8.247    icon1/pixel_row_reg[9][3]
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[3]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.075    12.559    icon1/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.107ns (23.772%)  route 6.756ns (76.228%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    -0.724    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.478    -0.246 f  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=5, routed)           0.692     0.446    icon1/LocY_reg[7]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.301     0.747 r  icon1/map_col[3]_i_23/O
                         net (fo=2, routed)           0.993     1.740    icon1/map_col[3]_i_23_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.124     1.864 f  icon1/map_col[3]_i_6/O
                         net (fo=104, routed)         1.019     2.883    icon1/map_col_reg[3]_0
    SLICE_X13Y9          LUT5 (Prop_lut5_I0_O)        0.119     3.002 r  icon1/map_col[0]_i_25/O
                         net (fo=7, routed)           1.097     4.099    dtg/bbstub_LocX_reg[7]_10
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.431 f  dtg/map_col[2]_i_34/O
                         net (fo=2, routed)           0.668     5.098    dtg/map_col[2]_i_34_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.222 f  dtg/map_col[2]_i_16/O
                         net (fo=1, routed)           0.432     5.654    dtg/map_col[2]_i_16_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  dtg/map_col[2]_i_5/O
                         net (fo=2, routed)           0.927     6.705    dtg/map_col[2]_i_5_n_0
    SLICE_X10Y10         LUT2 (Prop_lut2_I1_O)        0.150     6.855 f  dtg/map_col[2]_i_2/O
                         net (fo=3, routed)           0.930     7.785    dtg/map_col[2]_i_2_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I2_O)        0.355     8.140 r  dtg/map_col[2]_i_1/O
                         net (fo=1, routed)           0.000     8.140    icon1/pixel_column_reg[11][2]
    SLICE_X17Y10         FDSE                                         r  icon1/map_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X17Y10         FDSE                                         r  icon1/map_col_reg[2]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X17Y10         FDSE (Setup_fdse_C_D)        0.029    12.513    icon1/map_col_reg[2]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.289ns (39.012%)  route 5.142ns (60.988%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.493     7.753    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.584    12.584    
                         clock uncertainty           -0.084    12.500    
    SLICE_X8Y13          FDCE (Setup_fdce_C_CE)      -0.371    12.129    rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.289ns (39.012%)  route 5.142ns (60.988%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.493     7.753    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.584    12.584    
                         clock uncertainty           -0.084    12.500    
    SLICE_X8Y13          FDCE (Setup_fdce_C_CE)      -0.371    12.129    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  4.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.171%)  route 0.210ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.170    world_map/addra[6]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/Q
                         net (fo=1, routed)           0.213    -0.169    world_map/addra[5]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X12Y5          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.113    -0.245    rojobot31_0/inst/BOTCPU/stack_ram_high/DIB0
    SLICE_X14Y5          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X14Y5          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.277    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.113    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.113    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.113    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.113    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -2.282ns,  Total Violation     -126.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.254  4739.623    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.099    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.099    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.254  4739.623    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.099    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.099    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.254  4739.623    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.099    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.099    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.254  4739.623    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.099    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.099    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.097    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.097    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.097    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524  4739.097    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524  4739.097    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.097    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X2Y20          FDRE (Hold_fdre_C_R)         0.009     0.082    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X2Y20          FDRE (Hold_fdre_C_R)         0.009     0.082    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.254     0.072    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.054    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.254     0.072    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.054    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.254     0.072    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.054    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -2.282ns,  Total Violation     -126.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.254  4739.623    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.099    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.099    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.254  4739.623    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.099    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.099    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.254  4739.623    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.099    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.099    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.254  4739.623    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.099    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.099    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.097    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.097    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.097    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524  4739.097    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524  4739.097    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.254  4739.621    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.097    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                       4739.098    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X2Y20          FDRE (Hold_fdre_C_R)         0.009     0.082    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X2Y20          FDRE (Hold_fdre_C_R)         0.009     0.082    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.055    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.254     0.072    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.054    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.254     0.072    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.054    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.254     0.072    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.054    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.674ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.642ns (17.054%)  route 3.123ns (82.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 93.553 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.200     2.065    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.124     2.189 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.923     3.112    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.759    93.553    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.121    
                         clock uncertainty           -0.134    93.987    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.202    93.785    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.785    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 90.674    

Slack (MET) :             91.115ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.828ns (23.269%)  route 2.730ns (76.731%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 93.553 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886    -0.654    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           1.703     1.505    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.629 r  mhp_axd1362/SPI_driver/MOSI_i_7/O
                         net (fo=1, routed)           0.151     1.780    mhp_axd1362/SPI_driver/MOSI_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.904 r  mhp_axd1362/SPI_driver/MOSI_i_3/O
                         net (fo=1, routed)           0.877     2.781    mhp_axd1362/SPI_driver/MOSI_i_3_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124     2.905 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     2.905    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.759    93.553    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.121    
                         clock uncertainty           -0.134    93.987    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.032    94.019    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.019    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 91.115    

Slack (MET) :             185.442ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524   188.295    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.295    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.442    

Slack (MET) :             185.442ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524   188.295    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.295    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.442    

Slack (MET) :             185.476ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.794ns (21.190%)  route 2.953ns (78.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.600     1.465    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.124     1.589 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.829     2.418    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I3_O)        0.152     2.570 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.524     3.094    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)       -0.249   188.570    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.570    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                185.476    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.892%)  route 0.140ns (46.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.140    -0.198    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.272    -0.467    
                         clock uncertainty            0.134    -0.333    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.075    -0.258    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.663    -0.501    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y18          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDSE (Prop_fdse_C_Q)         0.141    -0.360 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.131    -0.229    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.938    -0.735    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.248    -0.488    
                         clock uncertainty            0.134    -0.354    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.064    -0.290    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.419%)  route 0.150ns (51.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.150    -0.211    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                         clock pessimism              0.272    -0.467    
                         clock uncertainty            0.134    -0.333    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.047    -0.286    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.881%)  route 0.188ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.188    -0.174    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.134    -0.332    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.075    -0.257    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.342%)  route 0.163ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.163    -0.198    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.467    
                         clock uncertainty            0.134    -0.333    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.047    -0.286    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.789%)  route 0.196ns (58.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.196    -0.165    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.134    -0.332    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.076    -0.256    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.164    -0.338 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.123    -0.215    mhp_axd1362/SPI_driver/roundDone
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.235    -0.502    
                         clock uncertainty            0.134    -0.368    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.060    -0.308    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.467%)  route 0.160ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  mhp_axd1362/SPI_driver/accel_data_reg[7]/Q
                         net (fo=5, routed)           0.160    -0.215    mhp_axd1362/SPI_driver/accel_data[7]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                         clock pessimism              0.272    -0.467    
                         clock uncertainty            0.134    -0.333    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.024    -0.309    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDone_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.769%)  route 0.180ns (49.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y19          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDSE (Prop_fdse_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/counter_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.180    mhp_axd1362/SPI_driver/counter_reg_n_0_[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045    -0.135 r  mhp_axd1362/SPI_driver/roundDone_i_1/O
                         net (fo=1, routed)           0.000    -0.135    mhp_axd1362/SPI_driver/roundDone_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
                         clock pessimism              0.249    -0.488    
                         clock uncertainty            0.134    -0.354    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.121    -0.233    mhp_axd1362/SPI_driver/roundDone_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.050%)  route 0.220ns (60.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.220    -0.142    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.465    
                         clock uncertainty            0.134    -0.331    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.071    -0.260    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 4.536ns (23.471%)  route 14.790ns (76.529%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.526    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.650 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.916    18.566    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.566    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.286ns  (logic 4.536ns (23.520%)  route 14.750ns (76.480%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.563    17.526    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.650 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.876    18.526    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.526    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.259ns  (logic 4.536ns (23.552%)  route 14.723ns (76.448%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.782    17.746    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.870 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.630    18.500    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.500    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.536ns (23.616%)  route 14.671ns (76.384%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.465    17.428    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.552 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.896    18.447    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.536ns (23.616%)  route 14.671ns (76.384%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.465    17.428    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y29         LUT4 (Prop_lut4_I3_O)        0.124    17.552 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.896    18.447    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.263    
                         clock uncertainty           -0.090    19.173    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.641    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.641    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.147ns  (logic 4.536ns (23.690%)  route 14.611ns (76.309%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.783    17.747    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.871 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.517    18.387    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.140ns  (logic 4.536ns (23.699%)  route 14.604ns (76.301%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.783    17.747    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.871 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.509    18.380    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.380    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.137ns  (logic 4.536ns (23.703%)  route 14.601ns (76.297%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.782    17.746    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124    17.870 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.507    18.377    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.251    
                         clock uncertainty           -0.090    19.161    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.629    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.629    
                         arrival time                         -18.377    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.030ns  (logic 4.536ns (23.835%)  route 14.494ns (76.164%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.507    17.470    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X62Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.594 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.677    18.271    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.090    19.164    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.271    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.018ns  (logic 4.536ns (23.851%)  route 14.482ns (76.149%))
  Logic Levels:           27  (LUT2=3 LUT3=1 LUT4=3 LUT5=6 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.780    -0.760    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X54Y26         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.242 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          0.997     0.756    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X52Y27         LUT5 (Prop_lut5_I3_O)        0.150     0.906 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.598     1.504    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_3
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.332     1.836 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.312     2.148    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124     2.272 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.513     2.785    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_25
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.124     2.909 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.699     3.608    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[52]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.732 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32/O
                         net (fo=1, routed)           0.300     4.032    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_7__32_n_0
    SLICE_X52Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.156 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__100/O
                         net (fo=4, routed)           0.478     4.634    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.124     4.758 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_2__204/O
                         net (fo=5, routed)           0.331     5.089    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.213 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=9, routed)           0.699     5.912    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_5
    SLICE_X48Y31         LUT2 (Prop_lut2_I1_O)        0.119     6.031 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=2, routed)           0.580     6.611    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.332     6.943 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.439     7.382    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_16
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.506 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.650     8.157    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X44Y28         LUT3 (Prop_lut3_I1_O)        0.124     8.281 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__85/O
                         net (fo=9, routed)           0.529     8.810    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X44Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.934 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.352     9.286    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X45Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.410 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__40/O
                         net (fo=6, routed)           0.190     9.600    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X45Y26         LUT5 (Prop_lut5_I2_O)        0.124     9.724 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__87/O
                         net (fo=1, routed)           0.348    10.071    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.195 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.522    10.717    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X45Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.841 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.313    11.155    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.279 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.666    11.944    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.068 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.149    12.217    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X45Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.341 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.593    12.934    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_8
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.058 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_2__119/O
                         net (fo=4, routed)           0.448    13.505    mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q_reg[0]_1
    SLICE_X53Y24         LUT5 (Prop_lut5_I1_O)        0.124    13.629 f  mfp_sys/top/cpu/core/dcc/_sync_not_done_reg/q[0]_i_9__26/O
                         net (fo=1, routed)           0.626    14.255    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_38
    SLICE_X54Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.379 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_4__71/O
                         net (fo=4, routed)           0.323    14.703    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_8
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    14.827 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_1__385/O
                         net (fo=34, routed)          1.093    15.920    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X59Y29         LUT5 (Prop_lut5_I2_O)        0.154    16.074 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_2__217/O
                         net (fo=5, routed)           0.562    16.636    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_14
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.327    16.963 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.631    17.595    mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/dcc_dwstb
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    17.719 r  mfp_sys/top/cpu/core/dcc/_raw_dcop_access_m/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.539    18.258    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.706    18.686    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.254    
                         clock uncertainty           -0.090    19.164    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.624    -0.540    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.343    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.897    -0.776    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.237    -0.540    
                         clock uncertainty            0.090    -0.450    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.075    -0.375    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.330    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[1]
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]/C
                         clock pessimism              0.236    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.071    -0.368    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.322    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.909    -0.764    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X20Y33         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.236    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.075    -0.364    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.028%)  route 0.217ns (56.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X8Y41          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[4]_rep/Q
                         net (fo=17, routed)          0.217    -0.143    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][2]
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.090    -0.374    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.191    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (42.991%)  route 0.217ns (57.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X8Y42          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[5]_rep/Q
                         net (fo=17, routed)          0.217    -0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/HADDR_d_reg[9][3]
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.958    -0.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.090    -0.374    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.191    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b3/ram_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.576    -0.588    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.360    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[14]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.315 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[14]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.315    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[14]
    SLICE_X10Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.847    -0.826    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y52         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.090    -0.486    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.120    -0.366    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X9Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[0]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[0]_i_1__252/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[0]
    SLICE_X8Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X8Y45          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.120    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X13Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[16]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[16]_i_1__34/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[16]
    SLICE_X12Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X12Y45         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.120    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.641    -0.523    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/clk_out1
    SLICE_X11Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.087    -0.295    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q_reg_n_0_[32]
    SLICE_X10Y44         LUT3 (Prop_lut3_I0_O)        0.045    -0.250 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/_pcsam_imiss_55_0_/cregister/cregister/q[32]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.250    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/D[32]
    SLICE_X10Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.916    -0.757    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X10Y44         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X10Y44         FDRE (Hold_fdre_C_D)         0.120    -0.300    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/async_data_out_/cregister/cregister/q_reg[32]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X25Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.058    -0.335    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[5]
    SLICE_X24Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[5]_i_1__91/O
                         net (fo=1, routed)           0.000    -0.290    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[5]
    SLICE_X24Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X24Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.250    -0.522    
                         clock uncertainty            0.090    -0.432    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.091    -0.341    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.436ns  (logic 0.890ns (25.901%)  route 2.546ns (74.099%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=2, routed)           0.888    14.015    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.124    14.139 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           0.653    14.792    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.124    14.916 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_2/O
                         net (fo=1, routed)           1.006    15.922    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    16.046 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    16.046    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][1]
    SLICE_X6Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.131    
                         clock uncertainty           -0.208    18.923    
    SLICE_X6Y22          FDCE (Setup_fdce_C_D)        0.081    19.004    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.100ns  (logic 0.642ns (20.709%)  route 2.458ns (79.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=65, routed)          2.458    15.586    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    15.710 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000    15.710    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][25]
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.208    18.848    
    SLICE_X9Y20          FDCE (Setup_fdce_C_D)        0.029    18.877    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.075ns  (logic 0.766ns (24.909%)  route 2.309ns (75.091%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=2, routed)           1.310    14.438    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.124    14.562 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.999    15.561    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    15.685 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.685    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][0]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758    18.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.133    
                         clock uncertainty           -0.208    18.925    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.077    19.002    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.869ns  (logic 0.580ns (20.218%)  route 2.289ns (79.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 12.609 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    12.609    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456    13.065 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=38, routed)          2.289    15.353    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    15.477 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.477    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][27]
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.682    18.661    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.057    
                         clock uncertainty           -0.208    18.849    
    SLICE_X10Y20         FDCE (Setup_fdce_C_D)        0.079    18.928    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.928    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.192%)  route 2.157ns (78.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 12.688 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.894    12.688    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456    13.144 r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=45, routed)          2.157    15.301    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.124    15.425 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    15.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][24]
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.208    18.848    
    SLICE_X8Y20          FDCE (Setup_fdce_C_D)        0.081    18.929    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.797ns  (logic 0.890ns (31.820%)  route 1.907ns (68.180%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 12.607 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.813    12.607    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y15         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.518    13.125 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=2, routed)           0.978    14.102    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124    14.226 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_5/O
                         net (fo=1, routed)           0.159    14.385    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_5_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.509 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_2/O
                         net (fo=1, routed)           0.770    15.280    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_2_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.404 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.404    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][2]
    SLICE_X4Y23          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.755    18.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y23          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.130    
                         clock uncertainty           -0.208    18.922    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.031    18.953    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.630ns  (logic 0.766ns (29.126%)  route 1.864ns (70.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 12.605 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.811    12.605    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.518    13.123 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.891    14.014    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.973    15.111    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124    15.235 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    15.235    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][4]
    SLICE_X7Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.131    
                         clock uncertainty           -0.208    18.923    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.029    18.952    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.626ns  (logic 0.704ns (26.808%)  route 1.922ns (73.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 12.606 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.812    12.606    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    13.062 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           1.046    14.107    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    14.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2/O
                         net (fo=1, routed)           0.877    15.108    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    15.232 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][10]
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760    18.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.135    
                         clock uncertainty           -0.208    18.927    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)        0.029    18.956    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.582ns  (logic 0.779ns (30.172%)  route 1.803ns (69.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.478    13.088 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=5, routed)           1.803    14.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.301    15.191 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.191    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][23]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.208    18.848    
    SLICE_X10Y21         FDCE (Setup_fdce_C_D)        0.081    18.929    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -15.191    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.566ns  (logic 0.766ns (29.851%)  route 1.800ns (70.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 12.607 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.813    12.607    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y15          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    13.125 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.046    14.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.295 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_2/O
                         net (fo=1, routed)           0.754    15.049    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    15.173    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][7]
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760    18.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.135    
                         clock uncertainty           -0.208    18.927    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)        0.032    18.959    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.959    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                  3.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.254ns (33.862%)  route 0.496ns (66.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.302    -0.062    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.045    -0.017 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2/O
                         net (fo=1, routed)           0.194     0.177    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.222 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][11]
    SLICE_X2Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.178    
                         clock uncertainty            0.208     0.030    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     0.150    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.254ns (32.875%)  route 0.519ns (67.125%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y15          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.342    -0.020    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.025 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.176     0.201    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.246 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.246    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][8]
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.120     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.643%)  route 0.549ns (68.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.237    -0.128    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.083 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_2/O
                         net (fo=1, routed)           0.312     0.229    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.274    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][6]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     0.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.209ns (27.096%)  route 0.562ns (72.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.562     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][15]
    SLICE_X3Y24          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.931    -0.742    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X3Y24          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X3Y24          FDCE (Hold_fdce_C_D)         0.091     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.299ns (37.048%)  route 0.508ns (62.952%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.194    -0.170    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.045    -0.125 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_4/O
                         net (fo=1, routed)           0.167     0.042    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_4_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.087 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.146     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.045     0.278 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.278    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][3]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     0.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.885%)  route 0.598ns (74.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.598     0.235    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.280 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][14]
    SLICE_X6Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.931    -0.742    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.120     0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.923%)  route 0.597ns (74.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y17         FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.597     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.278 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.278    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][12]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.904    -0.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.208    -0.005    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.120     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.852%)  route 0.599ns (74.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=3, routed)           0.599     0.237    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.282 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.282    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][31]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.904    -0.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.208    -0.005    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.121     0.116    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.247ns (30.356%)  route 0.567ns (69.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.148    -0.379 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=12, routed)          0.567     0.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[5]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.099     0.287 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][21]
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.208    -0.004    
    SLICE_X10Y20         FDCE (Hold_fdce_C_D)         0.121     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.271%)  route 0.618ns (74.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.638    -0.526    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=60, routed)          0.618     0.256    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.045     0.301 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.301    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][17]
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.208    -0.004    
    SLICE_X8Y20          FDCE (Hold_fdce_C_D)         0.120     0.116    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.756ns,  Total Violation      -60.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.812ns  (logic 0.419ns (23.126%)  route 1.393ns (76.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 378.609 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.889   378.609    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y17          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419   379.028 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.393   380.420    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][10]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.254   378.883    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.218   378.665    mhp_axd1362/spi_sync/y_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.665    
                         arrival time                        -380.420    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.778ns  (logic 0.419ns (23.570%)  route 1.359ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 378.605 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.885   378.605    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419   379.024 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.359   380.382    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][4]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.254   378.879    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.220   378.659    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.659    
                         arrival time                        -380.382    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.775ns  (logic 0.419ns (23.600%)  route 1.356ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 378.739 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.356   380.382    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][6]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760   378.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.135    
                         clock uncertainty           -0.254   378.881    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)       -0.217   378.664    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.664    
                         arrival time                        -380.382    
  -------------------------------------------------------------------
                         slack                                 -1.718    

Slack (VIOLATED) :        -1.715ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.644%)  route 1.353ns (76.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.656ns = ( 378.604 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.884   378.604    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y21          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.419   379.023 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.353   380.376    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][5]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.254   378.879    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.218   378.661    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.661    
                         arrival time                        -380.376    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -1.714ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.768ns  (logic 0.419ns (23.692%)  route 1.349ns (76.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 378.609 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.889   378.609    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y17          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419   379.028 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.349   380.377    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][11]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.254   378.883    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.220   378.663    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.663    
                         arrival time                        -380.377    
  -------------------------------------------------------------------
                         slack                                 -1.714    

Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.764ns  (logic 0.419ns (23.751%)  route 1.345ns (76.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 378.738 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.345   380.371    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.759   378.738    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.134    
                         clock uncertainty           -0.254   378.880    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.219   378.661    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.661    
                         arrival time                        -380.371    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.942ns  (logic 0.456ns (23.477%)  route 1.486ns (76.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 378.606 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886   378.606    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456   379.062 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.486   380.548    mhp_axd1362/spi_sync/D[3]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.254   378.879    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.040   378.839    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.839    
                         arrival time                        -380.548    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.779ns  (logic 0.478ns (26.864%)  route 1.301ns (73.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 378.739 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 378.608 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.888   378.608    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478   379.086 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.301   380.387    mhp_axd1362/spi_sync/D[11]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760   378.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.135    
                         clock uncertainty           -0.254   378.881    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)       -0.199   378.682    mhp_axd1362/spi_sync/x_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.682    
                         arrival time                        -380.387    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.684ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.743ns  (logic 0.419ns (24.038%)  route 1.324ns (75.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 378.738 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 378.606 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886   378.606    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.419   379.025 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.324   380.349    mhp_axd1362/spi_sync/D[4]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.759   378.738    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.134    
                         clock uncertainty           -0.254   378.880    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.215   378.665    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.665    
                         arrival time                        -380.349    
  -------------------------------------------------------------------
                         slack                                 -1.684    

Slack (VIOLATED) :        -1.683ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.693ns  (logic 0.419ns (24.744%)  route 1.274ns (75.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.274   380.300    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.254   378.883    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.266   378.617    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.617    
                         arrival time                        -380.300    
  -------------------------------------------------------------------
                         slack                                 -1.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.148ns (20.916%)  route 0.560ns (79.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.148    -0.354 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           0.560     0.206    mhp_axd1362/spi_sync/roundDD
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.254     0.074    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.023     0.097    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.148ns (20.207%)  route 0.584ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.663    -0.501    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           0.584     0.232    mhp_axd1362/spi_sync/D[10]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[10]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.254     0.075    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.024     0.099    mhp_axd1362/spi_sync/x_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.775%)  route 0.652ns (82.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.652     0.292    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][0]
    SLICE_X3Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.939    -0.734    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.178    
                         clock uncertainty            0.254     0.076    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.078     0.154    mhp_axd1362/spi_sync/z_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.087%)  route 0.621ns (82.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.621     0.246    mhp_axd1362/spi_sync/D[4]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.936    -0.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.024     0.097    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.632     0.272    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.254     0.075    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.047     0.122    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.185%)  route 0.634ns (81.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.660    -0.504    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.634     0.272    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][1]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.254     0.071    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.047     0.118    mhp_axd1362/spi_sync/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.052%)  route 0.640ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.640     0.278    mhp_axd1362/spi_sync/D[1]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.936    -0.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.254     0.073    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.046     0.119    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.455%)  route 0.605ns (82.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.605     0.232    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.254     0.075    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)        -0.006     0.069    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.128ns (16.811%)  route 0.633ns (83.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           0.633     0.260    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][6]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.254     0.074    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.023     0.097    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.290%)  route 0.675ns (82.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.675     0.314    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.254     0.074    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.076     0.150    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.436ns  (logic 0.890ns (25.901%)  route 2.546ns (74.099%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=2, routed)           0.888    14.015    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.124    14.139 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3/O
                         net (fo=1, routed)           0.653    14.792    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_3_n_0
    SLICE_X6Y16          LUT6 (Prop_lut6_I3_O)        0.124    14.916 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_2/O
                         net (fo=1, routed)           1.006    15.922    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.124    16.046 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    16.046    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][1]
    SLICE_X6Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.131    
                         clock uncertainty           -0.208    18.923    
    SLICE_X6Y22          FDCE (Setup_fdce_C_D)        0.081    19.004    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.100ns  (logic 0.642ns (20.709%)  route 2.458ns (79.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=65, routed)          2.458    15.586    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.124    15.710 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[25]_i_1/O
                         net (fo=1, routed)           0.000    15.710    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][25]
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.208    18.848    
    SLICE_X9Y20          FDCE (Setup_fdce_C_D)        0.029    18.877    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.075ns  (logic 0.766ns (24.909%)  route 2.309ns (75.091%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 18.737 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.518    13.128 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=2, routed)           1.310    14.438    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X6Y16          LUT6 (Prop_lut6_I2_O)        0.124    14.562 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.999    15.561    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.124    15.685 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.685    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][0]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758    18.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.133    
                         clock uncertainty           -0.208    18.925    
    SLICE_X6Y21          FDCE (Setup_fdce_C_D)        0.077    19.002    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.869ns  (logic 0.580ns (20.218%)  route 2.289ns (79.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns = ( 12.609 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    12.609    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456    13.065 r  rojobot31_0/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=38, routed)          2.289    15.353    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    15.477 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    15.477    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][27]
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.682    18.661    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.057    
                         clock uncertainty           -0.208    18.849    
    SLICE_X10Y20         FDCE (Setup_fdce_C_D)        0.079    18.928    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.928    
                         arrival time                         -15.477    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.737ns  (logic 0.580ns (21.192%)  route 2.157ns (78.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 12.688 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.894    12.688    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.456    13.144 r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=45, routed)          2.157    15.301    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.124    15.425 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    15.425    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][24]
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.208    18.848    
    SLICE_X8Y20          FDCE (Setup_fdce_C_D)        0.081    18.929    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.549ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.797ns  (logic 0.890ns (31.820%)  route 1.907ns (68.180%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 12.607 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.813    12.607    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y15         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_fdce_C_Q)         0.518    13.125 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=2, routed)           0.978    14.102    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124    14.226 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_5/O
                         net (fo=1, routed)           0.159    14.385    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_5_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.509 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_2/O
                         net (fo=1, routed)           0.770    15.280    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_2_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    15.404 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    15.404    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][2]
    SLICE_X4Y23          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.755    18.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y23          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.130    
                         clock uncertainty           -0.208    18.922    
    SLICE_X4Y23          FDCE (Setup_fdce_C_D)        0.031    18.953    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                  3.549    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.630ns  (logic 0.766ns (29.126%)  route 1.864ns (70.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 12.605 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.811    12.605    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.518    13.123 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.891    14.014    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124    14.138 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.973    15.111    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I0_O)        0.124    15.235 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    15.235    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][4]
    SLICE_X7Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y22          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.131    
                         clock uncertainty           -0.208    18.923    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.029    18.952    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.626ns  (logic 0.704ns (26.808%)  route 1.922ns (73.192%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.728ns = ( 12.606 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.812    12.606    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDCE (Prop_fdce_C_Q)         0.456    13.062 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           1.046    14.107    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    14.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2/O
                         net (fo=1, routed)           0.877    15.108    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    15.232 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000    15.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][10]
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760    18.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.395    19.135    
                         clock uncertainty           -0.208    18.927    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)        0.029    18.956    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.582ns  (logic 0.779ns (30.172%)  route 1.803ns (69.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 18.660 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 12.610 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    12.610    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.478    13.088 r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=5, routed)           1.803    14.890    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.301    15.191 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.191    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][23]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.681    18.660    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.056    
                         clock uncertainty           -0.208    18.848    
    SLICE_X10Y21         FDCE (Setup_fdce_C_D)        0.081    18.929    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.929    
                         arrival time                         -15.191    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.566ns  (logic 0.766ns (29.851%)  route 1.800ns (70.149%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 18.739 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 12.607 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.813    12.607    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y15          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.518    13.125 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.046    14.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.295 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_2/O
                         net (fo=1, routed)           0.754    15.049    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_2_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.124    15.173 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    15.173    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][7]
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760    18.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.135    
                         clock uncertainty           -0.208    18.927    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)        0.032    18.959    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.959    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                  3.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.254ns (33.862%)  route 0.496ns (66.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[3]/Q
                         net (fo=1, routed)           0.302    -0.062    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[3]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.045    -0.017 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2/O
                         net (fo=1, routed)           0.194     0.177    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_2_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.045     0.222 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.222    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][11]
    SLICE_X2Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.939    -0.734    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.178    
                         clock uncertainty            0.208     0.030    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     0.150    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.254ns (32.875%)  route 0.519ns (67.125%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y15          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.342    -0.020    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.025 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2/O
                         net (fo=1, routed)           0.176     0.201    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_2_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I0_O)        0.045     0.246 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.246    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][8]
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.120     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.643%)  route 0.549ns (68.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.237    -0.128    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X6Y17          LUT6 (Prop_lut6_I0_O)        0.045    -0.083 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_2/O
                         net (fo=1, routed)           0.312     0.229    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_2_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.274    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][6]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     0.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.209ns (27.096%)  route 0.562ns (72.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.562     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][15]
    SLICE_X3Y24          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.931    -0.742    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X3Y24          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X3Y24          FDCE (Hold_fdce_C_D)         0.091     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.299ns (37.048%)  route 0.508ns (62.952%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.194    -0.170    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.045    -0.125 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_4/O
                         net (fo=1, routed)           0.167     0.042    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_4_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.087 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.146     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.045     0.278 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.278    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][3]
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y21          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.208     0.025    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.121     0.146    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.885%)  route 0.598ns (74.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.636    -0.528    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y16          FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           0.598     0.235    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.280 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][14]
    SLICE_X6Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.931    -0.742    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.186    
                         clock uncertainty            0.208     0.022    
    SLICE_X6Y26          FDCE (Hold_fdce_C_D)         0.120     0.142    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.923%)  route 0.597ns (74.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.635    -0.529    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y17         FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.365 r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           0.597     0.233    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X10Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.278 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.278    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][12]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.904    -0.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.208    -0.005    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.120     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.852%)  route 0.599ns (74.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot31_0/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=3, routed)           0.599     0.237    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X10Y21         LUT5 (Prop_lut5_I2_O)        0.045     0.282 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.282    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][31]
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.904    -0.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y21         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.213    
                         clock uncertainty            0.208    -0.005    
    SLICE_X10Y21         FDCE (Hold_fdce_C_D)         0.121     0.116    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.247ns (30.356%)  route 0.567ns (69.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.637    -0.527    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.148    -0.379 r  rojobot31_0/inst/BOTREGIF/LocY_reg[5]/Q
                         net (fo=12, routed)          0.567     0.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[5]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.099     0.287 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.287    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][21]
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y20         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.208    -0.004    
    SLICE_X10Y20         FDCE (Hold_fdce_C_D)         0.121     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.271%)  route 0.618ns (74.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.638    -0.526    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=60, routed)          0.618     0.256    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.045     0.301 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.301    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[2][17]
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.208    -0.004    
    SLICE_X8Y20          FDCE (Hold_fdce_C_D)         0.120     0.116    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.751ns,  Total Violation      -60.686ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.812ns  (logic 0.419ns (23.126%)  route 1.393ns (76.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 378.609 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.889   378.609    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y17          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419   379.028 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           1.393   380.420    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][10]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[10]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.249   378.887    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.218   378.669    mhp_axd1362/spi_sync/y_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        378.669    
                         arrival time                        -380.420    
  -------------------------------------------------------------------
                         slack                                 -1.751    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.778ns  (logic 0.419ns (23.570%)  route 1.359ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 378.605 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.885   378.605    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.419   379.024 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.359   380.382    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][4]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.249   378.883    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.220   378.663    mhp_axd1362/spi_sync/y_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.663    
                         arrival time                        -380.382    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.714ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.775ns  (logic 0.419ns (23.600%)  route 1.356ns (76.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 378.739 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.356   380.382    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][6]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760   378.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.135    
                         clock uncertainty           -0.249   378.885    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)       -0.217   378.668    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.668    
                         arrival time                        -380.382    
  -------------------------------------------------------------------
                         slack                                 -1.714    

Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.644%)  route 1.353ns (76.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.656ns = ( 378.604 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.884   378.604    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y21          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.419   379.023 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.353   380.376    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][5]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.249   378.883    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.218   378.665    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.665    
                         arrival time                        -380.376    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.768ns  (logic 0.419ns (23.692%)  route 1.349ns (76.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 378.609 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.889   378.609    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y17          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.419   379.028 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.349   380.377    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][11]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.249   378.887    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.220   378.667    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.667    
                         arrival time                        -380.377    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.764ns  (logic 0.419ns (23.751%)  route 1.345ns (76.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 378.738 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           1.345   380.371    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.759   378.738    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.395   379.134    
                         clock uncertainty           -0.249   378.884    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.219   378.665    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        378.665    
                         arrival time                        -380.371    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.942ns  (logic 0.456ns (23.477%)  route 1.486ns (76.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 378.737 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 378.606 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886   378.606    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456   379.062 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.486   380.548    mhp_axd1362/spi_sync/D[3]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.758   378.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.133    
                         clock uncertainty           -0.249   378.883    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)       -0.040   378.843    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.843    
                         arrival time                        -380.548    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.779ns  (logic 0.478ns (26.864%)  route 1.301ns (73.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 378.739 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 378.608 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.888   378.608    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478   379.086 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.301   380.387    mhp_axd1362/spi_sync/D[11]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.760   378.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.135    
                         clock uncertainty           -0.249   378.885    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)       -0.199   378.686    mhp_axd1362/spi_sync/x_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.686    
                         arrival time                        -380.387    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.743ns  (logic 0.419ns (24.038%)  route 1.324ns (75.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 378.738 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 378.606 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886   378.606    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.419   379.025 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.324   380.349    mhp_axd1362/spi_sync/D[4]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.759   378.738    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.134    
                         clock uncertainty           -0.249   378.884    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)       -0.215   378.669    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.669    
                         arrival time                        -380.349    
  -------------------------------------------------------------------
                         slack                                 -1.679    

Slack (VIOLATED) :        -1.679ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.693ns  (logic 0.419ns (24.744%)  route 1.274ns (75.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 378.741 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 378.607 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887   378.607    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.419   379.026 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.274   380.300    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.762   378.741    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.137    
                         clock uncertainty           -0.249   378.887    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)       -0.266   378.621    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.621    
                         arrival time                        -380.300    
  -------------------------------------------------------------------
                         slack                                 -1.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDD_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/en1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.148ns (20.916%)  route 0.560ns (79.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.148    -0.354 r  mhp_axd1362/SPI_driver/roundDD_reg/Q
                         net (fo=1, routed)           0.560     0.206    mhp_axd1362/spi_sync/roundDD
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/en1_reg/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.249     0.070    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.023     0.093    mhp_axd1362/spi_sync/en1_reg
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.148ns (20.207%)  route 0.584ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.663    -0.501    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.148    -0.353 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/Q
                         net (fo=1, routed)           0.584     0.232    mhp_axd1362/spi_sync/D[10]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[10]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.249     0.071    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.024     0.095    mhp_axd1362/spi_sync/x_acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.775%)  route 0.652ns (82.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           0.652     0.292    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][0]
    SLICE_X3Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.939    -0.734    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[0]/C
                         clock pessimism              0.557    -0.178    
                         clock uncertainty            0.249     0.072    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.078     0.150    mhp_axd1362/spi_sync/z_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.087%)  route 0.621ns (82.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.621     0.246    mhp_axd1362/spi_sync/D[4]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.936    -0.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.024     0.093    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.231%)  route 0.632ns (81.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.632     0.272    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.249     0.071    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)         0.047     0.118    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.185%)  route 0.634ns (81.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.660    -0.504    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.634     0.272    mhp_axd1362/spi_sync/y_acc_reg_temp_reg[11][1]
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.934    -0.739    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y21          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.183    
                         clock uncertainty            0.249     0.067    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.047     0.114    mhp_axd1362/spi_sync/y_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.052%)  route 0.640ns (81.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.640     0.278    mhp_axd1362/spi_sync/D[1]
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.936    -0.737    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y19          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.046     0.115    mhp_axd1362/spi_sync/x_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.455%)  route 0.605ns (82.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.605     0.232    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][7]
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.938    -0.735    mhp_axd1362/spi_sync/clk_out1
    SLICE_X4Y17          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.179    
                         clock uncertainty            0.249     0.071    
    SLICE_X4Y17          FDRE (Hold_fdre_C_D)        -0.006     0.065    mhp_axd1362/spi_sync/z_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.128ns (16.811%)  route 0.633ns (83.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           0.633     0.260    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][6]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[6]/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.249     0.070    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.023     0.093    mhp_axd1362/spi_sync/z_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.290%)  route 0.675ns (82.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.675     0.314    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.937    -0.736    mhp_axd1362/spi_sync/clk_out1
    SLICE_X6Y18          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.180    
                         clock uncertainty            0.249     0.070    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.076     0.146    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.491ns  (logic 0.580ns (12.914%)  route 3.911ns (87.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 25.381 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.087    22.811    world_map/pwropt_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124    22.935 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136/O
                         net (fo=1, routed)           0.824    23.759    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.734    25.381    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.776    
                         clock uncertainty           -0.210    25.566    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.123    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.123    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    24.999    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    24.999    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    24.999    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.921ns  (logic 0.456ns (11.629%)  route 3.465ns (88.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 25.332 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.465    23.189    dtg/pbtn_db_reg[5]_fret
    SLICE_X17Y11         FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.686    25.332    dtg/CLK
    SLICE_X17Y11         FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.727    
                         clock uncertainty           -0.210    25.518    
    SLICE_X17Y11         FDRE (Setup_fdre_C_R)       -0.429    25.089    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                         -23.189    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.456ns (12.505%)  route 3.191ns (87.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.191    22.914    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y8          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y8          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X12Y8          FDRE (Setup_fdre_C_R)       -0.524    24.999    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         24.999    
                         arrival time                         -22.914    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.133ns  (logic 0.580ns (14.033%)  route 3.553ns (85.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.553    23.276    rojobot31_0/inst/BOTCPU/reset_lut/I4
    SLICE_X16Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.400 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    23.400    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.029    25.550    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         25.550    
                         arrival time                         -23.400    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.644ns  (logic 0.456ns (12.513%)  route 3.188ns (87.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.188    22.911    dtg/pbtn_db_reg[5]_fret
    SLICE_X16Y8          FDRE                                         r  dtg/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    dtg/CLK
    SLICE_X16Y8          FDRE                                         r  dtg/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X16Y8          FDRE (Setup_fdre_C_R)       -0.429    25.091    dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -22.911    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.627ns  (logic 0.456ns (12.573%)  route 3.171ns (87.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.171    22.894    dtg/pbtn_db_reg[5]_fret
    SLICE_X15Y7          FDRE                                         r  dtg/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X15Y7          FDRE                                         r  dtg/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.210    25.523    
    SLICE_X15Y7          FDRE (Setup_fdre_C_R)       -0.429    25.094    dtg/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.094    
                         arrival time                         -22.894    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.127ns  (logic 0.574ns (13.908%)  route 3.553ns (86.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.553    23.276    rojobot31_0/inst/BOTCPU/reset_lut/I4
    SLICE_X16Y4          LUT5 (Prop_lut5_I4_O)        0.118    23.394 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    23.394    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.075    25.596    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         25.596    
                         arrival time                         -23.394    
  -------------------------------------------------------------------
                         slack                                  2.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.271ns (37.883%)  route 0.444ns (62.117%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.250    -0.150    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.098    -0.052 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.194     0.142    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.187 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.187    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.912    -0.761    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.210     0.005    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.121     0.126    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.272ns (36.208%)  route 0.479ns (63.792%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.337    -0.064    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.099     0.035 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.143     0.178    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X9Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.223 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.223    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.910    -0.763    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.091     0.094    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.192%)  route 0.560ns (68.808%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.388     0.054    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.099 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.173     0.272    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.317 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.912    -0.761    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.210     0.005    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.120     0.125    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.555%)  route 0.639ns (73.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.402     0.015    rojobot31_0/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.060 r  rojobot31_0/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.237     0.296    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X9Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.341 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X9Y11          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.914    -0.759    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y11          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     0.099    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.314%)  route 0.647ns (73.686%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.451     0.063    rojobot31_0/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.108 r  rojobot31_0/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.196     0.304    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.092     0.096    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.254ns (28.847%)  route 0.627ns (71.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.416     0.081    rojobot31_0/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.126 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.211     0.337    rojobot31_0/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.382    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.092     0.096    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.231ns (24.748%)  route 0.702ns (75.252%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.455     0.067    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.112 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.248     0.360    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.091     0.095    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.254ns (28.068%)  route 0.651ns (71.932%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.541     0.206    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.251 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.110     0.361    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.045     0.406 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.406    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.910    -0.763    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.210     0.003    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.092     0.095    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.379%)  route 0.684ns (78.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.550     0.160    dtg/p_0_in
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.205 r  dtg/pixel_row[11]_i_1/O
                         net (fo=12, routed)          0.134     0.338    dtg/pixel_row[11]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.915    -0.758    dtg/CLK
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X18Y8          FDRE (Hold_fdre_C_R)        -0.018    -0.010    dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.379%)  route 0.684ns (78.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.550     0.160    dtg/p_0_in
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.205 r  dtg/pixel_row[11]_i_1/O
                         net (fo=12, routed)          0.134     0.338    dtg/pixel_row[11]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.915    -0.758    dtg/CLK
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X18Y8          FDRE (Hold_fdre_C_R)        -0.018    -0.010    dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.348    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/read1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 1.706ns (18.482%)  route 7.525ns (81.518%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.237     3.127    icon1/p_0_in[0]
    SLICE_X22Y12         LUT2 (Prop_lut2_I0_O)        0.118     3.245 r  icon1/map_row[1]_i_17/O
                         net (fo=51, routed)          1.614     4.858    dtg/bbstub_LocX_reg[7]_24
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.184 r  dtg/map_row[0]_i_10/O
                         net (fo=3, routed)           0.819     6.003    dtg/map_row[0]_i_10_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.127 f  dtg/read1_i_7/O
                         net (fo=1, routed)           0.658     6.785    dtg/read1_i_7_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.909 r  dtg/read1_i_4/O
                         net (fo=1, routed)           0.568     7.478    dtg/read1_i_4_n_0
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.602 r  dtg/read1_i_2/O
                         net (fo=1, routed)           0.780     8.382    dtg/read1_i_2_n_0
    SLICE_X25Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.506 r  dtg/read1_i_1/O
                         net (fo=1, routed)           0.000     8.506    icon1/pixel_row_reg[11]
    SLICE_X25Y8          FDRE                                         r  icon1/read1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/read1_reg/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.031    12.515    icon1/read1_reg
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 4.234ns (46.638%)  route 4.844ns (53.362%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.362     4.138    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.262 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.836     5.098    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.153     5.251 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.836     6.087    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X15Y3          LUT5 (Prop_lut5_I1_O)        0.327     6.414 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.414    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.946 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.946    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.217 r  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.810     8.027    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X16Y4          LUT6 (Prop_lut6_I2_O)        0.373     8.400 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.400    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.084    12.486    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.029    12.515    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 4.260ns (46.791%)  route 4.844ns (53.209%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          2.362     4.138    rojobot31_0/inst/BOTCPU/move_type_lut/I0
    SLICE_X13Y3          LUT6 (Prop_lut6_I0_O)        0.124     4.262 r  rojobot31_0/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.836     5.098    rojobot31_0/inst/BOTCPU/push_pop_lut/I2
    SLICE_X13Y3          LUT5 (Prop_lut5_I2_O)        0.153     5.251 r  rojobot31_0/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.836     6.087    rojobot31_0/inst/BOTCPU/pop_stack
    SLICE_X15Y3          LUT5 (Prop_lut5_I1_O)        0.327     6.414 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.414    rojobot31_0/inst/BOTCPU/half_pointer_value_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.946 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.946    rojobot31_0/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.217 f  rojobot31_0/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.810     8.027    rojobot31_0/inst/BOTCPU/reset_lut/I2
    SLICE_X16Y4          LUT5 (Prop_lut5_I2_O)        0.399     8.426 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.426    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.084    12.486    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.075    12.561    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 3.289ns (38.408%)  route 5.274ns (61.592%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.002 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.625     7.885    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    12.002    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.568    12.570    
                         clock uncertainty           -0.084    12.486    
    SLICE_X11Y12         FDCE (Setup_fdce_C_CE)      -0.407    12.079    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.137ns (23.662%)  route 6.894ns (76.338%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 11.999 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.122     3.012    icon1/p_0_in[0]
    SLICE_X19Y11         LUT5 (Prop_lut5_I0_O)        0.118     3.130 r  icon1/map_row[1]_i_15/O
                         net (fo=43, routed)          1.080     4.210    dtg/bbstub_LocX_reg[7]_27
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.326     4.536 r  dtg/map_row[3]_i_42/O
                         net (fo=2, routed)           1.005     5.542    dtg/map_row[3]_i_42_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.666 f  dtg/map_row[3]_i_20/O
                         net (fo=1, routed)           0.405     6.071    dtg/map_row[3]_i_20_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.119     6.190 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.786     6.976    dtg/map_row[3]_i_7_n_0
    SLICE_X26Y10         LUT3 (Prop_lut3_I0_O)        0.358     7.334 r  dtg/map_row[0]_i_5/O
                         net (fo=1, routed)           0.647     7.981    dtg/map_row[0]_i_5_n_0
    SLICE_X27Y10         LUT6 (Prop_lut6_I4_O)        0.326     8.307 r  dtg/map_row[0]_i_1/O
                         net (fo=1, routed)           0.000     8.307    icon1/pixel_row_reg[9][0]
    SLICE_X27Y10         FDRE                                         r  icon1/map_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.686    11.999    icon1/clk_out2
    SLICE_X27Y10         FDRE                                         r  icon1/map_row_reg[0]/C
                         clock pessimism              0.568    12.567    
                         clock uncertainty           -0.084    12.483    
    SLICE_X27Y10         FDRE (Setup_fdre_C_D)        0.029    12.512    icon1/map_row_reg[0]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 1.706ns (18.999%)  route 7.273ns (81.001%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.216     3.106    icon1/p_0_in[0]
    SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.118     3.224 r  icon1/map_row[3]_i_39/O
                         net (fo=40, routed)          1.211     4.435    dtg/bbstub_LocX_reg[7]_22
    SLICE_X23Y9          LUT6 (Prop_lut6_I1_O)        0.326     4.761 f  dtg/map_row[2]_i_23/O
                         net (fo=1, routed)           0.766     5.526    dtg/map_row[2]_i_23_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I1_O)        0.124     5.650 f  dtg/map_row[2]_i_10/O
                         net (fo=1, routed)           0.403     6.054    dtg/map_row[2]_i_10_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.178 f  dtg/map_row[2]_i_3/O
                         net (fo=4, routed)           0.857     7.035    dtg/map_row[2]_i_3_n_0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.159 r  dtg/map_row[2]_i_2/O
                         net (fo=2, routed)           0.972     8.131    dtg/map_row[2]_i_2_n_0
    SLICE_X25Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.255 r  dtg/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000     8.255    icon1/pixel_row_reg[9][2]
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[2]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.029    12.513    icon1/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 1.935ns (21.567%)  route 7.037ns (78.433%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.815    -0.725    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y13         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDCE (Prop_fdce_C_Q)         0.518    -0.207 f  rojobot31_0/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          1.041     0.834    icon1/LocX_reg[6]
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124     0.958 f  icon1/map_col[3]_i_21/O
                         net (fo=2, routed)           0.808     1.766    icon1/map_col[3]_i_21_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I0_O)        0.124     1.890 f  icon1/map_row[3]_i_8/O
                         net (fo=94, routed)          1.122     3.012    icon1/p_0_in[0]
    SLICE_X19Y11         LUT5 (Prop_lut5_I0_O)        0.118     3.130 r  icon1/map_row[1]_i_15/O
                         net (fo=43, routed)          1.080     4.210    dtg/bbstub_LocX_reg[7]_27
    SLICE_X24Y11         LUT5 (Prop_lut5_I0_O)        0.326     4.536 r  dtg/map_row[3]_i_42/O
                         net (fo=2, routed)           1.005     5.542    dtg/map_row[3]_i_42_n_0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.666 f  dtg/map_row[3]_i_20/O
                         net (fo=1, routed)           0.405     6.071    dtg/map_row[3]_i_20_n_0
    SLICE_X25Y10         LUT5 (Prop_lut5_I1_O)        0.119     6.190 r  dtg/map_row[3]_i_7/O
                         net (fo=2, routed)           0.786     6.976    dtg/map_row[3]_i_7_n_0
    SLICE_X26Y10         LUT4 (Prop_lut4_I1_O)        0.332     7.308 r  dtg/map_row[3]_i_2/O
                         net (fo=2, routed)           0.789     8.097    dtg/map_row[3]_i_2_n_0
    SLICE_X25Y8          LUT4 (Prop_lut4_I0_O)        0.150     8.247 r  dtg/map_row[3]_i_1/O
                         net (fo=1, routed)           0.000     8.247    icon1/pixel_row_reg[9][3]
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X25Y8          FDRE                                         r  icon1/map_row_reg[3]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X25Y8          FDRE (Setup_fdre_C_D)        0.075    12.559    icon1/map_row_reg[3]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/map_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.107ns (23.772%)  route 6.756ns (76.228%))
  Logic Levels:           8  (LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.816    -0.724    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y12         FDCE (Prop_fdce_C_Q)         0.478    -0.246 f  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=5, routed)           0.692     0.446    icon1/LocY_reg[7]
    SLICE_X10Y12         LUT2 (Prop_lut2_I0_O)        0.301     0.747 r  icon1/map_col[3]_i_23/O
                         net (fo=2, routed)           0.993     1.740    icon1/map_col[3]_i_23_n_0
    SLICE_X11Y13         LUT6 (Prop_lut6_I2_O)        0.124     1.864 f  icon1/map_col[3]_i_6/O
                         net (fo=104, routed)         1.019     2.883    icon1/map_col_reg[3]_0
    SLICE_X13Y9          LUT5 (Prop_lut5_I0_O)        0.119     3.002 r  icon1/map_col[0]_i_25/O
                         net (fo=7, routed)           1.097     4.099    dtg/bbstub_LocX_reg[7]_10
    SLICE_X7Y11          LUT6 (Prop_lut6_I2_O)        0.332     4.431 f  dtg/map_col[2]_i_34/O
                         net (fo=2, routed)           0.668     5.098    dtg/map_col[2]_i_34_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124     5.222 f  dtg/map_col[2]_i_16/O
                         net (fo=1, routed)           0.432     5.654    dtg/map_col[2]_i_16_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  dtg/map_col[2]_i_5/O
                         net (fo=2, routed)           0.927     6.705    dtg/map_col[2]_i_5_n_0
    SLICE_X10Y10         LUT2 (Prop_lut2_I1_O)        0.150     6.855 f  dtg/map_col[2]_i_2/O
                         net (fo=3, routed)           0.930     7.785    dtg/map_col[2]_i_2_n_0
    SLICE_X17Y10         LUT5 (Prop_lut5_I2_O)        0.355     8.140 r  dtg/map_col[2]_i_1/O
                         net (fo=1, routed)           0.000     8.140    icon1/pixel_column_reg[11][2]
    SLICE_X17Y10         FDSE                                         r  icon1/map_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    icon1/clk_out2
    SLICE_X17Y10         FDSE                                         r  icon1/map_col_reg[2]/C
                         clock pessimism              0.568    12.568    
                         clock uncertainty           -0.084    12.484    
    SLICE_X17Y10         FDSE (Setup_fdse_C_D)        0.029    12.513    icon1/map_col_reg[2]
  -------------------------------------------------------------------
                         required time                         12.513    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.289ns (39.012%)  route 5.142ns (60.988%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.493     7.753    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.584    12.584    
                         clock uncertainty           -0.084    12.500    
    SLICE_X8Y13          FDCE (Setup_fdce_C_CE)      -0.371    12.129    rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 3.289ns (39.012%)  route 5.142ns (60.988%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 12.000 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.862    -0.678    rojobot31_0/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y3          RAMB18E1                                     r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.776 r  rojobot31_0/inst/BOTSIMPGM/kcpsm6_rom/DOADO[7]
                         net (fo=23, routed)          2.194     3.970    rojobot31_0/inst/BOTCPU/lower_reg_banks/ADDRC3
    SLICE_X10Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     4.123 f  rojobot31_0/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.104     5.227    rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.361     5.588 f  rojobot31_0/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.351     6.939    rojobot31_0/inst/BOTCPU/port_id[2]
    SLICE_X11Y14         LUT5 (Prop_lut5_I3_O)        0.321     7.260 r  rojobot31_0/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.493     7.753    rojobot31_0/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.687    12.000    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.584    12.584    
                         clock uncertainty           -0.084    12.500    
    SLICE_X8Y13          FDCE (Setup_fdce_C_CE)      -0.371    12.129    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  4.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[1]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.171%)  route 0.210ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y3           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[0]/Q
                         net (fo=1, routed)           0.210    -0.172    world_map/addra[0]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.961%)  route 0.212ns (60.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[6]/Q
                         net (fo=1, routed)           0.212    -0.170    world_map/addra[6]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTREGIF/MapX_reg[5]/Q
                         net (fo=1, routed)           0.213    -0.169    world_map/addra[5]
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.958    -0.715    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.464    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.197    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X12Y5          FDRE                                         r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  rojobot31_0/inst/BOTCPU/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.113    -0.245    rojobot31_0/inst/BOTCPU/stack_ram_high/DIB0
    SLICE_X14Y5          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X14Y5          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.277    rojobot31_0/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.113    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.113    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.113    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.576%)  route 0.306ns (68.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.641    -0.523    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X15Y3          FDRE                                         r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot31_0/inst/BOTCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.306    -0.076    rojobot31_0/inst/BOTCPU/stack_ram_low/ADDRD0
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.916    -0.757    rojobot31_0/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X14Y4          RAMD32                                       r  rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.251    -0.507    
                         clock uncertainty            0.084    -0.423    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.113    rojobot31_0/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.491ns  (logic 0.580ns (12.914%)  route 3.911ns (87.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 25.381 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.087    22.811    world_map/pwropt_2
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124    22.935 r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_136/O
                         net (fo=1, routed)           0.824    23.759    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_71
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.734    25.381    world_map/clka
    RAMB36_X0Y0          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.395    25.776    
                         clock uncertainty           -0.208    25.568    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    25.125    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[0]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    25.000    dtg/pixel_column_reg[0]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    25.000    dtg/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.936ns  (logic 0.456ns (11.585%)  route 3.480ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.480    23.204    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y7          FDRE                                         r  dtg/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X12Y7          FDRE (Setup_fdre_C_R)       -0.524    25.000    dtg/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.921ns  (logic 0.456ns (11.629%)  route 3.465ns (88.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 25.332 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.465    23.189    dtg/pbtn_db_reg[5]_fret
    SLICE_X17Y11         FDRE                                         r  dtg/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.686    25.332    dtg/CLK
    SLICE_X17Y11         FDRE                                         r  dtg/vert_sync_reg/C
                         clock pessimism              0.395    25.727    
                         clock uncertainty           -0.208    25.519    
    SLICE_X17Y11         FDRE (Setup_fdre_C_R)       -0.429    25.090    dtg/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.090    
                         arrival time                         -23.189    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.647ns  (logic 0.456ns (12.505%)  route 3.191ns (87.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.191    22.914    dtg/pbtn_db_reg[5]_fret
    SLICE_X12Y8          FDRE                                         r  dtg/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X12Y8          FDRE                                         r  dtg/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X12Y8          FDRE (Setup_fdre_C_R)       -0.524    25.000    dtg/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -22.914    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.133ns  (logic 0.580ns (14.033%)  route 3.553ns (85.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.553    23.276    rojobot31_0/inst/BOTCPU/reset_lut/I4
    SLICE_X16Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.400 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    23.400    rojobot31_0/inst/BOTCPU/internal_reset_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.029    25.551    rojobot31_0/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                         -23.400    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.644ns  (logic 0.456ns (12.513%)  route 3.188ns (87.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.188    22.911    dtg/pbtn_db_reg[5]_fret
    SLICE_X16Y8          FDRE                                         r  dtg/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    dtg/CLK
    SLICE_X16Y8          FDRE                                         r  dtg/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X16Y8          FDRE (Setup_fdre_C_R)       -0.429    25.092    dtg/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         25.092    
                         arrival time                         -22.911    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.627ns  (logic 0.456ns (12.573%)  route 3.171ns (87.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 25.337 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 r  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.171    22.894    dtg/pbtn_db_reg[5]_fret
    SLICE_X15Y7          FDRE                                         r  dtg/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.691    25.337    dtg/CLK
    SLICE_X15Y7          FDRE                                         r  dtg/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.732    
                         clock uncertainty           -0.208    25.524    
    SLICE_X15Y7          FDRE (Setup_fdre_C_R)       -0.429    25.095    dtg/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.095    
                         arrival time                         -22.894    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.127ns  (logic 0.574ns (13.908%)  route 3.553ns (86.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.553    23.276    rojobot31_0/inst/BOTCPU/reset_lut/I4
    SLICE_X16Y4          LUT5 (Prop_lut5_I4_O)        0.118    23.394 r  rojobot31_0/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    23.394    rojobot31_0/inst/BOTCPU/run_value
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTCPU/clk_in
    SLICE_X16Y4          FDRE                                         r  rojobot31_0/inst/BOTCPU/run_flop/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)        0.075    25.597    rojobot31_0/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         25.597    
                         arrival time                         -23.394    
  -------------------------------------------------------------------
                         slack                                  2.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.271ns (37.883%)  route 0.444ns (62.117%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.250    -0.150    rojobot31_0/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.098    -0.052 r  rojobot31_0/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.194     0.142    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.187 r  rojobot31_0/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.187    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.912    -0.761    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.208     0.003    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.121     0.124    rojobot31_0/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.187    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.272ns (36.208%)  route 0.479ns (63.792%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.128    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.337    -0.064    rojobot31_0/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.099     0.035 r  rojobot31_0/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.143     0.178    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X9Y15          LUT5 (Prop_lut5_I4_O)        0.045     0.223 r  rojobot31_0/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.223    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.910    -0.763    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.091     0.092    rojobot31_0/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.254ns (31.192%)  route 0.560ns (68.808%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X2Y15          FDRE                                         r  debounce/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debounce/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.388     0.054    rojobot31_0/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.099 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.173     0.272    rojobot31_0/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.317 r  rojobot31_0/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.912    -0.761    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y12          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.208     0.003    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.120     0.123    rojobot31_0/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.231ns (26.555%)  route 0.639ns (73.445%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.402     0.015    rojobot31_0/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.060 r  rojobot31_0/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.237     0.296    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X9Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.341 r  rojobot31_0/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X9Y11          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.914    -0.759    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y11          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.092     0.097    rojobot31_0/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.314%)  route 0.647ns (73.686%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.451     0.063    rojobot31_0/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.108 r  rojobot31_0/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.196     0.304    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.045     0.349 r  rojobot31_0/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.092     0.094    rojobot31_0/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.254ns (28.847%)  route 0.627ns (71.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.416     0.081    rojobot31_0/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.126 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.211     0.337    rojobot31_0/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.382 r  rojobot31_0/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.382    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.092     0.094    rojobot31_0/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.231ns (24.748%)  route 0.702ns (75.252%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.635    -0.529    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y17          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.455     0.067    rojobot31_0/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.112 r  rojobot31_0/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.248     0.360    rojobot31_0/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X9Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.405 r  rojobot31_0/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.405    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X9Y14          FDRE (Hold_fdre_C_D)         0.091     0.093    rojobot31_0/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.254ns (28.068%)  route 0.651ns (71.932%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.665    -0.499    debounce/clk_out1
    SLICE_X2Y16          FDRE                                         r  debounce/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164    -0.335 r  debounce/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.541     0.206    rojobot31_0/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.045     0.251 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.110     0.361    rojobot31_0/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.045     0.406 r  rojobot31_0/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.406    rojobot31_0/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.910    -0.763    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y15          FDRE                                         r  rojobot31_0/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.208     0.001    
    SLICE_X9Y15          FDRE (Hold_fdre_C_D)         0.092     0.093    rojobot31_0/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.379%)  route 0.684ns (78.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.550     0.160    dtg/p_0_in
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.205 r  dtg/pixel_row[11]_i_1/O
                         net (fo=12, routed)          0.134     0.338    dtg/pixel_row[11]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.915    -0.758    dtg/CLK
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X18Y8          FDRE (Hold_fdre_C_R)        -0.018    -0.012    dtg/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dtg/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.379%)  route 0.684ns (78.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.550     0.160    dtg/p_0_in
    SLICE_X16Y8          LUT6 (Prop_lut6_I0_O)        0.045     0.205 r  dtg/pixel_row[11]_i_1/O
                         net (fo=12, routed)          0.134     0.338    dtg/pixel_row[11]_i_1_n_0
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.915    -0.758    dtg/CLK
    SLICE_X18Y8          FDRE                                         r  dtg/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X18Y8          FDRE (Hold_fdre_C_R)        -0.018    -0.012    dtg/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -2.277ns,  Total Violation     -125.869ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.249  4739.627    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.103    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.103    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.249  4739.627    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.103    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.103    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.249  4739.627    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.103    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.103    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.249  4739.627    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.103    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.103    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.102    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.102    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.102    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524  4739.102    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524  4739.102    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.102    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X2Y20          FDRE (Hold_fdre_C_R)         0.009     0.078    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X2Y20          FDRE (Hold_fdre_C_R)         0.009     0.078    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.249     0.068    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.050    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.249     0.068    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.050    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.249     0.068    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.050    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.674ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.642ns (17.054%)  route 3.123ns (82.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 93.553 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.200     2.065    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X5Y20          LUT3 (Prop_lut3_I2_O)        0.124     2.189 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.923     3.112    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.759    93.553    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.121    
                         clock uncertainty           -0.134    93.987    
    SLICE_X5Y20          FDRE (Setup_fdre_C_CE)      -0.202    93.785    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.785    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 90.674    

Slack (MET) :             91.115ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.828ns (23.269%)  route 2.730ns (76.731%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 93.553 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.886    -0.654    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           1.703     1.505    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X5Y20          LUT6 (Prop_lut6_I4_O)        0.124     1.629 r  mhp_axd1362/SPI_driver/MOSI_i_7/O
                         net (fo=1, routed)           0.151     1.780    mhp_axd1362/SPI_driver/MOSI_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     1.904 r  mhp_axd1362/SPI_driver/MOSI_i_3/O
                         net (fo=1, routed)           0.877     2.781    mhp_axd1362/SPI_driver/MOSI_i_3_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124     2.905 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     2.905    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.759    93.553    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y20          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.568    94.121    
                         clock uncertainty           -0.134    93.987    
    SLICE_X5Y20          FDRE (Setup_fdre_C_D)        0.032    94.019    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.019    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 91.115    

Slack (MET) :             185.442ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524   188.295    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                        188.295    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.442    

Slack (MET) :             185.442ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524   188.295    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                        188.295    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.442    

Slack (MET) :             185.476ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.794ns (21.190%)  route 2.953ns (78.810%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          1.600     1.465    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.124     1.589 r  mhp_axd1362/SPI_driver/accel_data[7]_i_3/O
                         net (fo=4, routed)           0.829     2.418    mhp_axd1362/SPI_driver/accel_data[7]_i_3_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I3_O)        0.152     2.570 r  mhp_axd1362/SPI_driver/accel_data[7]_i_2/O
                         net (fo=1, routed)           0.524     3.094    mhp_axd1362/SPI_driver/accel_data[7]_i_2_n_0
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)       -0.249   188.570    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.570    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                185.476    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    

Slack (MET) :             185.537ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.642ns (18.314%)  route 2.863ns (81.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 188.369 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.887    -0.653    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.518    -0.135 f  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=23, routed)          2.244     2.109    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.124     2.233 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.620     2.853    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760   188.369    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.584   188.953    
                         clock uncertainty           -0.134   188.819    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429   188.390    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                        188.390    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                185.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.892%)  route 0.140ns (46.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.140    -0.198    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.272    -0.467    
                         clock uncertainty            0.134    -0.333    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.075    -0.258    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.831%)  route 0.131ns (48.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.663    -0.501    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y18          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDSE (Prop_fdse_C_Q)         0.141    -0.360 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.131    -0.229    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.938    -0.735    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.248    -0.488    
                         clock uncertainty            0.134    -0.354    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.064    -0.290    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.419%)  route 0.150ns (51.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           0.150    -0.211    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                         clock pessimism              0.272    -0.467    
                         clock uncertainty            0.134    -0.333    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.047    -0.286    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.881%)  route 0.188ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.188    -0.174    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.134    -0.332    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.075    -0.257    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.342%)  route 0.163ns (53.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.163    -0.198    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.467    
                         clock uncertainty            0.134    -0.333    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.047    -0.286    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.789%)  route 0.196ns (58.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.196    -0.165    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y19          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.466    
                         clock uncertainty            0.134    -0.332    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.076    -0.256    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDSE (Prop_fdse_C_Q)         0.164    -0.338 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.123    -0.215    mhp_axd1362/SPI_driver/roundDone
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.235    -0.502    
                         clock uncertainty            0.134    -0.368    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.060    -0.308    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.467%)  route 0.160ns (55.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  mhp_axd1362/SPI_driver/accel_data_reg[7]/Q
                         net (fo=5, routed)           0.160    -0.215    mhp_axd1362/SPI_driver/accel_data[7]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                         clock pessimism              0.272    -0.467    
                         clock uncertainty            0.134    -0.333    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.024    -0.309    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDone_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.769%)  route 0.180ns (49.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.662    -0.502    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y19          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDSE (Prop_fdse_C_Q)         0.141    -0.361 r  mhp_axd1362/SPI_driver/counter_reg[2]/Q
                         net (fo=10, routed)          0.180    -0.180    mhp_axd1362/SPI_driver/counter_reg_n_0_[2]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045    -0.135 r  mhp_axd1362/SPI_driver/roundDone_i_1/O
                         net (fo=1, routed)           0.000    -0.135    mhp_axd1362/SPI_driver/roundDone_i_1_n_0
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
                         clock pessimism              0.249    -0.488    
                         clock uncertainty            0.134    -0.354    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.121    -0.233    mhp_axd1362/SPI_driver/roundDone_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.050%)  route 0.220ns (60.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.661    -0.503    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  mhp_axd1362/SPI_driver/accel_data_reg[6]/Q
                         net (fo=5, routed)           0.220    -0.142    mhp_axd1362/SPI_driver/accel_data[6]
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.937    -0.736    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y18          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]/C
                         clock pessimism              0.272    -0.465    
                         clock uncertainty            0.134    -0.331    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.071    -0.260    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -2.277ns,  Total Violation     -125.869ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.249  4739.627    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.103    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.103    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.249  4739.627    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.103    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.103    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.249  4739.627    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.103    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.103    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.033ns  (logic 0.580ns (28.528%)  route 1.453ns (71.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 4739.481 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.851  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.761  4739.481    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y18          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.876    
                         clock uncertainty           -0.249  4739.627    
    SLICE_X2Y18          FDRE (Setup_fdre_C_R)       -0.524  4739.103    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.103    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.102    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.102    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.102    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524  4739.102    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDRE                                         r  mhp_axd1362/SPI_driver/instruction_reg_reg[0]/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524  4739.102    mhp_axd1362/SPI_driver/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.020ns  (logic 0.580ns (28.718%)  route 1.440ns (71.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 4739.480 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 4739.347 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.887  4739.347    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456  4739.803 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.602  4740.405    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.124  4740.529 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.837  4741.367    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.760  4739.480    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y19          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.395  4739.875    
                         clock uncertainty           -0.249  4739.625    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524  4739.102    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                       4739.102    
                         arrival time                       -4741.367    
  -------------------------------------------------------------------
                         slack                                 -2.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X2Y20          FDRE (Hold_fdre_C_R)         0.009     0.078    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X2Y20          FDRE (Hold_fdre_C_R)         0.009     0.078    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.678%)  route 0.511ns (73.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.289    -0.072    mhp_axd1362/SPI_driver/reset1_repN_alias
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.027 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.223     0.196    mhp_axd1362/SPI_driver/p_1_in[0]
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.936    -0.737    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y20          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.249     0.069    
    SLICE_X3Y20          FDRE (Hold_fdre_C_R)        -0.018     0.051    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.249     0.068    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.050    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.249     0.068    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.050    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.370%)  route 0.519ns (73.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.662    -0.502    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y19          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.361 f  mhp_axd1362/spi_sync/reset1_reg_replica/Q
                         net (fo=2, routed)           0.241    -0.119    mhp_axd1362/spi_sync/reset1_repN
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045    -0.074 r  mhp_axd1362/spi_sync/FSM_sequential_address[2]_i_1/O
                         net (fo=52, routed)          0.278     0.204    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.935    -0.738    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y20          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                         clock pessimism              0.557    -0.182    
                         clock uncertainty            0.249     0.068    
    SLICE_X4Y20          FDRE (Hold_fdre_C_R)        -0.018     0.050    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 0.456ns (7.236%)  route 5.846ns (92.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.846     5.570    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y60          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.603    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y60          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.487    19.070    
                         clock uncertainty           -0.090    18.981    
    SLICE_X0Y60          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.456ns (7.410%)  route 5.698ns (92.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.698     5.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y59          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.603    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y59          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    19.070    
                         clock uncertainty           -0.090    18.981    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 13.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.339%)  route 0.151ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.151    -0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y19         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y19         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.251    -0.517    
    SLICE_X10Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.339%)  route 0.151ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.151    -0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y19         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y19         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.251    -0.517    
    SLICE_X10Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X9Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X9Y20          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.802%)  route 0.205ns (59.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.205    -0.186    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y18         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y18         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.251    -0.516    
    SLICE_X10Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.235    -0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.563    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.235    -0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X9Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.286%)  route 0.283ns (66.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.283    -0.108    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 0.456ns (7.236%)  route 5.846ns (92.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.846     5.570    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y60          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.603    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y60          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.487    19.070    
                         clock uncertainty           -0.090    18.981    
    SLICE_X0Y60          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.456ns (7.410%)  route 5.698ns (92.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.698     5.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y59          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.603    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y59          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    19.070    
                         clock uncertainty           -0.090    18.981    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 13.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.339%)  route 0.151ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.151    -0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y19         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y19         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.251    -0.517    
                         clock uncertainty            0.090    -0.427    
    SLICE_X10Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.339%)  route 0.151ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.151    -0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y19         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y19         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.251    -0.517    
                         clock uncertainty            0.090    -0.427    
    SLICE_X10Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X9Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X9Y20          FDCE (Remov_fdce_C_CLR)     -0.092    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.802%)  route 0.205ns (59.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.205    -0.186    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y18         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y18         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.090    -0.426    
    SLICE_X10Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.235    -0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.090    -0.406    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.235    -0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X9Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.090    -0.406    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.286%)  route 0.283ns (66.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.283    -0.108    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.090    -0.405    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.472    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             12.864ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.090    18.980    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.864    

Slack (MET) :             13.006ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 0.456ns (7.236%)  route 5.846ns (92.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.846     5.570    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y60          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.603    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y60          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.487    19.070    
                         clock uncertainty           -0.090    18.981    
    SLICE_X0Y60          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                 13.006    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.456ns (7.410%)  route 5.698ns (92.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.698     5.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y59          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.603    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y59          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    19.070    
                         clock uncertainty           -0.090    18.981    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 13.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.474    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.339%)  route 0.151ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.151    -0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y19         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y19         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.251    -0.517    
                         clock uncertainty            0.090    -0.427    
    SLICE_X10Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.339%)  route 0.151ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.151    -0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y19         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y19         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.251    -0.517    
                         clock uncertainty            0.090    -0.427    
    SLICE_X10Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X9Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.090    -0.407    
    SLICE_X9Y20          FDCE (Remov_fdce_C_CLR)     -0.092    -0.499    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.802%)  route 0.205ns (59.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.205    -0.186    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y18         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y18         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.251    -0.516    
                         clock uncertainty            0.090    -0.426    
    SLICE_X10Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.235    -0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.090    -0.406    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.235    -0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X9Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.272    -0.496    
                         clock uncertainty            0.090    -0.406    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.286%)  route 0.283ns (66.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.283    -0.108    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.495    
                         clock uncertainty            0.090    -0.405    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.472    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.861ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.088    18.981    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.861    

Slack (MET) :             12.861ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.088    18.981    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.861    

Slack (MET) :             12.861ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.088    18.981    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.861    

Slack (MET) :             12.861ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.456ns (7.072%)  route 5.992ns (92.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.992     5.715    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.088    18.981    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                 12.861    

Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.088    18.981    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.088    18.981    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.088    18.981    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.456ns (7.077%)  route 5.988ns (92.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.988     5.711    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X1Y61          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.602    18.582    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y61          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.487    19.069    
                         clock uncertainty           -0.088    18.981    
    SLICE_X1Y61          FDCE (Recov_fdce_C_CLR)     -0.405    18.576    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             13.008ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 0.456ns (7.236%)  route 5.846ns (92.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.846     5.570    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y60          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.603    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y60          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.487    19.070    
                         clock uncertainty           -0.088    18.982    
    SLICE_X0Y60          FDCE (Recov_fdce_C_CLR)     -0.405    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                 13.008    

Slack (MET) :             13.156ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 0.456ns (7.410%)  route 5.698ns (92.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.583 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    -0.733    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.277 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         5.698     5.421    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X0Y59          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.603    18.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y59          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    19.070    
                         clock uncertainty           -0.088    18.982    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 13.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.339%)  route 0.151ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.151    -0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y19         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y19         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.251    -0.517    
    SLICE_X10Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.339%)  route 0.151ns (51.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.151    -0.240    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y19         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y19         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.251    -0.517    
    SLICE_X10Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.584    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.324%)  route 0.163ns (53.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.163    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X9Y20          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y20          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X9Y20          FDCE (Remov_fdce_C_CLR)     -0.092    -0.589    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.802%)  route 0.205ns (59.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.205    -0.186    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X10Y18         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y18         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.251    -0.516    
    SLICE_X10Y18         FDCE (Remov_fdce_C_CLR)     -0.067    -0.583    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.235    -0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067    -0.563    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.235    -0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X9Y19          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.906    -0.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y19          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.272    -0.496    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.286%)  route 0.283ns (66.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.283    -0.108    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]_fret
    SLICE_X8Y18          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y18          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.495    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.067    -0.562    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.454    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.115    rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.115    rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.115    rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X11Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X11Y12         FDCE (Recov_fdce_C_CLR)     -0.405    25.116    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.361    25.160    rojobot31_0/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.202    rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.202    rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.202    rojobot31_0/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.202    rojobot31_0/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.603ns  (logic 0.456ns (12.658%)  route 3.147ns (87.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.147    22.870    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                  2.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.614%)  route 0.708ns (83.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.708     0.317    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.942    -0.731    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.210     0.035    
    SLICE_X7Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.057    rojobot31_0/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.193%)  route 0.787ns (84.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.787     0.396    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y17         FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y17         FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X10Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot31_0/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.719%)  route 0.817ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.817     0.426    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y14          FDCE                                         f  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.941    -0.732    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y14          FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.210     0.034    
    SLICE_X7Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.058    rojobot31_0/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.077%)  route 0.861ns (85.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.470    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y11         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.914    -0.759    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y11         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.060    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.063    rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.063    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.063    rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.116    rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.116    rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.116    rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X11Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X11Y12         FDCE (Recov_fdce_C_CLR)     -0.405    25.117    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.117    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.361    25.161    rojobot31_0/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                         25.161    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.203    rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.203    rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.203    rojobot31_0/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.203    rojobot31_0/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.603ns  (logic 0.456ns (12.658%)  route 3.147ns (87.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.147    22.870    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                  2.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.614%)  route 0.708ns (83.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.708     0.317    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.942    -0.731    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.208     0.033    
    SLICE_X7Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    rojobot31_0/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.193%)  route 0.787ns (84.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.787     0.396    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y17         FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y17         FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X10Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.719%)  route 0.817ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.817     0.426    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y14          FDCE                                         f  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.941    -0.732    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y14          FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.208     0.032    
    SLICE_X7Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.060    rojobot31_0/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.077%)  route 0.861ns (85.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.470    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y11         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.914    -0.759    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y11         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.062    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.586    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.115    rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.115    rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.210    25.520    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.115    rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X11Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X11Y12         FDCE (Recov_fdce_C_CLR)     -0.405    25.116    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.361    25.160    rojobot31_0/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.202    rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.202    rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.202    rojobot31_0/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.210    25.521    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.202    rojobot31_0/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.202    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.603ns  (logic 0.456ns (12.658%)  route 3.147ns (87.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.147    22.870    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.119    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                  2.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.614%)  route 0.708ns (83.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.708     0.317    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.942    -0.731    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.210     0.035    
    SLICE_X7Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.057    rojobot31_0/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.193%)  route 0.787ns (84.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.787     0.396    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y17         FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y17         FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X10Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot31_0/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.719%)  route 0.817ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.817     0.426    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y14          FDCE                                         f  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.941    -0.732    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y14          FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.210     0.034    
    SLICE_X7Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.058    rojobot31_0/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.077%)  route 0.861ns (85.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.470    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y11         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.914    -0.759    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y11         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.210     0.007    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.060    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.063    rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.063    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.210     0.004    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.063    rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.116    rojobot31_0/inst/BOTREGIF/LocY_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.116    rojobot31_0/inst/BOTREGIF/LocY_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.335ns  (logic 0.456ns (10.518%)  route 3.879ns (89.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 25.334 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.879    23.603    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.688    25.334    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]/C
                         clock pessimism              0.395    25.729    
                         clock uncertainty           -0.208    25.521    
    SLICE_X9Y12          FDCE (Recov_fdce_C_CLR)     -0.405    25.116    rojobot31_0/inst/BOTREGIF/LocY_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.116    
                         arrival time                         -23.603    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X11Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X11Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X11Y12         FDCE (Recov_fdce_C_CLR)     -0.405    25.117    rojobot31_0/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.117    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.361    25.161    rojobot31_0/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                         25.161    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.203    rojobot31_0/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.203    rojobot31_0/inst/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.203    rojobot31_0/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.022ns  (logic 0.456ns (11.338%)  route 3.566ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 25.335 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.566    23.289    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y12         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.689    25.335    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y12         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.395    25.730    
                         clock uncertainty           -0.208    25.522    
    SLICE_X10Y12         FDCE (Recov_fdce_C_CLR)     -0.319    25.203    rojobot31_0/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.603ns  (logic 0.456ns (12.658%)  route 3.147ns (87.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 19.267 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        1.807    19.267    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.456    19.723 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         3.147    22.870    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X9Y4           FDCE                                         f  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         1.692    25.338    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X9Y4           FDCE                                         r  rojobot31_0/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X9Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.120    rojobot31_0/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                         25.120    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                  2.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.614%)  route 0.708ns (83.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.708     0.317    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y12          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.942    -0.731    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_reg[0]/C
                         clock pessimism              0.557    -0.175    
                         clock uncertainty            0.208     0.033    
    SLICE_X7Y12          FDCE (Remov_fdce_C_CLR)     -0.092    -0.059    rojobot31_0/inst/BOTREGIF/LocX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.193%)  route 0.787ns (84.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.787     0.396    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y17         FDCE                                         f  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y17         FDCE                                         r  rojobot31_0/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X10Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.719%)  route 0.817ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.817     0.426    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X7Y14          FDCE                                         f  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.941    -0.732    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X7Y14          FDCE                                         r  rojobot31_0/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.208     0.032    
    SLICE_X7Y14          FDCE (Remov_fdce_C_CLR)     -0.092    -0.060    rojobot31_0/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.141ns (14.077%)  route 0.861ns (85.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.861     0.470    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X10Y11         FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.914    -0.759    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X10Y11         FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocY_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.208     0.005    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.062    rojobot31_0/inst/BOTREGIF/LocY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/BotInfo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.141ns (13.442%)  route 0.908ns (86.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.908     0.517    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y17          FDCE                                         f  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.908    -0.765    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y17          FDCE                                         r  rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067    -0.068    rojobot31_0/inst/BOTREGIF/BotInfo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    rojobot31_0/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    rojobot31_0/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.141ns (13.394%)  route 0.912ns (86.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8496, routed)        0.632    -0.532    debounce/clk_out1
    SLICE_X11Y20         FDRE                                         r  debounce/pbtn_db_reg[5]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.391 f  debounce/pbtn_db_reg[5]_fret/Q
                         net (fo=336, routed)         0.912     0.521    rojobot31_0/inst/BOTREGIF/reset
    SLICE_X8Y13          FDCE                                         f  rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=257, routed)         0.911    -0.762    rojobot31_0/inst/BOTREGIF/clk_in
    SLICE_X8Y13          FDCE                                         r  rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.208     0.002    
    SLICE_X8Y13          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    rojobot31_0/inst/BOTREGIF/LocX_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.586    





