{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505713795040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505713795040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 13:49:54 2017 " "Processing started: Mon Sep 18 13:49:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505713795040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505713795040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505713795040 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1505713796010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713796170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713796170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713796170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713796170 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "i2c_slave_op i2c_slave_op.v(14) " "Verilog Module Declaration warning at i2c_slave_op.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"i2c_slave_op\"" {  } { { "i2c_slave_op.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave_op.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713796180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_op.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_op " "Found entity 1: i2c_slave_op" {  } { { "i2c_slave_op.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave_op.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713796180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713796180 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_MASTER.v(164) " "Verilog HDL warning at I2C_MASTER.v(164): extended using \"x\" or \"z\"" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1505713796190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER " "Found entity 1: I2C_MASTER" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713796190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713796190 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_wr.v(34) " "Verilog HDL warning at I2C_wr.v(34): extended using \"x\" or \"z\"" {  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1505713796200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_wr " "Found entity 1: I2C_wr" {  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713796200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713796200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713796210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713796210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713796220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713796220 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1505713796220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505713796230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505713796230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(157) " "Verilog HDL Implicit Net warning at top.v(157): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713796230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(159) " "Verilog HDL Implicit Net warning at top.v(159): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713796230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(160) " "Verilog HDL Implicit Net warning at top.v(160): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713796230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(163) " "Verilog HDL Implicit Net warning at top.v(163): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505713796230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1505713796340 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(100) " "Verilog HDL or VHDL warning at top.v(100): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1505713796340 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(192) " "Verilog HDL Case Statement information at top.v(192): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 192 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1505713796340 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(239) " "Verilog HDL assignment warning at top.v(239): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796340 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave i2c_slave:i2c_slave_instance " "Elaborating entity \"i2c_slave\" for hierarchy \"i2c_slave:i2c_slave_instance\"" {  } { { "top.v" "i2c_slave_instance" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713796340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_op i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst " "Elaborating entity \"i2c_slave_op\" for hierarchy \"i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\"" {  } { { "i2c_slave.v" "i2c_slave_op_inst" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713796350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER I2C_MASTER:I2C_MASTER_instance " "Elaborating entity \"I2C_MASTER\" for hierarchy \"I2C_MASTER:I2C_MASTER_instance\"" {  } { { "top.v" "I2C_MASTER_instance" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713796350 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[0\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[1\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[2\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[3\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[4\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[5\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[6\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796360 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[7\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[8\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[9\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[10\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[11\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[12\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[13\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[14\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[15\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[16\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[17\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[18\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[19\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796370 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[20\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[21\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[22\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[23\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[24\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[25\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[26\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[27\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[28\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[29\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[30\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[31\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[32\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[33\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[34\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[34\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[35\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[35\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[36\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[36\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[37\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[37\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796380 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[38\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[38\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[39\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[39\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[40\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[40\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[41\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[41\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[42\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[42\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[43\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[43\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[44\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[44\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[45\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[45\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[46\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[46\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[47\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[47\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[48\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[48\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[49\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[49\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[50\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[50\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[51\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[51\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[52\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[52\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[53\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[53\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[54\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[54\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[55\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[55\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796390 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[56\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[56\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[57\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[57\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[58\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[58\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[59\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[59\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[60\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[60\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[61\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[61\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[62\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[62\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[0\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[0\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[1\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[1\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[2\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[2\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[3\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[3\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[4\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[4\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[5\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[5\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[6\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[6\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[63\]\[7\] I2C_MASTER.v(39) " "Inferred latch for \"send_memory\[63\]\[7\]\" at I2C_MASTER.v(39)" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796400 "|top|I2C_MASTER:I2C_MASTER_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_wr I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance " "Elaborating entity \"I2C_wr\" for hierarchy \"I2C_MASTER:I2C_MASTER_instance\|I2C_wr:I2C_wr_instance\"" {  } { { "I2C_MASTER.v" "I2C_wr_instance" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713796400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713796410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1505713796410 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713796410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505713796420 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505713796420 "|top|my_uart_tx:my_uart_tx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1505713797692 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "scl_slv i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|scl_regi " "Converted the fan-out from the tri-state buffer \"scl_slv\" to the node \"i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|scl_regi\" into an OR gate" {  } { { "top.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.v" 82 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i2c_slave:i2c_slave_instance\|sda_in i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|sda_regi " "Converted the fan-out from the tri-state buffer \"i2c_slave:i2c_slave_instance\|sda_in\" to the node \"i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|sda_regi\" into an OR gate" {  } { { "i2c_slave.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1505713797732 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[7\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[7\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[6\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[6\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[5\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[5\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[4\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[4\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[3\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[3\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[2\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[2\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[1\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[1\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER:I2C_MASTER_instance\|data\[0\] I2C_MASTER:I2C_MASTER_instance\|receive_memory " "Converted the fan-out from the tri-state buffer \"I2C_MASTER:I2C_MASTER_instance\|data\[0\]\" to the node \"I2C_MASTER:I2C_MASTER_instance\|receive_memory\" into an OR gate" {  } { { "I2C_MASTER.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_MASTER.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1505713797732 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1505713797732 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_wr.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/I2C_wr.v" 113 -1 0 } } { "i2c_slave_op.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/i2c_slave_op.v" 176 -1 0 } } { "uart_rx.v" "" { Text "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/uart_rx.v" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1505713798532 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1505713799223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "571 " "Implemented 571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1505713799263 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1505713799263 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1505713799263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "564 " "Implemented 564 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1505713799263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1505713799263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.map.smsg " "Generated suppressed messages file C:/Users/b48516/Documents/My Received Files/ke0x_i2c/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1505713799453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505713799513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 13:49:59 2017 " "Processing ended: Mon Sep 18 13:49:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505713799513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505713799513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505713799513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505713799513 ""}
