#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Nov 16 21:18:47 2024
# Process ID: 3644
# Current directory: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5888 C:\Users\jakob\Desktop\P7---Bsc\Code\VHDL\ADCControlUpdate - AlsoFinalLmaoXD\ADCControlUpdate.xpr
# Log file: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/vivado.log
# Journal file: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD\vivado.jou
# Running On        :DESKTOP-26ONRPF
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-7300HQ CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :8469 MB
# Swap memory       :7516 MB
# Total Virtual     :15985 MB
# Available Virtual :10572 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.xpr}
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {461.704} \
  CONFIG.CLKOUT1_PHASE_ERROR {641.703} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {201} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {58.625} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.500} \
] [get_ips clk_wiz_0]
generate_target all [get_files  {{C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
launch_runs clk_wiz_0_synth_1 -jobs 4
wait_on_run clk_wiz_0_synth_1
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.ip_user_files} -ipstatic_source_dir {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.cache/compile_simlib/modelsim} {questa=C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.cache/compile_simlib/questa} {riviera=C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.cache/compile_simlib/riviera} {activehdl=C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {441.867} \
  CONFIG.CLKOUT1_PHASE_ERROR {668.310} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {62.500} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.750} \
] [get_ips clk_wiz_0]
generate_target all [get_files  {{C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
catch { [ delete_ip_run [get_ips -all clk_wiz_0] ] }
export_ip_user_files -of_objects [get_files {{C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports EXT_TEST_ACQUIRE_START A18
set_property IOSTANDARD LVCMOS33 [get_ports [list EXT_TEST_ACQUIRE_START]]
place_ports EXT_RESET_TEST B18
set_property IOSTANDARD LVCMOS33 [get_ports [list EXT_RESET_TEST]]
set_property target_constrs_file {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.srcs/constrs_1/imports/Transfer/Cmod-A7-Master.xdc} [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
place_ports EXT_TEST_ACQUIRE_START B4
place_ports EXT_RESET_TEST M3
set_property IOSTANDARD LVCMOS25 [get_ports [list EXT_RESET_TEST]]
set_property PULLTYPE PULLDOWN [get_ports [list EXT_RESET_TEST]]
save_constraints
place_ports EXT_TEST_ACQUIRE_START A18
place_ports EXT_TEST_ACQUIRE_START B18
place_ports EXT_TEST_ACQUIRE_START A18
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list EXT_EXT_SDA_POS_ADC_A_TO_ADC_CONTROL_IN]]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.runs/impl_1/ADC_CONTROL_TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.runs/impl_1/ADC_CONTROL_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
place_ports o_DATA_RDY G17
set_property IOSTANDARD LVCMOS33 [get_ports [list o_DATA_RDY]]
set_property OFFCHIP_TERM NONE [get_ports [list o_DATA_RDY]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/ADCControlUpdate - AlsoFinalLmaoXD/ADCControlUpdate.runs/impl_1/ADC_CONTROL_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
