INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/cache.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sources_1/new/min.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/ECELab2/project_4/project_4.srcs/sim_1/new/TB_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_cache
