<stg><name>KeyExpansion</name>


<trans_list>

<trans id="166" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="10" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln158 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln158, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="4">
<![CDATA[
:1  %trunc_ln160 = trunc i4 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:2  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln160, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln160 = zext i5 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Key_addr = getelementptr [32 x i8]* %Key, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="Key_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="5">
<![CDATA[
:5  %Key_load = load i8* %Key_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %or_ln161 = or i5 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln161"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
:9  %zext_ln161 = zext i5 %or_ln161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %Key_addr_1 = getelementptr [32 x i8]* %Key, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="Key_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="5">
<![CDATA[
:11  %Key_load_1 = load i8* %Key_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_load_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="5">
<![CDATA[
:5  %Key_load = load i8* %Key_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %RoundKey_addr = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="RoundKey_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  store i8 %Key_load, i8* %RoundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="5">
<![CDATA[
:11  %Key_load_1 = load i8* %Key_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_load_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %RoundKey_addr_1 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="RoundKey_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  store i8 %Key_load_1, i8* %RoundKey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14  %or_ln162 = or i5 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln162"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="5">
<![CDATA[
:15  %zext_ln162 = zext i5 %or_ln162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %Key_addr_2 = getelementptr [32 x i8]* %Key, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="Key_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="5">
<![CDATA[
:17  %Key_load_2 = load i8* %Key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_load_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:20  %or_ln163 = or i5 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln163"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="5">
<![CDATA[
:21  %zext_ln163 = zext i5 %or_ln163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %Key_addr_3 = getelementptr [32 x i8]* %Key, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="Key_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="5">
<![CDATA[
:23  %Key_load_3 = load i8* %Key_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str6110) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln159"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="5">
<![CDATA[
:17  %Key_load_2 = load i8* %Key_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_load_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %RoundKey_addr_2 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="RoundKey_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  store i8 %Key_load_2, i8* %RoundKey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="5">
<![CDATA[
:23  %Key_load_3 = load i8* %Key_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_load_3"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %RoundKey_addr_3 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="RoundKey_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  store i8 %Key_load_3, i8* %RoundKey_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %1

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i6 [ %i_7, %_ifconv ], [ 8, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln167 = icmp eq i6 %i_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln167, label %3, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ifconv:1  %j = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_1, i2 0)

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2  %add_ln171 = add i8 -4, %j

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:3  %zext_ln171 = zext i8 %add_ln171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %RoundKey_addr_4 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="RoundKey_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:5  %tempa_0_5 = load i8* %RoundKey_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempa_0_5"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6  %add_ln172 = add i8 -3, %j

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:7  %zext_ln172 = zext i8 %add_ln172 to i64

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %RoundKey_addr_5 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="RoundKey_addr_5"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:9  %tempa_1 = load i8* %RoundKey_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempa_1"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="6">
<![CDATA[
_ifconv:18  %trunc_ln167 = trunc i6 %i_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:19  %icmp_ln178 = icmp eq i3 %trunc_ln167, 0

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:32  %lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %i_1, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:41  %icmp_ln206 = icmp eq i3 %trunc_ln167, -4

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:93  %i_7 = add i6 1, %i_1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln223"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:5  %tempa_0_5 = load i8* %RoundKey_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempa_0_5"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:9  %tempa_1 = load i8* %RoundKey_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempa_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10  %add_ln173 = add i8 -2, %j

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:11  %zext_ln173 = zext i8 %add_ln173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %RoundKey_addr_6 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="RoundKey_addr_6"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:13  %tempa_2 = load i8* %RoundKey_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempa_2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:14  %add_ln174 = add i8 -1, %j

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:15  %zext_ln174 = zext i8 %add_ln174 to i64

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %RoundKey_addr_7 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="RoundKey_addr_7"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:17  %tempa_3 = load i8* %RoundKey_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempa_3"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:20  %zext_ln197 = zext i8 %tempa_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:22  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:33  %zext_ln203 = zext i3 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %Rcon_addr = getelementptr inbounds [11 x i8]* @Rcon, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="Rcon_addr"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:35  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:13  %tempa_2 = load i8* %RoundKey_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempa_2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:17  %tempa_3 = load i8* %RoundKey_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempa_3"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:22  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:23  %zext_ln198 = zext i8 %tempa_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:24  %sbox_addr_1 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln198

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:25  %tempa_1_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_1_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:26  %zext_ln199 = zext i8 %tempa_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:27  %sbox_addr_2 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:28  %tempa_2_1 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempa_2_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:29  %zext_ln200 = zext i8 %tempa_0_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:30  %sbox_addr_3 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln200

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:31  %tempa_3_1 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempa_3_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:35  %Rcon_load = load i8* %Rcon_addr, align 1

]]></Node>
<StgValue><ssdm name="Rcon_load"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:36  %tempa_0 = xor i8 %Rcon_load, %sbox_load

]]></Node>
<StgValue><ssdm name="tempa_0"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:40  %tempa_0_2 = select i1 %icmp_ln178, i8 %tempa_0, i8 %tempa_0_5

]]></Node>
<StgValue><ssdm name="tempa_0_2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:42  %zext_ln210 = zext i8 %tempa_0_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:43  %sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:44  %tempa_0_3 = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempa_0_3"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:58  %add_ln218 = add i8 -32, %j

]]></Node>
<StgValue><ssdm name="add_ln218"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:59  %zext_ln218 = zext i8 %add_ln218 to i64

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60  %RoundKey_addr_8 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln218

]]></Node>
<StgValue><ssdm name="RoundKey_addr_8"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:61  %RoundKey_load = load i8* %RoundKey_addr_8, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:66  %add_ln219 = add i8 -31, %j

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:67  %zext_ln219 = zext i8 %add_ln219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:68  %RoundKey_addr_10 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="RoundKey_addr_10"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:69  %RoundKey_load_4 = load i8* %RoundKey_addr_10, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:25  %tempa_1_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tempa_1_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:28  %tempa_2_1 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="tempa_2_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:31  %tempa_3_1 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="tempa_3_1"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:37  %tempa_3_2 = select i1 %icmp_ln178, i8 %tempa_3_1, i8 %tempa_3

]]></Node>
<StgValue><ssdm name="tempa_3_2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:38  %tempa_2_2 = select i1 %icmp_ln178, i8 %tempa_2_1, i8 %tempa_2

]]></Node>
<StgValue><ssdm name="tempa_2_2"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:39  %tempa_1_2 = select i1 %icmp_ln178, i8 %tempa_1_1, i8 %tempa_1

]]></Node>
<StgValue><ssdm name="tempa_1_2"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:44  %tempa_0_3 = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tempa_0_3"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:45  %zext_ln211 = zext i8 %tempa_1_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:46  %sbox_addr_5 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:47  %tempa_1_3 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempa_1_3"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:48  %zext_ln212 = zext i8 %tempa_2_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:49  %sbox_addr_6 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:50  %tempa_2_3 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempa_2_3"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:51  %zext_ln213 = zext i8 %tempa_3_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:52  %sbox_addr_7 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:53  %tempa_3_3 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempa_3_3"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:57  %tempa_0_4 = select i1 %icmp_ln206, i8 %tempa_0_3, i8 %tempa_0_2

]]></Node>
<StgValue><ssdm name="tempa_0_4"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:61  %RoundKey_load = load i8* %RoundKey_addr_8, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:62  %xor_ln218 = xor i8 %RoundKey_load, %tempa_0_4

]]></Node>
<StgValue><ssdm name="xor_ln218"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:69  %RoundKey_load_4 = load i8* %RoundKey_addr_10, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_4"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:75  %add_ln220 = add i8 -30, %j

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:76  %zext_ln220 = zext i8 %add_ln220 to i64

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:77  %RoundKey_addr_12 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="RoundKey_addr_12"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:78  %RoundKey_load_5 = load i8* %RoundKey_addr_12, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_5"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:84  %add_ln221 = add i8 -29, %j

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:85  %zext_ln221 = zext i8 %add_ln221 to i64

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86  %RoundKey_addr_14 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="RoundKey_addr_14"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:87  %RoundKey_load_6 = load i8* %RoundKey_addr_14, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="138" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:47  %tempa_1_3 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="tempa_1_3"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:50  %tempa_2_3 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tempa_2_3"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:53  %tempa_3_3 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="tempa_3_3"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:54  %tempa_3_4 = select i1 %icmp_ln206, i8 %tempa_3_3, i8 %tempa_3_2

]]></Node>
<StgValue><ssdm name="tempa_3_4"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:55  %tempa_2_4 = select i1 %icmp_ln206, i8 %tempa_2_3, i8 %tempa_2_2

]]></Node>
<StgValue><ssdm name="tempa_2_4"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:56  %tempa_1_4 = select i1 %icmp_ln206, i8 %tempa_1_3, i8 %tempa_1_2

]]></Node>
<StgValue><ssdm name="tempa_1_4"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:63  %zext_ln218_1 = zext i8 %j to i64

]]></Node>
<StgValue><ssdm name="zext_ln218_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:64  %RoundKey_addr_9 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln218_1

]]></Node>
<StgValue><ssdm name="RoundKey_addr_9"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:65  store i8 %xor_ln218, i8* %RoundKey_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:70  %xor_ln219 = xor i8 %RoundKey_load_4, %tempa_1_4

]]></Node>
<StgValue><ssdm name="xor_ln219"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:71  %or_ln219 = or i8 %j, 1

]]></Node>
<StgValue><ssdm name="or_ln219"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:72  %zext_ln219_1 = zext i8 %or_ln219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln219_1"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:73  %RoundKey_addr_11 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln219_1

]]></Node>
<StgValue><ssdm name="RoundKey_addr_11"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:74  store i8 %xor_ln219, i8* %RoundKey_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:78  %RoundKey_load_5 = load i8* %RoundKey_addr_12, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_5"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:79  %xor_ln220 = xor i8 %RoundKey_load_5, %tempa_2_4

]]></Node>
<StgValue><ssdm name="xor_ln220"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:87  %RoundKey_load_6 = load i8* %RoundKey_addr_14, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_6"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:88  %xor_ln221 = xor i8 %RoundKey_load_6, %tempa_3_4

]]></Node>
<StgValue><ssdm name="xor_ln221"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str7111) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln168"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:80  %or_ln220 = or i8 %j, 2

]]></Node>
<StgValue><ssdm name="or_ln220"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:81  %zext_ln220_1 = zext i8 %or_ln220 to i64

]]></Node>
<StgValue><ssdm name="zext_ln220_1"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:82  %RoundKey_addr_13 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="RoundKey_addr_13"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:83  store i8 %xor_ln220, i8* %RoundKey_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:89  %or_ln221 = or i8 %j, 3

]]></Node>
<StgValue><ssdm name="or_ln221"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:90  %zext_ln221_1 = zext i8 %or_ln221 to i64

]]></Node>
<StgValue><ssdm name="zext_ln221_1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:91  %RoundKey_addr_15 = getelementptr [240 x i8]* %RoundKey, i64 0, i64 %zext_ln221_1

]]></Node>
<StgValue><ssdm name="RoundKey_addr_15"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:92  store i8 %xor_ln221, i8* %RoundKey_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:94  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
