<?xml version="1.0" encoding="UTF-8"?>
<module id="IOC" HW_revision="" XML_version="1.0" description="IO Controller (IOC) - configures all the DIOs and resides in the MCU domain.

" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="IOCFG0" width="32" description="Configuration of DIO0" id="IOCFG0" offset="0x0">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input/output

" description="Open Source
Inverted input/output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / outut

" description="Open Source
Normal input / outut

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO0" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG1" width="32" description="Configuration of DIO1" id="IOCFG1" offset="0x4">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO1" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG2" width="32" description="Configuration of DIO2" id="IOCFG2" offset="0x8">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO2" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG3" width="32" description="Configuration of DIO3" id="IOCFG3" offset="0xc">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO3" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG4" width="32" description="Configuration of DIO4" id="IOCFG4" offset="0x10">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO4" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG5" width="32" description="Configuration of DIO5" id="IOCFG5" offset="0x14">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO5" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG6" width="32" description="Configuration of DIO6" id="IOCFG6" offset="0x18">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO6" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG7" width="32" description="Configuration of DIO7" id="IOCFG7" offset="0x1c">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO7" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG8" width="32" description="Configuration of DIO8" id="IOCFG8" offset="0x20">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO8" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG9" width="32" description="Configuration of DIO9" id="IOCFG9" offset="0x24">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO9" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG10" width="32" description="Configuration of DIO10" id="IOCFG10" offset="0x28">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO10" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG11" width="32" description="Configuration of DIO11" id="IOCFG11" offset="0x2c">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO11" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG12" width="32" description="Configuration of DIO12" id="IOCFG12" offset="0x30">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO12" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG13" width="32" description="Configuration of DIO13" id="IOCFG13" offset="0x34">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO13" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG14" width="32" description="Configuration of DIO14" id="IOCFG14" offset="0x38">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO14" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG15" width="32" description="Configuration of DIO15" id="IOCFG15" offset="0x3c">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO15" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG16" width="32" description="Configuration of DIO16" id="IOCFG16" offset="0x40">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO16" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG17" width="32" description="Configuration of DIO17" id="IOCFG17" offset="0x44">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x2">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO17" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG18" width="32" description="Configuration of DIO18" id="IOCFG18" offset="0x48">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO18" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG19" width="32" description="Configuration of DIO19" id="IOCFG19" offset="0x4c">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO19" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG20" width="32" description="Configuration of DIO20" id="IOCFG20" offset="0x50">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO20" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG21" width="32" description="Configuration of DIO21" id="IOCFG21" offset="0x54">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO21" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG22" width="32" description="Configuration of DIO22" id="IOCFG22" offset="0x58">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO22" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG23" width="32" description="Configuration of DIO23" id="IOCFG23" offset="0x5c">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO23" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG24" width="32" description="Configuration of DIO24" id="IOCFG24" offset="0x60">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO24" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG25" width="32" description="Configuration of DIO25" id="IOCFG25" offset="0x64">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO25" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG26" width="32" description="Configuration of DIO26" id="IOCFG26" offset="0x68">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO26" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG27" width="32" description="Configuration of DIO27" id="IOCFG27" offset="0x6c">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO27" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG28" width="32" description="Configuration of DIO28" id="IOCFG28" offset="0x70">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO28" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG29" width="32" description="Configuration of DIO29" id="IOCFG29" offset="0x74">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO29" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG30" width="32" description="Configuration of DIO30" id="IOCFG30" offset="0x78">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO30" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
   <register acronym="IOCFG31" width="32" description="Configuration of DIO31" id="IOCFG31" offset="0x7c">
      <bitfield range="" begin="31" width="1" end="31" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="0: Input hysteresis disable
1: Input hysteresis enable" id="HYST_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="0: Input disabled
1: Input enabled

Note: If IO is configured for AUX   PORT_ID = 0x08, the enable will be ignored." id="IE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="2" end="27" rwaccess="RW" description="If DIO is configured GPIO or non-AON peripheral signals,  PORT_ID 0x00 or &#62;0x08:

00: No wake-up
01: No wake-up
10: Wakes up from shutdown if this pad is going low.
11: Wakes up from shutdown if this pad is going high.

If IO is configured for AON peripheral signals or AUX   PORT_ID 0x01-0x08, this register only sets wakeup enable or not. 

00, 01: Wakeup disabled
10, 11: Wakeup enabled 

Polarity is controlled from AON registers.

Note:When the MSB is set, the IOC will deactivate the output enable for the DIO." id="WU_CFG" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="26" width="3" end="24" rwaccess="RW" description="IO Mode 
Not applicable for IO configured for AON periph. signals and AUX   PORT_ID 0x01-0x08 
AUX has its own open_source/drain configuration. 

0x2: Reserved. Undefined behavior.
0x3: Reserved. Undefined behavior.
" id="IOMODE" resetval="0x0">
         <bitenum id="OPENSRC_INV" value="7" token="Open Source
Inverted input / output

" description="Open Source
Inverted input / output

"/>
         <bitenum id="OPENSRC" value="6" token="Open Source
Normal input / output

" description="Open Source
Normal input / output

"/>
         <bitenum id="OPENDR_INV" value="5" token="Open Drain
Inverted input / output

" description="Open Drain
Inverted input / output

"/>
         <bitenum id="OPENDR" value="4" token="Open Drain, 
Normal input / output

" description="Open Drain, 
Normal input / output

"/>
         <bitenum id="INV" value="1" token="Inverted input / ouput

" description="Inverted input / ouput

"/>
         <bitenum id="NORMAL" value="0" token="Normal input / output

" description="Normal input / output

"/>
      </bitfield>
      <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG2 event
1: Input edge detection asserts AON_PROG2 event" id="IOEV_AON_PROG2_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG1 event
1: Input edge detection asserts AON_PROG1 event" id="IOEV_AON_PROG1_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert AON_PROG0 event
1: Input edge detection asserts AON_PROG0 event" id="IOEV_AON_PROG0_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="20" width="2" end="19" rwaccess="RW" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="0: No interrupt generation 
1: Enable interrupt generation for this IO (Only effective if EDGE_DET is enabled) 

" id="EDGE_IRQ_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="Enable generation of edge detection events on this IO 

" id="EDGE_DET" resetval="0x0">
         <bitenum id="BOTH" value="3" token="Positive and negative edge detection" description="Positive and negative edge detection"/>
         <bitenum id="POS" value="2" token="Positive edge detection" description="Positive edge detection"/>
         <bitenum id="NEG" value="1" token="Negative edge detection" description="Negative edge detection"/>
         <bitenum id="NONE" value="0" token="No edge detection" description="No edge detection"/>
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="Pull control" id="PULL_CTL" resetval="0x3">
         <bitenum id="DIS" value="3" token="No pull" description="No pull"/>
         <bitenum id="UP" value="2" token="Pull up" description="Pull up"/>
         <bitenum id="DWN" value="1" token="Pull down" description="Pull down"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="0: Normal slew rate
1: Enables reduced slew rate in output driver.
" id="SLEW_RED" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="Selects IO current mode of this IO.

" id="IOCURR" resetval="0x0">
         <bitenum id="4_8MA" value="2" token="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO" description="Extended-Current (EC) mode: Min 8 mA for double drive strength IOs (min 4 mA for normal IOs) when IOSTR is set to AUTO"/>
         <bitenum id="4MA" value="1" token="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO" description="High-Current (HC) mode: Min 4 mA when IOSTR is set to AUTO"/>
         <bitenum id="2MA" value="0" token="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO" description="Low-Current (LC) mode: Min 2 mA when IOSTR is set to AUTO"/>
      </bitfield>
      <bitfield range="" begin="9" width="2" end="8" rwaccess="RW" description="Select source for drive strength control of this IO.
This setting controls the drive strength of the Low-Current (LC) mode. Higher drive strength can be selected in IOCURR" id="IOSTR" resetval="0x0">
         <bitenum id="MAX" value="3" token="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)" description="Maximum drive strength, controlled by AON_IOC:IOSTRMAX (min 2 mA @1.8V with default values)"/>
         <bitenum id="MED" value="2" token="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)" description="Medium drive strength, controlled by AON_IOC:IOSTRMED (min 2 mA @2.5V with default values)"/>
         <bitenum id="MIN" value="1" token="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)" description="Minimum drive strength, controlled by AON_IOC:IOSTRMIN (min 2 mA @3.3V with default values)"/>
         <bitenum id="AUTO" value="0" token="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)" description="Automatic drive strength, controlled by AON BATMON based on battery voltage. (min 2 mA @VDDS)"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert RTC event
1: Input edge detection asserts RTC event" id="IOEV_RTC_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event asserted by this IO when edge detection is enabled

0: Input edge detection does not assert MCU_WU event
1: Input edge detection asserts MCU_WU event" id="IOEV_MCU_WU_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Selects usage for DIO31" id="PORT_ID" resetval="0x0">
         <bitenum id="RFC_SMI_CL_IN" value="56" token="RF Core SMI Command Link In" description="RF Core SMI Command Link In"/>
         <bitenum id="RFC_SMI_CL_OUT" value="55" token="RF Core SMI Command Link Out" description="RF Core SMI Command Link Out"/>
         <bitenum id="RFC_SMI_DL_IN" value="54" token="RF Core SMI Data Link In" description="RF Core SMI Data Link In"/>
         <bitenum id="RFC_SMI_DL_OUT" value="53" token="RF Core SMI Data Link Out" description="RF Core SMI Data Link Out"/>
         <bitenum id="RFC_GPI1" value="52" token="RF Core Data In 1" description="RF Core Data In 1"/>
         <bitenum id="RFC_GPI0" value="51" token="RF Core Data In 0" description="RF Core Data In 0"/>
         <bitenum id="RFC_GPO3" value="50" token="RF Core Data Out 3" description="RF Core Data Out 3"/>
         <bitenum id="RFC_GPO2" value="49" token="RF Core Data Out 2" description="RF Core Data Out 2"/>
         <bitenum id="RFC_GPO1" value="48" token="RF Core Data Out 1" description="RF Core Data Out 1"/>
         <bitenum id="RFC_GPO0" value="47" token="RF Core Data Out 0" description="RF Core Data Out 0"/>
         <bitenum id="RFC_TRC" value="46" token="RF Core Trace" description="RF Core Trace"/>
         <bitenum id="I2S_MCLK" value="41" token="I2S MCLK " description="I2S MCLK "/>
         <bitenum id="I2S_BCLK" value="40" token="I2S BCLK " description="I2S BCLK "/>
         <bitenum id="I2S_WCLK" value="39" token="I2S WCLK " description="I2S WCLK "/>
         <bitenum id="I2S_AD1" value="38" token="I2S Data 1" description="I2S Data 1"/>
         <bitenum id="I2S_AD0" value="37" token="I2S Data 0" description="I2S Data 0"/>
         <bitenum id="SSI1_CLK" value="36" token="SSI1 CLK" description="SSI1 CLK"/>
         <bitenum id="SSI1_FSS" value="35" token="SSI1 FSS " description="SSI1 FSS "/>
         <bitenum id="SSI1_TX" value="34" token="SSI1 TX " description="SSI1 TX "/>
         <bitenum id="SSI1_RX" value="33" token="SSI1 RX " description="SSI1 RX "/>
         <bitenum id="CPU_SWV" value="32" token="CPU SWV " description="CPU SWV "/>
         <bitenum id="PORT_EVENT7" value="30" token="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 7
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT6" value="29" token="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 6
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT5" value="28" token="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 5
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT4" value="27" token="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 4
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT3" value="26" token="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 3
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT2" value="25" token="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 2
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT1" value="24" token="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 1
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="PORT_EVENT0" value="23" token="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on" description="PORT EVENT 0
Can be used as a general purpose IO event by selecting it through registers in the EVENT module, for example EVENT:GPT0ACAPTSEL.EV, EVENT:UDMACH14BSEL.EV, and so on"/>
         <bitenum id="UART1_RTS" value="22" token="UART1 RTS " description="UART1 RTS "/>
         <bitenum id="UART1_CTS" value="21" token="UART1 CTS " description="UART1 CTS "/>
         <bitenum id="UART1_TX" value="20" token="UART1 TX " description="UART1 TX "/>
         <bitenum id="UART1_RX" value="19" token="UART1 RX " description="UART1 RX "/>
         <bitenum id="UART0_RTS" value="18" token="UART0 RTS " description="UART0 RTS "/>
         <bitenum id="UART0_CTS" value="17" token="UART0 CTS " description="UART0 CTS "/>
         <bitenum id="UART0_TX" value="16" token="UART0 TX " description="UART0 TX "/>
         <bitenum id="UART0_RX" value="15" token="UART0 RX " description="UART0 RX "/>
         <bitenum id="I2C_MSSCL" value="14" token="I2C Clock" description="I2C Clock"/>
         <bitenum id="I2C_MSSDA" value="13" token="I2C Data" description="I2C Data"/>
         <bitenum id="SSI0_CLK" value="12" token="SSI0 CLK" description="SSI0 CLK"/>
         <bitenum id="SSI0_FSS" value="11" token="SSI0 FSS " description="SSI0 FSS "/>
         <bitenum id="SSI0_TX" value="10" token="SSI0 TX " description="SSI0 TX "/>
         <bitenum id="SSI0_RX" value="9" token="SSI0 RX " description="SSI0 RX "/>
         <bitenum id="AUX_IO" value="8" token="AUX IO " description="AUX IO "/>
         <bitenum id="AON_CLK32K" value="7" token="AON 32 KHz clock (SCLK_LF)" description="AON 32 KHz clock (SCLK_LF)"/>
         <bitenum id="GPIO" value="0" token="General Purpose IO " description="General Purpose IO "/>
      </bitfield>
   </register>
</module>
