// Seed: 1312104245
module module_0 #(
    parameter id_5 = 32'd55
) (
    output tri id_0,
    output supply0 id_1
);
  parameter id_3 = -1;
  id_4 :
  assert property (@(posedge -1) 1)
  else $signed(34);
  ;
  assign id_1 = id_3;
  wire _id_5;
  wire [-1 'd0 : id_5] id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd75
) (
    input wire _id_0,
    input supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    output wor id_7,
    input tri0 id_8
);
  logic ["" : id_0] id_10;
  wire id_11;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
