#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fec742042a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fec74204440 .scope module, "axil_register_rd" "axil_register_rd" 3 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "s_axil_araddr";
    .port_info 3 /INPUT 3 "s_axil_arprot";
    .port_info 4 /INPUT 1 "s_axil_arvalid";
    .port_info 5 /OUTPUT 1 "s_axil_arready";
    .port_info 6 /OUTPUT 16 "s_axil_rdata";
    .port_info 7 /OUTPUT 2 "s_axil_rresp";
    .port_info 8 /OUTPUT 1 "s_axil_rvalid";
    .port_info 9 /INPUT 1 "s_axil_rready";
    .port_info 10 /OUTPUT 32 "m_axil_araddr";
    .port_info 11 /OUTPUT 3 "m_axil_arprot";
    .port_info 12 /OUTPUT 1 "m_axil_arvalid";
    .port_info 13 /INPUT 1 "m_axil_arready";
    .port_info 14 /INPUT 16 "m_axil_rdata";
    .port_info 15 /INPUT 2 "m_axil_rresp";
    .port_info 16 /INPUT 1 "m_axil_rvalid";
    .port_info 17 /OUTPUT 1 "m_axil_rready";
P_0x7fec742045b0 .param/l "ADDR_WIDTH" 0 3 39, +C4<00000000000000000000000000100000>;
P_0x7fec742045f0 .param/l "AR_REG_TYPE" 0 3 44, +C4<00000000000000000000000000000010>;
P_0x7fec74204630 .param/l "DATA_WIDTH" 0 3 37, +C4<00000000000000000000000000010000>;
P_0x7fec74204670 .param/l "R_REG_TYPE" 0 3 47, +C4<00000000000000000000000000000010>;
P_0x7fec742046b0 .param/l "STRB_WIDTH" 0 3 41, +C4<00000000000000000000000000000010>;
o0x7fec740326c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fec742169c0_0 .net "clk", 0 0, o0x7fec740326c8;  0 drivers
v0x7fec74216a50_0 .net "m_axil_araddr", 31 0, L_0x7fec74204910;  1 drivers
v0x7fec74216af0_0 .net "m_axil_arprot", 2 0, L_0x7fec74217870;  1 drivers
o0x7fec74032758 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fec74216b80_0 .net "m_axil_arready", 0 0, o0x7fec74032758;  0 drivers
v0x7fec74216c10_0 .net "m_axil_arvalid", 0 0, L_0x7fec74217940;  1 drivers
o0x7fec740327b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fec74216ce0_0 .net "m_axil_rdata", 15 0, o0x7fec740327b8;  0 drivers
v0x7fec74216d70_0 .net "m_axil_rready", 0 0, L_0x7fec74217f30;  1 drivers
o0x7fec74032818 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fec74216e10_0 .net "m_axil_rresp", 1 0, o0x7fec74032818;  0 drivers
o0x7fec74032848 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fec74216ec0_0 .net "m_axil_rvalid", 0 0, o0x7fec74032848;  0 drivers
o0x7fec74032878 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fec74216fd0_0 .net "rst", 0 0, o0x7fec74032878;  0 drivers
o0x7fec740328a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fec74217060_0 .net "s_axil_araddr", 31 0, o0x7fec740328a8;  0 drivers
o0x7fec740328d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fec74217110_0 .net "s_axil_arprot", 2 0, o0x7fec740328d8;  0 drivers
v0x7fec742171c0_0 .net "s_axil_arready", 0 0, L_0x7fec74216f50;  1 drivers
o0x7fec74032938 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fec74217260_0 .net "s_axil_arvalid", 0 0, o0x7fec74032938;  0 drivers
v0x7fec74217300_0 .net "s_axil_rdata", 15 0, L_0x7fec74217fa0;  1 drivers
o0x7fec74032998 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fec742173b0_0 .net "s_axil_rready", 0 0, o0x7fec74032998;  0 drivers
v0x7fec74217450_0 .net "s_axil_rresp", 1 0, L_0x7fec74218030;  1 drivers
v0x7fec742175e0_0 .net "s_axil_rvalid", 0 0, L_0x7fec74218100;  1 drivers
S_0x7fec74204b40 .scope generate, "genblk1" "genblk1" 3 82, 3 82 0, S_0x7fec74204440;
 .timescale -9 -12;
L_0x7fec74216f50 .functor BUFZ 1, v0x7fec742154b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fec74204910 .functor BUFZ 32, v0x7fec74215110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fec74217870 .functor BUFZ 3, v0x7fec742151c0_0, C4<000>, C4<000>, C4<000>;
L_0x7fec74217940 .functor BUFZ 1, v0x7fec74215310_0, C4<0>, C4<0>, C4<0>;
L_0x7fec742179f0 .functor NOT 1, v0x7fec74215a20_0, C4<0>, C4<0>, C4<0>;
L_0x7fec74217ad0 .functor NOT 1, v0x7fec74215310_0, C4<0>, C4<0>, C4<0>;
L_0x7fec74217b80 .functor NOT 1, o0x7fec74032938, C4<0>, C4<0>, C4<0>;
L_0x7fec74217c50 .functor OR 1, L_0x7fec74217ad0, L_0x7fec74217b80, C4<0>, C4<0>;
L_0x7fec74217d80 .functor AND 1, L_0x7fec742179f0, L_0x7fec74217c50, C4<1>, C4<1>;
L_0x7fec74217ec0 .functor OR 1, o0x7fec74032758, L_0x7fec74217d80, C4<0>, C4<0>;
v0x7fec74204d60_0 .net *"_ivl_10", 0 0, L_0x7fec74217ad0;  1 drivers
v0x7fec74214e20_0 .net *"_ivl_12", 0 0, L_0x7fec74217b80;  1 drivers
v0x7fec74214ec0_0 .net *"_ivl_14", 0 0, L_0x7fec74217c50;  1 drivers
v0x7fec74214f70_0 .net *"_ivl_16", 0 0, L_0x7fec74217d80;  1 drivers
v0x7fec74215020_0 .net *"_ivl_8", 0 0, L_0x7fec742179f0;  1 drivers
v0x7fec74215110_0 .var "m_axil_araddr_reg", 31 0;
v0x7fec742151c0_0 .var "m_axil_arprot_reg", 2 0;
v0x7fec74215270_0 .var "m_axil_arvalid_next", 0 0;
v0x7fec74215310_0 .var "m_axil_arvalid_reg", 0 0;
v0x7fec74215420_0 .net "s_axil_arready_early", 0 0, L_0x7fec74217ec0;  1 drivers
v0x7fec742154b0_0 .var "s_axil_arready_reg", 0 0;
v0x7fec74215550_0 .var "store_axil_ar_input_to_output", 0 0;
v0x7fec742155f0_0 .var "store_axil_ar_input_to_temp", 0 0;
v0x7fec74215690_0 .var "store_axil_ar_temp_to_output", 0 0;
v0x7fec74215730_0 .var "temp_m_axil_araddr_reg", 31 0;
v0x7fec742157e0_0 .var "temp_m_axil_arprot_reg", 2 0;
v0x7fec74215890_0 .var "temp_m_axil_arvalid_next", 0 0;
v0x7fec74215a20_0 .var "temp_m_axil_arvalid_reg", 0 0;
E_0x7fec74204cb0 .event posedge, v0x7fec742169c0_0;
E_0x7fec74204cf0/0 .event anyedge, v0x7fec74215310_0, v0x7fec74215a20_0, v0x7fec742154b0_0, v0x7fec74216b80_0;
E_0x7fec74204cf0/1 .event anyedge, v0x7fec74217260_0;
E_0x7fec74204cf0 .event/or E_0x7fec74204cf0/0, E_0x7fec74204cf0/1;
S_0x7fec74215ab0 .scope generate, "genblk2" "genblk2" 3 228, 3 228 0, S_0x7fec74204440;
 .timescale -9 -12;
L_0x7fec74217f30 .functor BUFZ 1, v0x7fec742160c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fec74217fa0 .functor BUFZ 16, v0x7fec74216160_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fec74218030 .functor BUFZ 2, v0x7fec74216210_0, C4<00>, C4<00>, C4<00>;
L_0x7fec74218100 .functor BUFZ 1, v0x7fec742163c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fec742181b0 .functor NOT 1, v0x7fec74216930_0, C4<0>, C4<0>, C4<0>;
L_0x7fec74218270 .functor NOT 1, v0x7fec742163c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fec74218320 .functor NOT 1, o0x7fec74032848, C4<0>, C4<0>, C4<0>;
L_0x7fec742183f0 .functor OR 1, L_0x7fec74218270, L_0x7fec74218320, C4<0>, C4<0>;
L_0x7fec74218500 .functor AND 1, L_0x7fec742181b0, L_0x7fec742183f0, C4<1>, C4<1>;
L_0x7fec74218640 .functor OR 1, o0x7fec74032998, L_0x7fec74218500, C4<0>, C4<0>;
v0x7fec74215c70_0 .net *"_ivl_10", 0 0, L_0x7fec74218270;  1 drivers
v0x7fec74215d10_0 .net *"_ivl_12", 0 0, L_0x7fec74218320;  1 drivers
v0x7fec74215dc0_0 .net *"_ivl_14", 0 0, L_0x7fec742183f0;  1 drivers
v0x7fec74215e80_0 .net *"_ivl_16", 0 0, L_0x7fec74218500;  1 drivers
v0x7fec74215f30_0 .net *"_ivl_8", 0 0, L_0x7fec742181b0;  1 drivers
v0x7fec74216020_0 .net "m_axil_rready_early", 0 0, L_0x7fec74218640;  1 drivers
v0x7fec742160c0_0 .var "m_axil_rready_reg", 0 0;
v0x7fec74216160_0 .var "s_axil_rdata_reg", 15 0;
v0x7fec74216210_0 .var "s_axil_rresp_reg", 1 0;
v0x7fec74216320_0 .var "s_axil_rvalid_next", 0 0;
v0x7fec742163c0_0 .var "s_axil_rvalid_reg", 0 0;
v0x7fec74216460_0 .var "store_axil_r_input_to_output", 0 0;
v0x7fec74216500_0 .var "store_axil_r_input_to_temp", 0 0;
v0x7fec742165a0_0 .var "store_axil_r_temp_to_output", 0 0;
v0x7fec74216640_0 .var "temp_s_axil_rdata_reg", 15 0;
v0x7fec742166f0_0 .var "temp_s_axil_rresp_reg", 1 0;
v0x7fec742167a0_0 .var "temp_s_axil_rvalid_next", 0 0;
v0x7fec74216930_0 .var "temp_s_axil_rvalid_reg", 0 0;
E_0x7fec742153a0/0 .event anyedge, v0x7fec742163c0_0, v0x7fec74216930_0, v0x7fec742160c0_0, v0x7fec742173b0_0;
E_0x7fec742153a0/1 .event anyedge, v0x7fec74216ec0_0;
E_0x7fec742153a0 .event/or E_0x7fec742153a0/0, E_0x7fec742153a0/1;
    .scope S_0x7fec74204b40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec742154b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fec74215110_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fec742151c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec74215310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fec74215730_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fec742157e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec74215a20_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x7fec74204b40;
T_1 ;
    %wait E_0x7fec74204cf0;
    %load/vec4 v0x7fec74215310_0;
    %store/vec4 v0x7fec74215270_0, 0, 1;
    %load/vec4 v0x7fec74215a20_0;
    %store/vec4 v0x7fec74215890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec74215550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec742155f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec74215690_0, 0, 1;
    %load/vec4 v0x7fec742154b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fec74216b80_0;
    %load/vec4 v0x7fec74215310_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fec74217260_0;
    %store/vec4 v0x7fec74215270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fec74215550_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fec74217260_0;
    %store/vec4 v0x7fec74215890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fec742155f0_0, 0, 1;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fec74216b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fec74215a20_0;
    %store/vec4 v0x7fec74215270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec74215890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fec74215690_0, 0, 1;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fec74204b40;
T_2 ;
    %wait E_0x7fec74204cb0;
    %load/vec4 v0x7fec74216fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fec742154b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fec74215310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fec74215a20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fec74215420_0;
    %assign/vec4 v0x7fec742154b0_0, 0;
    %load/vec4 v0x7fec74215270_0;
    %assign/vec4 v0x7fec74215310_0, 0;
    %load/vec4 v0x7fec74215890_0;
    %assign/vec4 v0x7fec74215a20_0, 0;
T_2.1 ;
    %load/vec4 v0x7fec74215550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fec74217060_0;
    %assign/vec4 v0x7fec74215110_0, 0;
    %load/vec4 v0x7fec74217110_0;
    %assign/vec4 v0x7fec742151c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fec74215690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fec74215730_0;
    %assign/vec4 v0x7fec74215110_0, 0;
    %load/vec4 v0x7fec742157e0_0;
    %assign/vec4 v0x7fec742151c0_0, 0;
T_2.4 ;
T_2.3 ;
    %load/vec4 v0x7fec742155f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7fec74217060_0;
    %assign/vec4 v0x7fec74215730_0, 0;
    %load/vec4 v0x7fec74217110_0;
    %assign/vec4 v0x7fec742157e0_0, 0;
T_2.6 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fec74215ab0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec742160c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fec74216160_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fec74216210_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec742163c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fec74216640_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fec742166f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec74216930_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x7fec74215ab0;
T_4 ;
    %wait E_0x7fec742153a0;
    %load/vec4 v0x7fec742163c0_0;
    %store/vec4 v0x7fec74216320_0, 0, 1;
    %load/vec4 v0x7fec74216930_0;
    %store/vec4 v0x7fec742167a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec74216460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec74216500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec742165a0_0, 0, 1;
    %load/vec4 v0x7fec742160c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fec742173b0_0;
    %load/vec4 v0x7fec742163c0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fec74216ec0_0;
    %store/vec4 v0x7fec74216320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fec74216460_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fec74216ec0_0;
    %store/vec4 v0x7fec742167a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fec74216500_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fec742173b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fec74216930_0;
    %store/vec4 v0x7fec74216320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fec742167a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fec742165a0_0, 0, 1;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fec74215ab0;
T_5 ;
    %wait E_0x7fec74204cb0;
    %load/vec4 v0x7fec74216fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fec742160c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fec742163c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fec74216930_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fec74216020_0;
    %assign/vec4 v0x7fec742160c0_0, 0;
    %load/vec4 v0x7fec74216320_0;
    %assign/vec4 v0x7fec742163c0_0, 0;
    %load/vec4 v0x7fec742167a0_0;
    %assign/vec4 v0x7fec74216930_0, 0;
T_5.1 ;
    %load/vec4 v0x7fec74216460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fec74216ce0_0;
    %assign/vec4 v0x7fec74216160_0, 0;
    %load/vec4 v0x7fec74216e10_0;
    %assign/vec4 v0x7fec74216210_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fec742165a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fec74216640_0;
    %assign/vec4 v0x7fec74216160_0, 0;
    %load/vec4 v0x7fec742166f0_0;
    %assign/vec4 v0x7fec74216210_0, 0;
T_5.4 ;
T_5.3 ;
    %load/vec4 v0x7fec74216500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7fec74216ce0_0;
    %assign/vec4 v0x7fec74216640_0, 0;
    %load/vec4 v0x7fec74216e10_0;
    %assign/vec4 v0x7fec742166f0_0, 0;
T_5.6 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/Users/fatimafarooq/Desktop/axi_LLM/responses/axil_register_rd.v";
