// Seed: 1618286823
module module_0 ();
  always
    if (1)
      `define pp_1 0
    else begin : LABEL_0
      id_5 = 1;
      if (id_11) @(posedge id_3) @(posedge id_4) id_3 <= (1);
      else `pp_15 <= 1;
    end
  wire id_16;
  wire id_17;
  wire id_18, id_19;
  wire id_20, id_21;
  wire id_22 = ((id_10));
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  tri1 id_3,
    input  wand id_4
);
  assign id_0 = "" - 1;
  module_0 modCall_1 ();
endmodule
