m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/DE1-SoC/Digial_IC/Verdvana_CPU/Simulation/bus_master_mux_TB
vDPRAM
!s110 1572675801
!i10b 1
!s100 K@T5A1mzi[bLOM]CBGVm80
I8mVUjVRnTBCY87Ub36@731
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dE:/DE1-SoC/FPGA/Syn_FIFO/Simulation/Syn_FIFO_TB
w1572675235
8E:/DE1-SoC/FPGA/Syn_FIFO/IP/RAM/DPRAM.v
FE:/DE1-SoC/FPGA/Syn_FIFO/IP/RAM/DPRAM.v
L0 39
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1572675801.000000
!s107 E:/DE1-SoC/FPGA/Syn_FIFO/IP/RAM/DPRAM.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/DE1-SoC/FPGA/Syn_FIFO/IP/RAM/DPRAM.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@d@p@r@a@m
vSyn_FIFO
Z5 !s110 1572851457
!i10b 1
!s100 ZfDc[ac69U9WbAN3kC7G?3
IPRXYC3[?eooS3e]aBJ2dm3
R0
R1
w1572851454
8E:/DE1-SoC/FPGA/Syn_FIFO/RTL/Syn_FIFO.v
FE:/DE1-SoC/FPGA/Syn_FIFO/RTL/Syn_FIFO.v
L0 16
R2
r1
!s85 0
31
Z6 !s108 1572851457.000000
!s107 E:/DE1-SoC/FPGA/Syn_FIFO/RTL/Syn_FIFO.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/DE1-SoC/FPGA/Syn_FIFO/RTL/Syn_FIFO.v|
!i113 1
R3
R4
n@syn_@f@i@f@o
vSyn_FIFO_TB
R5
!i10b 1
!s100 26R<N?1X8YfVCj[moOK7Q1
IAQ4V8LzS98L[zQ;X^QLJf0
R0
R1
w1572849171
8E:/DE1-SoC/FPGA/Syn_FIFO/Simulation/Syn_FIFO_TB/Syn_FIFO_TB.v
FE:/DE1-SoC/FPGA/Syn_FIFO/Simulation/Syn_FIFO_TB/Syn_FIFO_TB.v
L0 3
R2
r1
!s85 0
31
R6
!s107 E:/DE1-SoC/FPGA/Syn_FIFO/Simulation/Syn_FIFO_TB/Syn_FIFO_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/DE1-SoC/FPGA/Syn_FIFO/Simulation/Syn_FIFO_TB/Syn_FIFO_TB.v|
!i113 1
R3
R4
n@syn_@f@i@f@o_@t@b
