{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1414910270882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1414910270884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 01 23:37:50 2014 " "Processing started: Sat Nov 01 23:37:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1414910270884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1414910270884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab7_SL -c lab7_SL " "Command: quartus_sta lab7_SL -c lab7_SL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1414910270884 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1414910270987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1414910271138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414910271204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414910271204 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab7_SL.sdc " "Synopsys Design Constraints File file not found: 'lab7_SL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1414910271539 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1414910271539 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk " "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1414910271541 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1414910271541 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1414910271541 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1414910271541 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1414910271542 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1414910271657 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1414910271658 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1414910271660 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1414910271673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 36.121 " "Worst-case setup slack is 36.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.121         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.121         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414910271695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.519 " "Worst-case hold slack is 0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.519         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414910271710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414910271719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414910271724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.429 " "Worst-case minimum pulse width slack is 12.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.429         0.000 clk  " "   12.429         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.573         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.573         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910271729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414910271729 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1414910271789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1414910271820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1414910272321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1414910272436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 36.316 " "Worst-case setup slack is 36.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.316         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.316         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414910272450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.478 " "Worst-case hold slack is 0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.478         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414910272456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414910272465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414910272473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.417 " "Worst-case minimum pulse width slack is 12.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.417         0.000 clk  " "   12.417         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.570         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.570         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414910272479 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1414910272557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1414910272789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 38.141 " "Worst-case setup slack is 38.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.141         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.141         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414910272799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.209         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414910272807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414910272815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1414910272824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 12.097 " "Worst-case minimum pulse width slack is 12.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.097         0.000 clk  " "   12.097         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.650         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.650         0.000 vga1\|vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1414910272833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1414910272833 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1414910273166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1414910273167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1414910273285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 01 23:37:53 2014 " "Processing ended: Sat Nov 01 23:37:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1414910273285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1414910273285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1414910273285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1414910273285 ""}
