Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 07:15:02 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc3_8/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 1036       -0.026       -0.220                     16                 1036        1.725        0.000                       0                  1037  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.208        0.000                      0                 1036       -0.026       -0.220                     16                 1036        1.725        0.000                       0                  1037  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.026ns,  Total Violation       -0.220ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 genblk1[61].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.484ns (40.480%)  route 2.182ns (59.520%))
  Logic Levels:           14  (CARRY8=9 LUT2=5)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 5.923 - 4.000 ) 
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.469ns (routing 0.629ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.574ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1036, estimated)     1.469     2.430    genblk1[61].reg_in/CLK
    SLICE_X107Y508       FDRE                                         r  genblk1[61].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y508       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.507 r  genblk1[61].reg_in/reg_out_reg[1]/Q
                         net (fo=2, estimated)        0.139     2.646    conv/mul42/O62[1]
    SLICE_X107Y508       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     2.711 r  conv/mul42/reg_out_reg[1]_i_427/O[0]
                         net (fo=1, estimated)        0.387     3.098    conv/add000061/out0_11[0]
    SLICE_X105Y507       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     3.161 r  conv/add000061/reg_out_reg[1]_i_328/O[0]
                         net (fo=1, estimated)        0.270     3.431    conv/add000061/reg_out_reg[1]_i_328_n_15
    SLICE_X106Y506       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.467 r  conv/add000061/reg_out[1]_i_183/O
                         net (fo=1, routed)           0.009     3.476    conv/add000061/reg_out[1]_i_183_n_0
    SLICE_X106Y506       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.709 r  conv/add000061/reg_out_reg[1]_i_80/O[5]
                         net (fo=2, estimated)        0.439     4.148    conv/add000061/reg_out_reg[1]_i_80_n_10
    SLICE_X107Y512       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.200 r  conv/add000061/reg_out[1]_i_83/O
                         net (fo=1, routed)           0.016     4.216    conv/add000061/reg_out[1]_i_83_n_0
    SLICE_X107Y512       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.333 r  conv/add000061/reg_out_reg[1]_i_32/CO[7]
                         net (fo=1, estimated)        0.026     4.359    conv/add000061/reg_out_reg[1]_i_32_n_0
    SLICE_X107Y513       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.435 r  conv/add000061/reg_out_reg[21]_i_77/O[1]
                         net (fo=1, estimated)        0.313     4.748    conv/add000061/reg_out_reg[21]_i_77_n_14
    SLICE_X105Y516       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     4.799 r  conv/add000061/reg_out[21]_i_48/O
                         net (fo=1, routed)           0.009     4.808    conv/add000061/reg_out[21]_i_48_n_0
    SLICE_X105Y516       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.041 r  conv/add000061/reg_out_reg[21]_i_20/O[5]
                         net (fo=2, estimated)        0.275     5.316    conv/add000061/reg_out_reg[21]_i_20_n_10
    SLICE_X104Y517       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     5.368 r  conv/add000061/reg_out[16]_i_32/O
                         net (fo=1, routed)           0.016     5.384    conv/add000061/reg_out[16]_i_32_n_0
    SLICE_X104Y517       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     5.501 r  conv/add000061/reg_out_reg[16]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.527    conv/add000061/reg_out_reg[16]_i_20_n_0
    SLICE_X104Y518       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.603 r  conv/add000061/reg_out_reg[21]_i_12/O[1]
                         net (fo=1, estimated)        0.223     5.826    conv/add000061/reg_out_reg[21]_i_12_n_14
    SLICE_X103Y518       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     5.862 r  conv/add000061/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.009     5.871    conv/add000061/reg_out[21]_i_5_n_0
    SLICE_X103Y518       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     6.071 r  conv/add000061/reg_out_reg[21]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.096    reg_out/D[20]
    SLICE_X103Y518       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1036, estimated)     1.253     5.923    reg_out/CLK
    SLICE_X103Y518       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.391     6.315    
                         clock uncertainty           -0.035     6.279    
    SLICE_X103Y518       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.304    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                  0.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 demux/genblk1[74].z_reg[74][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[74].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Net Delay (Source):      1.260ns (routing 0.574ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.629ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1036, estimated)     1.260     1.930    demux/CLK
    SLICE_X111Y510       FDRE                                         r  demux/genblk1[74].z_reg[74][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y510       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.988 r  demux/genblk1[74].z_reg[74][7]/Q
                         net (fo=1, estimated)        0.073     2.061    genblk1[74].reg_in/D[7]
    SLICE_X109Y510       FDRE                                         r  genblk1[74].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1036, estimated)     1.456     2.417    genblk1[74].reg_in/CLK
    SLICE_X109Y510       FDRE                                         r  genblk1[74].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.391     2.026    
    SLICE_X109Y510       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.088    genblk1[74].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                 -0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X103Y519  demux/genblk1[25].z_reg[25][4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X104Y520  demux/genblk1[24].z_reg[24][5]/C



