
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_23040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6c1659 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4565e6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eec1659; op2val:0x4565e6;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:69120*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69120*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6c1659 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4565e6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eec1659; op2val:0x4565e6;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:69123*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69123*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6c1659 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4565e6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eec1659; op2val:0x4565e6;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:69126*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69126*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6c1659 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4565e6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eec1659; op2val:0x4565e6;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:69129*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69129*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6c1659 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4565e6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eec1659; op2val:0x4565e6;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:69132*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69132*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6c1659 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4565e6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eec1659; op2val:0x4565e6;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:69135*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69135*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6c1659 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4565e6 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eec1659; op2val:0x4565e6;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:69138*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69138*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:69141*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69141*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:69144*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69144*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:69147*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69147*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:69150*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69150*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:69153*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69153*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:69156*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69156*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:69159*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69159*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:69162*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69162*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:69165*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69165*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:69168*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69168*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:69171*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69171*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:69174*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69174*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:69177*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69177*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:69180*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69180*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:69183*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69183*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:69186*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69186*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8800000; valaddr_reg:x3; val_offset:69189*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69189*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8800001; valaddr_reg:x3; val_offset:69192*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69192*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8800003; valaddr_reg:x3; val_offset:69195*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69195*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8800007; valaddr_reg:x3; val_offset:69198*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69198*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x880000f; valaddr_reg:x3; val_offset:69201*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69201*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x880001f; valaddr_reg:x3; val_offset:69204*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69204*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x880003f; valaddr_reg:x3; val_offset:69207*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69207*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x880007f; valaddr_reg:x3; val_offset:69210*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69210*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x88000ff; valaddr_reg:x3; val_offset:69213*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69213*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x88001ff; valaddr_reg:x3; val_offset:69216*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69216*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x88003ff; valaddr_reg:x3; val_offset:69219*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69219*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x88007ff; valaddr_reg:x3; val_offset:69222*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69222*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8800fff; valaddr_reg:x3; val_offset:69225*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69225*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8801fff; valaddr_reg:x3; val_offset:69228*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69228*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8803fff; valaddr_reg:x3; val_offset:69231*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69231*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8807fff; valaddr_reg:x3; val_offset:69234*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69234*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x880ffff; valaddr_reg:x3; val_offset:69237*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69237*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x881ffff; valaddr_reg:x3; val_offset:69240*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69240*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x883ffff; valaddr_reg:x3; val_offset:69243*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69243*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x887ffff; valaddr_reg:x3; val_offset:69246*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69246*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x88fffff; valaddr_reg:x3; val_offset:69249*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69249*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x89fffff; valaddr_reg:x3; val_offset:69252*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69252*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8bfffff; valaddr_reg:x3; val_offset:69255*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69255*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8c00000; valaddr_reg:x3; val_offset:69258*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69258*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8e00000; valaddr_reg:x3; val_offset:69261*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69261*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8f00000; valaddr_reg:x3; val_offset:69264*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69264*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8f80000; valaddr_reg:x3; val_offset:69267*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69267*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fc0000; valaddr_reg:x3; val_offset:69270*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69270*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fe0000; valaddr_reg:x3; val_offset:69273*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69273*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8ff0000; valaddr_reg:x3; val_offset:69276*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69276*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8ff8000; valaddr_reg:x3; val_offset:69279*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69279*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8ffc000; valaddr_reg:x3; val_offset:69282*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69282*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8ffe000; valaddr_reg:x3; val_offset:69285*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69285*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fff000; valaddr_reg:x3; val_offset:69288*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69288*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fff800; valaddr_reg:x3; val_offset:69291*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69291*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fffc00; valaddr_reg:x3; val_offset:69294*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69294*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fffe00; valaddr_reg:x3; val_offset:69297*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69297*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8ffff00; valaddr_reg:x3; val_offset:69300*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69300*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8ffff80; valaddr_reg:x3; val_offset:69303*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69303*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8ffffc0; valaddr_reg:x3; val_offset:69306*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69306*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8ffffe0; valaddr_reg:x3; val_offset:69309*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69309*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fffff0; valaddr_reg:x3; val_offset:69312*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69312*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fffff8; valaddr_reg:x3; val_offset:69315*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69315*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fffffc; valaddr_reg:x3; val_offset:69318*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69318*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8fffffe; valaddr_reg:x3; val_offset:69321*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69321*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6d3ce2 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x11 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eed3ce2; op2val:0x0;
op3val:0x8ffffff; valaddr_reg:x3; val_offset:69324*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69324*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70800000; valaddr_reg:x3; val_offset:69327*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69327*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70800001; valaddr_reg:x3; val_offset:69330*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69330*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70800003; valaddr_reg:x3; val_offset:69333*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69333*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70800007; valaddr_reg:x3; val_offset:69336*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69336*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7080000f; valaddr_reg:x3; val_offset:69339*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69339*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7080001f; valaddr_reg:x3; val_offset:69342*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69342*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7080003f; valaddr_reg:x3; val_offset:69345*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69345*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7080007f; valaddr_reg:x3; val_offset:69348*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69348*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x708000ff; valaddr_reg:x3; val_offset:69351*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69351*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x708001ff; valaddr_reg:x3; val_offset:69354*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69354*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x708003ff; valaddr_reg:x3; val_offset:69357*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69357*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x708007ff; valaddr_reg:x3; val_offset:69360*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69360*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70800fff; valaddr_reg:x3; val_offset:69363*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69363*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70801fff; valaddr_reg:x3; val_offset:69366*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69366*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70803fff; valaddr_reg:x3; val_offset:69369*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69369*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70807fff; valaddr_reg:x3; val_offset:69372*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69372*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7080ffff; valaddr_reg:x3; val_offset:69375*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69375*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7081ffff; valaddr_reg:x3; val_offset:69378*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69378*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7083ffff; valaddr_reg:x3; val_offset:69381*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69381*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7087ffff; valaddr_reg:x3; val_offset:69384*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69384*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x708fffff; valaddr_reg:x3; val_offset:69387*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69387*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x709fffff; valaddr_reg:x3; val_offset:69390*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69390*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70bfffff; valaddr_reg:x3; val_offset:69393*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69393*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70c00000; valaddr_reg:x3; val_offset:69396*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69396*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70e00000; valaddr_reg:x3; val_offset:69399*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69399*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70f00000; valaddr_reg:x3; val_offset:69402*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69402*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70f80000; valaddr_reg:x3; val_offset:69405*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69405*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fc0000; valaddr_reg:x3; val_offset:69408*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69408*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fe0000; valaddr_reg:x3; val_offset:69411*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69411*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70ff0000; valaddr_reg:x3; val_offset:69414*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69414*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70ff8000; valaddr_reg:x3; val_offset:69417*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69417*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70ffc000; valaddr_reg:x3; val_offset:69420*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69420*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70ffe000; valaddr_reg:x3; val_offset:69423*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69423*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fff000; valaddr_reg:x3; val_offset:69426*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69426*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fff800; valaddr_reg:x3; val_offset:69429*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69429*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fffc00; valaddr_reg:x3; val_offset:69432*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69432*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fffe00; valaddr_reg:x3; val_offset:69435*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69435*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70ffff00; valaddr_reg:x3; val_offset:69438*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69438*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70ffff80; valaddr_reg:x3; val_offset:69441*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69441*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70ffffc0; valaddr_reg:x3; val_offset:69444*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69444*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70ffffe0; valaddr_reg:x3; val_offset:69447*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69447*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fffff0; valaddr_reg:x3; val_offset:69450*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69450*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fffff8; valaddr_reg:x3; val_offset:69453*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69453*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fffffc; valaddr_reg:x3; val_offset:69456*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69456*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70fffffe; valaddr_reg:x3; val_offset:69459*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69459*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xe1 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x70ffffff; valaddr_reg:x3; val_offset:69462*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69462*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f000001; valaddr_reg:x3; val_offset:69465*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69465*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f000003; valaddr_reg:x3; val_offset:69468*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69468*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f000007; valaddr_reg:x3; val_offset:69471*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69471*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f199999; valaddr_reg:x3; val_offset:69474*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69474*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f249249; valaddr_reg:x3; val_offset:69477*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69477*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f333333; valaddr_reg:x3; val_offset:69480*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69480*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:69483*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69483*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:69486*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69486*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f444444; valaddr_reg:x3; val_offset:69489*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69489*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:69492*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69492*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:69495*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69495*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f666666; valaddr_reg:x3; val_offset:69498*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69498*0 + 3*180*FLEN/8, x4, x1, x2)

inst_23167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6e17ca and fs2 == 0 and fe2 == 0x80 and fm2 == 0x09a07e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eee17ca; op2val:0x4009a07e;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:69501*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 69501*0 + 3*180*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2129401433,32,FLEN)
NAN_BOXED(4548070,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2129401433,32,FLEN)
NAN_BOXED(4548070,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2129401433,32,FLEN)
NAN_BOXED(4548070,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2129401433,32,FLEN)
NAN_BOXED(4548070,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2129401433,32,FLEN)
NAN_BOXED(4548070,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2129401433,32,FLEN)
NAN_BOXED(4548070,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2129401433,32,FLEN)
NAN_BOXED(4548070,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606336,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606337,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606339,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606343,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606351,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606367,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606399,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606463,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606591,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142606847,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142607359,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142608383,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142610431,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142614527,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142622719,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142639103,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142671871,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142737407,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(142868479,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(143130623,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(143654911,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(144703487,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(146800639,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(146800640,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(148897792,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(149946368,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150470656,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150732800,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150863872,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150929408,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150962176,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150978560,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150986752,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150990848,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150992896,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150993920,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994432,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994688,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994816,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994880,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994912,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994928,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994936,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994940,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994942,32,FLEN)
NAN_BOXED(2129476834,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994943,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887436800,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887436801,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887436803,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887436807,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887436815,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887436831,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887436863,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887436927,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887437055,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887437311,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887437823,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887438847,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887440895,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887444991,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887453183,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887469567,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887502335,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887567871,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887698943,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1887961087,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1888485375,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1889533951,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1891631103,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1891631104,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1893728256,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1894776832,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895301120,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895563264,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895694336,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895759872,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895792640,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895809024,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895817216,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895821312,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895823360,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895824384,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895824896,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895825152,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895825280,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895825344,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895825376,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895825392,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895825400,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895825404,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895825406,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(1895825407,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2129532874,32,FLEN)
NAN_BOXED(1074372734,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
