C:/Users/OkuhiraShunri/Documents/verilog/DDP/ddp/B_Stage/B/B_Stage.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/Documents/verilog/DDP/ddp/B_Stage/B/B_Stage.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module B_Stage

Top level modules:
	B_Stage

} {} {}} C:/Users/OkuhiraShunri/Documents/verilog/DDP/ddp/B_Stage/B/CF.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/Documents/verilog/DDP/ddp/B_Stage/B/CF.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CF

Top level modules:
	CF

} {} {}} C:/Users/OkuhiraShunri/Documents/verilog/DDP/ddp/B_Stage/B/CB.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/Documents/verilog/DDP/ddp/B_Stage/B/CB.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CB

Top level modules:
	CB

} {} {}}
