Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Nov 23 08:52:26 2024
| Host         : rur1k-TP410UAR running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file imp_fibbonacci_timing_summary_routed.rpt -pb imp_fibbonacci_timing_summary_routed.pb -rpx imp_fibbonacci_timing_summary_routed.rpx -warn_on_violation
| Design       : imp_fibbonacci
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: fibbonacci/Processor/PCounter/q_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fibbonacci/Processor/PCounter/q_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fibbonacci/Processor/PCounter/q_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fibbonacci/Processor/PCounter/q_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: slowed_clock/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.593        0.000                      0                   44        0.249        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.593        0.000                      0                   44        0.249        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.845ns (53.836%)  route 1.582ns (46.164%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  slowed_clock/q/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  slowed_clock/q/q_reg[9]/Q
                         net (fo=3, routed)           0.753     6.437    slowed_clock/q/q_reg_n_0_[9]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.093 r  slowed_clock/q/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.093    slowed_clock/q/q0_carry__1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  slowed_clock/q/q0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.207    slowed_clock/q/q0_carry__2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.520 r  slowed_clock/q/q0_carry__3/O[3]
                         net (fo=1, routed)           0.829     8.349    slowed_clock/q/data0[20]
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.306     8.655 r  slowed_clock/q/q[20]_i_1/O
                         net (fo=1, routed)           0.000     8.655    slowed_clock/q/q[20]
    SLICE_X54Y97         FDCE                                         r  slowed_clock/q/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.928    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  slowed_clock/q/q_reg[20]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y97         FDCE (Setup_fdce_C_D)        0.079    15.247    slowed_clock/q/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.977ns (60.159%)  route 1.309ns (39.841%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  slowed_clock/q/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  slowed_clock/q/q_reg[9]/Q
                         net (fo=3, routed)           0.753     6.437    slowed_clock/q/q_reg_n_0_[9]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.093 r  slowed_clock/q/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.093    slowed_clock/q/q0_carry__1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  slowed_clock/q/q0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.207    slowed_clock/q/q0_carry__2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  slowed_clock/q/q0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.321    slowed_clock/q/q0_carry__3_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.655 r  slowed_clock/q/q0_carry__4/O[1]
                         net (fo=1, routed)           0.556     8.211    slowed_clock/q/data0[22]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.303     8.514 r  slowed_clock/q/q[22]_i_1/O
                         net (fo=1, routed)           0.000     8.514    slowed_clock/q/q[22]
    SLICE_X53Y97         FDCE                                         r  slowed_clock/q/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.928    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  slowed_clock/q/q_reg[22]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_D)        0.031    15.199    slowed_clock/q/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.747ns (52.689%)  route 1.569ns (47.311%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  slowed_clock/q/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  slowed_clock/q/q_reg[9]/Q
                         net (fo=3, routed)           0.753     6.437    slowed_clock/q/q_reg_n_0_[9]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.093 r  slowed_clock/q/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.093    slowed_clock/q/q0_carry__1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  slowed_clock/q/q0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.207    slowed_clock/q/q0_carry__2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.429 r  slowed_clock/q/q0_carry__3/O[0]
                         net (fo=1, routed)           0.816     8.244    slowed_clock/q/data0[17]
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.299     8.543 r  slowed_clock/q/q[17]_i_1/O
                         net (fo=1, routed)           0.000     8.543    slowed_clock/q/q[17]
    SLICE_X54Y97         FDCE                                         r  slowed_clock/q/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.928    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  slowed_clock/q/q_reg[17]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y97         FDCE (Setup_fdce_C_D)        0.077    15.245    slowed_clock/q/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.721ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.651ns (50.841%)  route 1.596ns (49.159%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDCE                                         r  slowed_clock/q/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  slowed_clock/q/q_reg[2]/Q
                         net (fo=2, routed)           0.497     6.181    slowed_clock/q/q_reg_n_0_[2]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.855 r  slowed_clock/q/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.855    slowed_clock/q/q0_carry_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.077 r  slowed_clock/q/q0_carry__0/O[0]
                         net (fo=1, routed)           1.099     8.176    slowed_clock/q/data0[5]
    SLICE_X53Y94         LUT6 (Prop_lut6_I5_O)        0.299     8.475 r  slowed_clock/q/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.475    slowed_clock/q/q[5]
    SLICE_X53Y94         FDCE                                         r  slowed_clock/q/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.927    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDCE                                         r  slowed_clock/q/q_reg[5]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.029    15.196    slowed_clock/q/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.721    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.704ns (21.556%)  route 2.562ns (78.444%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDCE                                         r  slowed_clock/q/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  slowed_clock/q/q_reg[4]/Q
                         net (fo=2, routed)           1.059     6.742    slowed_clock/q/q_reg_n_0_[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.866 r  slowed_clock/q/q[22]_i_7/O
                         net (fo=24, routed)          1.503     8.370    slowed_clock/q/q[22]_i_7_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.494 r  slowed_clock/q/q[19]_i_1/O
                         net (fo=1, routed)           0.000     8.494    slowed_clock/q/q[19]
    SLICE_X54Y97         FDCE                                         r  slowed_clock/q/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.928    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y97         FDCE                                         r  slowed_clock/q/q_reg[19]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y97         FDCE (Setup_fdce_C_D)        0.079    15.247    slowed_clock/q/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.704ns (21.652%)  route 2.547ns (78.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDCE                                         r  slowed_clock/q/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.456     5.684 f  slowed_clock/q/q_reg[6]/Q
                         net (fo=3, routed)           1.163     6.847    slowed_clock/q/q_reg_n_0_[6]
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.971 r  slowed_clock/q/q[22]_i_6/O
                         net (fo=23, routed)          1.384     8.355    slowed_clock/q/q[22]_i_6_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.479 r  slowed_clock/q/q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     8.479    slowed_clock/q/q[0]
    SLICE_X54Y93         FDCE                                         r  slowed_clock/q/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.927    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  slowed_clock/q/q_reg[0]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.077    15.244    slowed_clock/q/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.704ns (21.706%)  route 2.539ns (78.294%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDCE                                         r  slowed_clock/q/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.456     5.684 f  slowed_clock/q/q_reg[6]/Q
                         net (fo=3, routed)           1.163     6.847    slowed_clock/q/q_reg_n_0_[6]
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     6.971 r  slowed_clock/q/q[22]_i_6/O
                         net (fo=23, routed)          1.376     8.347    slowed_clock/q/q[22]_i_6_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.471 r  slowed_clock/q/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.471    slowed_clock/q/q[3]
    SLICE_X54Y93         FDCE                                         r  slowed_clock/q/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.927    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  slowed_clock/q/q_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.081    15.248    slowed_clock/q/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.731ns (53.480%)  route 1.506ns (46.520%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDCE                                         r  slowed_clock/q/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  slowed_clock/q/q_reg[9]/Q
                         net (fo=3, routed)           0.753     6.437    slowed_clock/q/q_reg_n_0_[9]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.093 r  slowed_clock/q/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.093    slowed_clock/q/q0_carry__1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.406 r  slowed_clock/q/q0_carry__2/O[3]
                         net (fo=1, routed)           0.753     8.158    slowed_clock/q/data0[16]
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.306     8.464 r  slowed_clock/q/q[16]_i_1/O
                         net (fo=1, routed)           0.000     8.464    slowed_clock/q/q[16]
    SLICE_X54Y96         FDCE                                         r  slowed_clock/q/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.927    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  slowed_clock/q/q_reg[16]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X54Y96         FDCE (Setup_fdce_C_D)        0.081    15.248    slowed_clock/q/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.704ns (22.201%)  route 2.467ns (77.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDCE                                         r  slowed_clock/q/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  slowed_clock/q/q_reg[4]/Q
                         net (fo=2, routed)           1.059     6.742    slowed_clock/q/q_reg_n_0_[4]
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.866 r  slowed_clock/q/q[22]_i_7/O
                         net (fo=24, routed)          1.408     8.275    slowed_clock/q/q[22]_i_7_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.399 r  slowed_clock/q/q[21]_i_1/O
                         net (fo=1, routed)           0.000     8.399    slowed_clock/q/q[21]
    SLICE_X53Y97         FDCE                                         r  slowed_clock/q/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.928    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y97         FDCE                                         r  slowed_clock/q/q_reg[21]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_D)        0.029    15.197    slowed_clock/q/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 slowed_clock/q/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.766ns (24.264%)  route 2.391ns (75.736%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.625     5.228    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  slowed_clock/q/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.518     5.746 r  slowed_clock/q/q_reg[16]/Q
                         net (fo=3, routed)           0.872     6.617    slowed_clock/q/q_reg_n_0_[16]
    SLICE_X54Y96         LUT3 (Prop_lut3_I0_O)        0.124     6.741 r  slowed_clock/q/q[22]_i_3/O
                         net (fo=23, routed)          1.519     8.261    slowed_clock/q/q[22]_i_3_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  slowed_clock/q/q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.385    slowed_clock/q/q[1]
    SLICE_X53Y93         FDCE                                         r  slowed_clock/q/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.927    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y93         FDCE                                         r  slowed_clock/q/q_reg[1]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.029    15.196    slowed_clock/q/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 slowed_clock/q/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.717%)  route 0.147ns (41.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.483    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  slowed_clock/q/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  slowed_clock/q/q_reg[16]/Q
                         net (fo=3, routed)           0.147     1.794    slowed_clock/q/q_reg_n_0_[16]
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  slowed_clock/q/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.839    slowed_clock/q_n_0
    SLICE_X53Y96         FDCE                                         r  slowed_clock/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.999    slowed_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  slowed_clock/clk_out_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091     1.590    slowed_clock/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slowed_clock/q/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clock/q/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.483    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  slowed_clock/q/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y93         FDCE (Prop_fdce_C_Q)         0.164     1.647 f  slowed_clock/q/q_reg[0]/Q
                         net (fo=3, routed)           0.175     1.823    slowed_clock/q/q_reg_n_0_[0]
    SLICE_X54Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  slowed_clock/q/q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.868    slowed_clock/q/q[0]
    SLICE_X54Y93         FDCE                                         r  slowed_clock/q/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.999    slowed_clock/q/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  slowed_clock/q/q_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y93         FDCE (Hold_fdce_C_D)         0.120     1.603    slowed_clock/q/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.485    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  ssc/counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ssc/counter/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.748    ssc/counter/count_reg_n_0_[10]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  ssc/counter/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    ssc/counter/count_reg[8]_i_1_n_5
    SLICE_X48Y95         FDRE                                         r  ssc/counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     2.002    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  ssc/counter/count_reg[10]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    ssc/counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.485    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  ssc/counter/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ssc/counter/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.748    ssc/counter/count_reg_n_0_[14]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  ssc/counter/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    ssc/counter/count_reg[12]_i_1_n_5
    SLICE_X48Y96         FDRE                                         r  ssc/counter/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     2.002    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  ssc/counter/count_reg[14]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    ssc/counter/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.485    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  ssc/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ssc/counter/count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.748    ssc/counter/count_reg_n_0_[2]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  ssc/counter/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    ssc/counter/count_reg[0]_i_1_n_5
    SLICE_X48Y93         FDRE                                         r  ssc/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     2.002    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  ssc/counter/count_reg[2]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    ssc/counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.485    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  ssc/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ssc/counter/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.748    ssc/counter/count_reg_n_0_[6]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  ssc/counter/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    ssc/counter/count_reg[4]_i_1_n_5
    SLICE_X48Y94         FDRE                                         r  ssc/counter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     2.002    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  ssc/counter/count_reg[6]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    ssc/counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.485    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  ssc/counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ssc/counter/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.748    ssc/counter/count_reg_n_0_[10]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  ssc/counter/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ssc/counter/count_reg[8]_i_1_n_4
    SLICE_X48Y95         FDRE                                         r  ssc/counter/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     2.002    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  ssc/counter/count_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    ssc/counter/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.485    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  ssc/counter/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ssc/counter/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.748    ssc/counter/count_reg_n_0_[14]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  ssc/counter/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ssc/counter/count_reg[12]_i_1_n_4
    SLICE_X48Y96         FDRE                                         r  ssc/counter/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     2.002    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  ssc/counter/count_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    ssc/counter/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.485    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  ssc/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ssc/counter/count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.748    ssc/counter/count_reg_n_0_[2]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  ssc/counter/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ssc/counter/count_reg[0]_i_1_n_4
    SLICE_X48Y93         FDRE                                         r  ssc/counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     2.002    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  ssc/counter/count_reg[3]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    ssc/counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.485    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  ssc/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ssc/counter/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.748    ssc/counter/count_reg_n_0_[6]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  ssc/counter/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ssc/counter/count_reg[4]_i_1_n_4
    SLICE_X48Y94         FDRE                                         r  ssc/counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     2.002    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  ssc/counter/count_reg[7]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    ssc/counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    slowed_clock/q/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y95    slowed_clock/q/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    slowed_clock/q/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    slowed_clock/q/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    slowed_clock/q/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    slowed_clock/q/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    slowed_clock/q/q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    slowed_clock/q/q_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    slowed_clock/q/q_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    slowed_clock/q/q_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    slowed_clock/q/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    slowed_clock/q/q_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    slowed_clock/q/q_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    slowed_clock/q/q_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    slowed_clock/q/q_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    slowed_clock/q/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    slowed_clock/q/q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93    slowed_clock/q/q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y93    slowed_clock/q/q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    slowed_clock/q/q_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    slowed_clock/q/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    slowed_clock/q/q_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y95    slowed_clock/q/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    slowed_clock/q/q_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    slowed_clock/q/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    slowed_clock/q/q_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    slowed_clock/q/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    slowed_clock/q/q_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    slowed_clock/q/q_reg[15]/C



