// Seed: 3756921207
module module_0 (
    output wire id_0
);
  wand id_2;
  assign module_1.id_4 = 0;
  assign id_2 = 1;
  generate
    logic id_3;
  endgenerate
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output wand id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8,
    output supply0 id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri id_12,
    input supply1 id_13,
    output tri0 id_14,
    output tri1 id_15,
    input wand id_16,
    input uwire id_17,
    input uwire id_18,
    input supply0 id_19,
    output uwire id_20,
    input supply0 id_21,
    input tri id_22
);
  module_0 modCall_1 (id_20);
endmodule
