FIRRTL version 1.2.0
circuit Top :
  module AXI4LiteSlave :
    input clock : Clock
    input reset : Reset
    output io : { flip channels : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<32>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<32>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}, bundle : { address : UInt<32>, read : UInt<1>, flip read_data : UInt<32>, flip read_valid : UInt<1>, write : UInt<1>, write_data : UInt<32>, write_strobe : UInt<1>[4]}} @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 136:22]
    reg addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 138:21]
    io.bundle.address <= addr @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:21]
    reg read : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 142:21]
    io.bundle.read <= read @[4-soc/src/main/scala/bus/AXI4Lite.scala 143:18]
    reg read_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 144:26]
    io.channels.read_data_channel.RDATA <= read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 145:39]
    reg ARREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 147:24]
    io.channels.read_address_channel.ARREADY <= ARREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 148:44]
    reg RVALID : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 149:23]
    io.channels.read_data_channel.RVALID <= RVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 150:40]
    reg RRESP : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:22]
    io.channels.read_data_channel.RRESP <= RRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 152:39]
    reg write : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 155:22]
    io.bundle.write <= write @[4-soc/src/main/scala/bus/AXI4Lite.scala 156:19]
    reg write_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 157:27]
    io.bundle.write_data <= write_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 158:24]
    wire _write_strobe_WIRE : UInt<1>[4] @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[0] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[1] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[2] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[3] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    reg write_strobe : UInt<1>[4], clock with :
      reset => (reset, _write_strobe_WIRE) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:29]
    io.bundle.write_strobe <= write_strobe @[4-soc/src/main/scala/bus/AXI4Lite.scala 160:26]
    reg AWREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 162:24]
    io.channels.write_address_channel.AWREADY <= AWREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 163:45]
    reg WREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 164:23]
    io.channels.write_data_channel.WREADY <= WREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 165:41]
    reg BVALID : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 166:23]
    io.channels.write_response_channel.BVALID <= BVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 167:45]
    wire BRESP : UInt<2> @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:23]
    BRESP <= UInt<2>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:23]
    io.channels.write_response_channel.BRESP <= BRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 169:44]
    node _T = asUInt(UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_1 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    when _T_2 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      read <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 173:13]
      write <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 174:13]
      when io.channels.read_address_channel.ARVALID : @[4-soc/src/main/scala/bus/AXI4Lite.scala 176:54]
        state <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 178:17]
        ARREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 179:17]
      else :
        when io.channels.write_address_channel.AWVALID : @[4-soc/src/main/scala/bus/AXI4Lite.scala 180:61]
          state <= UInt<2>("h3") @[4-soc/src/main/scala/bus/AXI4Lite.scala 182:17]
          AWREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 183:17]
    else :
      node _T_3 = asUInt(UInt<1>("h1")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      node _T_4 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      node _T_5 = eq(_T_3, _T_4) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      when _T_5 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        node _T_6 = and(io.channels.read_address_channel.ARVALID, ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:53]
        when _T_6 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:65]
          addr <= io.channels.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/AXI4Lite.scala 190:17]
          ARREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 191:17]
          read <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 192:17]
          state <= UInt<2>("h2") @[4-soc/src/main/scala/bus/AXI4Lite.scala 193:17]
      else :
        node _T_7 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        node _T_8 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        node _T_9 = eq(_T_7, _T_8) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        when _T_9 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          when io.bundle.read_valid : @[4-soc/src/main/scala/bus/AXI4Lite.scala 198:34]
            read_data <= io.bundle.read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 200:19]
            RVALID <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 201:19]
            RRESP <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 202:19]
            read <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 203:19]
          node _T_10 = and(RVALID, io.channels.read_data_channel.RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 206:19]
          when _T_10 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 206:60]
            RVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 208:16]
            state <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 209:16]
        else :
          node _T_11 = asUInt(UInt<2>("h3")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          node _T_12 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          node _T_13 = eq(_T_11, _T_12) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          when _T_13 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            node _T_14 = and(io.channels.write_address_channel.AWVALID, AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:54]
            when _T_14 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:66]
              addr <= io.channels.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/AXI4Lite.scala 216:17]
              AWREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 217:17]
              WREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 218:17]
              state <= UInt<3>("h4") @[4-soc/src/main/scala/bus/AXI4Lite.scala 219:17]
          else :
            node _T_15 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            node _T_16 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            when _T_17 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              node _T_18 = and(io.channels.write_data_channel.WVALID, WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:50]
              when _T_18 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:61]
                write_data <= io.channels.write_data_channel.WDATA @[4-soc/src/main/scala/bus/AXI4Lite.scala 226:22]
                node _T_19 = bits(io.channels.write_data_channel.WSTRB, 0, 0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                node _T_20 = bits(io.channels.write_data_channel.WSTRB, 1, 1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                node _T_21 = bits(io.channels.write_data_channel.WSTRB, 2, 2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                node _T_22 = bits(io.channels.write_data_channel.WSTRB, 3, 3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                wire _WIRE : UInt<1>[4] @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[0] <= _T_19 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[1] <= _T_20 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[2] <= _T_21 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[3] <= _T_22 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                write_strobe <= _WIRE @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:22]
                WREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 228:22]
                write <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:22]
                state <= UInt<3>("h5") @[4-soc/src/main/scala/bus/AXI4Lite.scala 230:22]
            else :
              node _T_23 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              node _T_24 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              node _T_25 = eq(_T_23, _T_24) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              when _T_25 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
                write <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 235:14]
                BVALID <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 236:14]
                BRESP <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 237:14]
                node _T_26 = and(BVALID, io.channels.write_response_channel.BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 239:19]
                when _T_26 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 239:65]
                  BVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 241:16]
                  state <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 242:16]


  extmodule TrueDualPortRAM32 :
    input clka : Clock
    input wea : UInt<1>
    input addra : UInt<13>
    input dina : UInt<32>
    input clkb : Clock
    input addrb : UInt<13>
    output doutb : UInt<32>
    defname = TrueDualPortRAM32
    parameter ADDR_WIDTH = 13
    parameter DEPTH = 6144

  module AXI4LiteSlave_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip channels : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<8>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<8>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}, bundle : { address : UInt<8>, read : UInt<1>, flip read_data : UInt<32>, flip read_valid : UInt<1>, write : UInt<1>, write_data : UInt<32>, write_strobe : UInt<1>[4]}} @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 136:22]
    reg addr : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 138:21]
    io.bundle.address <= addr @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:21]
    reg read : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 142:21]
    io.bundle.read <= read @[4-soc/src/main/scala/bus/AXI4Lite.scala 143:18]
    reg read_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 144:26]
    io.channels.read_data_channel.RDATA <= read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 145:39]
    reg ARREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 147:24]
    io.channels.read_address_channel.ARREADY <= ARREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 148:44]
    reg RVALID : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 149:23]
    io.channels.read_data_channel.RVALID <= RVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 150:40]
    reg RRESP : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:22]
    io.channels.read_data_channel.RRESP <= RRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 152:39]
    reg write : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 155:22]
    io.bundle.write <= write @[4-soc/src/main/scala/bus/AXI4Lite.scala 156:19]
    reg write_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 157:27]
    io.bundle.write_data <= write_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 158:24]
    wire _write_strobe_WIRE : UInt<1>[4] @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[0] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[1] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[2] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[3] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    reg write_strobe : UInt<1>[4], clock with :
      reset => (reset, _write_strobe_WIRE) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:29]
    io.bundle.write_strobe <= write_strobe @[4-soc/src/main/scala/bus/AXI4Lite.scala 160:26]
    reg AWREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 162:24]
    io.channels.write_address_channel.AWREADY <= AWREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 163:45]
    reg WREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 164:23]
    io.channels.write_data_channel.WREADY <= WREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 165:41]
    reg BVALID : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 166:23]
    io.channels.write_response_channel.BVALID <= BVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 167:45]
    wire BRESP : UInt<2> @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:23]
    BRESP <= UInt<2>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:23]
    io.channels.write_response_channel.BRESP <= BRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 169:44]
    node _T = asUInt(UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_1 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    when _T_2 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      read <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 173:13]
      write <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 174:13]
      when io.channels.read_address_channel.ARVALID : @[4-soc/src/main/scala/bus/AXI4Lite.scala 176:54]
        state <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 178:17]
        ARREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 179:17]
      else :
        when io.channels.write_address_channel.AWVALID : @[4-soc/src/main/scala/bus/AXI4Lite.scala 180:61]
          state <= UInt<2>("h3") @[4-soc/src/main/scala/bus/AXI4Lite.scala 182:17]
          AWREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 183:17]
    else :
      node _T_3 = asUInt(UInt<1>("h1")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      node _T_4 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      node _T_5 = eq(_T_3, _T_4) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      when _T_5 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        node _T_6 = and(io.channels.read_address_channel.ARVALID, ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:53]
        when _T_6 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:65]
          addr <= io.channels.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/AXI4Lite.scala 190:17]
          ARREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 191:17]
          read <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 192:17]
          state <= UInt<2>("h2") @[4-soc/src/main/scala/bus/AXI4Lite.scala 193:17]
      else :
        node _T_7 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        node _T_8 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        node _T_9 = eq(_T_7, _T_8) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        when _T_9 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          when io.bundle.read_valid : @[4-soc/src/main/scala/bus/AXI4Lite.scala 198:34]
            read_data <= io.bundle.read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 200:19]
            RVALID <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 201:19]
            RRESP <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 202:19]
            read <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 203:19]
          node _T_10 = and(RVALID, io.channels.read_data_channel.RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 206:19]
          when _T_10 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 206:60]
            RVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 208:16]
            state <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 209:16]
        else :
          node _T_11 = asUInt(UInt<2>("h3")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          node _T_12 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          node _T_13 = eq(_T_11, _T_12) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          when _T_13 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            node _T_14 = and(io.channels.write_address_channel.AWVALID, AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:54]
            when _T_14 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:66]
              addr <= io.channels.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/AXI4Lite.scala 216:17]
              AWREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 217:17]
              WREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 218:17]
              state <= UInt<3>("h4") @[4-soc/src/main/scala/bus/AXI4Lite.scala 219:17]
          else :
            node _T_15 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            node _T_16 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            when _T_17 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              node _T_18 = and(io.channels.write_data_channel.WVALID, WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:50]
              when _T_18 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:61]
                write_data <= io.channels.write_data_channel.WDATA @[4-soc/src/main/scala/bus/AXI4Lite.scala 226:22]
                node _T_19 = bits(io.channels.write_data_channel.WSTRB, 0, 0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                node _T_20 = bits(io.channels.write_data_channel.WSTRB, 1, 1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                node _T_21 = bits(io.channels.write_data_channel.WSTRB, 2, 2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                node _T_22 = bits(io.channels.write_data_channel.WSTRB, 3, 3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                wire _WIRE : UInt<1>[4] @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[0] <= _T_19 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[1] <= _T_20 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[2] <= _T_21 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[3] <= _T_22 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                write_strobe <= _WIRE @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:22]
                WREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 228:22]
                write <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:22]
                state <= UInt<3>("h5") @[4-soc/src/main/scala/bus/AXI4Lite.scala 230:22]
            else :
              node _T_23 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              node _T_24 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              node _T_25 = eq(_T_23, _T_24) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              when _T_25 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
                write <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 235:14]
                BVALID <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 236:14]
                BRESP <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 237:14]
                node _T_26 = and(BVALID, io.channels.write_response_channel.BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 239:19]
                when _T_26 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 239:65]
                  BVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 241:16]
                  state <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 242:16]


  module VGA :
    input clock : Clock
    input reset : Reset
    output io : { flip channels : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<8>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<8>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}, flip pixClock : Clock, hsync : UInt<1>, vsync : UInt<1>, rrggbb : UInt<6>, activevideo : UInt<1>, intr : UInt<1>, x_pos : UInt<10>, y_pos : UInt<10>} @[4-soc/src/main/scala/peripheral/VGA.scala 35:14]

    inst framebuffer of TrueDualPortRAM32 @[4-soc/src/main/scala/peripheral/VGA.scala 99:27]
    inst slave of AXI4LiteSlave_1 @[4-soc/src/main/scala/peripheral/VGA.scala 102:21]
    slave.clock <= clock
    slave.reset <= reset
    slave.io.channels <= io.channels @[4-soc/src/main/scala/peripheral/VGA.scala 103:21]
    reg ctrlReg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 109:30]
    reg intrStatusReg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 110:30]
    reg uploadAddrReg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 111:30]
    wire _paletteReg_WIRE : UInt<6>[16] @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[0] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[1] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[2] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[3] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[4] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[5] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[6] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[7] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[8] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[9] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[10] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[11] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[12] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[13] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[14] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    _paletteReg_WIRE[15] <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 112:38]
    reg paletteReg : UInt<6>[16], clock with :
      reset => (reset, _paletteReg_WIRE) @[4-soc/src/main/scala/peripheral/VGA.scala 112:30]
    node ctrl_en = bits(ctrlReg, 0, 0) @[4-soc/src/main/scala/peripheral/VGA.scala 115:31]
    node ctrl_blank = bits(ctrlReg, 1, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 116:31]
    node ctrl_swap_req = bits(ctrlReg, 2, 2) @[4-soc/src/main/scala/peripheral/VGA.scala 117:31]
    node ctrl_frame_sel = bits(ctrlReg, 7, 4) @[4-soc/src/main/scala/peripheral/VGA.scala 118:31]
    node ctrl_vblank_ie = bits(ctrlReg, 8, 8) @[4-soc/src/main/scala/peripheral/VGA.scala 119:31]
    wire wire_in_vblank : UInt<1> @[4-soc/src/main/scala/peripheral/VGA.scala 122:34]
    wire wire_curr_frame : UInt<4> @[4-soc/src/main/scala/peripheral/VGA.scala 123:34]
    wire wire_timing_err_flag : UInt<1> @[4-soc/src/main/scala/peripheral/VGA.scala 124:34]
    node upload_pix_addr = bits(uploadAddrReg, 15, 0) @[4-soc/src/main/scala/peripheral/VGA.scala 128:41]
    node upload_frame_raw = bits(uploadAddrReg, 19, 16) @[4-soc/src/main/scala/peripheral/VGA.scala 129:41]
    node _upload_frame_T = geq(upload_frame_raw, UInt<4>("hc")) @[4-soc/src/main/scala/peripheral/VGA.scala 130:49]
    node upload_frame = mux(_upload_frame_T, UInt<4>("hb"), upload_frame_raw) @[4-soc/src/main/scala/peripheral/VGA.scala 130:31]
    reg vblank_sync1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), vblank_sync1) @[4-soc/src/main/scala/peripheral/VGA.scala 133:36]
    vblank_sync1 <= wire_in_vblank @[4-soc/src/main/scala/peripheral/VGA.scala 133:36]
    reg vblank_synced : UInt<1>, clock with :
      reset => (UInt<1>("h0"), vblank_synced) @[4-soc/src/main/scala/peripheral/VGA.scala 134:36]
    vblank_synced <= vblank_sync1 @[4-soc/src/main/scala/peripheral/VGA.scala 134:36]
    reg curr_frame_sync1 : UInt, clock with :
      reset => (UInt<1>("h0"), curr_frame_sync1) @[4-soc/src/main/scala/peripheral/VGA.scala 135:36]
    curr_frame_sync1 <= wire_curr_frame @[4-soc/src/main/scala/peripheral/VGA.scala 135:36]
    reg curr_frame_synced : UInt, clock with :
      reset => (UInt<1>("h0"), curr_frame_synced) @[4-soc/src/main/scala/peripheral/VGA.scala 136:36]
    curr_frame_synced <= curr_frame_sync1 @[4-soc/src/main/scala/peripheral/VGA.scala 136:36]
    reg timing_err_sync1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), timing_err_sync1) @[4-soc/src/main/scala/peripheral/VGA.scala 141:37]
    timing_err_sync1 <= wire_timing_err_flag @[4-soc/src/main/scala/peripheral/VGA.scala 141:37]
    reg timing_err_sync2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), timing_err_sync2) @[4-soc/src/main/scala/peripheral/VGA.scala 142:37]
    timing_err_sync2 <= timing_err_sync1 @[4-soc/src/main/scala/peripheral/VGA.scala 142:37]
    reg timing_err_sync3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), timing_err_sync3) @[4-soc/src/main/scala/peripheral/VGA.scala 143:37]
    timing_err_sync3 <= timing_err_sync2 @[4-soc/src/main/scala/peripheral/VGA.scala 143:37]
    node timing_err_edge = neq(timing_err_sync2, timing_err_sync3) @[4-soc/src/main/scala/peripheral/VGA.scala 144:47]
    reg timing_error_count : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 145:37]
    node _T = lt(timing_error_count, UInt<16>("hffff")) @[4-soc/src/main/scala/peripheral/VGA.scala 146:48]
    node _T_1 = and(timing_err_edge, _T) @[4-soc/src/main/scala/peripheral/VGA.scala 146:26]
    when _T_1 : @[4-soc/src/main/scala/peripheral/VGA.scala 146:61]
      node _timing_error_count_T = add(timing_error_count, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/VGA.scala 147:48]
      node _timing_error_count_T_1 = tail(_timing_error_count_T, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 147:48]
      timing_error_count <= _timing_error_count_T_1 @[4-soc/src/main/scala/peripheral/VGA.scala 147:26]
    reg vblank_prev : UInt<1>, clock with :
      reset => (UInt<1>("h0"), vblank_prev) @[4-soc/src/main/scala/peripheral/VGA.scala 157:37]
    vblank_prev <= vblank_synced @[4-soc/src/main/scala/peripheral/VGA.scala 157:37]
    node _vblank_rising_edge_T = eq(vblank_prev, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 158:47]
    node vblank_rising_edge = and(vblank_synced, _vblank_rising_edge_T) @[4-soc/src/main/scala/peripheral/VGA.scala 158:44]
    node _T_2 = and(vblank_rising_edge, ctrl_vblank_ie) @[4-soc/src/main/scala/peripheral/VGA.scala 160:29]
    when _T_2 : @[4-soc/src/main/scala/peripheral/VGA.scala 160:48]
      intrStatusReg <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/VGA.scala 161:21]
    node _io_intr_T = neq(intrStatusReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 164:31]
    node _io_intr_T_1 = and(_io_intr_T, ctrl_vblank_ie) @[4-soc/src/main/scala/peripheral/VGA.scala 164:40]
    io.intr <= _io_intr_T_1 @[4-soc/src/main/scala/peripheral/VGA.scala 164:13]
    node addr = and(slave.io.bundle.address, UInt<8>("hff")) @[4-soc/src/main/scala/peripheral/VGA.scala 167:52]
    node addr_id = eq(addr, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 168:33]
    node addr_status = eq(addr, UInt<3>("h4")) @[4-soc/src/main/scala/peripheral/VGA.scala 169:33]
    node addr_intr_status = eq(addr, UInt<4>("h8")) @[4-soc/src/main/scala/peripheral/VGA.scala 170:33]
    node addr_upload_addr = eq(addr, UInt<5>("h10")) @[4-soc/src/main/scala/peripheral/VGA.scala 171:33]
    node addr_stream_data = eq(addr, UInt<5>("h14")) @[4-soc/src/main/scala/peripheral/VGA.scala 172:33]
    node addr_ctrl = eq(addr, UInt<6>("h20")) @[4-soc/src/main/scala/peripheral/VGA.scala 173:33]
    node _addr_palette_T = geq(addr, UInt<6>("h24")) @[4-soc/src/main/scala/peripheral/VGA.scala 174:34]
    node _addr_palette_T_1 = lt(addr, UInt<7>("h64")) @[4-soc/src/main/scala/peripheral/VGA.scala 174:66]
    node addr_palette = and(_addr_palette_T, _addr_palette_T_1) @[4-soc/src/main/scala/peripheral/VGA.scala 174:57]
    node _palette_idx_T = sub(addr, UInt<6>("h24")) @[4-soc/src/main/scala/peripheral/VGA.scala 175:34]
    node _palette_idx_T_1 = tail(_palette_idx_T, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 175:34]
    node palette_idx = shr(_palette_idx_T_1, 2) @[4-soc/src/main/scala/peripheral/VGA.scala 175:56]
    wire read_data_prepared : UInt<32> @[4-soc/src/main/scala/peripheral/VGA.scala 191:41]
    read_data_prepared <= UInt<32>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 191:41]
    when addr_id : @[4-soc/src/main/scala/peripheral/VGA.scala 193:19]
      read_data_prepared <= UInt<31>("h56474131") @[4-soc/src/main/scala/peripheral/VGA.scala 194:26]
    else :
      when addr_ctrl : @[4-soc/src/main/scala/peripheral/VGA.scala 195:27]
        read_data_prepared <= ctrlReg @[4-soc/src/main/scala/peripheral/VGA.scala 196:26]
      else :
        when addr_status : @[4-soc/src/main/scala/peripheral/VGA.scala 197:29]
          node read_data_prepared_lo_hi = cat(UInt<1>("h0"), vblank_synced) @[4-soc/src/main/scala/peripheral/VGA.scala 206:32]
          node read_data_prepared_lo = cat(read_data_prepared_lo_hi, vblank_synced) @[4-soc/src/main/scala/peripheral/VGA.scala 206:32]
          node read_data_prepared_hi_lo = cat(curr_frame_synced, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 206:32]
          node read_data_prepared_hi_hi = cat(timing_error_count, UInt<8>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 206:32]
          node read_data_prepared_hi = cat(read_data_prepared_hi_hi, read_data_prepared_hi_lo) @[4-soc/src/main/scala/peripheral/VGA.scala 206:32]
          node _read_data_prepared_T = cat(read_data_prepared_hi, read_data_prepared_lo) @[4-soc/src/main/scala/peripheral/VGA.scala 206:32]
          read_data_prepared <= _read_data_prepared_T @[4-soc/src/main/scala/peripheral/VGA.scala 206:26]
        else :
          when addr_intr_status : @[4-soc/src/main/scala/peripheral/VGA.scala 215:34]
            read_data_prepared <= intrStatusReg @[4-soc/src/main/scala/peripheral/VGA.scala 216:26]
          else :
            when addr_upload_addr : @[4-soc/src/main/scala/peripheral/VGA.scala 217:34]
              read_data_prepared <= uploadAddrReg @[4-soc/src/main/scala/peripheral/VGA.scala 218:26]
            else :
              when addr_palette : @[4-soc/src/main/scala/peripheral/VGA.scala 219:30]
                node _read_data_prepared_T_1 = bits(palette_idx, 3, 0)
                read_data_prepared <= paletteReg[_read_data_prepared_T_1] @[4-soc/src/main/scala/peripheral/VGA.scala 220:26]
    slave.io.bundle.read_valid <= slave.io.bundle.read @[4-soc/src/main/scala/peripheral/VGA.scala 225:32]
    slave.io.bundle.read_data <= read_data_prepared @[4-soc/src/main/scala/peripheral/VGA.scala 226:32]
    framebuffer.clka <= clock @[4-soc/src/main/scala/peripheral/VGA.scala 229:25]
    wire fb_write_en : UInt<1> @[4-soc/src/main/scala/peripheral/VGA.scala 231:36]
    fb_write_en <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 231:36]
    wire fb_write_addr : UInt<13> @[4-soc/src/main/scala/peripheral/VGA.scala 232:36]
    fb_write_addr <= UInt<13>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 232:36]
    wire fb_write_data : UInt<32> @[4-soc/src/main/scala/peripheral/VGA.scala 233:36]
    fb_write_data <= UInt<32>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 233:36]
    when slave.io.bundle.write : @[4-soc/src/main/scala/peripheral/VGA.scala 236:33]
      when addr_ctrl : @[4-soc/src/main/scala/peripheral/VGA.scala 237:23]
        node requested_frame = bits(slave.io.bundle.write_data, 7, 4) @[4-soc/src/main/scala/peripheral/VGA.scala 238:57]
        node display_enable = bits(slave.io.bundle.write_data, 0, 0) @[4-soc/src/main/scala/peripheral/VGA.scala 239:57]
        node _T_3 = lt(requested_frame, UInt<4>("hc")) @[4-soc/src/main/scala/peripheral/VGA.scala 240:30]
        when _T_3 : @[4-soc/src/main/scala/peripheral/VGA.scala 240:38]
          ctrlReg <= slave.io.bundle.write_data @[4-soc/src/main/scala/peripheral/VGA.scala 241:19]
        else :
          node _ctrlReg_T = bits(ctrlReg, 31, 8) @[4-soc/src/main/scala/peripheral/VGA.scala 243:33]
          node _ctrlReg_T_1 = bits(ctrlReg, 7, 4) @[4-soc/src/main/scala/peripheral/VGA.scala 243:49]
          node _ctrlReg_T_2 = cat(UInt<3>("h0"), display_enable) @[4-soc/src/main/scala/peripheral/VGA.scala 243:60]
          node ctrlReg_hi = cat(_ctrlReg_T, _ctrlReg_T_1) @[4-soc/src/main/scala/peripheral/VGA.scala 243:25]
          node _ctrlReg_T_3 = cat(ctrlReg_hi, _ctrlReg_T_2) @[4-soc/src/main/scala/peripheral/VGA.scala 243:25]
          ctrlReg <= _ctrlReg_T_3 @[4-soc/src/main/scala/peripheral/VGA.scala 243:19]
      else :
        when addr_intr_status : @[4-soc/src/main/scala/peripheral/VGA.scala 245:36]
          node _intrStatusReg_T = not(slave.io.bundle.write_data) @[4-soc/src/main/scala/peripheral/VGA.scala 246:42]
          node _intrStatusReg_T_1 = and(intrStatusReg, _intrStatusReg_T) @[4-soc/src/main/scala/peripheral/VGA.scala 246:40]
          intrStatusReg <= _intrStatusReg_T_1 @[4-soc/src/main/scala/peripheral/VGA.scala 246:23]
        else :
          when addr_upload_addr : @[4-soc/src/main/scala/peripheral/VGA.scala 247:36]
            uploadAddrReg <= slave.io.bundle.write_data @[4-soc/src/main/scala/peripheral/VGA.scala 248:23]
          else :
            when addr_stream_data : @[4-soc/src/main/scala/peripheral/VGA.scala 249:36]
              node word_offset = shr(upload_pix_addr, 3) @[4-soc/src/main/scala/peripheral/VGA.scala 251:51]
              node frame_base = mul(upload_frame, UInt<10>("h200")) @[4-soc/src/main/scala/peripheral/VGA.scala 252:46]
              node _fb_addr_T = add(frame_base, word_offset) @[4-soc/src/main/scala/peripheral/VGA.scala 253:44]
              node fb_addr = tail(_fb_addr_T, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 253:44]
              fb_write_en <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/VGA.scala 255:23]
              fb_write_addr <= fb_addr @[4-soc/src/main/scala/peripheral/VGA.scala 256:23]
              fb_write_data <= slave.io.bundle.write_data @[4-soc/src/main/scala/peripheral/VGA.scala 257:23]
              node _next_addr_T = add(upload_pix_addr, UInt<4>("h8")) @[4-soc/src/main/scala/peripheral/VGA.scala 259:44]
              node next_addr = tail(_next_addr_T, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 259:44]
              node _wrapped_addr_T = geq(next_addr, UInt<13>("h1000")) @[4-soc/src/main/scala/peripheral/VGA.scala 260:42]
              node wrapped_addr = mux(_wrapped_addr_T, UInt<1>("h0"), next_addr) @[4-soc/src/main/scala/peripheral/VGA.scala 260:31]
              node _uploadAddrReg_T = cat(upload_frame, wrapped_addr) @[4-soc/src/main/scala/peripheral/VGA.scala 261:29]
              uploadAddrReg <= _uploadAddrReg_T @[4-soc/src/main/scala/peripheral/VGA.scala 261:23]
            else :
              when addr_palette : @[4-soc/src/main/scala/peripheral/VGA.scala 262:32]
                node _T_4 = bits(palette_idx, 3, 0)
                node _paletteReg_T = bits(slave.io.bundle.write_data, 5, 0) @[4-soc/src/main/scala/peripheral/VGA.scala 263:62]
                paletteReg[_T_4] <= _paletteReg_T @[4-soc/src/main/scala/peripheral/VGA.scala 263:33]
    framebuffer.wea <= fb_write_en @[4-soc/src/main/scala/peripheral/VGA.scala 267:26]
    framebuffer.addra <= fb_write_addr @[4-soc/src/main/scala/peripheral/VGA.scala 268:26]
    framebuffer.dina <= fb_write_data @[4-soc/src/main/scala/peripheral/VGA.scala 269:26]
    reg h_count : UInt<10>, io.pixClock with :
      reset => (reset, UInt<10>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 274:26]
    reg v_count : UInt<10>, io.pixClock with :
      reset => (reset, UInt<10>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 275:26]
    node _T_5 = eq(h_count, UInt<10>("h33f")) @[4-soc/src/main/scala/peripheral/VGA.scala 277:18]
    when _T_5 : @[4-soc/src/main/scala/peripheral/VGA.scala 277:39]
      h_count <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 278:15]
      node _T_6 = eq(v_count, UInt<10>("h207")) @[4-soc/src/main/scala/peripheral/VGA.scala 279:20]
      when _T_6 : @[4-soc/src/main/scala/peripheral/VGA.scala 279:41]
        v_count <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 280:17]
      else :
        node _v_count_T = add(v_count, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/VGA.scala 282:28]
        node _v_count_T_1 = tail(_v_count_T, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 282:28]
        v_count <= _v_count_T_1 @[4-soc/src/main/scala/peripheral/VGA.scala 282:17]
    else :
      node _h_count_T = add(h_count, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/VGA.scala 285:26]
      node _h_count_T_1 = tail(_h_count_T, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 285:26]
      h_count <= _h_count_T_1 @[4-soc/src/main/scala/peripheral/VGA.scala 285:15]
    reg frame_count : UInt<2>, io.pixClock with :
      reset => (reset, UInt<2>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 290:30]
    node first_frame = eq(frame_count, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 291:35]
    node _T_7 = eq(h_count, UInt<10>("h33f")) @[4-soc/src/main/scala/peripheral/VGA.scala 292:18]
    node _T_8 = eq(v_count, UInt<10>("h207")) @[4-soc/src/main/scala/peripheral/VGA.scala 292:49]
    node _T_9 = and(_T_7, _T_8) @[4-soc/src/main/scala/peripheral/VGA.scala 292:38]
    node _T_10 = lt(frame_count, UInt<2>("h2")) @[4-soc/src/main/scala/peripheral/VGA.scala 292:84]
    node _T_11 = and(_T_9, _T_10) @[4-soc/src/main/scala/peripheral/VGA.scala 292:69]
    when _T_11 : @[4-soc/src/main/scala/peripheral/VGA.scala 292:91]
      node _frame_count_T = add(frame_count, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/VGA.scala 293:34]
      node _frame_count_T_1 = tail(_frame_count_T, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 293:34]
      frame_count <= _frame_count_T_1 @[4-soc/src/main/scala/peripheral/VGA.scala 293:19]
    node _h_sync_pulse_T = geq(h_count, UInt<10>("h298")) @[4-soc/src/main/scala/peripheral/VGA.scala 296:33]
    node _h_sync_pulse_T_1 = lt(h_count, UInt<10>("h2c0")) @[4-soc/src/main/scala/peripheral/VGA.scala 296:69]
    node h_sync_pulse = and(_h_sync_pulse_T, _h_sync_pulse_T_1) @[4-soc/src/main/scala/peripheral/VGA.scala 296:57]
    node _v_sync_pulse_T = geq(v_count, UInt<9>("h1e9")) @[4-soc/src/main/scala/peripheral/VGA.scala 297:33]
    node _v_sync_pulse_T_1 = lt(v_count, UInt<9>("h1ec")) @[4-soc/src/main/scala/peripheral/VGA.scala 297:69]
    node v_sync_pulse = and(_v_sync_pulse_T, _v_sync_pulse_T_1) @[4-soc/src/main/scala/peripheral/VGA.scala 297:57]
    node _hsync_d1_T = eq(h_sync_pulse, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 298:32]
    reg hsync_d1 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), hsync_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 298:31]
    hsync_d1 <= _hsync_d1_T @[4-soc/src/main/scala/peripheral/VGA.scala 298:31]
    node _vsync_d1_T = eq(v_sync_pulse, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 299:32]
    reg vsync_d1 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), vsync_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 299:31]
    vsync_d1 <= _vsync_d1_T @[4-soc/src/main/scala/peripheral/VGA.scala 299:31]
    reg io_hsync_REG : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), io_hsync_REG) @[4-soc/src/main/scala/peripheral/VGA.scala 300:24]
    io_hsync_REG <= hsync_d1 @[4-soc/src/main/scala/peripheral/VGA.scala 300:24]
    io.hsync <= io_hsync_REG @[4-soc/src/main/scala/peripheral/VGA.scala 300:14]
    reg io_vsync_REG : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), io_vsync_REG) @[4-soc/src/main/scala/peripheral/VGA.scala 301:24]
    io_vsync_REG <= vsync_d1 @[4-soc/src/main/scala/peripheral/VGA.scala 301:24]
    io.vsync <= io_vsync_REG @[4-soc/src/main/scala/peripheral/VGA.scala 301:14]
    node h_active = lt(h_count, UInt<10>("h280")) @[4-soc/src/main/scala/peripheral/VGA.scala 303:28]
    node v_active = lt(v_count, UInt<9>("h1e0")) @[4-soc/src/main/scala/peripheral/VGA.scala 304:28]
    reg x_px : UInt, io.pixClock with :
      reset => (UInt<1>("h0"), x_px) @[4-soc/src/main/scala/peripheral/VGA.scala 306:23]
    x_px <= h_count @[4-soc/src/main/scala/peripheral/VGA.scala 306:23]
    reg y_px : UInt, io.pixClock with :
      reset => (UInt<1>("h0"), y_px) @[4-soc/src/main/scala/peripheral/VGA.scala 307:23]
    y_px <= v_count @[4-soc/src/main/scala/peripheral/VGA.scala 307:23]
    node _in_display_x_T = geq(x_px, UInt<8>("h80")) @[4-soc/src/main/scala/peripheral/VGA.scala 309:30]
    node _in_display_x_T_1 = lt(x_px, UInt<10>("h200")) @[4-soc/src/main/scala/peripheral/VGA.scala 309:57]
    node in_display_x = and(_in_display_x_T, _in_display_x_T_1) @[4-soc/src/main/scala/peripheral/VGA.scala 309:48]
    node _in_display_y_T = geq(y_px, UInt<6>("h30")) @[4-soc/src/main/scala/peripheral/VGA.scala 310:30]
    node _in_display_y_T_1 = lt(y_px, UInt<9>("h1b0")) @[4-soc/src/main/scala/peripheral/VGA.scala 310:56]
    node in_display_y = and(_in_display_y_T, _in_display_y_T_1) @[4-soc/src/main/scala/peripheral/VGA.scala 310:47]
    node in_display = and(in_display_x, in_display_y) @[4-soc/src/main/scala/peripheral/VGA.scala 311:37]
    node _rel_x_T = geq(x_px, UInt<8>("h80")) @[4-soc/src/main/scala/peripheral/VGA.scala 313:26]
    node _rel_x_T_1 = sub(x_px, UInt<8>("h80")) @[4-soc/src/main/scala/peripheral/VGA.scala 313:49]
    node _rel_x_T_2 = tail(_rel_x_T_1, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 313:49]
    node rel_x = mux(_rel_x_T, _rel_x_T_2, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 313:20]
    node _rel_y_T = geq(y_px, UInt<6>("h30")) @[4-soc/src/main/scala/peripheral/VGA.scala 314:26]
    node _rel_y_T_1 = sub(y_px, UInt<6>("h30")) @[4-soc/src/main/scala/peripheral/VGA.scala 314:48]
    node _rel_y_T_2 = tail(_rel_y_T_1, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 314:48]
    node rel_y = mux(_rel_y_T, _rel_y_T_2, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 314:20]
    node frame_x_mult = mul(rel_x, UInt<14>("h2aab")) @[4-soc/src/main/scala/peripheral/VGA.scala 317:30]
    node frame_x_div = bits(frame_x_mult, 23, 16) @[4-soc/src/main/scala/peripheral/VGA.scala 318:36]
    node frame_y_mult = mul(rel_y, UInt<14>("h2aab")) @[4-soc/src/main/scala/peripheral/VGA.scala 319:30]
    node frame_y_div = bits(frame_y_mult, 23, 16) @[4-soc/src/main/scala/peripheral/VGA.scala 320:36]
    node _frame_x_T = geq(frame_x_div, UInt<7>("h40")) @[4-soc/src/main/scala/peripheral/VGA.scala 321:40]
    node _frame_x_T_1 = bits(frame_x_div, 5, 0) @[4-soc/src/main/scala/peripheral/VGA.scala 321:90]
    node frame_x = mux(_frame_x_T, UInt<6>("h3f"), _frame_x_T_1) @[4-soc/src/main/scala/peripheral/VGA.scala 321:27]
    node _frame_y_T = geq(frame_y_div, UInt<7>("h40")) @[4-soc/src/main/scala/peripheral/VGA.scala 322:40]
    node _frame_y_T_1 = bits(frame_y_div, 5, 0) @[4-soc/src/main/scala/peripheral/VGA.scala 322:92]
    node frame_y = mux(_frame_y_T, UInt<6>("h3f"), _frame_y_T_1) @[4-soc/src/main/scala/peripheral/VGA.scala 322:27]
    reg curr_frame_sync1_1 : UInt, io.pixClock with :
      reset => (UInt<1>("h0"), curr_frame_sync1_1) @[4-soc/src/main/scala/peripheral/VGA.scala 325:35]
    curr_frame_sync1_1 <= ctrl_frame_sel @[4-soc/src/main/scala/peripheral/VGA.scala 325:35]
    reg curr_frame : UInt, io.pixClock with :
      reset => (UInt<1>("h0"), curr_frame) @[4-soc/src/main/scala/peripheral/VGA.scala 326:35]
    curr_frame <= curr_frame_sync1_1 @[4-soc/src/main/scala/peripheral/VGA.scala 326:35]
    reg display_enabled_sync1 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), display_enabled_sync1) @[4-soc/src/main/scala/peripheral/VGA.scala 328:40]
    display_enabled_sync1 <= ctrl_en @[4-soc/src/main/scala/peripheral/VGA.scala 328:40]
    reg display_enabled : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), display_enabled) @[4-soc/src/main/scala/peripheral/VGA.scala 329:40]
    display_enabled <= display_enabled_sync1 @[4-soc/src/main/scala/peripheral/VGA.scala 329:40]
    reg blanking_sync1 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), blanking_sync1) @[4-soc/src/main/scala/peripheral/VGA.scala 331:33]
    blanking_sync1 <= ctrl_blank @[4-soc/src/main/scala/peripheral/VGA.scala 331:33]
    reg blanking : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), blanking) @[4-soc/src/main/scala/peripheral/VGA.scala 332:33]
    blanking <= blanking_sync1 @[4-soc/src/main/scala/peripheral/VGA.scala 332:33]
    reg palette_sync1 : UInt<6>[16], io.pixClock with :
      reset => (UInt<1>("h0"), palette_sync1) @[4-soc/src/main/scala/peripheral/VGA.scala 334:32]
    palette_sync1 <= paletteReg @[4-soc/src/main/scala/peripheral/VGA.scala 334:32]
    reg palette_sync : UInt<6>[16], io.pixClock with :
      reset => (UInt<1>("h0"), palette_sync) @[4-soc/src/main/scala/peripheral/VGA.scala 335:32]
    palette_sync <= palette_sync1 @[4-soc/src/main/scala/peripheral/VGA.scala 335:32]
    reg frame_x_d1 : UInt, io.pixClock with :
      reset => (UInt<1>("h0"), frame_x_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 338:37]
    frame_x_d1 <= frame_x @[4-soc/src/main/scala/peripheral/VGA.scala 338:37]
    reg frame_y_d1 : UInt, io.pixClock with :
      reset => (UInt<1>("h0"), frame_y_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 339:37]
    frame_y_d1 <= frame_y @[4-soc/src/main/scala/peripheral/VGA.scala 339:37]
    reg in_display_d1 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), in_display_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 340:37]
    in_display_d1 <= in_display @[4-soc/src/main/scala/peripheral/VGA.scala 340:37]
    reg in_display_d2 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), in_display_d2) @[4-soc/src/main/scala/peripheral/VGA.scala 341:37]
    in_display_d2 <= in_display_d1 @[4-soc/src/main/scala/peripheral/VGA.scala 341:37]
    reg display_enabled_d1 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), display_enabled_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 342:37]
    display_enabled_d1 <= display_enabled @[4-soc/src/main/scala/peripheral/VGA.scala 342:37]
    reg display_enabled_d2 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), display_enabled_d2) @[4-soc/src/main/scala/peripheral/VGA.scala 343:37]
    display_enabled_d2 <= display_enabled_d1 @[4-soc/src/main/scala/peripheral/VGA.scala 343:37]
    reg blanking_d1 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), blanking_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 344:37]
    blanking_d1 <= blanking @[4-soc/src/main/scala/peripheral/VGA.scala 344:37]
    reg blanking_d2 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), blanking_d2) @[4-soc/src/main/scala/peripheral/VGA.scala 345:37]
    blanking_d2 <= blanking_d1 @[4-soc/src/main/scala/peripheral/VGA.scala 345:37]
    reg h_active_d1 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), h_active_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 347:30]
    h_active_d1 <= h_active @[4-soc/src/main/scala/peripheral/VGA.scala 347:30]
    reg v_active_d1 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), v_active_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 348:30]
    v_active_d1 <= v_active @[4-soc/src/main/scala/peripheral/VGA.scala 348:30]
    reg h_active_d2 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), h_active_d2) @[4-soc/src/main/scala/peripheral/VGA.scala 349:30]
    h_active_d2 <= h_active_d1 @[4-soc/src/main/scala/peripheral/VGA.scala 349:30]
    reg v_active_d2 : UInt<1>, io.pixClock with :
      reset => (UInt<1>("h0"), v_active_d2) @[4-soc/src/main/scala/peripheral/VGA.scala 350:30]
    v_active_d2 <= v_active_d1 @[4-soc/src/main/scala/peripheral/VGA.scala 350:30]
    node _pixel_idx_T = mul(frame_y, UInt<7>("h40")) @[4-soc/src/main/scala/peripheral/VGA.scala 352:33]
    node _pixel_idx_T_1 = add(_pixel_idx_T, frame_x) @[4-soc/src/main/scala/peripheral/VGA.scala 352:49]
    node pixel_idx = tail(_pixel_idx_T_1, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 352:49]
    node word_offset_1 = shr(pixel_idx, 3) @[4-soc/src/main/scala/peripheral/VGA.scala 353:35]
    node pixel_in_word = bits(pixel_idx, 2, 0) @[4-soc/src/main/scala/peripheral/VGA.scala 354:34]
    node frame_base_1 = mul(curr_frame, UInt<10>("h200")) @[4-soc/src/main/scala/peripheral/VGA.scala 355:36]
    node _fb_read_addr_T = add(frame_base_1, word_offset_1) @[4-soc/src/main/scala/peripheral/VGA.scala 356:36]
    node fb_read_addr = tail(_fb_read_addr_T, 1) @[4-soc/src/main/scala/peripheral/VGA.scala 356:36]
    framebuffer.clkb <= io.pixClock @[4-soc/src/main/scala/peripheral/VGA.scala 358:26]
    framebuffer.addrb <= fb_read_addr @[4-soc/src/main/scala/peripheral/VGA.scala 359:26]
    reg pixel_in_word_d1 : UInt, io.pixClock with :
      reset => (UInt<1>("h0"), pixel_in_word_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 361:35]
    pixel_in_word_d1 <= pixel_in_word @[4-soc/src/main/scala/peripheral/VGA.scala 361:35]
    wire pixel_4bit : UInt<4> @[4-soc/src/main/scala/peripheral/VGA.scala 364:33]
    pixel_4bit <= UInt<4>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 364:33]
    node _pixel_4bit_T = bits(framebuffer.doutb, 3, 0) @[4-soc/src/main/scala/peripheral/VGA.scala 367:23]
    node _pixel_4bit_T_1 = bits(framebuffer.doutb, 7, 4) @[4-soc/src/main/scala/peripheral/VGA.scala 368:23]
    node _pixel_4bit_T_2 = bits(framebuffer.doutb, 11, 8) @[4-soc/src/main/scala/peripheral/VGA.scala 369:23]
    node _pixel_4bit_T_3 = bits(framebuffer.doutb, 15, 12) @[4-soc/src/main/scala/peripheral/VGA.scala 370:23]
    node _pixel_4bit_T_4 = bits(framebuffer.doutb, 19, 16) @[4-soc/src/main/scala/peripheral/VGA.scala 371:23]
    node _pixel_4bit_T_5 = bits(framebuffer.doutb, 23, 20) @[4-soc/src/main/scala/peripheral/VGA.scala 372:23]
    node _pixel_4bit_T_6 = bits(framebuffer.doutb, 27, 24) @[4-soc/src/main/scala/peripheral/VGA.scala 373:23]
    node _pixel_4bit_T_7 = bits(framebuffer.doutb, 31, 28) @[4-soc/src/main/scala/peripheral/VGA.scala 374:23]
    node _pixel_4bit_T_8 = eq(UInt<1>("h0"), pixel_in_word_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_9 = mux(_pixel_4bit_T_8, _pixel_4bit_T, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_10 = eq(UInt<1>("h1"), pixel_in_word_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_11 = mux(_pixel_4bit_T_10, _pixel_4bit_T_1, _pixel_4bit_T_9) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_12 = eq(UInt<2>("h2"), pixel_in_word_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_13 = mux(_pixel_4bit_T_12, _pixel_4bit_T_2, _pixel_4bit_T_11) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_14 = eq(UInt<2>("h3"), pixel_in_word_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_15 = mux(_pixel_4bit_T_14, _pixel_4bit_T_3, _pixel_4bit_T_13) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_16 = eq(UInt<3>("h4"), pixel_in_word_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_17 = mux(_pixel_4bit_T_16, _pixel_4bit_T_4, _pixel_4bit_T_15) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_18 = eq(UInt<3>("h5"), pixel_in_word_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_19 = mux(_pixel_4bit_T_18, _pixel_4bit_T_5, _pixel_4bit_T_17) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_20 = eq(UInt<3>("h6"), pixel_in_word_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_21 = mux(_pixel_4bit_T_20, _pixel_4bit_T_6, _pixel_4bit_T_19) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_22 = eq(UInt<3>("h7"), pixel_in_word_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    node _pixel_4bit_T_23 = mux(_pixel_4bit_T_22, _pixel_4bit_T_7, _pixel_4bit_T_21) @[4-soc/src/main/scala/peripheral/VGA.scala 365:51]
    pixel_4bit <= _pixel_4bit_T_23 @[4-soc/src/main/scala/peripheral/VGA.scala 365:16]
    wire output_color : UInt<6> @[4-soc/src/main/scala/peripheral/VGA.scala 380:35]
    output_color <= UInt<6>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 380:35]
    when blanking : @[4-soc/src/main/scala/peripheral/VGA.scala 381:20]
      output_color <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/VGA.scala 382:20]
    else :
      node _T_12 = and(display_enabled, in_display_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 383:32]
      when _T_12 : @[4-soc/src/main/scala/peripheral/VGA.scala 383:50]
        output_color <= palette_sync[pixel_4bit] @[4-soc/src/main/scala/peripheral/VGA.scala 384:20]
      else :
        output_color <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/VGA.scala 386:20]
    node _io_rrggbb_T = and(h_active_d2, v_active_d2) @[4-soc/src/main/scala/peripheral/VGA.scala 390:39]
    node _io_rrggbb_T_1 = eq(first_frame, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 390:57]
    node _io_rrggbb_T_2 = and(_io_rrggbb_T, _io_rrggbb_T_1) @[4-soc/src/main/scala/peripheral/VGA.scala 390:54]
    node _io_rrggbb_T_3 = mux(_io_rrggbb_T_2, output_color, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 390:26]
    io.rrggbb <= _io_rrggbb_T_3 @[4-soc/src/main/scala/peripheral/VGA.scala 390:20]
    node _io_activevideo_T = and(h_active_d2, v_active_d2) @[4-soc/src/main/scala/peripheral/VGA.scala 391:35]
    io.activevideo <= _io_activevideo_T @[4-soc/src/main/scala/peripheral/VGA.scala 391:20]
    reg x_px_d1 : UInt, io.pixClock with :
      reset => (UInt<1>("h0"), x_px_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 393:26]
    x_px_d1 <= x_px @[4-soc/src/main/scala/peripheral/VGA.scala 393:26]
    reg y_px_d1 : UInt, io.pixClock with :
      reset => (UInt<1>("h0"), y_px_d1) @[4-soc/src/main/scala/peripheral/VGA.scala 394:26]
    y_px_d1 <= y_px @[4-soc/src/main/scala/peripheral/VGA.scala 394:26]
    io.x_pos <= x_px_d1 @[4-soc/src/main/scala/peripheral/VGA.scala 395:14]
    io.y_pos <= y_px_d1 @[4-soc/src/main/scala/peripheral/VGA.scala 396:14]
    node in_vblank = geq(v_count, UInt<9>("h1e0")) @[4-soc/src/main/scala/peripheral/VGA.scala 398:29]
    reg timing_err_toggle : UInt<1>, io.pixClock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 407:36]
    node h_overflow = geq(h_count, UInt<10>("h340")) @[4-soc/src/main/scala/peripheral/VGA.scala 408:37]
    node v_overflow = geq(v_count, UInt<10>("h208")) @[4-soc/src/main/scala/peripheral/VGA.scala 409:37]
    node timing_anomaly = or(h_overflow, v_overflow) @[4-soc/src/main/scala/peripheral/VGA.scala 410:40]
    when timing_anomaly : @[4-soc/src/main/scala/peripheral/VGA.scala 412:26]
      node _timing_err_toggle_T = eq(timing_err_toggle, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/VGA.scala 413:28]
      timing_err_toggle <= _timing_err_toggle_T @[4-soc/src/main/scala/peripheral/VGA.scala 413:25]
    wire_in_vblank <= in_vblank @[4-soc/src/main/scala/peripheral/VGA.scala 416:26]
    wire_curr_frame <= curr_frame @[4-soc/src/main/scala/peripheral/VGA.scala 417:26]
    wire_timing_err_flag <= timing_err_toggle @[4-soc/src/main/scala/peripheral/VGA.scala 418:26]

  module AXI4LiteSlave_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip channels : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<8>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<8>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}, bundle : { address : UInt<8>, read : UInt<1>, flip read_data : UInt<32>, flip read_valid : UInt<1>, write : UInt<1>, write_data : UInt<32>, write_strobe : UInt<1>[4]}} @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 136:22]
    reg addr : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 138:21]
    io.bundle.address <= addr @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:21]
    reg read : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 142:21]
    io.bundle.read <= read @[4-soc/src/main/scala/bus/AXI4Lite.scala 143:18]
    reg read_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 144:26]
    io.channels.read_data_channel.RDATA <= read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 145:39]
    reg ARREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 147:24]
    io.channels.read_address_channel.ARREADY <= ARREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 148:44]
    reg RVALID : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 149:23]
    io.channels.read_data_channel.RVALID <= RVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 150:40]
    reg RRESP : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:22]
    io.channels.read_data_channel.RRESP <= RRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 152:39]
    reg write : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 155:22]
    io.bundle.write <= write @[4-soc/src/main/scala/bus/AXI4Lite.scala 156:19]
    reg write_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 157:27]
    io.bundle.write_data <= write_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 158:24]
    wire _write_strobe_WIRE : UInt<1>[4] @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[0] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[1] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[2] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    _write_strobe_WIRE[3] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:37]
    reg write_strobe : UInt<1>[4], clock with :
      reset => (reset, _write_strobe_WIRE) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:29]
    io.bundle.write_strobe <= write_strobe @[4-soc/src/main/scala/bus/AXI4Lite.scala 160:26]
    reg AWREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 162:24]
    io.channels.write_address_channel.AWREADY <= AWREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 163:45]
    reg WREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 164:23]
    io.channels.write_data_channel.WREADY <= WREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 165:41]
    reg BVALID : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 166:23]
    io.channels.write_response_channel.BVALID <= BVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 167:45]
    wire BRESP : UInt<2> @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:23]
    BRESP <= UInt<2>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:23]
    io.channels.write_response_channel.BRESP <= BRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 169:44]
    node _T = asUInt(UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_1 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    when _T_2 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      read <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 173:13]
      write <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 174:13]
      when io.channels.read_address_channel.ARVALID : @[4-soc/src/main/scala/bus/AXI4Lite.scala 176:54]
        state <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 178:17]
        ARREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 179:17]
      else :
        when io.channels.write_address_channel.AWVALID : @[4-soc/src/main/scala/bus/AXI4Lite.scala 180:61]
          state <= UInt<2>("h3") @[4-soc/src/main/scala/bus/AXI4Lite.scala 182:17]
          AWREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 183:17]
    else :
      node _T_3 = asUInt(UInt<1>("h1")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      node _T_4 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      node _T_5 = eq(_T_3, _T_4) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
      when _T_5 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        node _T_6 = and(io.channels.read_address_channel.ARVALID, ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:53]
        when _T_6 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:65]
          addr <= io.channels.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/AXI4Lite.scala 190:17]
          ARREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 191:17]
          read <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 192:17]
          state <= UInt<2>("h2") @[4-soc/src/main/scala/bus/AXI4Lite.scala 193:17]
      else :
        node _T_7 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        node _T_8 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        node _T_9 = eq(_T_7, _T_8) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
        when _T_9 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          when io.bundle.read_valid : @[4-soc/src/main/scala/bus/AXI4Lite.scala 198:34]
            read_data <= io.bundle.read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 200:19]
            RVALID <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 201:19]
            RRESP <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 202:19]
            read <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 203:19]
          node _T_10 = and(RVALID, io.channels.read_data_channel.RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 206:19]
          when _T_10 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 206:60]
            RVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 208:16]
            state <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 209:16]
        else :
          node _T_11 = asUInt(UInt<2>("h3")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          node _T_12 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          node _T_13 = eq(_T_11, _T_12) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
          when _T_13 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            node _T_14 = and(io.channels.write_address_channel.AWVALID, AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:54]
            when _T_14 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:66]
              addr <= io.channels.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/AXI4Lite.scala 216:17]
              AWREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 217:17]
              WREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 218:17]
              state <= UInt<3>("h4") @[4-soc/src/main/scala/bus/AXI4Lite.scala 219:17]
          else :
            node _T_15 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            node _T_16 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
            when _T_17 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              node _T_18 = and(io.channels.write_data_channel.WVALID, WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:50]
              when _T_18 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:61]
                write_data <= io.channels.write_data_channel.WDATA @[4-soc/src/main/scala/bus/AXI4Lite.scala 226:22]
                node _T_19 = bits(io.channels.write_data_channel.WSTRB, 0, 0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                node _T_20 = bits(io.channels.write_data_channel.WSTRB, 1, 1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                node _T_21 = bits(io.channels.write_data_channel.WSTRB, 2, 2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                node _T_22 = bits(io.channels.write_data_channel.WSTRB, 3, 3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
                wire _WIRE : UInt<1>[4] @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[0] <= _T_19 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[1] <= _T_20 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[2] <= _T_21 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                _WIRE[3] <= _T_22 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:32]
                write_strobe <= _WIRE @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:22]
                WREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 228:22]
                write <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:22]
                state <= UInt<3>("h5") @[4-soc/src/main/scala/bus/AXI4Lite.scala 230:22]
            else :
              node _T_23 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              node _T_24 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              node _T_25 = eq(_T_23, _T_24) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
              when _T_25 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
                write <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 235:14]
                BVALID <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 236:14]
                BRESP <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 237:14]
                node _T_26 = and(BVALID, io.channels.write_response_channel.BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 239:19]
                when _T_26 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 239:65]
                  BVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 241:16]
                  state <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 242:16]


  module Tx :
    input clock : Clock
    input reset : Reset
    output io : { txd : UInt<1>, flip channel : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}} @[4-soc/src/main/scala/peripheral/UART.scala 44:14]

    reg shiftReg : UInt<11>, clock with :
      reset => (reset, UInt<11>("h7ff")) @[4-soc/src/main/scala/peripheral/UART.scala 52:25]
    reg cntReg : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 53:25]
    reg bitsReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 54:25]
    node _io_channel_ready_T = eq(cntReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 56:31]
    node _io_channel_ready_T_1 = eq(bitsReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 56:52]
    node _io_channel_ready_T_2 = and(_io_channel_ready_T, _io_channel_ready_T_1) @[4-soc/src/main/scala/peripheral/UART.scala 56:40]
    io.channel.ready <= _io_channel_ready_T_2 @[4-soc/src/main/scala/peripheral/UART.scala 56:20]
    node _io_txd_T = bits(shiftReg, 0, 0) @[4-soc/src/main/scala/peripheral/UART.scala 57:31]
    io.txd <= _io_txd_T @[4-soc/src/main/scala/peripheral/UART.scala 57:20]
    node _T = eq(cntReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 59:15]
    when _T : @[4-soc/src/main/scala/peripheral/UART.scala 59:24]
      cntReg <= UInt<9>("h1b1") @[4-soc/src/main/scala/peripheral/UART.scala 60:12]
      node _T_1 = neq(bitsReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 61:18]
      when _T_1 : @[4-soc/src/main/scala/peripheral/UART.scala 61:27]
        node shift = shr(shiftReg, 1) @[4-soc/src/main/scala/peripheral/UART.scala 62:28]
        node _shiftReg_T = bits(shift, 9, 0) @[4-soc/src/main/scala/peripheral/UART.scala 63:33]
        node _shiftReg_T_1 = cat(UInt<1>("h1"), _shiftReg_T) @[4-soc/src/main/scala/peripheral/UART.scala 63:22]
        shiftReg <= _shiftReg_T_1 @[4-soc/src/main/scala/peripheral/UART.scala 63:16]
        node _bitsReg_T = sub(bitsReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 64:27]
        node _bitsReg_T_1 = tail(_bitsReg_T, 1) @[4-soc/src/main/scala/peripheral/UART.scala 64:27]
        bitsReg <= _bitsReg_T_1 @[4-soc/src/main/scala/peripheral/UART.scala 64:16]
      else :
        when io.channel.valid : @[4-soc/src/main/scala/peripheral/UART.scala 66:30]
          node _shiftReg_T_2 = cat(UInt<2>("h3"), io.channel.bits) @[4-soc/src/main/scala/peripheral/UART.scala 69:28]
          node _shiftReg_T_3 = cat(_shiftReg_T_2, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 69:24]
          shiftReg <= _shiftReg_T_3 @[4-soc/src/main/scala/peripheral/UART.scala 69:18]
          bitsReg <= UInt<4>("hb") @[4-soc/src/main/scala/peripheral/UART.scala 70:18]
        else :
          shiftReg <= UInt<11>("h7ff") @[4-soc/src/main/scala/peripheral/UART.scala 72:18]
    else :
      node _cntReg_T = sub(cntReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 76:22]
      node _cntReg_T_1 = tail(_cntReg_T, 1) @[4-soc/src/main/scala/peripheral/UART.scala 76:22]
      cntReg <= _cntReg_T_1 @[4-soc/src/main/scala/peripheral/UART.scala 76:12]


  module Buffer :
    input clock : Clock
    input reset : Reset
    output io : { flip in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}} @[4-soc/src/main/scala/peripheral/UART.scala 134:14]

    reg stateReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 140:37]
    reg dataReg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 141:37]
    node _io_in_ready_T = eq(stateReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 143:28]
    io.in.ready <= _io_in_ready_T @[4-soc/src/main/scala/peripheral/UART.scala 143:16]
    node _io_out_valid_T = eq(stateReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 144:28]
    io.out.valid <= _io_out_valid_T @[4-soc/src/main/scala/peripheral/UART.scala 144:16]
    node _T = eq(stateReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 146:17]
    when _T : @[4-soc/src/main/scala/peripheral/UART.scala 146:28]
      when io.in.valid : @[4-soc/src/main/scala/peripheral/UART.scala 147:23]
        dataReg <= io.in.bits @[4-soc/src/main/scala/peripheral/UART.scala 148:16]
        stateReg <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/UART.scala 149:16]
    else :
      when io.out.ready : @[4-soc/src/main/scala/peripheral/UART.scala 152:24]
        stateReg <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/UART.scala 153:16]
    io.out.bits <= dataReg @[4-soc/src/main/scala/peripheral/UART.scala 156:15]

  module BufferedTx :
    input clock : Clock
    input reset : Reset
    output io : { txd : UInt<1>, flip channel : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}} @[4-soc/src/main/scala/peripheral/UART.scala 163:14]

    inst tx of Tx @[4-soc/src/main/scala/peripheral/UART.scala 167:19]
    tx.clock <= clock
    tx.reset <= reset
    inst buf of Buffer @[4-soc/src/main/scala/peripheral/UART.scala 168:19]
    buf.clock <= clock
    buf.reset <= reset
    buf.io.in <= io.channel @[4-soc/src/main/scala/peripheral/UART.scala 170:13]
    tx.io.channel <= buf.io.out @[4-soc/src/main/scala/peripheral/UART.scala 171:17]
    io.txd <= tx.io.txd @[4-soc/src/main/scala/peripheral/UART.scala 172:10]

  module Rx :
    input clock : Clock
    input reset : Reset
    output io : { flip rxd : UInt<1>, channel : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}} @[4-soc/src/main/scala/peripheral/UART.scala 88:14]

    reg rxReg_REG : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 99:30]
    rxReg_REG <= io.rxd @[4-soc/src/main/scala/peripheral/UART.scala 99:30]
    reg rxReg : UInt, clock with :
      reset => (reset, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 99:22]
    rxReg <= rxReg_REG @[4-soc/src/main/scala/peripheral/UART.scala 99:22]
    reg shiftReg : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 101:25]
    reg cntReg : UInt<16>, clock with :
      reset => (reset, UInt<16>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 102:25]
    reg bitsReg : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 103:25]
    reg valReg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 104:25]
    node _T = neq(cntReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 106:15]
    when _T : @[4-soc/src/main/scala/peripheral/UART.scala 106:24]
      node _cntReg_T = sub(cntReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 107:22]
      node _cntReg_T_1 = tail(_cntReg_T, 1) @[4-soc/src/main/scala/peripheral/UART.scala 107:22]
      cntReg <= _cntReg_T_1 @[4-soc/src/main/scala/peripheral/UART.scala 107:12]
    else :
      node _T_1 = neq(bitsReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 108:22]
      when _T_1 : @[4-soc/src/main/scala/peripheral/UART.scala 108:31]
        cntReg <= UInt<9>("h1b1") @[4-soc/src/main/scala/peripheral/UART.scala 109:14]
        node _shiftReg_T = shr(shiftReg, 1) @[4-soc/src/main/scala/peripheral/UART.scala 110:37]
        node _shiftReg_T_1 = cat(rxReg, _shiftReg_T) @[4-soc/src/main/scala/peripheral/UART.scala 110:20]
        shiftReg <= _shiftReg_T_1 @[4-soc/src/main/scala/peripheral/UART.scala 110:14]
        node _bitsReg_T = sub(bitsReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 111:25]
        node _bitsReg_T_1 = tail(_bitsReg_T, 1) @[4-soc/src/main/scala/peripheral/UART.scala 111:25]
        bitsReg <= _bitsReg_T_1 @[4-soc/src/main/scala/peripheral/UART.scala 111:14]
        node _T_2 = eq(bitsReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 112:18]
        when _T_2 : @[4-soc/src/main/scala/peripheral/UART.scala 112:27]
          valReg <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/UART.scala 113:14]
      else :
        node _T_3 = eq(rxReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 115:20]
        node _T_4 = eq(valReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 115:31]
        node _T_5 = and(_T_3, _T_4) @[4-soc/src/main/scala/peripheral/UART.scala 115:28]
        when _T_5 : @[4-soc/src/main/scala/peripheral/UART.scala 115:40]
          cntReg <= UInt<10>("h28a") @[4-soc/src/main/scala/peripheral/UART.scala 118:13]
          bitsReg <= UInt<4>("h8") @[4-soc/src/main/scala/peripheral/UART.scala 119:13]
    node _T_6 = and(valReg, io.channel.ready) @[4-soc/src/main/scala/peripheral/UART.scala 122:15]
    when _T_6 : @[4-soc/src/main/scala/peripheral/UART.scala 122:36]
      valReg <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/UART.scala 123:12]
    io.channel.bits <= shiftReg @[4-soc/src/main/scala/peripheral/UART.scala 126:20]
    io.channel.valid <= valReg @[4-soc/src/main/scala/peripheral/UART.scala 127:20]

  module Queue :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}, count : UInt<3>} @[src/main/scala/chisel3/util/Decoupled.scala 278:14]

    cmem ram : UInt<8> [4] @[src/main/scala/chisel3/util/Decoupled.scala 279:95]
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 283:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 284:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 284:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 285:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 286:27]
    do_enq <= _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 286:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 287:27]
    do_deq <= _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 287:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 292:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:8]
      MPORT <= io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 293:24]
      node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      enq_ptr_value <= _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 296:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      deq_ptr_value <= _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 299:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 299:27]
      maybe_full <= do_enq @[src/main/scala/chisel3/util/Decoupled.scala 300:16]
    when UInt<1>("h0") : @[src/main/scala/chisel3/util/Decoupled.scala 302:15]
      enq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      deq_ptr_value <= UInt<1>("h0") @[src/main/scala/chisel3/util/Counter.scala 98:11]
      maybe_full <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 305:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 308:19]
    io.deq.valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 308:16]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 309:19]
    io.enq.ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 309:16]
    infer mport io_deq_bits_MPORT = ram[deq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 316:23]
    io.deq.bits <= io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 316:17]
    when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 329:24]
      io.enq.ready <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 329:39]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 332:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 332:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 335:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 335:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 335:62]
    io.count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 335:14]

  module Uart :
    input clock : Clock
    input reset : Reset
    output io : { flip channels : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<8>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<8>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}, flip rxd : UInt<1>, txd : UInt<1>, signal_interrupt : UInt<1>} @[4-soc/src/main/scala/peripheral/UART.scala 201:14]

    reg interrupt : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 208:26]
    inst slave of AXI4LiteSlave_2 @[4-soc/src/main/scala/peripheral/UART.scala 209:25]
    slave.clock <= clock
    slave.reset <= reset
    slave.io.channels <= io.channels @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    inst tx of BufferedTx @[4-soc/src/main/scala/peripheral/UART.scala 212:18]
    tx.clock <= clock
    tx.reset <= reset
    inst rx of Rx @[4-soc/src/main/scala/peripheral/UART.scala 213:18]
    rx.clock <= clock
    rx.reset <= reset
    inst rxFifo of Queue @[4-soc/src/main/scala/peripheral/UART.scala 217:22]
    rxFifo.clock <= clock
    rxFifo.reset <= reset
    node addr = and(slave.io.bundle.address, UInt<8>("hff")) @[4-soc/src/main/scala/peripheral/UART.scala 221:48]
    node addr_status = eq(addr, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 222:29]
    node addr_baud_rate = eq(addr, UInt<3>("h4")) @[4-soc/src/main/scala/peripheral/UART.scala 223:29]
    node addr_interrupt = eq(addr, UInt<4>("h8")) @[4-soc/src/main/scala/peripheral/UART.scala 224:29]
    node addr_rx_data = eq(addr, UInt<4>("hc")) @[4-soc/src/main/scala/peripheral/UART.scala 225:29]
    node addr_tx_data = eq(addr, UInt<5>("h10")) @[4-soc/src/main/scala/peripheral/UART.scala 226:29]
    wire read_data_prepared : UInt<32> @[4-soc/src/main/scala/peripheral/UART.scala 230:39]
    read_data_prepared <= UInt<32>("h0") @[4-soc/src/main/scala/peripheral/UART.scala 230:39]
    slave.io.bundle.read_valid <= slave.io.bundle.read @[4-soc/src/main/scala/peripheral/UART.scala 231:30]
    slave.io.bundle.read_data <= read_data_prepared @[4-soc/src/main/scala/peripheral/UART.scala 232:30]
    when addr_status : @[4-soc/src/main/scala/peripheral/UART.scala 234:21]
      node read_data_prepared_hi = cat(UInt<30>("h0"), rxFifo.io.deq.valid) @[4-soc/src/main/scala/peripheral/UART.scala 236:30]
      node _read_data_prepared_T = cat(read_data_prepared_hi, tx.io.channel.ready) @[4-soc/src/main/scala/peripheral/UART.scala 236:30]
      read_data_prepared <= _read_data_prepared_T @[4-soc/src/main/scala/peripheral/UART.scala 236:24]
    else :
      when addr_baud_rate : @[4-soc/src/main/scala/peripheral/UART.scala 237:30]
        read_data_prepared <= UInt<17>("h1c200") @[4-soc/src/main/scala/peripheral/UART.scala 238:24]
      else :
        when addr_rx_data : @[4-soc/src/main/scala/peripheral/UART.scala 239:28]
          read_data_prepared <= rxFifo.io.deq.bits @[4-soc/src/main/scala/peripheral/UART.scala 240:24]
    rxFifo.io.enq <= rx.io.channel @[4-soc/src/main/scala/peripheral/UART.scala 244:17]
    node _rxFifo_io_deq_ready_T = and(slave.io.bundle.read, addr_rx_data) @[4-soc/src/main/scala/peripheral/UART.scala 246:47]
    rxFifo.io.deq.ready <= _rxFifo_io_deq_ready_T @[4-soc/src/main/scala/peripheral/UART.scala 246:23]
    node _T = and(slave.io.bundle.write, addr_interrupt) @[4-soc/src/main/scala/peripheral/UART.scala 252:30]
    when _T : @[4-soc/src/main/scala/peripheral/UART.scala 252:49]
      node _interrupt_T = neq(slave.io.bundle.write_data, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 254:45]
      interrupt <= _interrupt_T @[4-soc/src/main/scala/peripheral/UART.scala 254:15]
    else :
      node _T_1 = and(rxFifo.io.enq.ready, rxFifo.io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
      when _T_1 : @[4-soc/src/main/scala/peripheral/UART.scala 255:34]
        interrupt <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/UART.scala 257:15]
      else :
        node _T_2 = and(slave.io.bundle.read, addr_rx_data) @[4-soc/src/main/scala/peripheral/UART.scala 258:35]
        node _T_3 = and(_T_2, rxFifo.io.deq.valid) @[4-soc/src/main/scala/peripheral/UART.scala 258:51]
        when _T_3 : @[4-soc/src/main/scala/peripheral/UART.scala 258:75]
          node _T_4 = eq(rxFifo.io.count, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 261:26]
          when _T_4 : @[4-soc/src/main/scala/peripheral/UART.scala 261:35]
            interrupt <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/UART.scala 262:17]
    tx.io.channel.valid <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/UART.scala 267:23]
    tx.io.channel.bits <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/UART.scala 268:23]
    when slave.io.bundle.write : @[4-soc/src/main/scala/peripheral/UART.scala 269:31]
      node _T_5 = and(addr_tx_data, tx.io.channel.ready) @[4-soc/src/main/scala/peripheral/UART.scala 270:23]
      when _T_5 : @[4-soc/src/main/scala/peripheral/UART.scala 270:47]
        tx.io.channel.valid <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/UART.scala 272:27]
        node _tx_io_channel_bits_T = bits(slave.io.bundle.write_data, 7, 0) @[4-soc/src/main/scala/peripheral/UART.scala 275:55]
        tx.io.channel.bits <= _tx_io_channel_bits_T @[4-soc/src/main/scala/peripheral/UART.scala 275:26]
    io.txd <= tx.io.txd @[4-soc/src/main/scala/peripheral/UART.scala 281:23]
    rx.io.rxd <= io.rxd @[4-soc/src/main/scala/peripheral/UART.scala 282:23]
    io.signal_interrupt <= interrupt @[4-soc/src/main/scala/peripheral/UART.scala 283:23]

  module Control :
    input clock : Clock
    input reset : Reset
    output io : { flip jump_flag : UInt<1>, flip jump_instruction_id : UInt<1>, flip rs1_id : UInt<5>, flip rs2_id : UInt<5>, flip memory_read_enable_ex : UInt<1>, flip rd_ex : UInt<5>, flip memory_read_enable_mem : UInt<1>, flip rd_mem : UInt<5>, flip memory_write_enable_ex : UInt<1>, flip memory_write_enable_mem : UInt<1>, flip regs_write_enable_ex : UInt<1>, flip regs_write_source_ex : UInt<2>, flip regs_write_source_mem : UInt<2>, flip regs_write_source_wb : UInt<2>, flip rd_wb : UInt<5>, if_flush : UInt<1>, id_flush : UInt<1>, pc_stall : UInt<1>, if_stall : UInt<1>, branch_hazard : UInt<1>, jal_jalr_hazard : UInt<1>} @[4-soc/src/main/scala/riscv/core/Control.scala 217:14]

    io.if_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/Control.scala 248:22]
    io.id_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/Control.scala 249:22]
    io.pc_stall <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/Control.scala 250:22]
    io.if_stall <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/Control.scala 251:22]
    io.branch_hazard <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/Control.scala 252:22]
    io.jal_jalr_hazard <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/Control.scala 253:22]
    node _ex_hazard_for_branch_T = neq(io.rd_ex, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 258:14]
    node _ex_hazard_for_branch_T_1 = and(io.jump_instruction_id, _ex_hazard_for_branch_T) @[4-soc/src/main/scala/riscv/core/Control.scala 257:53]
    node _ex_hazard_for_branch_T_2 = eq(io.rd_ex, io.rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 259:15]
    node _ex_hazard_for_branch_T_3 = eq(io.rd_ex, io.rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 259:41]
    node _ex_hazard_for_branch_T_4 = or(_ex_hazard_for_branch_T_2, _ex_hazard_for_branch_T_3) @[4-soc/src/main/scala/riscv/core/Control.scala 259:29]
    node ex_hazard_for_branch = and(_ex_hazard_for_branch_T_1, _ex_hazard_for_branch_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 258:22]
    node store_load_hazard = and(io.memory_write_enable_mem, io.memory_read_enable_ex) @[4-soc/src/main/scala/riscv/core/Control.scala 273:54]
    node _jal_jalr_hazard_ex_T = eq(io.regs_write_source_ex, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/Control.scala 287:53]
    node _jal_jalr_hazard_ex_T_1 = neq(io.rd_ex, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 288:14]
    node _jal_jalr_hazard_ex_T_2 = and(_jal_jalr_hazard_ex_T, _jal_jalr_hazard_ex_T_1) @[4-soc/src/main/scala/riscv/core/Control.scala 287:96]
    node _jal_jalr_hazard_ex_T_3 = eq(io.rd_ex, io.rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 289:15]
    node _jal_jalr_hazard_ex_T_4 = eq(io.rd_ex, io.rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 289:41]
    node _jal_jalr_hazard_ex_T_5 = or(_jal_jalr_hazard_ex_T_3, _jal_jalr_hazard_ex_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 289:29]
    node jal_jalr_hazard_ex = and(_jal_jalr_hazard_ex_T_2, _jal_jalr_hazard_ex_T_5) @[4-soc/src/main/scala/riscv/core/Control.scala 288:22]
    node _jal_jalr_hazard_mem_T = eq(io.regs_write_source_mem, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/Control.scala 301:55]
    node _jal_jalr_hazard_mem_T_1 = neq(io.rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 302:15]
    node _jal_jalr_hazard_mem_T_2 = and(_jal_jalr_hazard_mem_T, _jal_jalr_hazard_mem_T_1) @[4-soc/src/main/scala/riscv/core/Control.scala 301:98]
    node _jal_jalr_hazard_mem_T_3 = eq(io.rd_mem, io.rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 303:16]
    node _jal_jalr_hazard_mem_T_4 = eq(io.rd_mem, io.rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 303:43]
    node _jal_jalr_hazard_mem_T_5 = or(_jal_jalr_hazard_mem_T_3, _jal_jalr_hazard_mem_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 303:30]
    node jal_jalr_hazard_mem = and(_jal_jalr_hazard_mem_T_2, _jal_jalr_hazard_mem_T_5) @[4-soc/src/main/scala/riscv/core/Control.scala 302:23]
    node _jal_jalr_hazard_wb_T = eq(io.regs_write_source_wb, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/Control.scala 318:53]
    node _jal_jalr_hazard_wb_T_1 = neq(io.rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 319:14]
    node _jal_jalr_hazard_wb_T_2 = and(_jal_jalr_hazard_wb_T, _jal_jalr_hazard_wb_T_1) @[4-soc/src/main/scala/riscv/core/Control.scala 318:96]
    node _jal_jalr_hazard_wb_T_3 = eq(io.rd_wb, io.rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 320:15]
    node _jal_jalr_hazard_wb_T_4 = eq(io.rd_wb, io.rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 320:41]
    node _jal_jalr_hazard_wb_T_5 = or(_jal_jalr_hazard_wb_T_3, _jal_jalr_hazard_wb_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 320:29]
    node jal_jalr_hazard_wb = and(_jal_jalr_hazard_wb_T_2, _jal_jalr_hazard_wb_T_5) @[4-soc/src/main/scala/riscv/core/Control.scala 319:22]
    node _T = or(io.jump_instruction_id, io.memory_read_enable_ex) @[4-soc/src/main/scala/riscv/core/Control.scala 328:30]
    node _T_1 = neq(io.rd_ex, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 331:16]
    node _T_2 = and(_T, _T_1) @[4-soc/src/main/scala/riscv/core/Control.scala 328:59]
    node _T_3 = eq(io.rd_ex, io.rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 332:17]
    node _T_4 = eq(io.rd_ex, io.rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 332:43]
    node _T_5 = or(_T_3, _T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 332:31]
    node _T_6 = and(_T_2, _T_5) @[4-soc/src/main/scala/riscv/core/Control.scala 331:24]
    node _T_7 = and(io.jump_instruction_id, io.memory_read_enable_mem) @[4-soc/src/main/scala/riscv/core/Control.scala 342:33]
    node _T_8 = neq(io.rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 344:21]
    node _T_9 = and(_T_7, _T_8) @[4-soc/src/main/scala/riscv/core/Control.scala 343:37]
    node _T_10 = eq(io.rd_mem, io.rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 345:22]
    node _T_11 = eq(io.rd_mem, io.rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 345:49]
    node _T_12 = or(_T_10, _T_11) @[4-soc/src/main/scala/riscv/core/Control.scala 345:36]
    node _T_13 = and(_T_9, _T_12) @[4-soc/src/main/scala/riscv/core/Control.scala 344:29]
    node _T_14 = or(_T_6, _T_13) @[4-soc/src/main/scala/riscv/core/Control.scala 339:7]
    node _T_15 = or(_T_14, store_load_hazard) @[4-soc/src/main/scala/riscv/core/Control.scala 351:9]
    node _T_16 = or(_T_15, jal_jalr_hazard_ex) @[4-soc/src/main/scala/riscv/core/Control.scala 357:9]
    node _T_17 = or(_T_16, jal_jalr_hazard_mem) @[4-soc/src/main/scala/riscv/core/Control.scala 363:9]
    node _T_18 = or(_T_17, jal_jalr_hazard_wb) @[4-soc/src/main/scala/riscv/core/Control.scala 369:9]
    when _T_18 : @[4-soc/src/main/scala/riscv/core/Control.scala 374:5]
      node _is_load_use_hazard_T = neq(io.rd_ex, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 390:16]
      node _is_load_use_hazard_T_1 = and(io.memory_read_enable_ex, _is_load_use_hazard_T) @[4-soc/src/main/scala/riscv/core/Control.scala 389:55]
      node _is_load_use_hazard_T_2 = eq(io.rd_ex, io.rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 391:17]
      node _is_load_use_hazard_T_3 = eq(io.rd_ex, io.rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 391:43]
      node _is_load_use_hazard_T_4 = or(_is_load_use_hazard_T_2, _is_load_use_hazard_T_3) @[4-soc/src/main/scala/riscv/core/Control.scala 391:31]
      node is_load_use_hazard = and(_is_load_use_hazard_T_1, _is_load_use_hazard_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 390:24]
      node _is_jal_jalr_hazard_T = or(jal_jalr_hazard_ex, jal_jalr_hazard_mem) @[4-soc/src/main/scala/riscv/core/Control.scala 394:49]
      node is_jal_jalr_hazard = or(_is_jal_jalr_hazard_T, jal_jalr_hazard_wb) @[4-soc/src/main/scala/riscv/core/Control.scala 394:72]
      node _io_id_flush_T = or(is_load_use_hazard, is_jal_jalr_hazard) @[4-soc/src/main/scala/riscv/core/Control.scala 395:39]
      io.id_flush <= _io_id_flush_T @[4-soc/src/main/scala/riscv/core/Control.scala 395:17]
      io.pc_stall <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/Control.scala 396:17]
      io.if_stall <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/Control.scala 397:17]
      node _mem_hazard_for_branch_T = and(io.jump_instruction_id, io.memory_read_enable_mem) @[4-soc/src/main/scala/riscv/core/Control.scala 401:56]
      node _mem_hazard_for_branch_T_1 = neq(io.rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 403:17]
      node _mem_hazard_for_branch_T_2 = and(_mem_hazard_for_branch_T, _mem_hazard_for_branch_T_1) @[4-soc/src/main/scala/riscv/core/Control.scala 402:33]
      node _mem_hazard_for_branch_T_3 = eq(io.rd_mem, io.rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 404:18]
      node _mem_hazard_for_branch_T_4 = eq(io.rd_mem, io.rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 404:45]
      node _mem_hazard_for_branch_T_5 = or(_mem_hazard_for_branch_T_3, _mem_hazard_for_branch_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 404:32]
      node mem_hazard_for_branch = and(_mem_hazard_for_branch_T_2, _mem_hazard_for_branch_T_5) @[4-soc/src/main/scala/riscv/core/Control.scala 403:25]
      node _io_branch_hazard_T = or(ex_hazard_for_branch, mem_hazard_for_branch) @[4-soc/src/main/scala/riscv/core/Control.scala 405:46]
      io.branch_hazard <= _io_branch_hazard_T @[4-soc/src/main/scala/riscv/core/Control.scala 405:22]
      io.jal_jalr_hazard <= is_jal_jalr_hazard @[4-soc/src/main/scala/riscv/core/Control.scala 407:24]
    else :
      when io.jump_flag : @[4-soc/src/main/scala/riscv/core/Control.scala 409:28]
        io.if_flush <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/Control.scala 413:17]


  module RegisterFile :
    input clock : Clock
    input reset : Reset
    output io : { flip write_enable : UInt<1>, flip write_address : UInt<5>, flip write_data : UInt<32>, flip read_address1 : UInt<5>, flip read_address2 : UInt<5>, read_data1 : UInt<32>, read_data2 : UInt<32>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>} @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]

    reg registers : UInt<32>[31], clock with :
      reset => (UInt<1>("h0"), registers) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    node _T = asUInt(reset) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 39:15]
    node _T_1 = eq(_T, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 39:8]
    when _T_1 : @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 39:23]
      node _T_2 = neq(io.write_address, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 40:46]
      node _T_3 = and(io.write_enable, _T_2) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 40:26]
      when _T_3 : @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 40:55]
        node _T_4 = sub(io.write_address, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 42:34]
        node _T_5 = tail(_T_4, 1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 42:34]
        registers[_T_5] <= io.write_data @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 42:41]
    node _io_read_data1_T = eq(io.read_address1, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 50:22]
    node _io_read_data1_T_1 = eq(io.write_address, io.read_address1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 53:43]
    node _io_read_data1_T_2 = and(io.write_enable, _io_read_data1_T_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 53:23]
    node _io_read_data1_T_3 = sub(io.read_address1, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 55:34]
    node _io_read_data1_T_4 = tail(_io_read_data1_T_3, 1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 55:34]
    node _io_read_data1_T_5 = mux(_io_read_data1_T_2, io.write_data, registers[_io_read_data1_T_4]) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:8]
    node _io_read_data1_T_6 = mux(_io_read_data1_T, UInt<1>("h0"), _io_read_data1_T_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 49:23]
    io.read_data1 <= _io_read_data1_T_6 @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 49:17]
    node _io_read_data2_T = eq(io.read_address2, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 60:22]
    node _io_read_data2_T_1 = eq(io.write_address, io.read_address2) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 63:43]
    node _io_read_data2_T_2 = and(io.write_enable, _io_read_data2_T_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 63:23]
    node _io_read_data2_T_3 = sub(io.read_address2, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 65:34]
    node _io_read_data2_T_4 = tail(_io_read_data2_T_3, 1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 65:34]
    node _io_read_data2_T_5 = mux(_io_read_data2_T_2, io.write_data, registers[_io_read_data2_T_4]) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:8]
    node _io_read_data2_T_6 = mux(_io_read_data2_T, UInt<1>("h0"), _io_read_data2_T_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 59:23]
    io.read_data2 <= _io_read_data2_T_6 @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 59:17]
    node _io_debug_read_data_T = eq(io.debug_read_address, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 70:27]
    node _io_debug_read_data_T_1 = eq(io.write_address, io.debug_read_address) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 73:43]
    node _io_debug_read_data_T_2 = and(io.write_enable, _io_debug_read_data_T_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 73:23]
    node _io_debug_read_data_T_3 = sub(io.debug_read_address, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 75:39]
    node _io_debug_read_data_T_4 = tail(_io_debug_read_data_T_3, 1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 75:39]
    node _io_debug_read_data_T_5 = mux(_io_debug_read_data_T_2, io.write_data, registers[_io_debug_read_data_T_4]) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:8]
    node _io_debug_read_data_T_6 = mux(_io_debug_read_data_T, UInt<1>("h0"), _io_debug_read_data_T_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 69:28]
    io.debug_read_data <= _io_debug_read_data_T_6 @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 69:22]

  module BranchTargetBuffer :
    input clock : Clock
    input reset : Reset
    output io : { flip pc : UInt<32>, predicted_pc : UInt<32>, predicted_taken : UInt<1>, flip update_valid : UInt<1>, flip update_pc : UInt<32>, flip update_target : UInt<32>, flip update_taken : UInt<1>} @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 46:14]

    wire _valid_WIRE : UInt<1>[32] @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[0] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[1] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[2] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[3] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[4] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[5] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[6] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[7] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[8] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[9] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[10] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[11] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[12] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[13] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[14] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[15] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[16] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[17] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[18] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[19] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[20] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[21] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[22] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[23] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[24] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[25] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[26] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[27] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[28] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[29] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[30] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    _valid_WIRE[31] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:32]
    reg valid : UInt<1>[32], clock with :
      reset => (reset, _valid_WIRE) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 60:24]
    reg tags : UInt<25>[32], clock with :
      reset => (UInt<1>("h0"), tags) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:20]
    reg targets : UInt<32>[32], clock with :
      reset => (UInt<1>("h0"), targets) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 62:20]
    wire _counters_WIRE : UInt<2>[32] @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[0] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[1] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[2] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[3] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[4] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[5] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[6] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[7] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[8] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[9] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[10] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[11] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[12] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[13] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[14] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[15] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[16] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[17] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[18] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[19] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[20] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[21] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[22] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[23] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[24] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[25] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[26] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[27] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[28] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[29] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[30] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    _counters_WIRE[31] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:33]
    reg counters : UInt<2>[32], clock with :
      reset => (reset, _counters_WIRE) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 66:25]
    node pred_index = bits(io.pc, 6, 2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 69:36]
    node pred_tag = bits(io.pc, 31, 7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 70:36]
    node _hit_T = eq(tags[pred_index], pred_tag) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 75:59]
    node hit = and(valid[pred_index], _hit_T) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 75:38]
    node _predict_taken_T = geq(counters[pred_index], UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:52]
    node predict_taken = and(hit, _predict_taken_T) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:27]
    io.predicted_taken <= predict_taken @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 79:22]
    node _io_predicted_pc_T = add(io.pc, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 81:68]
    node _io_predicted_pc_T_1 = tail(_io_predicted_pc_T, 1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 81:68]
    node _io_predicted_pc_T_2 = mux(predict_taken, targets[pred_index], _io_predicted_pc_T_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 81:25]
    io.predicted_pc <= _io_predicted_pc_T_2 @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 81:19]
    when io.update_valid : @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 84:25]
      node upd_index = bits(io.update_pc, 6, 2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 69:36]
      node upd_tag = bits(io.update_pc, 31, 7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 70:36]
      node _entry_hit_T = eq(tags[upd_index], upd_tag) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 87:58]
      node entry_hit = and(valid[upd_index], _entry_hit_T) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 87:38]
      when io.update_taken : @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 89:27]
        valid[upd_index] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 91:26]
        tags[upd_index] <= upd_tag @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 92:26]
        targets[upd_index] <= io.update_target @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 93:26]
        when entry_hit : @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 95:23]
          node _counters_T = eq(counters[upd_index], UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 96:56]
          node _counters_T_1 = add(counters[upd_index], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 96:90]
          node _counters_T_2 = tail(_counters_T_1, 1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 96:90]
          node _counters_T_3 = mux(_counters_T, UInt<2>("h3"), _counters_T_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 96:35]
          counters[upd_index] <= _counters_T_3 @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 96:29]
        else :
          counters[upd_index] <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 99:29]
      else :
        when entry_hit : @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 104:23]
          node _T = eq(counters[upd_index], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 105:34]
          when _T : @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 105:43]
            valid[upd_index] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 107:28]
          else :
            node _T_1 = gt(counters[upd_index], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 108:40]
            when _T_1 : @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 108:47]
              node _counters_T_4 = sub(counters[upd_index], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 109:54]
              node _counters_T_5 = tail(_counters_T_4, 1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 109:54]
              counters[upd_index] <= _counters_T_5 @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 109:31]


  module ReturnAddressStack :
    input clock : Clock
    input reset : Reset
    output io : { flip push : UInt<1>, flip push_addr : UInt<32>, flip pop : UInt<1>, predicted_addr : UInt<32>, valid : UInt<1>, flip restore : UInt<1>, flip restore_addr : UInt<32>, flip restore_valid : UInt<1>} @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 44:14]

    reg stack : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), stack) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 64:18]
    reg sp : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 65:22]
    node _tos_index_T = sub(sp, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 68:23]
    node _tos_index_T_1 = tail(_tos_index_T, 1) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 68:23]
    node tos_index = bits(_tos_index_T_1, 1, 0) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 68:29]
    node _io_valid_T = gt(sp, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 71:27]
    io.valid <= _io_valid_T @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 71:21]
    node _io_predicted_addr_T = mux(io.valid, stack[tos_index], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 72:27]
    io.predicted_addr <= _io_predicted_addr_T @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 72:21]
    when io.restore : @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 75:20]
      node _T = lt(sp, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 77:33]
      node _T_1 = and(io.restore_valid, _T) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 77:27]
      when _T_1 : @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 77:44]
        node _T_2 = bits(sp, 1, 0) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 78:15]
        stack[_T_2] <= io.restore_addr @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 78:41]
        node _sp_T = add(sp, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 79:47]
        node _sp_T_1 = tail(_sp_T, 1) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 79:47]
        sp <= _sp_T_1 @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 79:41]
    else :
      node _T_3 = and(io.push, io.pop) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 81:22]
      when _T_3 : @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 81:33]
        stack[tos_index] <= io.push_addr @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 84:22]
      else :
        when io.push : @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 85:23]
          node _T_4 = lt(sp, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 87:13]
          when _T_4 : @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 87:24]
            node _T_5 = bits(sp, 1, 0) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 88:15]
            stack[_T_5] <= io.push_addr @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 88:41]
            node _sp_T_2 = add(sp, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 89:47]
            node _sp_T_3 = tail(_sp_T_2, 1) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 89:47]
            sp <= _sp_T_3 @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 89:41]
          else :
            stack[0] <= stack[1] @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 93:18]
            stack[1] <= stack[2] @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 93:18]
            stack[2] <= stack[3] @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 93:18]
            stack[3] <= io.push_addr @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 95:24]
        else :
          when io.pop : @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 98:22]
            node _T_6 = gt(sp, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 100:13]
            when _T_6 : @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 100:20]
              node _sp_T_4 = sub(sp, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 101:16]
              node _sp_T_5 = tail(_sp_T_4, 1) @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 101:16]
              sp <= _sp_T_5 @[4-soc/src/main/scala/riscv/core/ReturnAddressStack.scala 101:10]


  module IndirectBTB :
    input clock : Clock
    input reset : Reset
    output io : { flip pc : UInt<32>, predicted_target : UInt<32>, hit : UInt<1>, flip update_valid : UInt<1>, flip update_pc : UInt<32>, flip update_rs1_hash : UInt<8>, flip update_target : UInt<32>} @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 59:14]

    wire _valid_WIRE : UInt<1>[8] @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:34]
    _valid_WIRE[0] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:34]
    _valid_WIRE[1] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:34]
    _valid_WIRE[2] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:34]
    _valid_WIRE[3] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:34]
    _valid_WIRE[4] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:34]
    _valid_WIRE[5] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:34]
    _valid_WIRE[6] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:34]
    _valid_WIRE[7] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:34]
    reg valid : UInt<1>[8], clock with :
      reset => (reset, _valid_WIRE) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 77:26]
    reg pc_tags : UInt<30>[8], clock with :
      reset => (UInt<1>("h0"), pc_tags) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 78:22]
    reg rs1_hashs : UInt<8>[8], clock with :
      reset => (UInt<1>("h0"), rs1_hashs) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 79:22]
    reg targets : UInt<32>[8], clock with :
      reset => (UInt<1>("h0"), targets) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 80:22]
    wire _ages_WIRE : UInt<3>[8] @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:34]
    _ages_WIRE[0] <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:34]
    _ages_WIRE[1] <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:34]
    _ages_WIRE[2] <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:34]
    _ages_WIRE[3] <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:34]
    _ages_WIRE[4] <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:34]
    _ages_WIRE[5] <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:34]
    _ages_WIRE[6] <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:34]
    _ages_WIRE[7] <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:34]
    reg ages : UInt<3>[8], clock with :
      reset => (reset, _ages_WIRE) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 81:26]
    node pred_pc_tag = bits(io.pc, 31, 2) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 84:36]
    node _pc_hit_vec_T = eq(pc_tags[0], pred_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_1 = and(valid[0], _pc_hit_vec_T) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_2 = eq(pc_tags[1], pred_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_3 = and(valid[1], _pc_hit_vec_T_2) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_4 = eq(pc_tags[2], pred_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_5 = and(valid[2], _pc_hit_vec_T_4) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_6 = eq(pc_tags[3], pred_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_7 = and(valid[3], _pc_hit_vec_T_6) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_8 = eq(pc_tags[4], pred_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_9 = and(valid[4], _pc_hit_vec_T_8) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_10 = eq(pc_tags[5], pred_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_11 = and(valid[5], _pc_hit_vec_T_10) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_12 = eq(pc_tags[6], pred_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_13 = and(valid[6], _pc_hit_vec_T_12) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    node _pc_hit_vec_T_14 = eq(pc_tags[7], pred_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:29]
    node _pc_hit_vec_T_15 = and(valid[7], _pc_hit_vec_T_14) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 93:14]
    wire pc_hit_vec : UInt<1>[8] @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 92:27]
    pc_hit_vec[0] <= _pc_hit_vec_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 92:27]
    pc_hit_vec[1] <= _pc_hit_vec_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 92:27]
    pc_hit_vec[2] <= _pc_hit_vec_T_5 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 92:27]
    pc_hit_vec[3] <= _pc_hit_vec_T_7 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 92:27]
    pc_hit_vec[4] <= _pc_hit_vec_T_9 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 92:27]
    pc_hit_vec[5] <= _pc_hit_vec_T_11 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 92:27]
    pc_hit_vec[6] <= _pc_hit_vec_T_13 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 92:27]
    pc_hit_vec[7] <= _pc_hit_vec_T_15 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 92:27]
    node hit_any_lo_lo = cat(pc_hit_vec[1], pc_hit_vec[0]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node hit_any_lo_hi = cat(pc_hit_vec[3], pc_hit_vec[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node hit_any_lo = cat(hit_any_lo_hi, hit_any_lo_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node hit_any_hi_lo = cat(pc_hit_vec[5], pc_hit_vec[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node hit_any_hi_hi = cat(pc_hit_vec[7], pc_hit_vec[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node hit_any_hi = cat(hit_any_hi_hi, hit_any_hi_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node _hit_any_T = cat(hit_any_hi, hit_any_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 95:28]
    node hit_any = orr(_hit_any_T) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 95:35]
    node _hit_ages_T = mux(pc_hit_vec[0], ages[0], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_1 = mux(pc_hit_vec[1], ages[1], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_2 = mux(pc_hit_vec[2], ages[2], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_3 = mux(pc_hit_vec[3], ages[3], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_4 = mux(pc_hit_vec[4], ages[4], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_5 = mux(pc_hit_vec[5], ages[5], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_6 = mux(pc_hit_vec[6], ages[6], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    node _hit_ages_T_7 = mux(pc_hit_vec[7], ages[7], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 100:8]
    wire hit_ages : UInt<3>[8] @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 99:25]
    hit_ages[0] <= _hit_ages_T @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 99:25]
    hit_ages[1] <= _hit_ages_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 99:25]
    hit_ages[2] <= _hit_ages_T_2 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 99:25]
    hit_ages[3] <= _hit_ages_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 99:25]
    hit_ages[4] <= _hit_ages_T_4 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 99:25]
    hit_ages[5] <= _hit_ages_T_5 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 99:25]
    hit_ages[6] <= _hit_ages_T_6 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 99:25]
    hit_ages[7] <= _hit_ages_T_7 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 99:25]
    node _min_age_T = lt(hit_ages[0], hit_ages[1]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_1 = mux(_min_age_T, hit_ages[0], hit_ages[1]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node _min_age_T_2 = lt(_min_age_T_1, hit_ages[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_3 = mux(_min_age_T_2, _min_age_T_1, hit_ages[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node _min_age_T_4 = lt(_min_age_T_3, hit_ages[3]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_5 = mux(_min_age_T_4, _min_age_T_3, hit_ages[3]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node _min_age_T_6 = lt(_min_age_T_5, hit_ages[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_7 = mux(_min_age_T_6, _min_age_T_5, hit_ages[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node _min_age_T_8 = lt(_min_age_T_7, hit_ages[5]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_9 = mux(_min_age_T_8, _min_age_T_7, hit_ages[5]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node _min_age_T_10 = lt(_min_age_T_9, hit_ages[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node _min_age_T_11 = mux(_min_age_T_10, _min_age_T_9, hit_ages[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node _min_age_T_12 = lt(_min_age_T_11, hit_ages[7]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:51]
    node min_age = mux(_min_age_T_12, _min_age_T_11, hit_ages[7]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 102:48]
    node _mru_vec_T = eq(ages[0], min_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_1 = and(pc_hit_vec[0], _mru_vec_T) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_2 = eq(ages[1], min_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_3 = and(pc_hit_vec[1], _mru_vec_T_2) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_4 = eq(ages[2], min_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_5 = and(pc_hit_vec[2], _mru_vec_T_4) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_6 = eq(ages[3], min_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_7 = and(pc_hit_vec[3], _mru_vec_T_6) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_8 = eq(ages[4], min_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_9 = and(pc_hit_vec[4], _mru_vec_T_8) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_10 = eq(ages[5], min_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_11 = and(pc_hit_vec[5], _mru_vec_T_10) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_12 = eq(ages[6], min_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_13 = and(pc_hit_vec[6], _mru_vec_T_12) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    node _mru_vec_T_14 = eq(ages[7], min_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:80]
    node _mru_vec_T_15 = and(pc_hit_vec[7], _mru_vec_T_14) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:68]
    wire mru_vec : UInt<1>[8] @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:26]
    mru_vec[0] <= _mru_vec_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:26]
    mru_vec[1] <= _mru_vec_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:26]
    mru_vec[2] <= _mru_vec_T_5 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:26]
    mru_vec[3] <= _mru_vec_T_7 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:26]
    mru_vec[4] <= _mru_vec_T_9 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:26]
    mru_vec[5] <= _mru_vec_T_11 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:26]
    mru_vec[6] <= _mru_vec_T_13 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:26]
    mru_vec[7] <= _mru_vec_T_15 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 103:26]
    node hit_index_lo_lo = cat(mru_vec[1], mru_vec[0]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node hit_index_lo_hi = cat(mru_vec[3], mru_vec[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node hit_index_lo = cat(hit_index_lo_hi, hit_index_lo_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node hit_index_hi_lo = cat(mru_vec[5], mru_vec[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node hit_index_hi_hi = cat(mru_vec[7], mru_vec[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node hit_index_hi = cat(hit_index_hi_hi, hit_index_hi_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node _hit_index_T = cat(hit_index_hi, hit_index_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 104:43]
    node _hit_index_T_1 = bits(_hit_index_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_2 = bits(_hit_index_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_3 = bits(_hit_index_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_4 = bits(_hit_index_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_5 = bits(_hit_index_T, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_6 = bits(_hit_index_T, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_7 = bits(_hit_index_T, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_8 = bits(_hit_index_T, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _hit_index_T_9 = mux(_hit_index_T_7, UInt<3>("h6"), UInt<3>("h7")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_10 = mux(_hit_index_T_6, UInt<3>("h5"), _hit_index_T_9) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_11 = mux(_hit_index_T_5, UInt<3>("h4"), _hit_index_T_10) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_12 = mux(_hit_index_T_4, UInt<2>("h3"), _hit_index_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_13 = mux(_hit_index_T_3, UInt<2>("h2"), _hit_index_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_index_T_14 = mux(_hit_index_T_2, UInt<1>("h1"), _hit_index_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node hit_index = mux(_hit_index_T_1, UInt<1>("h0"), _hit_index_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    io.hit <= hit_any @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 106:23]
    node _io_predicted_target_T = mux(hit_any, targets[hit_index], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 107:29]
    io.predicted_target <= _io_predicted_target_T @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 107:23]
    node _T = eq(io.update_valid, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 111:19]
    node _T_1 = and(hit_any, _T) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 111:16]
    when _T_1 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 111:37]
      when mru_vec[0] : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 114:24]
        ages[0] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 115:17]
      else :
        node _T_2 = lt(ages[0], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:38]
        node _T_3 = and(valid[0], _T_2) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:27]
        when _T_3 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:57]
          node _ages_0_T = add(ages[0], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          node _ages_0_T_1 = tail(_ages_0_T, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          ages[0] <= _ages_0_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:17]
      when mru_vec[1] : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 114:24]
        ages[1] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 115:17]
      else :
        node _T_4 = lt(ages[1], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:38]
        node _T_5 = and(valid[1], _T_4) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:27]
        when _T_5 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:57]
          node _ages_1_T = add(ages[1], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          node _ages_1_T_1 = tail(_ages_1_T, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          ages[1] <= _ages_1_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:17]
      when mru_vec[2] : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 114:24]
        ages[2] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 115:17]
      else :
        node _T_6 = lt(ages[2], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:38]
        node _T_7 = and(valid[2], _T_6) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:27]
        when _T_7 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:57]
          node _ages_2_T = add(ages[2], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          node _ages_2_T_1 = tail(_ages_2_T, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          ages[2] <= _ages_2_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:17]
      when mru_vec[3] : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 114:24]
        ages[3] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 115:17]
      else :
        node _T_8 = lt(ages[3], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:38]
        node _T_9 = and(valid[3], _T_8) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:27]
        when _T_9 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:57]
          node _ages_3_T = add(ages[3], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          node _ages_3_T_1 = tail(_ages_3_T, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          ages[3] <= _ages_3_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:17]
      when mru_vec[4] : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 114:24]
        ages[4] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 115:17]
      else :
        node _T_10 = lt(ages[4], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:38]
        node _T_11 = and(valid[4], _T_10) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:27]
        when _T_11 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:57]
          node _ages_4_T = add(ages[4], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          node _ages_4_T_1 = tail(_ages_4_T, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          ages[4] <= _ages_4_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:17]
      when mru_vec[5] : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 114:24]
        ages[5] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 115:17]
      else :
        node _T_12 = lt(ages[5], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:38]
        node _T_13 = and(valid[5], _T_12) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:27]
        when _T_13 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:57]
          node _ages_5_T = add(ages[5], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          node _ages_5_T_1 = tail(_ages_5_T, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          ages[5] <= _ages_5_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:17]
      when mru_vec[6] : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 114:24]
        ages[6] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 115:17]
      else :
        node _T_14 = lt(ages[6], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:38]
        node _T_15 = and(valid[6], _T_14) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:27]
        when _T_15 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:57]
          node _ages_6_T = add(ages[6], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          node _ages_6_T_1 = tail(_ages_6_T, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          ages[6] <= _ages_6_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:17]
      when mru_vec[7] : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 114:24]
        ages[7] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 115:17]
      else :
        node _T_16 = lt(ages[7], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:38]
        node _T_17 = and(valid[7], _T_16) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:27]
        when _T_17 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 116:57]
          node _ages_7_T = add(ages[7], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          node _ages_7_T_1 = tail(_ages_7_T, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:28]
          ages[7] <= _ages_7_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 117:17]
    when io.update_valid : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 123:25]
      node upd_pc_tag = bits(io.update_pc, 31, 2) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 84:36]
      node _existing_vec_T = eq(pc_tags[0], upd_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:31]
      node _existing_vec_T_1 = and(valid[0], _existing_vec_T) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:16]
      node _existing_vec_T_2 = eq(rs1_hashs[0], io.update_rs1_hash) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:64]
      node _existing_vec_T_3 = and(_existing_vec_T_1, _existing_vec_T_2) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:47]
      node _existing_vec_T_4 = eq(pc_tags[1], upd_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:31]
      node _existing_vec_T_5 = and(valid[1], _existing_vec_T_4) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:16]
      node _existing_vec_T_6 = eq(rs1_hashs[1], io.update_rs1_hash) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:64]
      node _existing_vec_T_7 = and(_existing_vec_T_5, _existing_vec_T_6) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:47]
      node _existing_vec_T_8 = eq(pc_tags[2], upd_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:31]
      node _existing_vec_T_9 = and(valid[2], _existing_vec_T_8) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:16]
      node _existing_vec_T_10 = eq(rs1_hashs[2], io.update_rs1_hash) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:64]
      node _existing_vec_T_11 = and(_existing_vec_T_9, _existing_vec_T_10) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:47]
      node _existing_vec_T_12 = eq(pc_tags[3], upd_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:31]
      node _existing_vec_T_13 = and(valid[3], _existing_vec_T_12) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:16]
      node _existing_vec_T_14 = eq(rs1_hashs[3], io.update_rs1_hash) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:64]
      node _existing_vec_T_15 = and(_existing_vec_T_13, _existing_vec_T_14) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:47]
      node _existing_vec_T_16 = eq(pc_tags[4], upd_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:31]
      node _existing_vec_T_17 = and(valid[4], _existing_vec_T_16) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:16]
      node _existing_vec_T_18 = eq(rs1_hashs[4], io.update_rs1_hash) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:64]
      node _existing_vec_T_19 = and(_existing_vec_T_17, _existing_vec_T_18) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:47]
      node _existing_vec_T_20 = eq(pc_tags[5], upd_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:31]
      node _existing_vec_T_21 = and(valid[5], _existing_vec_T_20) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:16]
      node _existing_vec_T_22 = eq(rs1_hashs[5], io.update_rs1_hash) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:64]
      node _existing_vec_T_23 = and(_existing_vec_T_21, _existing_vec_T_22) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:47]
      node _existing_vec_T_24 = eq(pc_tags[6], upd_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:31]
      node _existing_vec_T_25 = and(valid[6], _existing_vec_T_24) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:16]
      node _existing_vec_T_26 = eq(rs1_hashs[6], io.update_rs1_hash) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:64]
      node _existing_vec_T_27 = and(_existing_vec_T_25, _existing_vec_T_26) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:47]
      node _existing_vec_T_28 = eq(pc_tags[7], upd_pc_tag) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:31]
      node _existing_vec_T_29 = and(valid[7], _existing_vec_T_28) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:16]
      node _existing_vec_T_30 = eq(rs1_hashs[7], io.update_rs1_hash) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:64]
      node _existing_vec_T_31 = and(_existing_vec_T_29, _existing_vec_T_30) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 128:47]
      wire existing_vec : UInt<1>[8] @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 127:31]
      existing_vec[0] <= _existing_vec_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 127:31]
      existing_vec[1] <= _existing_vec_T_7 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 127:31]
      existing_vec[2] <= _existing_vec_T_11 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 127:31]
      existing_vec[3] <= _existing_vec_T_15 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 127:31]
      existing_vec[4] <= _existing_vec_T_19 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 127:31]
      existing_vec[5] <= _existing_vec_T_23 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 127:31]
      existing_vec[6] <= _existing_vec_T_27 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 127:31]
      existing_vec[7] <= _existing_vec_T_31 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 127:31]
      node existing_any_lo_lo = cat(existing_vec[1], existing_vec[0]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 130:39]
      node existing_any_lo_hi = cat(existing_vec[3], existing_vec[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 130:39]
      node existing_any_lo = cat(existing_any_lo_hi, existing_any_lo_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 130:39]
      node existing_any_hi_lo = cat(existing_vec[5], existing_vec[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 130:39]
      node existing_any_hi_hi = cat(existing_vec[7], existing_vec[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 130:39]
      node existing_any_hi = cat(existing_any_hi_hi, existing_any_hi_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 130:39]
      node _existing_any_T = cat(existing_any_hi, existing_any_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 130:39]
      node existing_any = orr(_existing_any_T) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 130:46]
      node existing_index_lo_lo = cat(existing_vec[1], existing_vec[0]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 131:55]
      node existing_index_lo_hi = cat(existing_vec[3], existing_vec[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 131:55]
      node existing_index_lo = cat(existing_index_lo_hi, existing_index_lo_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 131:55]
      node existing_index_hi_lo = cat(existing_vec[5], existing_vec[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 131:55]
      node existing_index_hi_hi = cat(existing_vec[7], existing_vec[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 131:55]
      node existing_index_hi = cat(existing_index_hi_hi, existing_index_hi_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 131:55]
      node _existing_index_T = cat(existing_index_hi, existing_index_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 131:55]
      node _existing_index_T_1 = bits(_existing_index_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _existing_index_T_2 = bits(_existing_index_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _existing_index_T_3 = bits(_existing_index_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _existing_index_T_4 = bits(_existing_index_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _existing_index_T_5 = bits(_existing_index_T, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _existing_index_T_6 = bits(_existing_index_T, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _existing_index_T_7 = bits(_existing_index_T, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _existing_index_T_8 = bits(_existing_index_T, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _existing_index_T_9 = mux(_existing_index_T_7, UInt<3>("h6"), UInt<3>("h7")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _existing_index_T_10 = mux(_existing_index_T_6, UInt<3>("h5"), _existing_index_T_9) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _existing_index_T_11 = mux(_existing_index_T_5, UInt<3>("h4"), _existing_index_T_10) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _existing_index_T_12 = mux(_existing_index_T_4, UInt<2>("h3"), _existing_index_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _existing_index_T_13 = mux(_existing_index_T_3, UInt<2>("h2"), _existing_index_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _existing_index_T_14 = mux(_existing_index_T_2, UInt<1>("h1"), _existing_index_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node existing_index = mux(_existing_index_T_1, UInt<1>("h0"), _existing_index_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _invalid_vec_T = eq(valid[0], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:60]
      node _invalid_vec_T_1 = eq(valid[1], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:60]
      node _invalid_vec_T_2 = eq(valid[2], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:60]
      node _invalid_vec_T_3 = eq(valid[3], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:60]
      node _invalid_vec_T_4 = eq(valid[4], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:60]
      node _invalid_vec_T_5 = eq(valid[5], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:60]
      node _invalid_vec_T_6 = eq(valid[6], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:60]
      node _invalid_vec_T_7 = eq(valid[7], UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:60]
      wire invalid_vec : UInt<1>[8] @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:32]
      invalid_vec[0] <= _invalid_vec_T @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:32]
      invalid_vec[1] <= _invalid_vec_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:32]
      invalid_vec[2] <= _invalid_vec_T_2 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:32]
      invalid_vec[3] <= _invalid_vec_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:32]
      invalid_vec[4] <= _invalid_vec_T_4 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:32]
      invalid_vec[5] <= _invalid_vec_T_5 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:32]
      invalid_vec[6] <= _invalid_vec_T_6 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:32]
      invalid_vec[7] <= _invalid_vec_T_7 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 134:32]
      node invalid_any_lo_lo = cat(invalid_vec[1], invalid_vec[0]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 135:37]
      node invalid_any_lo_hi = cat(invalid_vec[3], invalid_vec[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 135:37]
      node invalid_any_lo = cat(invalid_any_lo_hi, invalid_any_lo_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 135:37]
      node invalid_any_hi_lo = cat(invalid_vec[5], invalid_vec[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 135:37]
      node invalid_any_hi_hi = cat(invalid_vec[7], invalid_vec[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 135:37]
      node invalid_any_hi = cat(invalid_any_hi_hi, invalid_any_hi_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 135:37]
      node _invalid_any_T = cat(invalid_any_hi, invalid_any_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 135:37]
      node invalid_any = orr(_invalid_any_T) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 135:44]
      node invalid_index_lo_lo = cat(invalid_vec[1], invalid_vec[0]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 136:53]
      node invalid_index_lo_hi = cat(invalid_vec[3], invalid_vec[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 136:53]
      node invalid_index_lo = cat(invalid_index_lo_hi, invalid_index_lo_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 136:53]
      node invalid_index_hi_lo = cat(invalid_vec[5], invalid_vec[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 136:53]
      node invalid_index_hi_hi = cat(invalid_vec[7], invalid_vec[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 136:53]
      node invalid_index_hi = cat(invalid_index_hi_hi, invalid_index_hi_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 136:53]
      node _invalid_index_T = cat(invalid_index_hi, invalid_index_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 136:53]
      node _invalid_index_T_1 = bits(_invalid_index_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _invalid_index_T_2 = bits(_invalid_index_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _invalid_index_T_3 = bits(_invalid_index_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _invalid_index_T_4 = bits(_invalid_index_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _invalid_index_T_5 = bits(_invalid_index_T, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _invalid_index_T_6 = bits(_invalid_index_T, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _invalid_index_T_7 = bits(_invalid_index_T, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _invalid_index_T_8 = bits(_invalid_index_T, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _invalid_index_T_9 = mux(_invalid_index_T_7, UInt<3>("h6"), UInt<3>("h7")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _invalid_index_T_10 = mux(_invalid_index_T_6, UInt<3>("h5"), _invalid_index_T_9) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _invalid_index_T_11 = mux(_invalid_index_T_5, UInt<3>("h4"), _invalid_index_T_10) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _invalid_index_T_12 = mux(_invalid_index_T_4, UInt<2>("h3"), _invalid_index_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _invalid_index_T_13 = mux(_invalid_index_T_3, UInt<2>("h2"), _invalid_index_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _invalid_index_T_14 = mux(_invalid_index_T_2, UInt<1>("h1"), _invalid_index_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node invalid_index = mux(_invalid_index_T_1, UInt<1>("h0"), _invalid_index_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _oldest_age_T = gt(ages[0], ages[1]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:52]
      node _oldest_age_T_1 = mux(_oldest_age_T, ages[0], ages[1]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:49]
      node _oldest_age_T_2 = gt(_oldest_age_T_1, ages[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:52]
      node _oldest_age_T_3 = mux(_oldest_age_T_2, _oldest_age_T_1, ages[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:49]
      node _oldest_age_T_4 = gt(_oldest_age_T_3, ages[3]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:52]
      node _oldest_age_T_5 = mux(_oldest_age_T_4, _oldest_age_T_3, ages[3]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:49]
      node _oldest_age_T_6 = gt(_oldest_age_T_5, ages[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:52]
      node _oldest_age_T_7 = mux(_oldest_age_T_6, _oldest_age_T_5, ages[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:49]
      node _oldest_age_T_8 = gt(_oldest_age_T_7, ages[5]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:52]
      node _oldest_age_T_9 = mux(_oldest_age_T_8, _oldest_age_T_7, ages[5]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:49]
      node _oldest_age_T_10 = gt(_oldest_age_T_9, ages[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:52]
      node _oldest_age_T_11 = mux(_oldest_age_T_10, _oldest_age_T_9, ages[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:49]
      node _oldest_age_T_12 = gt(_oldest_age_T_11, ages[7]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:52]
      node oldest_age = mux(_oldest_age_T_12, _oldest_age_T_11, ages[7]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 139:49]
      node _oldest_vec_T = eq(ages[0], oldest_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:80]
      node _oldest_vec_T_1 = and(valid[0], _oldest_vec_T) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:68]
      node _oldest_vec_T_2 = eq(ages[1], oldest_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:80]
      node _oldest_vec_T_3 = and(valid[1], _oldest_vec_T_2) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:68]
      node _oldest_vec_T_4 = eq(ages[2], oldest_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:80]
      node _oldest_vec_T_5 = and(valid[2], _oldest_vec_T_4) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:68]
      node _oldest_vec_T_6 = eq(ages[3], oldest_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:80]
      node _oldest_vec_T_7 = and(valid[3], _oldest_vec_T_6) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:68]
      node _oldest_vec_T_8 = eq(ages[4], oldest_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:80]
      node _oldest_vec_T_9 = and(valid[4], _oldest_vec_T_8) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:68]
      node _oldest_vec_T_10 = eq(ages[5], oldest_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:80]
      node _oldest_vec_T_11 = and(valid[5], _oldest_vec_T_10) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:68]
      node _oldest_vec_T_12 = eq(ages[6], oldest_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:80]
      node _oldest_vec_T_13 = and(valid[6], _oldest_vec_T_12) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:68]
      node _oldest_vec_T_14 = eq(ages[7], oldest_age) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:80]
      node _oldest_vec_T_15 = and(valid[7], _oldest_vec_T_14) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:68]
      wire oldest_vec : UInt<1>[8] @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:31]
      oldest_vec[0] <= _oldest_vec_T_1 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:31]
      oldest_vec[1] <= _oldest_vec_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:31]
      oldest_vec[2] <= _oldest_vec_T_5 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:31]
      oldest_vec[3] <= _oldest_vec_T_7 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:31]
      oldest_vec[4] <= _oldest_vec_T_9 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:31]
      oldest_vec[5] <= _oldest_vec_T_11 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:31]
      oldest_vec[6] <= _oldest_vec_T_13 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:31]
      oldest_vec[7] <= _oldest_vec_T_15 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 140:31]
      node oldest_index_lo_lo = cat(oldest_vec[1], oldest_vec[0]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 141:51]
      node oldest_index_lo_hi = cat(oldest_vec[3], oldest_vec[2]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 141:51]
      node oldest_index_lo = cat(oldest_index_lo_hi, oldest_index_lo_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 141:51]
      node oldest_index_hi_lo = cat(oldest_vec[5], oldest_vec[4]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 141:51]
      node oldest_index_hi_hi = cat(oldest_vec[7], oldest_vec[6]) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 141:51]
      node oldest_index_hi = cat(oldest_index_hi_hi, oldest_index_hi_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 141:51]
      node _oldest_index_T = cat(oldest_index_hi, oldest_index_lo) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 141:51]
      node _oldest_index_T_1 = bits(_oldest_index_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _oldest_index_T_2 = bits(_oldest_index_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _oldest_index_T_3 = bits(_oldest_index_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _oldest_index_T_4 = bits(_oldest_index_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _oldest_index_T_5 = bits(_oldest_index_T, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _oldest_index_T_6 = bits(_oldest_index_T, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _oldest_index_T_7 = bits(_oldest_index_T, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _oldest_index_T_8 = bits(_oldest_index_T, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
      node _oldest_index_T_9 = mux(_oldest_index_T_7, UInt<3>("h6"), UInt<3>("h7")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _oldest_index_T_10 = mux(_oldest_index_T_6, UInt<3>("h5"), _oldest_index_T_9) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _oldest_index_T_11 = mux(_oldest_index_T_5, UInt<3>("h4"), _oldest_index_T_10) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _oldest_index_T_12 = mux(_oldest_index_T_4, UInt<2>("h3"), _oldest_index_T_11) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _oldest_index_T_13 = mux(_oldest_index_T_3, UInt<2>("h2"), _oldest_index_T_12) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _oldest_index_T_14 = mux(_oldest_index_T_2, UInt<1>("h1"), _oldest_index_T_13) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node oldest_index = mux(_oldest_index_T_1, UInt<1>("h0"), _oldest_index_T_14) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _target_index_T = mux(invalid_any, invalid_index, oldest_index) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 147:10]
      node target_index = mux(existing_any, existing_index, _target_index_T) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 144:27]
      valid[target_index] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 151:29]
      pc_tags[target_index] <= upd_pc_tag @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 152:29]
      rs1_hashs[target_index] <= io.update_rs1_hash @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 153:29]
      targets[target_index] <= io.update_target @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 154:29]
      node _T_18 = eq(UInt<1>("h0"), target_index) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:16]
      when _T_18 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:34]
        ages[0] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 159:17]
      else :
        node _T_19 = lt(ages[0], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:38]
        node _T_20 = and(valid[0], _T_19) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:27]
        when _T_20 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:57]
          node _ages_0_T_2 = add(ages[0], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          node _ages_0_T_3 = tail(_ages_0_T_2, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          ages[0] <= _ages_0_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:17]
      node _T_21 = eq(UInt<1>("h1"), target_index) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:16]
      when _T_21 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:34]
        ages[1] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 159:17]
      else :
        node _T_22 = lt(ages[1], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:38]
        node _T_23 = and(valid[1], _T_22) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:27]
        when _T_23 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:57]
          node _ages_1_T_2 = add(ages[1], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          node _ages_1_T_3 = tail(_ages_1_T_2, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          ages[1] <= _ages_1_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:17]
      node _T_24 = eq(UInt<2>("h2"), target_index) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:16]
      when _T_24 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:34]
        ages[2] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 159:17]
      else :
        node _T_25 = lt(ages[2], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:38]
        node _T_26 = and(valid[2], _T_25) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:27]
        when _T_26 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:57]
          node _ages_2_T_2 = add(ages[2], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          node _ages_2_T_3 = tail(_ages_2_T_2, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          ages[2] <= _ages_2_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:17]
      node _T_27 = eq(UInt<2>("h3"), target_index) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:16]
      when _T_27 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:34]
        ages[3] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 159:17]
      else :
        node _T_28 = lt(ages[3], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:38]
        node _T_29 = and(valid[3], _T_28) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:27]
        when _T_29 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:57]
          node _ages_3_T_2 = add(ages[3], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          node _ages_3_T_3 = tail(_ages_3_T_2, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          ages[3] <= _ages_3_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:17]
      node _T_30 = eq(UInt<3>("h4"), target_index) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:16]
      when _T_30 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:34]
        ages[4] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 159:17]
      else :
        node _T_31 = lt(ages[4], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:38]
        node _T_32 = and(valid[4], _T_31) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:27]
        when _T_32 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:57]
          node _ages_4_T_2 = add(ages[4], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          node _ages_4_T_3 = tail(_ages_4_T_2, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          ages[4] <= _ages_4_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:17]
      node _T_33 = eq(UInt<3>("h5"), target_index) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:16]
      when _T_33 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:34]
        ages[5] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 159:17]
      else :
        node _T_34 = lt(ages[5], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:38]
        node _T_35 = and(valid[5], _T_34) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:27]
        when _T_35 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:57]
          node _ages_5_T_2 = add(ages[5], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          node _ages_5_T_3 = tail(_ages_5_T_2, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          ages[5] <= _ages_5_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:17]
      node _T_36 = eq(UInt<3>("h6"), target_index) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:16]
      when _T_36 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:34]
        ages[6] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 159:17]
      else :
        node _T_37 = lt(ages[6], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:38]
        node _T_38 = and(valid[6], _T_37) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:27]
        when _T_38 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:57]
          node _ages_6_T_2 = add(ages[6], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          node _ages_6_T_3 = tail(_ages_6_T_2, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          ages[6] <= _ages_6_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:17]
      node _T_39 = eq(UInt<3>("h7"), target_index) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:16]
      when _T_39 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 158:34]
        ages[7] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 159:17]
      else :
        node _T_40 = lt(ages[7], UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:38]
        node _T_41 = and(valid[7], _T_40) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:27]
        when _T_41 : @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 160:57]
          node _ages_7_T_2 = add(ages[7], UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          node _ages_7_T_3 = tail(_ages_7_T_2, 1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:28]
          ages[7] <= _ages_7_T_3 @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 161:17]


  module InstructionFetch :
    input clock : Clock
    input reset : Reset
    output io : { flip stall_flag_ctrl : UInt<1>, flip jump_flag_id : UInt<1>, flip jump_address_id : UInt<32>, flip rom_instruction : UInt<32>, flip instruction_valid : UInt<1>, flip btb_mispredict : UInt<1>, flip btb_correction_addr : UInt<32>, flip btb_correct_prediction : UInt<1>, instruction_address : UInt<32>, id_instruction : UInt<32>, btb_predicted_taken : UInt<1>, btb_predicted_target : UInt<32>, flip btb_update_valid : UInt<1>, flip btb_update_pc : UInt<32>, flip btb_update_target : UInt<32>, flip btb_update_taken : UInt<1>, ras_predicted_valid : UInt<1>, ras_predicted_target : UInt<32>, flip ras_push : UInt<1>, flip ras_push_addr : UInt<32>, flip ras_pop : UInt<1>, flip ras_restore : UInt<1>, flip ras_restore_addr : UInt<32>, flip ras_restore_valid : UInt<1>, ibtb_predicted_valid : UInt<1>, ibtb_predicted_target : UInt<32>, flip ibtb_update_valid : UInt<1>, flip ibtb_update_pc : UInt<32>, flip ibtb_update_rs1_hash : UInt<8>, flip ibtb_update_target : UInt<32>} @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 67:14]

    reg pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h1000")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 116:19]
    inst btb of BranchTargetBuffer @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 119:19]
    btb.clock <= clock
    btb.reset <= reset
    btb.io.pc <= pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 120:13]
    io.btb_predicted_taken <= btb.io.predicted_taken @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 124:27]
    io.btb_predicted_target <= btb.io.predicted_pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 125:27]
    inst ras of ReturnAddressStack @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 128:19]
    ras.clock <= clock
    ras.reset <= reset
    inst ibtb of IndirectBTB @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 132:20]
    ibtb.clock <= clock
    ibtb.reset <= reset
    ibtb.io.pc <= pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 133:14]
    node _is_jalr_T = bits(io.rom_instruction, 6, 0) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 138:25]
    node is_jalr = eq(_is_jalr_T, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 138:32]
    node jalr_rs1 = bits(io.rom_instruction, 19, 15) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 139:25]
    node jalr_rd = bits(io.rom_instruction, 11, 7) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 140:25]
    node _is_ra_or_t0_T = eq(jalr_rs1, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 141:30]
    node _is_ra_or_t0_T_1 = eq(jalr_rs1, UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 141:50]
    node is_ra_or_t0 = or(_is_ra_or_t0_T, _is_ra_or_t0_T_1) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 141:38]
    node _is_return_T = and(is_jalr, is_ra_or_t0) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 142:29]
    node _is_return_T_1 = eq(jalr_rd, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 142:56]
    node is_return = and(_is_return_T, _is_return_T_1) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 142:44]
    node _speculative_ras_pop_T = and(is_return, io.instruction_valid) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 145:39]
    node _speculative_ras_pop_T_1 = eq(io.stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 145:66]
    node speculative_ras_pop = and(_speculative_ras_pop_T, _speculative_ras_pop_T_1) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 145:63]
    ras.io.push <= io.ras_push @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 148:24]
    ras.io.push_addr <= io.ras_push_addr @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 149:24]
    node _ras_io_pop_T = or(speculative_ras_pop, io.ras_pop) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 150:47]
    ras.io.pop <= _ras_io_pop_T @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 150:24]
    ras.io.restore <= io.ras_restore @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 151:24]
    ras.io.restore_addr <= io.ras_restore_addr @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 152:24]
    ras.io.restore_valid <= io.ras_restore_valid @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 153:24]
    node _io_ras_predicted_valid_T = and(ras.io.valid, speculative_ras_pop) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 156:43]
    io.ras_predicted_valid <= _io_ras_predicted_valid_T @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 156:27]
    io.ras_predicted_target <= ras.io.predicted_addr @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 157:27]
    node _is_indirect_jalr_T = eq(is_return, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 161:40]
    node _is_indirect_jalr_T_1 = and(is_jalr, _is_indirect_jalr_T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 161:37]
    node _is_indirect_jalr_T_2 = and(_is_indirect_jalr_T_1, io.instruction_valid) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 161:51]
    node _is_indirect_jalr_T_3 = eq(io.stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 161:78]
    node is_indirect_jalr = and(_is_indirect_jalr_T_2, _is_indirect_jalr_T_3) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 161:75]
    node ibtb_prediction_hit = and(ibtb.io.hit, is_indirect_jalr) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 162:41]
    io.ibtb_predicted_valid <= ibtb_prediction_hit @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 165:28]
    io.ibtb_predicted_target <= ibtb.io.predicted_target @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 166:28]
    reg pending_jump : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 172:34]
    reg pending_jump_addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 173:34]
    reg prev_jump_flag : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 181:31]
    prev_jump_flag <= io.jump_flag_id @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 181:31]
    reg prev_jump_addr : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 182:31]
    prev_jump_addr <= io.jump_address_id @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 182:31]
    node _T = or(io.jump_flag_id, prev_jump_flag) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 186:47]
    node _T_1 = and(io.stall_flag_ctrl, _T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 186:27]
    when _T_1 : @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 186:67]
      pending_jump <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 187:23]
      node _pending_jump_addr_T = mux(io.jump_flag_id, io.jump_address_id, prev_jump_addr) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 188:29]
      pending_jump_addr <= _pending_jump_addr_T @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 188:23]
    else :
      node _T_2 = eq(io.stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 189:14]
      when _T_2 : @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 189:35]
        pending_jump <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 191:18]
    node _take_pending_T = eq(io.stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 195:38]
    node take_pending = and(pending_jump, _take_pending_T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 195:35]
    node _take_current_T = eq(io.stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 197:41]
    node _take_current_T_1 = and(io.jump_flag_id, _take_current_T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 197:38]
    node _take_current_T_2 = eq(pending_jump, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 197:64]
    node _take_current_T_3 = and(_take_current_T_1, _take_current_T_2) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 197:61]
    node _take_current_T_4 = eq(io.btb_correct_prediction, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 197:81]
    node take_current = and(_take_current_T_3, _take_current_T_4) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 197:78]
    node _take_btb_correction_T = eq(io.stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 199:50]
    node take_btb_correction = and(io.btb_mispredict, _take_btb_correction_T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 199:47]
    node _default_next_pc_T = add(pc, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 215:51]
    node _default_next_pc_T_1 = tail(_default_next_pc_T, 1) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 215:51]
    node _default_next_pc_T_2 = mux(btb.io.predicted_taken, btb.io.predicted_pc, _default_next_pc_T_1) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 215:10]
    node _default_next_pc_T_3 = mux(ibtb_prediction_hit, ibtb.io.predicted_target, _default_next_pc_T_2) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 212:8]
    node default_next_pc = mux(io.ras_predicted_valid, ras.io.predicted_addr, _default_next_pc_T_3) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 209:28]
    node _next_pc_T = eq(io.instruction_valid, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 232:30]
    node _next_pc_T_1 = or(io.stall_flag_ctrl, _next_pc_T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 232:27]
    node _next_pc_T_2 = mux(_next_pc_T_1, pc, default_next_pc) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _next_pc_T_3 = mux(take_current, io.jump_address_id, _next_pc_T_2) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _next_pc_T_4 = mux(take_btb_correction, io.btb_correction_addr, _next_pc_T_3) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node next_pc = mux(take_pending, pending_jump_addr, _next_pc_T_4) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    pc <= next_pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 236:6]
    io.instruction_address <= pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 238:26]
    node _io_id_instruction_T = mux(io.instruction_valid, io.rom_instruction, UInt<32>("h13")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 239:32]
    io.id_instruction <= _io_id_instruction_T @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 239:26]
    btb.io.update_valid <= io.btb_update_valid @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 242:24]
    btb.io.update_pc <= io.btb_update_pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 243:24]
    btb.io.update_target <= io.btb_update_target @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 244:24]
    btb.io.update_taken <= io.btb_update_taken @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 245:24]
    ibtb.io.update_valid <= io.ibtb_update_valid @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 248:27]
    ibtb.io.update_pc <= io.ibtb_update_pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 249:27]
    ibtb.io.update_rs1_hash <= io.ibtb_update_rs1_hash @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 250:27]
    ibtb.io.update_target <= io.ibtb_update_target @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 251:27]

  module PipelineRegister :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h13")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<32>("h13") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h1000")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<32>("h1000") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_7 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_8 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module IF2ID :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip instruction : UInt<32>, flip instruction_address : UInt<32>, flip interrupt_flag : UInt<32>, flip btb_predicted_taken : UInt<1>, flip btb_predicted_target : UInt<32>, flip ras_predicted_valid : UInt<1>, flip ras_predicted_target : UInt<32>, flip ibtb_predicted_valid : UInt<1>, flip ibtb_predicted_target : UInt<32>, output_instruction : UInt<32>, output_instruction_address : UInt<32>, output_interrupt_flag : UInt<32>, output_btb_predicted_taken : UInt<1>, output_btb_predicted_target : UInt<32>, output_ras_predicted_valid : UInt<1>, output_ras_predicted_target : UInt<32>, output_ibtb_predicted_valid : UInt<1>, output_ibtb_predicted_target : UInt<32>} @[4-soc/src/main/scala/riscv/core/IF2ID.scala 26:14]

    inst instruction of PipelineRegister @[4-soc/src/main/scala/riscv/core/IF2ID.scala 50:27]
    instruction.clock <= clock
    instruction.reset <= reset
    instruction.io.in <= io.instruction @[4-soc/src/main/scala/riscv/core/IF2ID.scala 51:25]
    instruction.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 52:25]
    instruction.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 53:25]
    io.output_instruction <= instruction.io.out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 54:25]
    inst instruction_address of PipelineRegister_1 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 56:35]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io.in <= io.instruction_address @[4-soc/src/main/scala/riscv/core/IF2ID.scala 57:33]
    instruction_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 58:33]
    instruction_address.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 59:33]
    io.output_instruction_address <= instruction_address.io.out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 60:33]
    inst interrupt_flag of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 62:30]
    interrupt_flag.clock <= clock
    interrupt_flag.reset <= reset
    interrupt_flag.io.in <= io.interrupt_flag @[4-soc/src/main/scala/riscv/core/IF2ID.scala 63:28]
    interrupt_flag.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 64:28]
    interrupt_flag.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 65:28]
    io.output_interrupt_flag <= interrupt_flag.io.out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 66:28]
    inst btb_predicted_taken of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 69:35]
    btb_predicted_taken.clock <= clock
    btb_predicted_taken.reset <= reset
    btb_predicted_taken.io.in <= io.btb_predicted_taken @[4-soc/src/main/scala/riscv/core/IF2ID.scala 70:33]
    btb_predicted_taken.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 71:33]
    btb_predicted_taken.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 72:33]
    node _io_output_btb_predicted_taken_T = bits(btb_predicted_taken.io.out, 0, 0) @[4-soc/src/main/scala/riscv/core/IF2ID.scala 73:63]
    io.output_btb_predicted_taken <= _io_output_btb_predicted_taken_T @[4-soc/src/main/scala/riscv/core/IF2ID.scala 73:33]
    inst btb_predicted_target of PipelineRegister_4 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 75:36]
    btb_predicted_target.clock <= clock
    btb_predicted_target.reset <= reset
    btb_predicted_target.io.in <= io.btb_predicted_target @[4-soc/src/main/scala/riscv/core/IF2ID.scala 76:34]
    btb_predicted_target.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 77:34]
    btb_predicted_target.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 78:34]
    io.output_btb_predicted_target <= btb_predicted_target.io.out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 79:34]
    inst ras_predicted_valid of PipelineRegister_5 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 82:35]
    ras_predicted_valid.clock <= clock
    ras_predicted_valid.reset <= reset
    ras_predicted_valid.io.in <= io.ras_predicted_valid @[4-soc/src/main/scala/riscv/core/IF2ID.scala 83:33]
    ras_predicted_valid.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 84:33]
    ras_predicted_valid.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 85:33]
    node _io_output_ras_predicted_valid_T = bits(ras_predicted_valid.io.out, 0, 0) @[4-soc/src/main/scala/riscv/core/IF2ID.scala 86:63]
    io.output_ras_predicted_valid <= _io_output_ras_predicted_valid_T @[4-soc/src/main/scala/riscv/core/IF2ID.scala 86:33]
    inst ras_predicted_target of PipelineRegister_6 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 88:36]
    ras_predicted_target.clock <= clock
    ras_predicted_target.reset <= reset
    ras_predicted_target.io.in <= io.ras_predicted_target @[4-soc/src/main/scala/riscv/core/IF2ID.scala 89:34]
    ras_predicted_target.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 90:34]
    ras_predicted_target.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 91:34]
    io.output_ras_predicted_target <= ras_predicted_target.io.out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 92:34]
    inst ibtb_predicted_valid of PipelineRegister_7 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 95:36]
    ibtb_predicted_valid.clock <= clock
    ibtb_predicted_valid.reset <= reset
    ibtb_predicted_valid.io.in <= io.ibtb_predicted_valid @[4-soc/src/main/scala/riscv/core/IF2ID.scala 96:34]
    ibtb_predicted_valid.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 97:34]
    ibtb_predicted_valid.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 98:34]
    node _io_output_ibtb_predicted_valid_T = bits(ibtb_predicted_valid.io.out, 0, 0) @[4-soc/src/main/scala/riscv/core/IF2ID.scala 99:65]
    io.output_ibtb_predicted_valid <= _io_output_ibtb_predicted_valid_T @[4-soc/src/main/scala/riscv/core/IF2ID.scala 99:34]
    inst ibtb_predicted_target of PipelineRegister_8 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 101:37]
    ibtb_predicted_target.clock <= clock
    ibtb_predicted_target.reset <= reset
    ibtb_predicted_target.io.in <= io.ibtb_predicted_target @[4-soc/src/main/scala/riscv/core/IF2ID.scala 102:35]
    ibtb_predicted_target.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 103:35]
    ibtb_predicted_target.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 104:35]
    io.output_ibtb_predicted_target <= ibtb_predicted_target.io.out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 105:35]

  module InstructionDecode :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction : UInt<32>, flip instruction_address : UInt<32>, flip reg1_data : UInt<32>, flip reg2_data : UInt<32>, flip forward_from_mem : UInt<32>, flip forward_from_wb : UInt<32>, flip reg1_forward : UInt<2>, flip reg2_forward : UInt<2>, flip interrupt_assert : UInt<1>, flip interrupt_handler_address : UInt<32>, flip branch_hazard : UInt<1>, regs_reg1_read_address : UInt<5>, regs_reg2_read_address : UInt<5>, ex_immediate : UInt<32>, ex_aluop1_source : UInt<1>, ex_aluop2_source : UInt<1>, ex_memory_read_enable : UInt<1>, ex_memory_write_enable : UInt<1>, ex_reg_write_source : UInt<2>, ex_reg_write_enable : UInt<1>, ex_reg_write_address : UInt<5>, ex_csr_address : UInt<12>, ex_csr_write_enable : UInt<1>, ctrl_jump_instruction : UInt<1>, clint_jump_flag : UInt<1>, clint_jump_address : UInt<32>, if_jump_flag : UInt<1>, if_jump_address : UInt<32>} @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]

    node opcode = bits(io.instruction, 6, 0) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 45:30]
    node funct3 = bits(io.instruction, 14, 12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 46:30]
    node funct7 = bits(io.instruction, 31, 25) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 47:30]
    node rd = bits(io.instruction, 11, 7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 48:30]
    node rs1 = bits(io.instruction, 19, 15) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 49:30]
    node rs2 = bits(io.instruction, 24, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 50:30]
    node _csr_uses_uimm_T = eq(opcode, UInt<7>("h73")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 54:30]
    node _csr_uses_uimm_T_1 = eq(funct3, UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 55:12]
    node _csr_uses_uimm_T_2 = eq(funct3, UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 56:14]
    node _csr_uses_uimm_T_3 = or(_csr_uses_uimm_T_1, _csr_uses_uimm_T_2) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 55:43]
    node _csr_uses_uimm_T_4 = eq(funct3, UInt<3>("h6")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 57:14]
    node _csr_uses_uimm_T_5 = or(_csr_uses_uimm_T_3, _csr_uses_uimm_T_4) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 56:45]
    node csr_uses_uimm = and(_csr_uses_uimm_T, _csr_uses_uimm_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 54:51]
    node _uses_rs1_T = eq(opcode, UInt<6>("h33")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 59:26]
    node _uses_rs1_T_1 = eq(opcode, UInt<5>("h13")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 59:62]
    node _uses_rs1_T_2 = or(_uses_rs1_T, _uses_rs1_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 59:51]
    node _uses_rs1_T_3 = eq(opcode, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:13]
    node _uses_rs1_T_4 = or(_uses_rs1_T_2, _uses_rs1_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 59:86]
    node _uses_rs1_T_5 = eq(opcode, UInt<6>("h23")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:48]
    node _uses_rs1_T_6 = or(_uses_rs1_T_4, _uses_rs1_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:37]
    node _uses_rs1_T_7 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:83]
    node _uses_rs1_T_8 = or(_uses_rs1_T_6, _uses_rs1_T_7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:72]
    node _uses_rs1_T_9 = eq(opcode, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:13]
    node _uses_rs1_T_10 = or(_uses_rs1_T_8, _uses_rs1_T_9) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:107]
    node _uses_rs1_T_11 = eq(opcode, UInt<7>("h73")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:47]
    node _uses_rs1_T_12 = eq(csr_uses_uimm, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:71]
    node _uses_rs1_T_13 = and(_uses_rs1_T_11, _uses_rs1_T_12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:68]
    node uses_rs1 = or(_uses_rs1_T_10, _uses_rs1_T_13) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:36]
    node _uses_rs2_T = eq(opcode, UInt<6>("h33")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:26]
    node _uses_rs2_T_1 = eq(opcode, UInt<6>("h23")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:62]
    node _uses_rs2_T_2 = or(_uses_rs2_T, _uses_rs2_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:51]
    node _uses_rs2_T_3 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:97]
    node uses_rs2 = or(_uses_rs2_T_2, _uses_rs2_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:86]
    node _io_regs_reg1_read_address_T = mux(uses_rs1, rs1, UInt<5>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 64:35]
    io.regs_reg1_read_address <= _io_regs_reg1_read_address_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 64:29]
    node _io_regs_reg2_read_address_T = mux(uses_rs2, rs2, UInt<5>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 65:35]
    io.regs_reg2_read_address <= _io_regs_reg2_read_address_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 65:29]
    node _io_ex_immediate_T = bits(io.instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 68:32]
    node _io_ex_immediate_T_1 = mux(_io_ex_immediate_T, UInt<20>("hfffff"), UInt<20>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 68:13]
    node _io_ex_immediate_T_2 = bits(io.instruction, 31, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 68:53]
    node _io_ex_immediate_T_3 = cat(_io_ex_immediate_T_1, _io_ex_immediate_T_2) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 68:8]
    node _io_ex_immediate_T_4 = bits(io.instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 71:56]
    node _io_ex_immediate_T_5 = mux(_io_ex_immediate_T_4, UInt<21>("h1fffff"), UInt<21>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 71:37]
    node _io_ex_immediate_T_6 = bits(io.instruction, 30, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 71:77]
    node _io_ex_immediate_T_7 = cat(_io_ex_immediate_T_5, _io_ex_immediate_T_6) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 71:32]
    node _io_ex_immediate_T_8 = bits(io.instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 72:56]
    node _io_ex_immediate_T_9 = mux(_io_ex_immediate_T_8, UInt<21>("h1fffff"), UInt<21>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 72:37]
    node _io_ex_immediate_T_10 = bits(io.instruction, 30, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 72:77]
    node _io_ex_immediate_T_11 = cat(_io_ex_immediate_T_9, _io_ex_immediate_T_10) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 72:32]
    node _io_ex_immediate_T_12 = bits(io.instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 73:56]
    node _io_ex_immediate_T_13 = mux(_io_ex_immediate_T_12, UInt<21>("h1fffff"), UInt<21>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 73:37]
    node _io_ex_immediate_T_14 = bits(io.instruction, 30, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 73:77]
    node _io_ex_immediate_T_15 = cat(_io_ex_immediate_T_13, _io_ex_immediate_T_14) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 73:32]
    node _io_ex_immediate_T_16 = bits(io.instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:56]
    node _io_ex_immediate_T_17 = mux(_io_ex_immediate_T_16, UInt<21>("h1fffff"), UInt<21>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:37]
    node _io_ex_immediate_T_18 = bits(io.instruction, 30, 25) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:77]
    node _io_ex_immediate_T_19 = bits(io.instruction, 11, 7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:101]
    node io_ex_immediate_hi = cat(_io_ex_immediate_T_17, _io_ex_immediate_T_18) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:32]
    node _io_ex_immediate_T_20 = cat(io_ex_immediate_hi, _io_ex_immediate_T_19) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:32]
    node _io_ex_immediate_T_21 = bits(io.instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 76:32]
    node _io_ex_immediate_T_22 = mux(_io_ex_immediate_T_21, UInt<20>("hfffff"), UInt<20>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 76:13]
    node _io_ex_immediate_T_23 = bits(io.instruction, 7, 7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 77:23]
    node _io_ex_immediate_T_24 = bits(io.instruction, 30, 25) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 78:23]
    node _io_ex_immediate_T_25 = bits(io.instruction, 11, 8) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 79:23]
    node io_ex_immediate_lo = cat(_io_ex_immediate_T_25, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node io_ex_immediate_hi_hi = cat(_io_ex_immediate_T_22, _io_ex_immediate_T_23) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node io_ex_immediate_hi_1 = cat(io_ex_immediate_hi_hi, _io_ex_immediate_T_24) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node _io_ex_immediate_T_26 = cat(io_ex_immediate_hi_1, io_ex_immediate_lo) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node _io_ex_immediate_T_27 = bits(io.instruction, 31, 12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 82:47]
    node _io_ex_immediate_T_28 = cat(_io_ex_immediate_T_27, UInt<12>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 82:32]
    node _io_ex_immediate_T_29 = bits(io.instruction, 31, 12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 83:47]
    node _io_ex_immediate_T_30 = cat(_io_ex_immediate_T_29, UInt<12>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 83:32]
    node _io_ex_immediate_T_31 = bits(io.instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 85:32]
    node _io_ex_immediate_T_32 = mux(_io_ex_immediate_T_31, UInt<12>("hfff"), UInt<12>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 85:13]
    node _io_ex_immediate_T_33 = bits(io.instruction, 19, 12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 86:23]
    node _io_ex_immediate_T_34 = bits(io.instruction, 20, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 87:23]
    node _io_ex_immediate_T_35 = bits(io.instruction, 30, 21) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 88:23]
    node io_ex_immediate_lo_1 = cat(_io_ex_immediate_T_35, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node io_ex_immediate_hi_hi_1 = cat(_io_ex_immediate_T_32, _io_ex_immediate_T_33) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node io_ex_immediate_hi_2 = cat(io_ex_immediate_hi_hi_1, _io_ex_immediate_T_34) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node _io_ex_immediate_T_36 = cat(io_ex_immediate_hi_2, io_ex_immediate_lo_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node _io_ex_immediate_T_37 = eq(UInt<5>("h13"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_38 = mux(_io_ex_immediate_T_37, _io_ex_immediate_T_7, _io_ex_immediate_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_39 = eq(UInt<2>("h3"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_40 = mux(_io_ex_immediate_T_39, _io_ex_immediate_T_11, _io_ex_immediate_T_38) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_41 = eq(UInt<7>("h67"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_42 = mux(_io_ex_immediate_T_41, _io_ex_immediate_T_15, _io_ex_immediate_T_40) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_43 = eq(UInt<6>("h23"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_44 = mux(_io_ex_immediate_T_43, _io_ex_immediate_T_20, _io_ex_immediate_T_42) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_45 = eq(UInt<7>("h63"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_46 = mux(_io_ex_immediate_T_45, _io_ex_immediate_T_26, _io_ex_immediate_T_44) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_47 = eq(UInt<6>("h37"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_48 = mux(_io_ex_immediate_T_47, _io_ex_immediate_T_28, _io_ex_immediate_T_46) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_49 = eq(UInt<5>("h17"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_50 = mux(_io_ex_immediate_T_49, _io_ex_immediate_T_30, _io_ex_immediate_T_48) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_51 = eq(UInt<7>("h6f"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_52 = mux(_io_ex_immediate_T_51, _io_ex_immediate_T_36, _io_ex_immediate_T_50) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    io.ex_immediate <= _io_ex_immediate_T_52 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 66:19]
    node _io_ex_aluop1_source_T = eq(opcode, UInt<5>("h17")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:12]
    node _io_ex_aluop1_source_T_1 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:45]
    node _io_ex_aluop1_source_T_2 = or(_io_ex_aluop1_source_T, _io_ex_aluop1_source_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:35]
    node _io_ex_aluop1_source_T_3 = eq(opcode, UInt<7>("h6f")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:78]
    node _io_ex_aluop1_source_T_4 = or(_io_ex_aluop1_source_T_2, _io_ex_aluop1_source_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:68]
    node _io_ex_aluop1_source_T_5 = mux(_io_ex_aluop1_source_T_4, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 93:29]
    io.ex_aluop1_source <= _io_ex_aluop1_source_T_5 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 93:23]
    node _io_ex_aluop2_source_T = eq(opcode, UInt<6>("h33")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 99:12]
    node _io_ex_aluop2_source_T_1 = mux(_io_ex_aluop2_source_T, UInt<1>("h0"), UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 98:29]
    io.ex_aluop2_source <= _io_ex_aluop2_source_T_1 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 98:23]
    node _io_ex_memory_read_enable_T = eq(opcode, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 103:39]
    io.ex_memory_read_enable <= _io_ex_memory_read_enable_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 103:29]
    node _io_ex_memory_write_enable_T = eq(opcode, UInt<6>("h23")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 104:39]
    io.ex_memory_write_enable <= _io_ex_memory_write_enable_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 104:29]
    node _io_ex_reg_write_source_T = eq(UInt<2>("h3"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_1 = mux(_io_ex_reg_write_source_T, UInt<2>("h1"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_2 = eq(UInt<7>("h73"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_3 = mux(_io_ex_reg_write_source_T_2, UInt<2>("h2"), _io_ex_reg_write_source_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_4 = eq(UInt<7>("h6f"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_5 = mux(_io_ex_reg_write_source_T_4, UInt<2>("h3"), _io_ex_reg_write_source_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_6 = eq(UInt<7>("h67"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_7 = mux(_io_ex_reg_write_source_T_6, UInt<2>("h3"), _io_ex_reg_write_source_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    io.ex_reg_write_source <= _io_ex_reg_write_source_T_7 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 105:26]
    node _io_ex_reg_write_enable_T = eq(opcode, UInt<6>("h33")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:37]
    node _io_ex_reg_write_enable_T_1 = eq(opcode, UInt<5>("h13")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:73]
    node _io_ex_reg_write_enable_T_2 = or(_io_ex_reg_write_enable_T, _io_ex_reg_write_enable_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:62]
    node _io_ex_reg_write_enable_T_3 = eq(opcode, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:13]
    node _io_ex_reg_write_enable_T_4 = or(_io_ex_reg_write_enable_T_2, _io_ex_reg_write_enable_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:97]
    node _io_ex_reg_write_enable_T_5 = eq(opcode, UInt<5>("h17")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:48]
    node _io_ex_reg_write_enable_T_6 = or(_io_ex_reg_write_enable_T_4, _io_ex_reg_write_enable_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:37]
    node _io_ex_reg_write_enable_T_7 = eq(opcode, UInt<6>("h37")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:83]
    node _io_ex_reg_write_enable_T_8 = or(_io_ex_reg_write_enable_T_6, _io_ex_reg_write_enable_T_7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:72]
    node _io_ex_reg_write_enable_T_9 = eq(opcode, UInt<7>("h6f")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:13]
    node _io_ex_reg_write_enable_T_10 = or(_io_ex_reg_write_enable_T_8, _io_ex_reg_write_enable_T_9) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:105]
    node _io_ex_reg_write_enable_T_11 = eq(opcode, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:46]
    node _io_ex_reg_write_enable_T_12 = or(_io_ex_reg_write_enable_T_10, _io_ex_reg_write_enable_T_11) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:35]
    node _io_ex_reg_write_enable_T_13 = eq(opcode, UInt<7>("h73")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:80]
    node _io_ex_reg_write_enable_T_14 = or(_io_ex_reg_write_enable_T_12, _io_ex_reg_write_enable_T_13) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:69]
    io.ex_reg_write_enable <= _io_ex_reg_write_enable_T_14 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:26]
    node _io_ex_reg_write_address_T = bits(io.instruction, 11, 7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 119:44]
    io.ex_reg_write_address <= _io_ex_reg_write_address_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 119:27]
    node _io_ex_csr_address_T = bits(io.instruction, 31, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 120:44]
    io.ex_csr_address <= _io_ex_csr_address_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 120:27]
    node _io_ex_csr_write_enable_T = eq(opcode, UInt<7>("h73")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 121:37]
    node _io_ex_csr_write_enable_T_1 = eq(funct3, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 122:12]
    node _io_ex_csr_write_enable_T_2 = eq(funct3, UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 122:52]
    node _io_ex_csr_write_enable_T_3 = or(_io_ex_csr_write_enable_T_1, _io_ex_csr_write_enable_T_2) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 122:42]
    node _io_ex_csr_write_enable_T_4 = eq(funct3, UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 123:14]
    node _io_ex_csr_write_enable_T_5 = or(_io_ex_csr_write_enable_T_3, _io_ex_csr_write_enable_T_4) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 122:83]
    node _io_ex_csr_write_enable_T_6 = eq(funct3, UInt<3>("h6")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 123:54]
    node _io_ex_csr_write_enable_T_7 = or(_io_ex_csr_write_enable_T_5, _io_ex_csr_write_enable_T_6) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 123:44]
    node _io_ex_csr_write_enable_T_8 = eq(funct3, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 124:14]
    node _io_ex_csr_write_enable_T_9 = or(_io_ex_csr_write_enable_T_7, _io_ex_csr_write_enable_T_8) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 123:85]
    node _io_ex_csr_write_enable_T_10 = eq(funct3, UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 124:54]
    node _io_ex_csr_write_enable_T_11 = or(_io_ex_csr_write_enable_T_9, _io_ex_csr_write_enable_T_10) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 124:44]
    node _io_ex_csr_write_enable_T_12 = and(_io_ex_csr_write_enable_T, _io_ex_csr_write_enable_T_11) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 121:59]
    io.ex_csr_write_enable <= _io_ex_csr_write_enable_T_12 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 121:26]
    node _reg1_data_forwarded_T = eq(UInt<2>("h0"), io.reg1_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_1 = mux(_reg1_data_forwarded_T, io.reg1_data, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_2 = eq(UInt<2>("h2"), io.reg1_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_3 = mux(_reg1_data_forwarded_T_2, io.forward_from_wb, _reg1_data_forwarded_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_4 = eq(UInt<2>("h1"), io.reg1_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node reg1_data_forwarded = mux(_reg1_data_forwarded_T_4, io.forward_from_mem, _reg1_data_forwarded_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg2_data_forwarded_T = eq(UInt<2>("h0"), io.reg2_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_1 = mux(_reg2_data_forwarded_T, io.reg2_data, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_2 = eq(UInt<2>("h2"), io.reg2_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_3 = mux(_reg2_data_forwarded_T_2, io.forward_from_wb, _reg2_data_forwarded_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_4 = eq(UInt<2>("h1"), io.reg2_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node reg2_data_forwarded = mux(_reg2_data_forwarded_T_4, io.forward_from_mem, _reg2_data_forwarded_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node reg1_data = mux(uses_rs1, reg1_data_forwarded, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 143:22]
    node reg2_data = mux(uses_rs2, reg2_data_forwarded, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 144:22]
    node _io_ctrl_jump_instruction_T = eq(opcode, UInt<7>("h6f")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 145:38]
    node _io_ctrl_jump_instruction_T_1 = eq(opcode, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 146:13]
    node _io_ctrl_jump_instruction_T_2 = or(_io_ctrl_jump_instruction_T, _io_ctrl_jump_instruction_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 145:59]
    node _io_ctrl_jump_instruction_T_3 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 147:13]
    node _io_ctrl_jump_instruction_T_4 = or(_io_ctrl_jump_instruction_T_2, _io_ctrl_jump_instruction_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 146:36]
    io.ctrl_jump_instruction <= _io_ctrl_jump_instruction_T_4 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 145:28]
    node _branch_taken_T = eq(io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 154:22]
    node _branch_taken_T_1 = eq(opcode, UInt<7>("h6f")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 155:12]
    node _branch_taken_T_2 = eq(opcode, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 156:15]
    node _branch_taken_T_3 = or(_branch_taken_T_1, _branch_taken_T_2) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 155:33]
    node _branch_taken_T_4 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 157:15]
    node _branch_taken_T_5 = eq(reg1_data, reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 162:48]
    node _branch_taken_T_6 = neq(reg1_data, reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 163:48]
    node _branch_taken_T_7 = asSInt(reg1_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 164:48]
    node _branch_taken_T_8 = asSInt(reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 164:67]
    node _branch_taken_T_9 = lt(_branch_taken_T_7, _branch_taken_T_8) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 164:55]
    node _branch_taken_T_10 = asSInt(reg1_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 165:48]
    node _branch_taken_T_11 = asSInt(reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 165:68]
    node _branch_taken_T_12 = geq(_branch_taken_T_10, _branch_taken_T_11) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 165:55]
    node _branch_taken_T_13 = lt(reg1_data, reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 166:55]
    node _branch_taken_T_14 = geq(reg1_data, reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 167:55]
    node _branch_taken_T_15 = eq(UInt<1>("h0"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_16 = mux(_branch_taken_T_15, _branch_taken_T_5, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_17 = eq(UInt<1>("h1"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_18 = mux(_branch_taken_T_17, _branch_taken_T_6, _branch_taken_T_16) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_19 = eq(UInt<3>("h4"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_20 = mux(_branch_taken_T_19, _branch_taken_T_9, _branch_taken_T_18) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_21 = eq(UInt<3>("h5"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_22 = mux(_branch_taken_T_21, _branch_taken_T_12, _branch_taken_T_20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_23 = eq(UInt<3>("h6"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_24 = mux(_branch_taken_T_23, _branch_taken_T_13, _branch_taken_T_22) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_25 = eq(UInt<3>("h7"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_26 = mux(_branch_taken_T_25, _branch_taken_T_14, _branch_taken_T_24) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_27 = and(_branch_taken_T_4, _branch_taken_T_26) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 157:39]
    node _branch_taken_T_28 = or(_branch_taken_T_3, _branch_taken_T_27) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 156:38]
    node branch_taken = and(_branch_taken_T, _branch_taken_T_28) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 154:40]
    node _io_if_jump_flag_T = or(branch_taken, io.interrupt_assert) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 172:35]
    io.if_jump_flag <= _io_if_jump_flag_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 172:19]
    node _jalr_target_T = add(reg1_data, io.ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 174:36]
    node _jalr_target_T_1 = tail(_jalr_target_T, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 174:36]
    node _jalr_target_T_2 = bits(_jalr_target_T_1, 31, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 174:54]
    node jalr_target = cat(_jalr_target_T_2, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 174:24]
    node _io_if_jump_address_T = add(io.instruction_address, io.ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 181:55]
    node _io_if_jump_address_T_1 = tail(_io_if_jump_address_T, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 181:55]
    node _io_if_jump_address_T_2 = add(io.instruction_address, io.ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 182:55]
    node _io_if_jump_address_T_3 = tail(_io_if_jump_address_T_2, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 182:55]
    node _io_if_jump_address_T_4 = eq(UInt<7>("h63"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_5 = mux(_io_if_jump_address_T_4, _io_if_jump_address_T_1, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_6 = eq(UInt<7>("h6f"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_7 = mux(_io_if_jump_address_T_6, _io_if_jump_address_T_3, _io_if_jump_address_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_8 = eq(UInt<7>("h67"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_9 = mux(_io_if_jump_address_T_8, jalr_target, _io_if_jump_address_T_7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_10 = mux(io.interrupt_assert, io.interrupt_handler_address, _io_if_jump_address_T_9) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 176:28]
    io.if_jump_address <= _io_if_jump_address_T_10 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 176:22]
    io.clint_jump_flag <= io.ctrl_jump_instruction @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 187:22]
    node _io_clint_jump_address_T = add(io.instruction_address, io.ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 193:53]
    node _io_clint_jump_address_T_1 = tail(_io_clint_jump_address_T, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 193:53]
    node _io_clint_jump_address_T_2 = add(io.instruction_address, io.ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 194:53]
    node _io_clint_jump_address_T_3 = tail(_io_clint_jump_address_T_2, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 194:53]
    node _io_clint_jump_address_T_4 = eq(UInt<7>("h63"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_5 = mux(_io_clint_jump_address_T_4, _io_clint_jump_address_T_1, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_6 = eq(UInt<7>("h6f"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_7 = mux(_io_clint_jump_address_T_6, _io_clint_jump_address_T_3, _io_clint_jump_address_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_8 = eq(UInt<7>("h67"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_9 = mux(_io_clint_jump_address_T_8, jalr_target, _io_clint_jump_address_T_7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    io.clint_jump_address <= _io_clint_jump_address_T_9 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 188:25]

  module PipelineRegister_9 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h13")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<32>("h13") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_10 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h1000")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<32>("h1000") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_11 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<5>, out : UInt<5>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<5>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_12 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<5>, out : UInt<5>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<5>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_13 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_14 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<5>, out : UInt<5>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<5>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_15 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<2>, out : UInt<2>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<2>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_16 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_17 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_18 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_19 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_20 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_21 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_22 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<12>, out : UInt<12>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<12>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_23 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_24 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_25 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module ID2EX :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip instruction : UInt<32>, flip instruction_address : UInt<32>, flip regs_reg1_read_address : UInt<5>, flip regs_reg2_read_address : UInt<5>, flip regs_write_enable : UInt<1>, flip regs_write_address : UInt<5>, flip regs_write_source : UInt<2>, flip reg1_data : UInt<32>, flip reg2_data : UInt<32>, flip immediate : UInt<32>, flip aluop1_source : UInt<1>, flip aluop2_source : UInt<1>, flip csr_write_enable : UInt<1>, flip csr_address : UInt<12>, flip memory_read_enable : UInt<1>, flip memory_write_enable : UInt<1>, flip csr_read_data : UInt<32>, output_instruction : UInt<32>, output_instruction_address : UInt<32>, output_regs_reg1_read_address : UInt<5>, output_regs_reg2_read_address : UInt<5>, output_regs_write_enable : UInt<1>, output_regs_write_address : UInt<5>, output_regs_write_source : UInt<2>, output_reg1_data : UInt<32>, output_reg2_data : UInt<32>, output_immediate : UInt<32>, output_aluop1_source : UInt<1>, output_aluop2_source : UInt<1>, output_csr_write_enable : UInt<1>, output_csr_address : UInt<12>, output_memory_read_enable : UInt<1>, output_memory_write_enable : UInt<1>, output_csr_read_data : UInt<32>} @[4-soc/src/main/scala/riscv/core/ID2EX.scala 30:14]

    inst instruction of PipelineRegister_9 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 71:27]
    instruction.clock <= clock
    instruction.reset <= reset
    instruction.io.in <= io.instruction @[4-soc/src/main/scala/riscv/core/ID2EX.scala 72:25]
    instruction.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 73:25]
    instruction.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 74:25]
    io.output_instruction <= instruction.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 75:25]
    inst instruction_address of PipelineRegister_10 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 77:35]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io.in <= io.instruction_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 78:33]
    instruction_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 79:33]
    instruction_address.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 80:33]
    io.output_instruction_address <= instruction_address.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 81:33]
    inst regs_reg1_read_address of PipelineRegister_11 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 83:38]
    regs_reg1_read_address.clock <= clock
    regs_reg1_read_address.reset <= reset
    regs_reg1_read_address.io.in <= io.regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 84:36]
    regs_reg1_read_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 85:36]
    regs_reg1_read_address.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 86:36]
    io.output_regs_reg1_read_address <= regs_reg1_read_address.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 87:36]
    inst regs_reg2_read_address of PipelineRegister_12 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 89:38]
    regs_reg2_read_address.clock <= clock
    regs_reg2_read_address.reset <= reset
    regs_reg2_read_address.io.in <= io.regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 90:36]
    regs_reg2_read_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 91:36]
    regs_reg2_read_address.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 92:36]
    io.output_regs_reg2_read_address <= regs_reg2_read_address.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 93:36]
    inst regs_write_enable of PipelineRegister_13 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 95:33]
    regs_write_enable.clock <= clock
    regs_write_enable.reset <= reset
    regs_write_enable.io.in <= io.regs_write_enable @[4-soc/src/main/scala/riscv/core/ID2EX.scala 96:31]
    regs_write_enable.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 97:31]
    regs_write_enable.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 98:31]
    io.output_regs_write_enable <= regs_write_enable.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 99:31]
    inst regs_write_address of PipelineRegister_14 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 101:34]
    regs_write_address.clock <= clock
    regs_write_address.reset <= reset
    regs_write_address.io.in <= io.regs_write_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 102:32]
    regs_write_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 103:32]
    regs_write_address.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 104:32]
    io.output_regs_write_address <= regs_write_address.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 105:32]
    inst regs_write_source of PipelineRegister_15 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 107:33]
    regs_write_source.clock <= clock
    regs_write_source.reset <= reset
    regs_write_source.io.in <= io.regs_write_source @[4-soc/src/main/scala/riscv/core/ID2EX.scala 108:31]
    regs_write_source.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 109:31]
    regs_write_source.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 110:31]
    io.output_regs_write_source <= regs_write_source.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 111:31]
    inst reg1_data of PipelineRegister_16 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 113:25]
    reg1_data.clock <= clock
    reg1_data.reset <= reset
    reg1_data.io.in <= io.reg1_data @[4-soc/src/main/scala/riscv/core/ID2EX.scala 114:23]
    reg1_data.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 115:23]
    reg1_data.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 116:23]
    io.output_reg1_data <= reg1_data.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 117:23]
    inst reg2_data of PipelineRegister_17 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 119:25]
    reg2_data.clock <= clock
    reg2_data.reset <= reset
    reg2_data.io.in <= io.reg2_data @[4-soc/src/main/scala/riscv/core/ID2EX.scala 120:23]
    reg2_data.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 121:23]
    reg2_data.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 122:23]
    io.output_reg2_data <= reg2_data.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 123:23]
    inst immediate of PipelineRegister_18 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 125:25]
    immediate.clock <= clock
    immediate.reset <= reset
    immediate.io.in <= io.immediate @[4-soc/src/main/scala/riscv/core/ID2EX.scala 126:23]
    immediate.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 127:23]
    immediate.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 128:23]
    io.output_immediate <= immediate.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 129:23]
    inst aluop1_source of PipelineRegister_19 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 131:29]
    aluop1_source.clock <= clock
    aluop1_source.reset <= reset
    aluop1_source.io.in <= io.aluop1_source @[4-soc/src/main/scala/riscv/core/ID2EX.scala 132:27]
    aluop1_source.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 133:27]
    aluop1_source.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 134:27]
    io.output_aluop1_source <= aluop1_source.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 135:27]
    inst aluop2_source of PipelineRegister_20 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 137:29]
    aluop2_source.clock <= clock
    aluop2_source.reset <= reset
    aluop2_source.io.in <= io.aluop2_source @[4-soc/src/main/scala/riscv/core/ID2EX.scala 138:27]
    aluop2_source.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 139:27]
    aluop2_source.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 140:27]
    io.output_aluop2_source <= aluop2_source.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 141:27]
    inst csr_write_enable of PipelineRegister_21 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 143:32]
    csr_write_enable.clock <= clock
    csr_write_enable.reset <= reset
    csr_write_enable.io.in <= io.csr_write_enable @[4-soc/src/main/scala/riscv/core/ID2EX.scala 144:30]
    csr_write_enable.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 145:30]
    csr_write_enable.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 146:30]
    io.output_csr_write_enable <= csr_write_enable.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 147:30]
    inst csr_address of PipelineRegister_22 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 149:27]
    csr_address.clock <= clock
    csr_address.reset <= reset
    csr_address.io.in <= io.csr_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 150:25]
    csr_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 151:25]
    csr_address.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 152:25]
    io.output_csr_address <= csr_address.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 153:25]
    inst memory_read_enable of PipelineRegister_23 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 155:34]
    memory_read_enable.clock <= clock
    memory_read_enable.reset <= reset
    memory_read_enable.io.in <= io.memory_read_enable @[4-soc/src/main/scala/riscv/core/ID2EX.scala 156:32]
    memory_read_enable.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 157:32]
    memory_read_enable.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 158:32]
    io.output_memory_read_enable <= memory_read_enable.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 159:32]
    inst memory_write_enable of PipelineRegister_24 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 161:35]
    memory_write_enable.clock <= clock
    memory_write_enable.reset <= reset
    memory_write_enable.io.in <= io.memory_write_enable @[4-soc/src/main/scala/riscv/core/ID2EX.scala 162:33]
    memory_write_enable.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 163:33]
    memory_write_enable.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 164:33]
    io.output_memory_write_enable <= memory_write_enable.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 165:33]
    inst csr_read_data of PipelineRegister_25 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 167:29]
    csr_read_data.clock <= clock
    csr_read_data.reset <= reset
    csr_read_data.io.in <= io.csr_read_data @[4-soc/src/main/scala/riscv/core/ID2EX.scala 168:27]
    csr_read_data.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 169:27]
    csr_read_data.io.flush <= io.flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 170:27]
    io.output_csr_read_data <= csr_read_data.io.out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 171:27]

  module ALU :
    input clock : Clock
    input reset : Reset
    output io : { flip func : UInt<4>, flip op1 : UInt<32>, flip op2 : UInt<32>, result : UInt<32>} @[4-soc/src/main/scala/riscv/core/ALU.scala 38:14]

    io.result <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/ALU.scala 47:13]
    node _T = asUInt(UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_1 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    when _T_2 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
      node _io_result_T = add(io.op1, io.op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 50:27]
      node _io_result_T_1 = tail(_io_result_T, 1) @[4-soc/src/main/scala/riscv/core/ALU.scala 50:27]
      io.result <= _io_result_T_1 @[4-soc/src/main/scala/riscv/core/ALU.scala 50:17]
    else :
      node _T_3 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
      node _T_4 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
      node _T_5 = eq(_T_3, _T_4) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
      when _T_5 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
        node _io_result_T_2 = sub(io.op1, io.op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 53:27]
        node _io_result_T_3 = tail(_io_result_T_2, 1) @[4-soc/src/main/scala/riscv/core/ALU.scala 53:27]
        io.result <= _io_result_T_3 @[4-soc/src/main/scala/riscv/core/ALU.scala 53:17]
      else :
        node _T_6 = asUInt(UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
        node _T_7 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
        node _T_8 = eq(_T_6, _T_7) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
        when _T_8 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
          node _io_result_T_4 = bits(io.op2, 4, 0) @[4-soc/src/main/scala/riscv/core/ALU.scala 56:36]
          node _io_result_T_5 = dshl(io.op1, _io_result_T_4) @[4-soc/src/main/scala/riscv/core/ALU.scala 56:27]
          io.result <= _io_result_T_5 @[4-soc/src/main/scala/riscv/core/ALU.scala 56:17]
        else :
          node _T_9 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
          node _T_10 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
          node _T_11 = eq(_T_9, _T_10) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
          when _T_11 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
            node _io_result_T_6 = asSInt(io.op1) @[4-soc/src/main/scala/riscv/core/ALU.scala 59:27]
            node _io_result_T_7 = asSInt(io.op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 59:43]
            node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[4-soc/src/main/scala/riscv/core/ALU.scala 59:34]
            io.result <= _io_result_T_8 @[4-soc/src/main/scala/riscv/core/ALU.scala 59:17]
          else :
            node _T_12 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
            node _T_13 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
            node _T_14 = eq(_T_12, _T_13) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
            when _T_14 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
              node _io_result_T_9 = xor(io.op1, io.op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 62:27]
              io.result <= _io_result_T_9 @[4-soc/src/main/scala/riscv/core/ALU.scala 62:17]
            else :
              node _T_15 = asUInt(UInt<3>("h6")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
              node _T_16 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
              node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
              when _T_17 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                node _io_result_T_10 = or(io.op1, io.op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 65:27]
                io.result <= _io_result_T_10 @[4-soc/src/main/scala/riscv/core/ALU.scala 65:17]
              else :
                node _T_18 = asUInt(UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                node _T_19 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                node _T_20 = eq(_T_18, _T_19) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                when _T_20 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                  node _io_result_T_11 = and(io.op1, io.op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 68:27]
                  io.result <= _io_result_T_11 @[4-soc/src/main/scala/riscv/core/ALU.scala 68:17]
                else :
                  node _T_21 = asUInt(UInt<4>("h8")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                  node _T_22 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                  node _T_23 = eq(_T_21, _T_22) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                  when _T_23 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                    node _io_result_T_12 = bits(io.op2, 4, 0) @[4-soc/src/main/scala/riscv/core/ALU.scala 71:36]
                    node _io_result_T_13 = dshr(io.op1, _io_result_T_12) @[4-soc/src/main/scala/riscv/core/ALU.scala 71:27]
                    io.result <= _io_result_T_13 @[4-soc/src/main/scala/riscv/core/ALU.scala 71:17]
                  else :
                    node _T_24 = asUInt(UInt<4>("h9")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                    node _T_25 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                    node _T_26 = eq(_T_24, _T_25) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                    when _T_26 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                      node _io_result_T_14 = asSInt(io.op1) @[4-soc/src/main/scala/riscv/core/ALU.scala 74:28]
                      node _io_result_T_15 = bits(io.op2, 4, 0) @[4-soc/src/main/scala/riscv/core/ALU.scala 74:44]
                      node _io_result_T_16 = dshr(_io_result_T_14, _io_result_T_15) @[4-soc/src/main/scala/riscv/core/ALU.scala 74:35]
                      node _io_result_T_17 = asUInt(_io_result_T_16) @[4-soc/src/main/scala/riscv/core/ALU.scala 74:52]
                      io.result <= _io_result_T_17 @[4-soc/src/main/scala/riscv/core/ALU.scala 74:17]
                    else :
                      node _T_27 = asUInt(UInt<4>("ha")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                      node _T_28 = asUInt(io.func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                      node _T_29 = eq(_T_27, _T_28) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                      when _T_29 : @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
                        node _io_result_T_18 = lt(io.op1, io.op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 77:27]
                        io.result <= _io_result_T_18 @[4-soc/src/main/scala/riscv/core/ALU.scala 77:17]


  module ALUControl :
    input clock : Clock
    input reset : Reset
    output io : { flip opcode : UInt<7>, flip funct3 : UInt<3>, flip funct7 : UInt<7>, alu_funct : UInt<4>} @[4-soc/src/main/scala/riscv/core/ALUControl.scala 15:14]

    io.alu_funct <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/ALUControl.scala 23:16]
    node _T = eq(UInt<5>("h13"), io.opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    when _T : @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
      node _io_alu_funct_T = bits(io.funct7, 5, 5) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 39:51]
      node _io_alu_funct_T_1 = mux(_io_alu_funct_T, UInt<4>("h9"), UInt<4>("h8")) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 39:41]
      node _io_alu_funct_T_2 = eq(UInt<1>("h1"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_3 = mux(_io_alu_funct_T_2, UInt<2>("h3"), UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_4 = eq(UInt<2>("h2"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_5 = mux(_io_alu_funct_T_4, UInt<3>("h4"), _io_alu_funct_T_3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_6 = eq(UInt<2>("h3"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_7 = mux(_io_alu_funct_T_6, UInt<4>("ha"), _io_alu_funct_T_5) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_8 = eq(UInt<3>("h4"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_9 = mux(_io_alu_funct_T_8, UInt<3>("h5"), _io_alu_funct_T_7) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_10 = eq(UInt<3>("h6"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_11 = mux(_io_alu_funct_T_10, UInt<3>("h6"), _io_alu_funct_T_9) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_12 = eq(UInt<3>("h7"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_13 = mux(_io_alu_funct_T_12, UInt<3>("h7"), _io_alu_funct_T_11) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_14 = eq(UInt<3>("h5"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      node _io_alu_funct_T_15 = mux(_io_alu_funct_T_14, _io_alu_funct_T_1, _io_alu_funct_T_13) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
      io.alu_funct <= _io_alu_funct_T_15 @[4-soc/src/main/scala/riscv/core/ALUControl.scala 27:20]
    else :
      node _T_1 = eq(UInt<6>("h33"), io.opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
      when _T_1 : @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
        node _io_alu_funct_T_16 = bits(io.funct7, 5, 5) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 49:53]
        node _io_alu_funct_T_17 = mux(_io_alu_funct_T_16, UInt<2>("h2"), UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 49:43]
        node _io_alu_funct_T_18 = bits(io.funct7, 5, 5) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 56:53]
        node _io_alu_funct_T_19 = mux(_io_alu_funct_T_18, UInt<4>("h9"), UInt<4>("h8")) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 56:43]
        node _io_alu_funct_T_20 = eq(UInt<1>("h1"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_21 = mux(_io_alu_funct_T_20, UInt<2>("h3"), _io_alu_funct_T_17) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_22 = eq(UInt<2>("h2"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_23 = mux(_io_alu_funct_T_22, UInt<3>("h4"), _io_alu_funct_T_21) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_24 = eq(UInt<2>("h3"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_25 = mux(_io_alu_funct_T_24, UInt<4>("ha"), _io_alu_funct_T_23) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_26 = eq(UInt<3>("h4"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_27 = mux(_io_alu_funct_T_26, UInt<3>("h5"), _io_alu_funct_T_25) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_28 = eq(UInt<3>("h6"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_29 = mux(_io_alu_funct_T_28, UInt<3>("h6"), _io_alu_funct_T_27) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_30 = eq(UInt<3>("h7"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_31 = mux(_io_alu_funct_T_30, UInt<3>("h7"), _io_alu_funct_T_29) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_32 = eq(UInt<3>("h5"), io.funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        node _io_alu_funct_T_33 = mux(_io_alu_funct_T_32, _io_alu_funct_T_19, _io_alu_funct_T_31) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
        io.alu_funct <= _io_alu_funct_T_33 @[4-soc/src/main/scala/riscv/core/ALUControl.scala 44:20]
      else :
        node _T_2 = eq(UInt<7>("h63"), io.opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
        when _T_2 : @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
          io.alu_funct <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/ALUControl.scala 61:20]
        else :
          node _T_3 = eq(UInt<2>("h3"), io.opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
          when _T_3 : @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
            io.alu_funct <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/ALUControl.scala 64:20]
          else :
            node _T_4 = eq(UInt<6>("h23"), io.opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
            when _T_4 : @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
              io.alu_funct <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/ALUControl.scala 67:20]
            else :
              node _T_5 = eq(UInt<7>("h6f"), io.opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
              when _T_5 : @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
                io.alu_funct <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/ALUControl.scala 70:20]
              else :
                node _T_6 = eq(UInt<7>("h67"), io.opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
                when _T_6 : @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
                  io.alu_funct <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/ALUControl.scala 73:20]
                else :
                  node _T_7 = eq(UInt<6>("h37"), io.opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
                  when _T_7 : @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
                    io.alu_funct <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/ALUControl.scala 76:20]
                  else :
                    node _T_8 = eq(UInt<5>("h17"), io.opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
                    when _T_8 : @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
                      io.alu_funct <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/ALUControl.scala 79:20]


  module Execute :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction : UInt<32>, flip instruction_address : UInt<32>, flip reg1_data : UInt<32>, flip reg2_data : UInt<32>, flip immediate : UInt<32>, flip aluop1_source : UInt<1>, flip aluop2_source : UInt<1>, flip csr_read_data : UInt<32>, flip forward_from_mem : UInt<32>, flip forward_from_wb : UInt<32>, flip reg1_forward : UInt<2>, flip reg2_forward : UInt<2>, mem_alu_result : UInt<32>, mem_reg2_data : UInt<32>, csr_write_data : UInt<32>} @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]

    node opcode = bits(io.instruction, 6, 0) @[4-soc/src/main/scala/riscv/core/Execute.scala 33:30]
    node funct3 = bits(io.instruction, 14, 12) @[4-soc/src/main/scala/riscv/core/Execute.scala 34:30]
    node funct7 = bits(io.instruction, 31, 25) @[4-soc/src/main/scala/riscv/core/Execute.scala 35:30]
    node uimm = bits(io.instruction, 19, 15) @[4-soc/src/main/scala/riscv/core/Execute.scala 36:30]
    inst alu of ALU @[4-soc/src/main/scala/riscv/core/Execute.scala 38:24]
    alu.clock <= clock
    alu.reset <= reset
    inst alu_ctrl of ALUControl @[4-soc/src/main/scala/riscv/core/Execute.scala 39:24]
    alu_ctrl.clock <= clock
    alu_ctrl.reset <= reset
    alu_ctrl.io.opcode <= opcode @[4-soc/src/main/scala/riscv/core/Execute.scala 41:22]
    alu_ctrl.io.funct3 <= funct3 @[4-soc/src/main/scala/riscv/core/Execute.scala 42:22]
    alu_ctrl.io.funct7 <= funct7 @[4-soc/src/main/scala/riscv/core/Execute.scala 43:22]
    alu.io.func <= alu_ctrl.io.alu_funct @[4-soc/src/main/scala/riscv/core/Execute.scala 44:22]
    node _reg1_data_T = eq(UInt<2>("h1"), io.reg1_forward) @[4-soc/src/main/scala/riscv/core/Execute.scala 49:4]
    node _reg1_data_T_1 = mux(_reg1_data_T, io.forward_from_mem, io.reg1_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 49:4]
    node _reg1_data_T_2 = eq(UInt<2>("h2"), io.reg1_forward) @[4-soc/src/main/scala/riscv/core/Execute.scala 49:4]
    node reg1_data = mux(_reg1_data_T_2, io.forward_from_wb, _reg1_data_T_1) @[4-soc/src/main/scala/riscv/core/Execute.scala 49:4]
    node _alu_io_op1_T = eq(io.aluop1_source, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/Execute.scala 56:22]
    node _alu_io_op1_T_1 = mux(_alu_io_op1_T, io.instruction_address, reg1_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 55:20]
    alu.io.op1 <= _alu_io_op1_T_1 @[4-soc/src/main/scala/riscv/core/Execute.scala 55:14]
    node _reg2_data_T = eq(UInt<2>("h1"), io.reg2_forward) @[4-soc/src/main/scala/riscv/core/Execute.scala 64:4]
    node _reg2_data_T_1 = mux(_reg2_data_T, io.forward_from_mem, io.reg2_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 64:4]
    node _reg2_data_T_2 = eq(UInt<2>("h2"), io.reg2_forward) @[4-soc/src/main/scala/riscv/core/Execute.scala 64:4]
    node reg2_data = mux(_reg2_data_T_2, io.forward_from_wb, _reg2_data_T_1) @[4-soc/src/main/scala/riscv/core/Execute.scala 64:4]
    node _alu_io_op2_T = eq(io.aluop2_source, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/Execute.scala 71:22]
    node _alu_io_op2_T_1 = mux(_alu_io_op2_T, io.immediate, reg2_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 70:20]
    alu.io.op2 <= _alu_io_op2_T_1 @[4-soc/src/main/scala/riscv/core/Execute.scala 70:14]
    io.mem_alu_result <= alu.io.result @[4-soc/src/main/scala/riscv/core/Execute.scala 75:21]
    io.mem_reg2_data <= reg2_data @[4-soc/src/main/scala/riscv/core/Execute.scala 76:21]
    node _io_csr_write_data_T = not(reg1_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 83:57]
    node _io_csr_write_data_T_1 = and(io.csr_read_data, _io_csr_write_data_T) @[4-soc/src/main/scala/riscv/core/Execute.scala 83:55]
    node _io_csr_write_data_T_2 = or(io.csr_read_data, reg1_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 84:55]
    node _io_csr_write_data_T_3 = cat(UInt<27>("h0"), uimm) @[4-soc/src/main/scala/riscv/core/Execute.scala 85:40]
    node _io_csr_write_data_T_4 = cat(UInt<27>("h0"), uimm) @[4-soc/src/main/scala/riscv/core/Execute.scala 86:61]
    node _io_csr_write_data_T_5 = not(_io_csr_write_data_T_4) @[4-soc/src/main/scala/riscv/core/Execute.scala 86:57]
    node _io_csr_write_data_T_6 = and(io.csr_read_data, _io_csr_write_data_T_5) @[4-soc/src/main/scala/riscv/core/Execute.scala 86:55]
    node _io_csr_write_data_T_7 = cat(UInt<27>("h0"), uimm) @[4-soc/src/main/scala/riscv/core/Execute.scala 87:59]
    node _io_csr_write_data_T_8 = or(io.csr_read_data, _io_csr_write_data_T_7) @[4-soc/src/main/scala/riscv/core/Execute.scala 87:55]
    node _io_csr_write_data_T_9 = eq(UInt<1>("h1"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_10 = mux(_io_csr_write_data_T_9, reg1_data, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_11 = eq(UInt<2>("h3"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_12 = mux(_io_csr_write_data_T_11, _io_csr_write_data_T_1, _io_csr_write_data_T_10) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_13 = eq(UInt<2>("h2"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_14 = mux(_io_csr_write_data_T_13, _io_csr_write_data_T_2, _io_csr_write_data_T_12) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_15 = eq(UInt<3>("h5"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_16 = mux(_io_csr_write_data_T_15, _io_csr_write_data_T_3, _io_csr_write_data_T_14) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_17 = eq(UInt<3>("h7"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_18 = mux(_io_csr_write_data_T_17, _io_csr_write_data_T_6, _io_csr_write_data_T_16) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_19 = eq(UInt<3>("h6"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_20 = mux(_io_csr_write_data_T_19, _io_csr_write_data_T_8, _io_csr_write_data_T_18) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    io.csr_write_data <= _io_csr_write_data_T_20 @[4-soc/src/main/scala/riscv/core/Execute.scala 77:21]

  module PipelineRegister_26 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_27 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<2>, out : UInt<2>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<2>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_28 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<5>, out : UInt<5>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<5>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_29 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_30 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<3>, out : UInt<3>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_31 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_32 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_33 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_34 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_35 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module EX2MEM :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip regs_write_enable : UInt<1>, flip regs_write_source : UInt<2>, flip regs_write_address : UInt<32>, flip instruction_address : UInt<32>, flip funct3 : UInt<3>, flip reg2_data : UInt<32>, flip memory_read_enable : UInt<1>, flip memory_write_enable : UInt<1>, flip alu_result : UInt<32>, flip csr_read_data : UInt<32>, output_regs_write_enable : UInt<1>, output_regs_write_source : UInt<2>, output_regs_write_address : UInt<32>, output_instruction_address : UInt<32>, output_funct3 : UInt<32>, output_reg2_data : UInt<32>, output_memory_read_enable : UInt<1>, output_memory_write_enable : UInt<1>, output_alu_result : UInt<32>, output_csr_read_data : UInt<32>} @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 29:14]

    inst regs_write_enable of PipelineRegister_26 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 57:33]
    regs_write_enable.clock <= clock
    regs_write_enable.reset <= reset
    regs_write_enable.io.in <= io.regs_write_enable @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 58:31]
    regs_write_enable.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 59:31]
    regs_write_enable.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 60:31]
    io.output_regs_write_enable <= regs_write_enable.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 61:31]
    inst regs_write_source of PipelineRegister_27 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 63:33]
    regs_write_source.clock <= clock
    regs_write_source.reset <= reset
    regs_write_source.io.in <= io.regs_write_source @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 64:31]
    regs_write_source.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 65:31]
    regs_write_source.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 66:31]
    io.output_regs_write_source <= regs_write_source.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 67:31]
    inst regs_write_address of PipelineRegister_28 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 69:34]
    regs_write_address.clock <= clock
    regs_write_address.reset <= reset
    regs_write_address.io.in <= io.regs_write_address @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 70:32]
    regs_write_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 71:32]
    regs_write_address.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 72:32]
    io.output_regs_write_address <= regs_write_address.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 73:32]
    inst instruction_address of PipelineRegister_29 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 75:35]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io.in <= io.instruction_address @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 76:33]
    instruction_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 77:33]
    instruction_address.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 78:33]
    io.output_instruction_address <= instruction_address.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 79:33]
    inst funct3 of PipelineRegister_30 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 81:22]
    funct3.clock <= clock
    funct3.reset <= reset
    funct3.io.in <= io.funct3 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 82:20]
    funct3.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 83:20]
    funct3.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 84:20]
    io.output_funct3 <= funct3.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 85:20]
    inst reg2_data of PipelineRegister_31 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 87:25]
    reg2_data.clock <= clock
    reg2_data.reset <= reset
    reg2_data.io.in <= io.reg2_data @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 88:23]
    reg2_data.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 89:23]
    reg2_data.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 90:23]
    io.output_reg2_data <= reg2_data.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 91:23]
    inst alu_result of PipelineRegister_32 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 93:26]
    alu_result.clock <= clock
    alu_result.reset <= reset
    alu_result.io.in <= io.alu_result @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 94:24]
    alu_result.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 95:24]
    alu_result.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 96:24]
    io.output_alu_result <= alu_result.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 97:24]
    inst memory_read_enable of PipelineRegister_33 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 99:34]
    memory_read_enable.clock <= clock
    memory_read_enable.reset <= reset
    memory_read_enable.io.in <= io.memory_read_enable @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 100:32]
    memory_read_enable.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 101:32]
    memory_read_enable.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 102:32]
    io.output_memory_read_enable <= memory_read_enable.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 103:32]
    inst memory_write_enable of PipelineRegister_34 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 105:35]
    memory_write_enable.clock <= clock
    memory_write_enable.reset <= reset
    memory_write_enable.io.in <= io.memory_write_enable @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 106:33]
    memory_write_enable.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 107:33]
    memory_write_enable.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 108:33]
    io.output_memory_write_enable <= memory_write_enable.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 109:33]
    inst csr_read_data of PipelineRegister_35 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 111:29]
    csr_read_data.clock <= clock
    csr_read_data.reset <= reset
    csr_read_data.io.in <= io.csr_read_data @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 112:27]
    csr_read_data.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 113:27]
    csr_read_data.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 114:27]
    io.output_csr_read_data <= csr_read_data.io.out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 115:27]

  module MemoryAccess :
    input clock : Clock
    input reset : Reset
    output io : { flip alu_result : UInt<32>, flip reg2_data : UInt<32>, flip memory_read_enable : UInt<1>, flip memory_write_enable : UInt<1>, flip funct3 : UInt<3>, flip regs_write_source : UInt<2>, flip regs_write_address : UInt<5>, flip regs_write_enable : UInt<1>, flip csr_read_data : UInt<32>, flip instruction_address : UInt<32>, wb_memory_read_data : UInt<32>, forward_to_ex : UInt<32>, ctrl_stall_flag : UInt<1>, wb_regs_write_source : UInt<2>, wb_regs_write_address : UInt<5>, wb_regs_write_enable : UInt<1>, bus : { address : UInt<32>, read : UInt<1>, flip read_data : UInt<32>, flip read_valid : UInt<1>, write : UInt<1>, write_data : UInt<32>, write_strobe : UInt<1>[4], flip write_valid : UInt<1>, flip write_data_accepted : UInt<1>, flip busy : UInt<1>, request : UInt<1>, flip granted : UInt<1>}} @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 44:14]

    node mem_address_index = bits(io.alu_result, 1, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 67:40]
    reg mem_access_state : UInt<2>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 68:34]
    reg latched_memory_read_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 72:41]
    reg latched_regs_write_source : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 79:43]
    reg latched_regs_write_address : UInt<5>, clock with :
      reset => (reset, UInt<5>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 80:43]
    reg latched_regs_write_enable : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 81:43]
    reg read_just_completed : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 90:36]
    when read_just_completed : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 105:29]
      read_just_completed <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 106:25]
    io.bus.request <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 109:18]
    io.bus.read <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 110:18]
    node _io_bus_address_T = bits(io.alu_result, 31, 2) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 111:34]
    node _io_bus_address_T_1 = cat(_io_bus_address_T, UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 111:89]
    io.bus.address <= _io_bus_address_T_1 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 111:18]
    io.bus.write_data <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 114:26]
    wire _WIRE : UInt<1>[4] @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 115:36]
    _WIRE[0] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 115:36]
    _WIRE[1] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 115:36]
    _WIRE[2] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 115:36]
    _WIRE[3] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 115:36]
    io.bus.write_strobe <= _WIRE @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 115:26]
    io.bus.write <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 116:26]
    io.wb_memory_read_data <= latched_memory_read_data @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 117:26]
    io.ctrl_stall_flag <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 118:26]
    node _T = eq(mem_access_state, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 134:25]
    when _T : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 134:54]
      io.bus.request <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 136:24]
      io.ctrl_stall_flag <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 137:24]
      when io.bus.read_valid : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 138:29]
        node _processed_data_T = bits(io.bus.read_data, 31, 31) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 150:30]
        node _processed_data_T_1 = mux(_processed_data_T, UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 150:21]
        node _processed_data_T_2 = bits(io.bus.read_data, 31, 24) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 150:41]
        node _processed_data_T_3 = cat(_processed_data_T_1, _processed_data_T_2) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 150:16]
        node _processed_data_T_4 = bits(io.bus.read_data, 7, 7) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 152:39]
        node _processed_data_T_5 = mux(_processed_data_T_4, UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 152:30]
        node _processed_data_T_6 = bits(io.bus.read_data, 7, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 152:49]
        node _processed_data_T_7 = cat(_processed_data_T_5, _processed_data_T_6) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 152:25]
        node _processed_data_T_8 = bits(io.bus.read_data, 15, 15) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 153:39]
        node _processed_data_T_9 = mux(_processed_data_T_8, UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 153:30]
        node _processed_data_T_10 = bits(io.bus.read_data, 15, 8) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 153:50]
        node _processed_data_T_11 = cat(_processed_data_T_9, _processed_data_T_10) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 153:25]
        node _processed_data_T_12 = bits(io.bus.read_data, 23, 23) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 154:39]
        node _processed_data_T_13 = mux(_processed_data_T_12, UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 154:30]
        node _processed_data_T_14 = bits(io.bus.read_data, 23, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 154:50]
        node _processed_data_T_15 = cat(_processed_data_T_13, _processed_data_T_14) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 154:25]
        node _processed_data_T_16 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_17 = mux(_processed_data_T_16, _processed_data_T_7, _processed_data_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_18 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_19 = mux(_processed_data_T_18, _processed_data_T_11, _processed_data_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_20 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_21 = mux(_processed_data_T_20, _processed_data_T_15, _processed_data_T_19) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_22 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 159:21]
        node _processed_data_T_23 = bits(io.bus.read_data, 31, 24) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 159:36]
        node _processed_data_T_24 = cat(_processed_data_T_22, _processed_data_T_23) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 159:16]
        node _processed_data_T_25 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 161:30]
        node _processed_data_T_26 = bits(io.bus.read_data, 7, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 161:45]
        node _processed_data_T_27 = cat(_processed_data_T_25, _processed_data_T_26) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 161:25]
        node _processed_data_T_28 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 162:30]
        node _processed_data_T_29 = bits(io.bus.read_data, 15, 8) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 162:45]
        node _processed_data_T_30 = cat(_processed_data_T_28, _processed_data_T_29) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 162:25]
        node _processed_data_T_31 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 163:30]
        node _processed_data_T_32 = bits(io.bus.read_data, 23, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 163:45]
        node _processed_data_T_33 = cat(_processed_data_T_31, _processed_data_T_32) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 163:25]
        node _processed_data_T_34 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_35 = mux(_processed_data_T_34, _processed_data_T_27, _processed_data_T_24) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_36 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_37 = mux(_processed_data_T_36, _processed_data_T_30, _processed_data_T_35) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_38 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_39 = mux(_processed_data_T_38, _processed_data_T_33, _processed_data_T_37) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_40 = bits(io.bus.read_data, 31, 31) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 168:30]
        node _processed_data_T_41 = mux(_processed_data_T_40, UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 168:21]
        node _processed_data_T_42 = bits(io.bus.read_data, 31, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 168:41]
        node _processed_data_T_43 = cat(_processed_data_T_41, _processed_data_T_42) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 168:16]
        node _processed_data_T_44 = bits(io.bus.read_data, 15, 15) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 170:39]
        node _processed_data_T_45 = mux(_processed_data_T_44, UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 170:30]
        node _processed_data_T_46 = bits(io.bus.read_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 170:50]
        node _processed_data_T_47 = cat(_processed_data_T_45, _processed_data_T_46) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 170:25]
        node _processed_data_T_48 = bits(io.bus.read_data, 23, 23) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:39]
        node _processed_data_T_49 = mux(_processed_data_T_48, UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:30]
        node _processed_data_T_50 = bits(io.bus.read_data, 23, 8) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:50]
        node _processed_data_T_51 = cat(_processed_data_T_49, _processed_data_T_50) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:25]
        node _processed_data_T_52 = bits(io.bus.read_data, 31, 31) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 172:39]
        node _processed_data_T_53 = mux(_processed_data_T_52, UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 172:30]
        node _processed_data_T_54 = bits(io.bus.read_data, 31, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 172:50]
        node _processed_data_T_55 = cat(_processed_data_T_53, _processed_data_T_54) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 172:25]
        node _processed_data_T_56 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_57 = mux(_processed_data_T_56, _processed_data_T_47, _processed_data_T_43) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_58 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_59 = mux(_processed_data_T_58, _processed_data_T_51, _processed_data_T_57) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_60 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_61 = mux(_processed_data_T_60, _processed_data_T_55, _processed_data_T_59) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_62 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 177:21]
        node _processed_data_T_63 = bits(io.bus.read_data, 31, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 177:36]
        node _processed_data_T_64 = cat(_processed_data_T_62, _processed_data_T_63) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 177:16]
        node _processed_data_T_65 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 179:30]
        node _processed_data_T_66 = bits(io.bus.read_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 179:45]
        node _processed_data_T_67 = cat(_processed_data_T_65, _processed_data_T_66) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 179:25]
        node _processed_data_T_68 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 180:30]
        node _processed_data_T_69 = bits(io.bus.read_data, 23, 8) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 180:45]
        node _processed_data_T_70 = cat(_processed_data_T_68, _processed_data_T_69) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 180:25]
        node _processed_data_T_71 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 181:30]
        node _processed_data_T_72 = bits(io.bus.read_data, 31, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 181:45]
        node _processed_data_T_73 = cat(_processed_data_T_71, _processed_data_T_72) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 181:25]
        node _processed_data_T_74 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_75 = mux(_processed_data_T_74, _processed_data_T_67, _processed_data_T_64) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_76 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_77 = mux(_processed_data_T_76, _processed_data_T_70, _processed_data_T_75) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_78 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_79 = mux(_processed_data_T_78, _processed_data_T_73, _processed_data_T_77) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_80 = eq(UInt<1>("h0"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_81 = mux(_processed_data_T_80, _processed_data_T_21, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_82 = eq(UInt<3>("h4"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_83 = mux(_processed_data_T_82, _processed_data_T_39, _processed_data_T_81) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_84 = eq(UInt<1>("h1"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_85 = mux(_processed_data_T_84, _processed_data_T_61, _processed_data_T_83) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_86 = eq(UInt<3>("h5"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_87 = mux(_processed_data_T_86, _processed_data_T_79, _processed_data_T_85) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _processed_data_T_88 = eq(UInt<2>("h2"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node processed_data = mux(_processed_data_T_88, io.bus.read_data, _processed_data_T_87) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        latched_memory_read_data <= processed_data @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 188:32]
        io.wb_memory_read_data <= processed_data @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 191:30]
        read_just_completed <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 194:27]
        mem_access_state <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 94:24]
        io.ctrl_stall_flag <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 95:24]
    else :
      node _T_1 = eq(mem_access_state, UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 197:31]
      when _T_1 : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 197:61]
        io.bus.request <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 205:24]
        io.ctrl_stall_flag <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 206:24]
        when io.bus.write_valid : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 208:30]
          mem_access_state <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 94:24]
          io.ctrl_stall_flag <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 95:24]
      else :
        when io.memory_read_enable : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 213:33]
          io.ctrl_stall_flag <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 215:26]
          io.bus.read <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 216:26]
          io.bus.request <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 217:26]
          latched_regs_write_source <= io.regs_write_source @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 221:34]
          latched_regs_write_address <= io.regs_write_address @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 222:34]
          latched_regs_write_enable <= io.regs_write_enable @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 223:34]
          when io.bus.granted : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 224:28]
            mem_access_state <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 225:26]
        else :
          when io.memory_write_enable : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 227:40]
            io.ctrl_stall_flag <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 229:27]
            io.bus.write_data <= io.reg2_data @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 230:27]
            io.bus.write <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 231:27]
            wire _WIRE_1 : UInt<1>[4] @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 232:37]
            _WIRE_1[0] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 232:37]
            _WIRE_1[1] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 232:37]
            _WIRE_1[2] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 232:37]
            _WIRE_1[3] <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 232:37]
            io.bus.write_strobe <= _WIRE_1 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 232:27]
            node _T_2 = eq(io.funct3, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 233:22]
            when _T_2 : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 233:48]
              io.bus.write_strobe[mem_address_index] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 234:48]
              node _io_bus_write_data_T = bits(io.reg2_data, 7, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 236:42]
              node _io_bus_write_data_T_1 = dshl(mem_address_index, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 236:93]
              node _io_bus_write_data_T_2 = dshl(_io_bus_write_data_T, _io_bus_write_data_T_1) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 236:71]
              io.bus.write_data <= _io_bus_write_data_T_2 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 236:27]
            else :
              node _T_3 = eq(io.funct3, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 239:28]
              when _T_3 : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 239:54]
                node _T_4 = eq(mem_address_index, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 240:32]
                when _T_4 : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 240:41]
                  io.bus.write_strobe[0] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 242:34]
                  io.bus.write_strobe[1] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 243:34]
                  node _io_bus_write_data_T_3 = bits(io.reg2_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 244:49]
                  io.bus.write_data <= _io_bus_write_data_T_3 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 244:34]
                else :
                  node _T_5 = eq(mem_address_index, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 245:38]
                  when _T_5 : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 245:47]
                    io.bus.write_strobe[1] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 247:34]
                    io.bus.write_strobe[2] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 248:34]
                    node _io_bus_write_data_T_4 = bits(io.reg2_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 249:49]
                    node _io_bus_write_data_T_5 = dshl(_io_bus_write_data_T_4, UInt<4>("h8")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 249:57]
                    io.bus.write_data <= _io_bus_write_data_T_5 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 249:34]
                  else :
                    node _T_6 = eq(mem_address_index, UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 250:38]
                    when _T_6 : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 250:47]
                      io.bus.write_strobe[2] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 252:34]
                      io.bus.write_strobe[3] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 253:34]
                      node _io_bus_write_data_T_6 = bits(io.reg2_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 254:49]
                      node _io_bus_write_data_T_7 = dshl(_io_bus_write_data_T_6, UInt<5>("h10")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 254:57]
                      io.bus.write_data <= _io_bus_write_data_T_7 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 254:34]
                    else :
                      io.bus.write_strobe[2] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 257:34]
                      io.bus.write_strobe[3] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 258:34]
                      node _io_bus_write_data_T_8 = bits(io.reg2_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 259:49]
                      node _io_bus_write_data_T_9 = dshl(_io_bus_write_data_T_8, UInt<5>("h10")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 259:57]
                      io.bus.write_data <= _io_bus_write_data_T_9 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 259:34]
              else :
                node _T_7 = eq(io.funct3, UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 261:28]
                when _T_7 : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 261:54]
                  io.bus.write_strobe[0] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 263:34]
                  io.bus.write_strobe[1] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 263:34]
                  io.bus.write_strobe[2] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 263:34]
                  io.bus.write_strobe[3] <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 263:34]
            io.bus.request <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 266:22]
            when io.bus.granted : @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 267:28]
              mem_access_state <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 268:26]
    node _in_active_read_T = eq(mem_access_state, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 301:41]
    node _in_active_read_T_1 = eq(io.bus.read_valid, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 301:72]
    node in_active_read = and(_in_active_read_T, _in_active_read_T_1) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 301:69]
    node forward_regs_write_source = mux(in_active_read, latched_regs_write_source, io.regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 304:38]
    node wb_effective_regs_write_source = mux(in_active_read, latched_regs_write_source, io.regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 310:43]
    node wb_effective_regs_write_address = mux(in_active_read, latched_regs_write_address, io.regs_write_address) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 315:44]
    node wb_effective_regs_write_enable = mux(in_active_read, latched_regs_write_enable, io.regs_write_enable) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 320:43]
    node _io_forward_to_ex_T = add(io.instruction_address, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 335:72]
    node _io_forward_to_ex_T_1 = tail(_io_forward_to_ex_T, 1) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 335:72]
    node _io_forward_to_ex_T_2 = eq(UInt<2>("h1"), forward_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_3 = mux(_io_forward_to_ex_T_2, io.wb_memory_read_data, io.alu_result) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_4 = eq(UInt<2>("h2"), forward_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_5 = mux(_io_forward_to_ex_T_4, io.csr_read_data, _io_forward_to_ex_T_3) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_6 = eq(UInt<2>("h3"), forward_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    node _io_forward_to_ex_T_7 = mux(_io_forward_to_ex_T_6, _io_forward_to_ex_T_1, _io_forward_to_ex_T_5) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 331:74]
    io.forward_to_ex <= _io_forward_to_ex_T_7 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 331:20]
    io.wb_regs_write_source <= wb_effective_regs_write_source @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 340:28]
    io.wb_regs_write_address <= wb_effective_regs_write_address @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 341:28]
    io.wb_regs_write_enable <= wb_effective_regs_write_enable @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 342:28]

  module PipelineRegister_36 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_37 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_38 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<1>, out : UInt<1>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_39 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<2>, out : UInt<2>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<2>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_40 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<5>, out : UInt<5>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<5>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_41 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module PipelineRegister_42 :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip flush : UInt<1>, flip in : UInt<32>, out : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 24:14]

    reg reg : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 31:20]
    when io.flush : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 33:18]
      reg <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 34:9]
    else :
      node _T = eq(io.stall, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:14]
      when _T : @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 35:25]
        reg <= io.in @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 36:9]
    io.out <= reg @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 40:10]

  module MEM2WB :
    input clock : Clock
    input reset : Reset
    output io : { flip stall : UInt<1>, flip instruction_address : UInt<32>, flip alu_result : UInt<32>, flip regs_write_enable : UInt<1>, flip regs_write_source : UInt<2>, flip regs_write_address : UInt<32>, flip memory_read_data : UInt<32>, flip csr_read_data : UInt<32>, output_instruction_address : UInt<32>, output_alu_result : UInt<32>, output_regs_write_enable : UInt<1>, output_regs_write_source : UInt<2>, output_regs_write_address : UInt<32>, output_memory_read_data : UInt<32>, output_csr_read_data : UInt<32>} @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 29:14]

    inst alu_result of PipelineRegister_36 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 50:26]
    alu_result.clock <= clock
    alu_result.reset <= reset
    alu_result.io.in <= io.alu_result @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 51:24]
    alu_result.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 52:24]
    alu_result.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 53:24]
    io.output_alu_result <= alu_result.io.out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 54:24]
    inst memory_read_data of PipelineRegister_37 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 56:32]
    memory_read_data.clock <= clock
    memory_read_data.reset <= reset
    memory_read_data.io.in <= io.memory_read_data @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 57:30]
    memory_read_data.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 58:30]
    memory_read_data.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 59:30]
    io.output_memory_read_data <= memory_read_data.io.out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 60:30]
    inst regs_write_enable of PipelineRegister_38 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 62:33]
    regs_write_enable.clock <= clock
    regs_write_enable.reset <= reset
    regs_write_enable.io.in <= io.regs_write_enable @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 63:31]
    regs_write_enable.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 64:31]
    regs_write_enable.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 65:31]
    io.output_regs_write_enable <= regs_write_enable.io.out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 66:31]
    inst regs_write_source of PipelineRegister_39 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 68:33]
    regs_write_source.clock <= clock
    regs_write_source.reset <= reset
    regs_write_source.io.in <= io.regs_write_source @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 69:31]
    regs_write_source.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 70:31]
    regs_write_source.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 71:31]
    io.output_regs_write_source <= regs_write_source.io.out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 72:31]
    inst regs_write_address of PipelineRegister_40 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 74:34]
    regs_write_address.clock <= clock
    regs_write_address.reset <= reset
    regs_write_address.io.in <= io.regs_write_address @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 75:32]
    regs_write_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 76:32]
    regs_write_address.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 77:32]
    io.output_regs_write_address <= regs_write_address.io.out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 78:32]
    inst instruction_address of PipelineRegister_41 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 80:35]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io.in <= io.instruction_address @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 81:33]
    instruction_address.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 82:33]
    instruction_address.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 83:33]
    io.output_instruction_address <= instruction_address.io.out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 84:33]
    inst csr_read_data of PipelineRegister_42 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 86:29]
    csr_read_data.clock <= clock
    csr_read_data.reset <= reset
    csr_read_data.io.in <= io.csr_read_data @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 87:27]
    csr_read_data.io.stall <= io.stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 88:27]
    csr_read_data.io.flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 89:27]
    io.output_csr_read_data <= csr_read_data.io.out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 90:27]

  module WriteBack :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction_address : UInt<32>, flip alu_result : UInt<32>, flip memory_read_data : UInt<32>, flip regs_write_source : UInt<2>, flip csr_read_data : UInt<32>, regs_write_data : UInt<32>} @[4-soc/src/main/scala/riscv/core/WriteBack.scala 12:14]

    node _io_regs_write_data_T = add(io.instruction_address, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 28:72]
    node _io_regs_write_data_T_1 = tail(_io_regs_write_data_T, 1) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 28:72]
    node _io_regs_write_data_T_2 = eq(UInt<2>("h1"), io.regs_write_source) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_3 = mux(_io_regs_write_data_T_2, io.memory_read_data, io.alu_result) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_4 = eq(UInt<2>("h2"), io.regs_write_source) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_5 = mux(_io_regs_write_data_T_4, io.csr_read_data, _io_regs_write_data_T_3) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_6 = eq(UInt<2>("h3"), io.regs_write_source) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_7 = mux(_io_regs_write_data_T_6, _io_regs_write_data_T_1, _io_regs_write_data_T_5) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    io.regs_write_data <= _io_regs_write_data_T_7 @[4-soc/src/main/scala/riscv/core/WriteBack.scala 21:22]

  module Forwarding :
    input clock : Clock
    input reset : Reset
    output io : { flip rs1_id : UInt<5>, flip rs2_id : UInt<5>, flip rs1_ex : UInt<5>, flip rs2_ex : UInt<5>, flip rd_mem : UInt<5>, flip reg_write_enable_mem : UInt<1>, flip rd_wb : UInt<5>, flip reg_write_enable_wb : UInt<1>, reg1_forward_id : UInt<2>, reg2_forward_id : UInt<2>, reg1_forward_ex : UInt<2>, reg2_forward_ex : UInt<2>} @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]

    node _T = eq(io.rs1_ex, io.rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:45]
    node _T_1 = and(io.reg_write_enable_mem, _T) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:32]
    node _T_2 = neq(io.rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:72]
    node _T_3 = and(_T_1, _T_2) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:59]
    when _T_3 : @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:81]
      io.reg1_forward_ex <= UInt<2>("h1") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 83:24]
    else :
      node _T_4 = eq(io.rs1_ex, io.rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:50]
      node _T_5 = and(io.reg_write_enable_wb, _T_4) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:37]
      node _T_6 = neq(io.rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:75]
      node _T_7 = and(_T_5, _T_6) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:63]
      when _T_7 : @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:84]
        io.reg1_forward_ex <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 87:24]
      else :
        io.reg1_forward_ex <= UInt<2>("h0") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 90:24]
    node _T_8 = eq(io.rs2_ex, io.rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:45]
    node _T_9 = and(io.reg_write_enable_mem, _T_8) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:32]
    node _T_10 = neq(io.rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:72]
    node _T_11 = and(_T_9, _T_10) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:59]
    when _T_11 : @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:81]
      io.reg2_forward_ex <= UInt<2>("h1") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 97:24]
    else :
      node _T_12 = eq(io.rs2_ex, io.rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:50]
      node _T_13 = and(io.reg_write_enable_wb, _T_12) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:37]
      node _T_14 = neq(io.rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:75]
      node _T_15 = and(_T_13, _T_14) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:63]
      when _T_15 : @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:84]
        io.reg2_forward_ex <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 100:24]
      else :
        io.reg2_forward_ex <= UInt<2>("h0") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 103:24]
    node _T_16 = eq(io.rs1_id, io.rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:45]
    node _T_17 = and(io.reg_write_enable_mem, _T_16) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:32]
    node _T_18 = neq(io.rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:72]
    node _T_19 = and(_T_17, _T_18) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:59]
    when _T_19 : @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:81]
      io.reg1_forward_id <= UInt<2>("h1") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 116:24]
    else :
      node _T_20 = eq(io.rs1_id, io.rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:50]
      node _T_21 = and(io.reg_write_enable_wb, _T_20) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:37]
      node _T_22 = neq(io.rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:75]
      node _T_23 = and(_T_21, _T_22) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:63]
      when _T_23 : @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:84]
        io.reg1_forward_id <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 119:24]
      else :
        io.reg1_forward_id <= UInt<2>("h0") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 122:24]
    node _T_24 = eq(io.rs2_id, io.rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:45]
    node _T_25 = and(io.reg_write_enable_mem, _T_24) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:32]
    node _T_26 = neq(io.rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:72]
    node _T_27 = and(_T_25, _T_26) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:59]
    when _T_27 : @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:81]
      io.reg2_forward_id <= UInt<2>("h1") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 130:24]
    else :
      node _T_28 = eq(io.rs2_id, io.rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:50]
      node _T_29 = and(io.reg_write_enable_wb, _T_28) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:37]
      node _T_30 = neq(io.rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:75]
      node _T_31 = and(_T_29, _T_30) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:63]
      when _T_31 : @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:84]
        io.reg2_forward_id <= UInt<2>("h2") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 133:24]
      else :
        io.reg2_forward_id <= UInt<2>("h0") @[4-soc/src/main/scala/riscv/core/Forwarding.scala 136:24]


  module CLINT :
    input clock : Clock
    input reset : Reset
    output io : { flip interrupt_flag : UInt<32>, flip instruction_id : UInt<32>, flip instruction_address_if : UInt<32>, flip jump_flag : UInt<1>, flip jump_address : UInt<32>, id_interrupt_handler_address : UInt<32>, id_interrupt_assert : UInt<1>, csr_bundle : { flip mstatus : UInt<32>, flip mepc : UInt<32>, flip mcause : UInt<32>, flip mtvec : UInt<32>, flip mie : UInt<32>, mstatus_write_data : UInt<32>, mepc_write_data : UInt<32>, mcause_write_data : UInt<32>, direct_write_enable : UInt<1>}} @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]

    node interrupt_enable_global = bits(io.csr_bundle.mstatus, 3, 3) @[4-soc/src/main/scala/riscv/core/CLINT.scala 34:56]
    node interrupt_enable_timer = bits(io.csr_bundle.mie, 7, 7) @[4-soc/src/main/scala/riscv/core/CLINT.scala 35:52]
    node interrupt_enable_external = bits(io.csr_bundle.mie, 11, 11) @[4-soc/src/main/scala/riscv/core/CLINT.scala 36:52]
    node instruction_address = mux(io.jump_flag, io.jump_address, io.instruction_address_if) @[4-soc/src/main/scala/riscv/core/CLINT.scala 38:32]
    node _mstatus_disable_interrupt_T = bits(io.csr_bundle.mstatus, 31, 8) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:26]
    node _mstatus_disable_interrupt_T_1 = bits(io.csr_bundle.mstatus, 3, 3) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:58]
    node _mstatus_disable_interrupt_T_2 = cat(_mstatus_disable_interrupt_T, _mstatus_disable_interrupt_T_1) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:34]
    node _mstatus_disable_interrupt_T_3 = bits(io.csr_bundle.mstatus, 6, 4) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:86]
    node _mstatus_disable_interrupt_T_4 = cat(_mstatus_disable_interrupt_T_2, _mstatus_disable_interrupt_T_3) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:62]
    node _mstatus_disable_interrupt_T_5 = cat(_mstatus_disable_interrupt_T_4, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:93]
    node _mstatus_disable_interrupt_T_6 = bits(io.csr_bundle.mstatus, 2, 0) @[4-soc/src/main/scala/riscv/core/CLINT.scala 46:15]
    node mstatus_disable_interrupt = cat(_mstatus_disable_interrupt_T_5, _mstatus_disable_interrupt_T_6) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:105]
    node _mstatus_recover_interrupt_T = bits(io.csr_bundle.mstatus, 31, 8) @[4-soc/src/main/scala/riscv/core/CLINT.scala 49:26]
    node _mstatus_recover_interrupt_T_1 = cat(_mstatus_recover_interrupt_T, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 49:34]
    node _mstatus_recover_interrupt_T_2 = bits(io.csr_bundle.mstatus, 6, 4) @[4-soc/src/main/scala/riscv/core/CLINT.scala 49:70]
    node _mstatus_recover_interrupt_T_3 = cat(_mstatus_recover_interrupt_T_1, _mstatus_recover_interrupt_T_2) @[4-soc/src/main/scala/riscv/core/CLINT.scala 49:46]
    node _mstatus_recover_interrupt_T_4 = bits(io.csr_bundle.mstatus, 7, 7) @[4-soc/src/main/scala/riscv/core/CLINT.scala 49:101]
    node _mstatus_recover_interrupt_T_5 = cat(_mstatus_recover_interrupt_T_3, _mstatus_recover_interrupt_T_4) @[4-soc/src/main/scala/riscv/core/CLINT.scala 49:77]
    node _mstatus_recover_interrupt_T_6 = bits(io.csr_bundle.mstatus, 2, 0) @[4-soc/src/main/scala/riscv/core/CLINT.scala 50:15]
    node mstatus_recover_interrupt = cat(_mstatus_recover_interrupt_T_5, _mstatus_recover_interrupt_T_6) @[4-soc/src/main/scala/riscv/core/CLINT.scala 49:105]
    node _interrupt_source_enabled_T = bits(io.interrupt_flag, 0, 0) @[4-soc/src/main/scala/riscv/core/CLINT.scala 54:22]
    node interrupt_source_enabled = mux(_interrupt_source_enabled_T, interrupt_enable_timer, interrupt_enable_external) @[4-soc/src/main/scala/riscv/core/CLINT.scala 53:37]
    node _T = eq(io.instruction_id, UInt<32>("h73")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 59:26]
    node _T_1 = eq(io.instruction_id, UInt<32>("h100073")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 59:73]
    node _T_2 = or(_T, _T_1) @[4-soc/src/main/scala/riscv/core/CLINT.scala 59:52]
    when _T_2 : @[4-soc/src/main/scala/riscv/core/CLINT.scala 59:101]
      io.csr_bundle.mstatus_write_data <= mstatus_disable_interrupt @[4-soc/src/main/scala/riscv/core/CLINT.scala 60:38]
      io.csr_bundle.mepc_write_data <= instruction_address @[4-soc/src/main/scala/riscv/core/CLINT.scala 61:38]
      node _io_csr_bundle_mcause_write_data_T = eq(UInt<32>("h73"), io.instruction_id) @[4-soc/src/main/scala/riscv/core/CLINT.scala 65:6]
      node _io_csr_bundle_mcause_write_data_T_1 = mux(_io_csr_bundle_mcause_write_data_T, UInt<4>("hb"), UInt<4>("ha")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 65:6]
      node _io_csr_bundle_mcause_write_data_T_2 = eq(UInt<32>("h100073"), io.instruction_id) @[4-soc/src/main/scala/riscv/core/CLINT.scala 65:6]
      node _io_csr_bundle_mcause_write_data_T_3 = mux(_io_csr_bundle_mcause_write_data_T_2, UInt<2>("h3"), _io_csr_bundle_mcause_write_data_T_1) @[4-soc/src/main/scala/riscv/core/CLINT.scala 65:6]
      io.csr_bundle.mcause_write_data <= _io_csr_bundle_mcause_write_data_T_3 @[4-soc/src/main/scala/riscv/core/CLINT.scala 62:37]
      io.csr_bundle.direct_write_enable <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/CLINT.scala 71:39]
      io.id_interrupt_assert <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/CLINT.scala 72:39]
      io.id_interrupt_handler_address <= io.csr_bundle.mtvec @[4-soc/src/main/scala/riscv/core/CLINT.scala 73:39]
    else :
      node _T_3 = neq(io.interrupt_flag, UInt<8>("h0")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 74:32]
      node _T_4 = and(_T_3, interrupt_enable_global) @[4-soc/src/main/scala/riscv/core/CLINT.scala 74:57]
      node _T_5 = and(_T_4, interrupt_source_enabled) @[4-soc/src/main/scala/riscv/core/CLINT.scala 74:84]
      when _T_5 : @[4-soc/src/main/scala/riscv/core/CLINT.scala 74:113]
        io.csr_bundle.mstatus_write_data <= mstatus_disable_interrupt @[4-soc/src/main/scala/riscv/core/CLINT.scala 75:39]
        io.csr_bundle.mepc_write_data <= instruction_address @[4-soc/src/main/scala/riscv/core/CLINT.scala 76:39]
        node _io_csr_bundle_mcause_write_data_T_4 = bits(io.interrupt_flag, 0, 0) @[4-soc/src/main/scala/riscv/core/CLINT.scala 77:63]
        node _io_csr_bundle_mcause_write_data_T_5 = mux(_io_csr_bundle_mcause_write_data_T_4, UInt<32>("h80000007"), UInt<32>("h8000000b")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 77:45]
        io.csr_bundle.mcause_write_data <= _io_csr_bundle_mcause_write_data_T_5 @[4-soc/src/main/scala/riscv/core/CLINT.scala 77:39]
        io.csr_bundle.direct_write_enable <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/CLINT.scala 78:39]
        io.id_interrupt_assert <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/CLINT.scala 79:39]
        io.id_interrupt_handler_address <= io.csr_bundle.mtvec @[4-soc/src/main/scala/riscv/core/CLINT.scala 80:39]
      else :
        node _T_6 = eq(io.instruction_id, UInt<32>("h30200073")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 81:32]
        when _T_6 : @[4-soc/src/main/scala/riscv/core/CLINT.scala 81:58]
          io.csr_bundle.mstatus_write_data <= mstatus_recover_interrupt @[4-soc/src/main/scala/riscv/core/CLINT.scala 82:39]
          io.csr_bundle.mepc_write_data <= io.csr_bundle.mepc @[4-soc/src/main/scala/riscv/core/CLINT.scala 83:39]
          io.csr_bundle.mcause_write_data <= io.csr_bundle.mcause @[4-soc/src/main/scala/riscv/core/CLINT.scala 84:39]
          io.csr_bundle.direct_write_enable <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/CLINT.scala 85:39]
          io.id_interrupt_assert <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/CLINT.scala 86:39]
          io.id_interrupt_handler_address <= io.csr_bundle.mepc @[4-soc/src/main/scala/riscv/core/CLINT.scala 87:39]
        else :
          io.csr_bundle.mstatus_write_data <= io.csr_bundle.mstatus @[4-soc/src/main/scala/riscv/core/CLINT.scala 89:39]
          io.csr_bundle.mepc_write_data <= io.csr_bundle.mepc @[4-soc/src/main/scala/riscv/core/CLINT.scala 90:39]
          io.csr_bundle.mcause_write_data <= io.csr_bundle.mcause @[4-soc/src/main/scala/riscv/core/CLINT.scala 91:39]
          io.csr_bundle.direct_write_enable <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CLINT.scala 92:39]
          io.id_interrupt_assert <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CLINT.scala 93:39]
          io.id_interrupt_handler_address <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CLINT.scala 94:39]


  module CSR :
    input clock : Clock
    input reset : Reset
    output io : { flip reg_read_address_id : UInt<12>, flip reg_write_enable_ex : UInt<1>, flip reg_write_address_ex : UInt<12>, flip reg_write_data_ex : UInt<32>, flip debug_reg_read_address : UInt<12>, id_reg_read_data : UInt<32>, debug_reg_read_data : UInt<32>, flip clint_access_bundle : { flip mstatus : UInt<32>, flip mepc : UInt<32>, flip mcause : UInt<32>, flip mtvec : UInt<32>, flip mie : UInt<32>, mstatus_write_data : UInt<32>, mepc_write_data : UInt<32>, mcause_write_data : UInt<32>, direct_write_enable : UInt<1>}, flip instruction_retired : UInt<1>, flip branch_misprediction : UInt<1>, flip hazard_stall : UInt<1>, flip memory_stall : UInt<1>, flip control_stall : UInt<1>, flip btb_miss_taken : UInt<1>, flip branch_resolved : UInt<1>, flip btb_predicted : UInt<1>} @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]

    reg mstatus : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 157:25]
    reg mie : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 158:25]
    reg mtvec : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 159:25]
    reg mscratch : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 160:25]
    reg mepc : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 161:25]
    reg mcause : UInt<32>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 162:25]
    reg mcountinhibit : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 167:30]
    reg mcycle : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 170:29]
    reg minstret : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 171:29]
    reg mhpmcounter3 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 172:29]
    reg mhpmcounter4 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 173:29]
    reg mhpmcounter5 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 174:29]
    reg mhpmcounter6 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 175:29]
    reg mhpmcounter7 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 176:29]
    reg mhpmcounter8 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 177:29]
    reg mhpmcounter9 : UInt<64>, clock with :
      reset => (reset, UInt<64>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 178:29]
    reg mcycle_shadow : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 184:36]
    reg minstret_shadow : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 185:36]
    reg mhpmcounter3_shadow : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 186:36]
    reg mhpmcounter4_shadow : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 187:36]
    reg mhpmcounter5_shadow : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 188:36]
    reg mhpmcounter6_shadow : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 189:36]
    reg mhpmcounter7_shadow : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 190:36]
    reg mhpmcounter8_shadow : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 191:36]
    reg mhpmcounter9_shadow : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 192:36]
    node _reading_cycle_low_T = eq(io.reg_read_address_id, UInt<12>("hc00")) @[4-soc/src/main/scala/riscv/core/CSR.scala 196:28]
    node _reading_cycle_low_T_1 = eq(io.reg_read_address_id, UInt<12>("hb00")) @[4-soc/src/main/scala/riscv/core/CSR.scala 196:77]
    node reading_cycle_low = or(_reading_cycle_low_T, _reading_cycle_low_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 196:51]
    node _reading_instret_low_T = eq(io.reg_read_address_id, UInt<12>("hc02")) @[4-soc/src/main/scala/riscv/core/CSR.scala 198:28]
    node _reading_instret_low_T_1 = eq(io.reg_read_address_id, UInt<12>("hb02")) @[4-soc/src/main/scala/riscv/core/CSR.scala 198:79]
    node reading_instret_low = or(_reading_instret_low_T, _reading_instret_low_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 198:53]
    node reading_hpm3_low = eq(io.reg_read_address_id, UInt<12>("hb03")) @[4-soc/src/main/scala/riscv/core/CSR.scala 199:49]
    node reading_hpm4_low = eq(io.reg_read_address_id, UInt<12>("hb04")) @[4-soc/src/main/scala/riscv/core/CSR.scala 200:49]
    node reading_hpm5_low = eq(io.reg_read_address_id, UInt<12>("hb05")) @[4-soc/src/main/scala/riscv/core/CSR.scala 201:49]
    node reading_hpm6_low = eq(io.reg_read_address_id, UInt<12>("hb06")) @[4-soc/src/main/scala/riscv/core/CSR.scala 202:49]
    node reading_hpm7_low = eq(io.reg_read_address_id, UInt<12>("hb07")) @[4-soc/src/main/scala/riscv/core/CSR.scala 203:49]
    node reading_hpm8_low = eq(io.reg_read_address_id, UInt<12>("hb08")) @[4-soc/src/main/scala/riscv/core/CSR.scala 204:49]
    node reading_hpm9_low = eq(io.reg_read_address_id, UInt<12>("hb09")) @[4-soc/src/main/scala/riscv/core/CSR.scala 205:49]
    when reading_cycle_low : @[4-soc/src/main/scala/riscv/core/CSR.scala 207:27]
      node _mcycle_shadow_T = bits(mcycle, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 208:28]
      mcycle_shadow <= _mcycle_shadow_T @[4-soc/src/main/scala/riscv/core/CSR.scala 208:19]
    when reading_instret_low : @[4-soc/src/main/scala/riscv/core/CSR.scala 210:29]
      node _minstret_shadow_T = bits(minstret, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 211:32]
      minstret_shadow <= _minstret_shadow_T @[4-soc/src/main/scala/riscv/core/CSR.scala 211:21]
    when reading_hpm3_low : @[4-soc/src/main/scala/riscv/core/CSR.scala 213:26]
      node _mhpmcounter3_shadow_T = bits(mhpmcounter3, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 214:40]
      mhpmcounter3_shadow <= _mhpmcounter3_shadow_T @[4-soc/src/main/scala/riscv/core/CSR.scala 214:25]
    when reading_hpm4_low : @[4-soc/src/main/scala/riscv/core/CSR.scala 216:26]
      node _mhpmcounter4_shadow_T = bits(mhpmcounter4, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 217:40]
      mhpmcounter4_shadow <= _mhpmcounter4_shadow_T @[4-soc/src/main/scala/riscv/core/CSR.scala 217:25]
    when reading_hpm5_low : @[4-soc/src/main/scala/riscv/core/CSR.scala 219:26]
      node _mhpmcounter5_shadow_T = bits(mhpmcounter5, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 220:40]
      mhpmcounter5_shadow <= _mhpmcounter5_shadow_T @[4-soc/src/main/scala/riscv/core/CSR.scala 220:25]
    when reading_hpm6_low : @[4-soc/src/main/scala/riscv/core/CSR.scala 222:26]
      node _mhpmcounter6_shadow_T = bits(mhpmcounter6, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 223:40]
      mhpmcounter6_shadow <= _mhpmcounter6_shadow_T @[4-soc/src/main/scala/riscv/core/CSR.scala 223:25]
    when reading_hpm7_low : @[4-soc/src/main/scala/riscv/core/CSR.scala 225:26]
      node _mhpmcounter7_shadow_T = bits(mhpmcounter7, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 226:40]
      mhpmcounter7_shadow <= _mhpmcounter7_shadow_T @[4-soc/src/main/scala/riscv/core/CSR.scala 226:25]
    when reading_hpm8_low : @[4-soc/src/main/scala/riscv/core/CSR.scala 228:26]
      node _mhpmcounter8_shadow_T = bits(mhpmcounter8, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 229:40]
      mhpmcounter8_shadow <= _mhpmcounter8_shadow_T @[4-soc/src/main/scala/riscv/core/CSR.scala 229:25]
    when reading_hpm9_low : @[4-soc/src/main/scala/riscv/core/CSR.scala 231:26]
      node _mhpmcounter9_shadow_T = bits(mhpmcounter9, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 232:40]
      mhpmcounter9_shadow <= _mhpmcounter9_shadow_T @[4-soc/src/main/scala/riscv/core/CSR.scala 232:25]
    node inhibit_cy = bits(mcountinhibit, 0, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 236:35]
    node inhibit_ir = bits(mcountinhibit, 2, 2) @[4-soc/src/main/scala/riscv/core/CSR.scala 237:35]
    node inhibit_hpm3 = bits(mcountinhibit, 3, 3) @[4-soc/src/main/scala/riscv/core/CSR.scala 238:35]
    node inhibit_hpm4 = bits(mcountinhibit, 4, 4) @[4-soc/src/main/scala/riscv/core/CSR.scala 239:35]
    node inhibit_hpm5 = bits(mcountinhibit, 5, 5) @[4-soc/src/main/scala/riscv/core/CSR.scala 240:35]
    node inhibit_hpm6 = bits(mcountinhibit, 6, 6) @[4-soc/src/main/scala/riscv/core/CSR.scala 241:35]
    node inhibit_hpm7 = bits(mcountinhibit, 7, 7) @[4-soc/src/main/scala/riscv/core/CSR.scala 242:35]
    node inhibit_hpm8 = bits(mcountinhibit, 8, 8) @[4-soc/src/main/scala/riscv/core/CSR.scala 243:35]
    node inhibit_hpm9 = bits(mcountinhibit, 9, 9) @[4-soc/src/main/scala/riscv/core/CSR.scala 244:35]
    node _T = eq(inhibit_cy, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 248:8]
    when _T : @[4-soc/src/main/scala/riscv/core/CSR.scala 248:21]
      node _mcycle_T = add(mcycle, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 249:22]
      node _mcycle_T_1 = tail(_mcycle_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 249:22]
      mcycle <= _mcycle_T_1 @[4-soc/src/main/scala/riscv/core/CSR.scala 249:12]
    node _T_1 = eq(inhibit_ir, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 251:34]
    node _T_2 = and(io.instruction_retired, _T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 251:31]
    when _T_2 : @[4-soc/src/main/scala/riscv/core/CSR.scala 251:47]
      node _minstret_T = add(minstret, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 252:26]
      node _minstret_T_1 = tail(_minstret_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 252:26]
      minstret <= _minstret_T_1 @[4-soc/src/main/scala/riscv/core/CSR.scala 252:14]
    node _T_3 = eq(inhibit_hpm3, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 254:35]
    node _T_4 = and(io.branch_misprediction, _T_3) @[4-soc/src/main/scala/riscv/core/CSR.scala 254:32]
    when _T_4 : @[4-soc/src/main/scala/riscv/core/CSR.scala 254:50]
      node _mhpmcounter3_T = add(mhpmcounter3, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 255:34]
      node _mhpmcounter3_T_1 = tail(_mhpmcounter3_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 255:34]
      mhpmcounter3 <= _mhpmcounter3_T_1 @[4-soc/src/main/scala/riscv/core/CSR.scala 255:18]
    node _T_5 = eq(inhibit_hpm4, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 257:27]
    node _T_6 = and(io.hazard_stall, _T_5) @[4-soc/src/main/scala/riscv/core/CSR.scala 257:24]
    when _T_6 : @[4-soc/src/main/scala/riscv/core/CSR.scala 257:42]
      node _mhpmcounter4_T = add(mhpmcounter4, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 258:34]
      node _mhpmcounter4_T_1 = tail(_mhpmcounter4_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 258:34]
      mhpmcounter4 <= _mhpmcounter4_T_1 @[4-soc/src/main/scala/riscv/core/CSR.scala 258:18]
    node _T_7 = eq(inhibit_hpm5, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 260:27]
    node _T_8 = and(io.memory_stall, _T_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 260:24]
    when _T_8 : @[4-soc/src/main/scala/riscv/core/CSR.scala 260:42]
      node _mhpmcounter5_T = add(mhpmcounter5, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 261:34]
      node _mhpmcounter5_T_1 = tail(_mhpmcounter5_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 261:34]
      mhpmcounter5 <= _mhpmcounter5_T_1 @[4-soc/src/main/scala/riscv/core/CSR.scala 261:18]
    node _T_9 = eq(inhibit_hpm6, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 263:28]
    node _T_10 = and(io.control_stall, _T_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 263:25]
    when _T_10 : @[4-soc/src/main/scala/riscv/core/CSR.scala 263:43]
      node _mhpmcounter6_T = add(mhpmcounter6, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 264:34]
      node _mhpmcounter6_T_1 = tail(_mhpmcounter6_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 264:34]
      mhpmcounter6 <= _mhpmcounter6_T_1 @[4-soc/src/main/scala/riscv/core/CSR.scala 264:18]
    node _T_11 = eq(inhibit_hpm7, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 266:29]
    node _T_12 = and(io.btb_miss_taken, _T_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 266:26]
    when _T_12 : @[4-soc/src/main/scala/riscv/core/CSR.scala 266:44]
      node _mhpmcounter7_T = add(mhpmcounter7, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 267:34]
      node _mhpmcounter7_T_1 = tail(_mhpmcounter7_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 267:34]
      mhpmcounter7 <= _mhpmcounter7_T_1 @[4-soc/src/main/scala/riscv/core/CSR.scala 267:18]
    node _T_13 = eq(inhibit_hpm8, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 269:30]
    node _T_14 = and(io.branch_resolved, _T_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 269:27]
    when _T_14 : @[4-soc/src/main/scala/riscv/core/CSR.scala 269:45]
      node _mhpmcounter8_T = add(mhpmcounter8, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 270:34]
      node _mhpmcounter8_T_1 = tail(_mhpmcounter8_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 270:34]
      mhpmcounter8 <= _mhpmcounter8_T_1 @[4-soc/src/main/scala/riscv/core/CSR.scala 270:18]
    node _T_15 = eq(inhibit_hpm9, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 272:28]
    node _T_16 = and(io.btb_predicted, _T_15) @[4-soc/src/main/scala/riscv/core/CSR.scala 272:25]
    when _T_16 : @[4-soc/src/main/scala/riscv/core/CSR.scala 272:43]
      node _mhpmcounter9_T = add(mhpmcounter9, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 273:34]
      node _mhpmcounter9_T_1 = tail(_mhpmcounter9_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 273:34]
      mhpmcounter9 <= _mhpmcounter9_T_1 @[4-soc/src/main/scala/riscv/core/CSR.scala 273:18]
    node _T_17 = bits(mcycle, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 291:37]
    node _T_18 = bits(minstret, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 293:39]
    node _T_19 = bits(mcycle, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 296:38]
    node _T_20 = bits(minstret, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 298:40]
    node _T_21 = bits(mhpmcounter3, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 301:48]
    node _T_22 = bits(mhpmcounter4, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 303:48]
    node _T_23 = bits(mhpmcounter5, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 305:48]
    node _T_24 = bits(mhpmcounter6, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 307:48]
    node _T_25 = bits(mhpmcounter7, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 309:48]
    node _T_26 = bits(mhpmcounter8, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 311:48]
    node _T_27 = bits(mhpmcounter9, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 313:48]
    node _io_id_reg_read_data_T = eq(UInt<12>("h300"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_1 = mux(_io_id_reg_read_data_T, mstatus, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_2 = eq(UInt<12>("h304"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_3 = mux(_io_id_reg_read_data_T_2, mie, _io_id_reg_read_data_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_4 = eq(UInt<12>("h305"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_5 = mux(_io_id_reg_read_data_T_4, mtvec, _io_id_reg_read_data_T_3) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_6 = eq(UInt<12>("h340"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_7 = mux(_io_id_reg_read_data_T_6, mscratch, _io_id_reg_read_data_T_5) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_8 = eq(UInt<12>("h341"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_9 = mux(_io_id_reg_read_data_T_8, mepc, _io_id_reg_read_data_T_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_10 = eq(UInt<12>("h342"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_11 = mux(_io_id_reg_read_data_T_10, mcause, _io_id_reg_read_data_T_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_12 = eq(UInt<12>("h320"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_13 = mux(_io_id_reg_read_data_T_12, mcountinhibit, _io_id_reg_read_data_T_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_14 = eq(UInt<12>("hc00"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_15 = mux(_io_id_reg_read_data_T_14, _T_17, _io_id_reg_read_data_T_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_16 = eq(UInt<12>("hc80"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_17 = mux(_io_id_reg_read_data_T_16, mcycle_shadow, _io_id_reg_read_data_T_15) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_18 = eq(UInt<12>("hc02"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_19 = mux(_io_id_reg_read_data_T_18, _T_18, _io_id_reg_read_data_T_17) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_20 = eq(UInt<12>("hc82"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_21 = mux(_io_id_reg_read_data_T_20, minstret_shadow, _io_id_reg_read_data_T_19) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_22 = eq(UInt<12>("hb00"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_23 = mux(_io_id_reg_read_data_T_22, _T_19, _io_id_reg_read_data_T_21) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_24 = eq(UInt<12>("hb80"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_25 = mux(_io_id_reg_read_data_T_24, mcycle_shadow, _io_id_reg_read_data_T_23) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_26 = eq(UInt<12>("hb02"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_27 = mux(_io_id_reg_read_data_T_26, _T_20, _io_id_reg_read_data_T_25) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_28 = eq(UInt<12>("hb82"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_29 = mux(_io_id_reg_read_data_T_28, minstret_shadow, _io_id_reg_read_data_T_27) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_30 = eq(UInt<12>("hb03"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_31 = mux(_io_id_reg_read_data_T_30, _T_21, _io_id_reg_read_data_T_29) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_32 = eq(UInt<12>("hb83"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_33 = mux(_io_id_reg_read_data_T_32, mhpmcounter3_shadow, _io_id_reg_read_data_T_31) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_34 = eq(UInt<12>("hb04"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_35 = mux(_io_id_reg_read_data_T_34, _T_22, _io_id_reg_read_data_T_33) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_36 = eq(UInt<12>("hb84"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_37 = mux(_io_id_reg_read_data_T_36, mhpmcounter4_shadow, _io_id_reg_read_data_T_35) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_38 = eq(UInt<12>("hb05"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_39 = mux(_io_id_reg_read_data_T_38, _T_23, _io_id_reg_read_data_T_37) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_40 = eq(UInt<12>("hb85"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_41 = mux(_io_id_reg_read_data_T_40, mhpmcounter5_shadow, _io_id_reg_read_data_T_39) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_42 = eq(UInt<12>("hb06"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_43 = mux(_io_id_reg_read_data_T_42, _T_24, _io_id_reg_read_data_T_41) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_44 = eq(UInt<12>("hb86"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_45 = mux(_io_id_reg_read_data_T_44, mhpmcounter6_shadow, _io_id_reg_read_data_T_43) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_46 = eq(UInt<12>("hb07"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_47 = mux(_io_id_reg_read_data_T_46, _T_25, _io_id_reg_read_data_T_45) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_48 = eq(UInt<12>("hb87"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_49 = mux(_io_id_reg_read_data_T_48, mhpmcounter7_shadow, _io_id_reg_read_data_T_47) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_50 = eq(UInt<12>("hb08"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_51 = mux(_io_id_reg_read_data_T_50, _T_26, _io_id_reg_read_data_T_49) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_52 = eq(UInt<12>("hb88"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_53 = mux(_io_id_reg_read_data_T_52, mhpmcounter8_shadow, _io_id_reg_read_data_T_51) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_54 = eq(UInt<12>("hb09"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_55 = mux(_io_id_reg_read_data_T_54, _T_27, _io_id_reg_read_data_T_53) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_56 = eq(UInt<12>("hb89"), io.reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_57 = mux(_io_id_reg_read_data_T_56, mhpmcounter9_shadow, _io_id_reg_read_data_T_55) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    io.id_reg_read_data <= _io_id_reg_read_data_T_57 @[4-soc/src/main/scala/riscv/core/CSR.scala 319:26]
    node _io_debug_reg_read_data_T = eq(UInt<12>("h300"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_1 = mux(_io_debug_reg_read_data_T, mstatus, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_2 = eq(UInt<12>("h304"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_3 = mux(_io_debug_reg_read_data_T_2, mie, _io_debug_reg_read_data_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_4 = eq(UInt<12>("h305"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_5 = mux(_io_debug_reg_read_data_T_4, mtvec, _io_debug_reg_read_data_T_3) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_6 = eq(UInt<12>("h340"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_7 = mux(_io_debug_reg_read_data_T_6, mscratch, _io_debug_reg_read_data_T_5) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_8 = eq(UInt<12>("h341"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_9 = mux(_io_debug_reg_read_data_T_8, mepc, _io_debug_reg_read_data_T_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_10 = eq(UInt<12>("h342"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_11 = mux(_io_debug_reg_read_data_T_10, mcause, _io_debug_reg_read_data_T_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_12 = eq(UInt<12>("h320"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_13 = mux(_io_debug_reg_read_data_T_12, mcountinhibit, _io_debug_reg_read_data_T_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_14 = eq(UInt<12>("hc00"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_15 = mux(_io_debug_reg_read_data_T_14, _T_17, _io_debug_reg_read_data_T_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_16 = eq(UInt<12>("hc80"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_17 = mux(_io_debug_reg_read_data_T_16, mcycle_shadow, _io_debug_reg_read_data_T_15) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_18 = eq(UInt<12>("hc02"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_19 = mux(_io_debug_reg_read_data_T_18, _T_18, _io_debug_reg_read_data_T_17) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_20 = eq(UInt<12>("hc82"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_21 = mux(_io_debug_reg_read_data_T_20, minstret_shadow, _io_debug_reg_read_data_T_19) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_22 = eq(UInt<12>("hb00"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_23 = mux(_io_debug_reg_read_data_T_22, _T_19, _io_debug_reg_read_data_T_21) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_24 = eq(UInt<12>("hb80"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_25 = mux(_io_debug_reg_read_data_T_24, mcycle_shadow, _io_debug_reg_read_data_T_23) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_26 = eq(UInt<12>("hb02"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_27 = mux(_io_debug_reg_read_data_T_26, _T_20, _io_debug_reg_read_data_T_25) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_28 = eq(UInt<12>("hb82"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_29 = mux(_io_debug_reg_read_data_T_28, minstret_shadow, _io_debug_reg_read_data_T_27) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_30 = eq(UInt<12>("hb03"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_31 = mux(_io_debug_reg_read_data_T_30, _T_21, _io_debug_reg_read_data_T_29) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_32 = eq(UInt<12>("hb83"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_33 = mux(_io_debug_reg_read_data_T_32, mhpmcounter3_shadow, _io_debug_reg_read_data_T_31) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_34 = eq(UInt<12>("hb04"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_35 = mux(_io_debug_reg_read_data_T_34, _T_22, _io_debug_reg_read_data_T_33) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_36 = eq(UInt<12>("hb84"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_37 = mux(_io_debug_reg_read_data_T_36, mhpmcounter4_shadow, _io_debug_reg_read_data_T_35) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_38 = eq(UInt<12>("hb05"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_39 = mux(_io_debug_reg_read_data_T_38, _T_23, _io_debug_reg_read_data_T_37) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_40 = eq(UInt<12>("hb85"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_41 = mux(_io_debug_reg_read_data_T_40, mhpmcounter5_shadow, _io_debug_reg_read_data_T_39) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_42 = eq(UInt<12>("hb06"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_43 = mux(_io_debug_reg_read_data_T_42, _T_24, _io_debug_reg_read_data_T_41) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_44 = eq(UInt<12>("hb86"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_45 = mux(_io_debug_reg_read_data_T_44, mhpmcounter6_shadow, _io_debug_reg_read_data_T_43) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_46 = eq(UInt<12>("hb07"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_47 = mux(_io_debug_reg_read_data_T_46, _T_25, _io_debug_reg_read_data_T_45) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_48 = eq(UInt<12>("hb87"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_49 = mux(_io_debug_reg_read_data_T_48, mhpmcounter7_shadow, _io_debug_reg_read_data_T_47) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_50 = eq(UInt<12>("hb08"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_51 = mux(_io_debug_reg_read_data_T_50, _T_26, _io_debug_reg_read_data_T_49) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_52 = eq(UInt<12>("hb88"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_53 = mux(_io_debug_reg_read_data_T_52, mhpmcounter8_shadow, _io_debug_reg_read_data_T_51) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_54 = eq(UInt<12>("hb09"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_55 = mux(_io_debug_reg_read_data_T_54, _T_27, _io_debug_reg_read_data_T_53) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_56 = eq(UInt<12>("hb89"), io.debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_57 = mux(_io_debug_reg_read_data_T_56, mhpmcounter9_shadow, _io_debug_reg_read_data_T_55) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    io.debug_reg_read_data <= _io_debug_reg_read_data_T_57 @[4-soc/src/main/scala/riscv/core/CSR.scala 320:26]
    node _io_clint_access_bundle_mstatus_T = eq(io.reg_write_address_ex, UInt<12>("h300")) @[4-soc/src/main/scala/riscv/core/CSR.scala 323:55]
    node _io_clint_access_bundle_mstatus_T_1 = and(io.reg_write_enable_ex, _io_clint_access_bundle_mstatus_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 323:28]
    node _io_clint_access_bundle_mstatus_T_2 = mux(_io_clint_access_bundle_mstatus_T_1, io.reg_write_data_ex, mstatus) @[4-soc/src/main/scala/riscv/core/CSR.scala 322:40]
    io.clint_access_bundle.mstatus <= _io_clint_access_bundle_mstatus_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 322:34]
    node _io_clint_access_bundle_mtvec_T = eq(io.reg_write_address_ex, UInt<12>("h305")) @[4-soc/src/main/scala/riscv/core/CSR.scala 328:55]
    node _io_clint_access_bundle_mtvec_T_1 = and(io.reg_write_enable_ex, _io_clint_access_bundle_mtvec_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 328:28]
    node _io_clint_access_bundle_mtvec_T_2 = mux(_io_clint_access_bundle_mtvec_T_1, io.reg_write_data_ex, mtvec) @[4-soc/src/main/scala/riscv/core/CSR.scala 327:38]
    io.clint_access_bundle.mtvec <= _io_clint_access_bundle_mtvec_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 327:32]
    node _io_clint_access_bundle_mcause_T = eq(io.reg_write_address_ex, UInt<12>("h342")) @[4-soc/src/main/scala/riscv/core/CSR.scala 333:55]
    node _io_clint_access_bundle_mcause_T_1 = and(io.reg_write_enable_ex, _io_clint_access_bundle_mcause_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 333:28]
    node _io_clint_access_bundle_mcause_T_2 = mux(_io_clint_access_bundle_mcause_T_1, io.reg_write_data_ex, mcause) @[4-soc/src/main/scala/riscv/core/CSR.scala 332:39]
    io.clint_access_bundle.mcause <= _io_clint_access_bundle_mcause_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 332:33]
    node _io_clint_access_bundle_mepc_T = eq(io.reg_write_address_ex, UInt<12>("h341")) @[4-soc/src/main/scala/riscv/core/CSR.scala 338:55]
    node _io_clint_access_bundle_mepc_T_1 = and(io.reg_write_enable_ex, _io_clint_access_bundle_mepc_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 338:28]
    node _io_clint_access_bundle_mepc_T_2 = mux(_io_clint_access_bundle_mepc_T_1, io.reg_write_data_ex, mepc) @[4-soc/src/main/scala/riscv/core/CSR.scala 337:37]
    io.clint_access_bundle.mepc <= _io_clint_access_bundle_mepc_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 337:31]
    node _io_clint_access_bundle_mie_T = eq(io.reg_write_address_ex, UInt<12>("h304")) @[4-soc/src/main/scala/riscv/core/CSR.scala 343:55]
    node _io_clint_access_bundle_mie_T_1 = and(io.reg_write_enable_ex, _io_clint_access_bundle_mie_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 343:28]
    node _io_clint_access_bundle_mie_T_2 = mux(_io_clint_access_bundle_mie_T_1, io.reg_write_data_ex, mie) @[4-soc/src/main/scala/riscv/core/CSR.scala 342:36]
    io.clint_access_bundle.mie <= _io_clint_access_bundle_mie_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 342:30]
    when io.clint_access_bundle.direct_write_enable : @[4-soc/src/main/scala/riscv/core/CSR.scala 348:52]
      mstatus <= io.clint_access_bundle.mstatus_write_data @[4-soc/src/main/scala/riscv/core/CSR.scala 349:13]
      mepc <= io.clint_access_bundle.mepc_write_data @[4-soc/src/main/scala/riscv/core/CSR.scala 350:13]
      mcause <= io.clint_access_bundle.mcause_write_data @[4-soc/src/main/scala/riscv/core/CSR.scala 351:13]
    else :
      when io.reg_write_enable_ex : @[4-soc/src/main/scala/riscv/core/CSR.scala 352:38]
        node _T_28 = eq(io.reg_write_address_ex, UInt<12>("h300")) @[4-soc/src/main/scala/riscv/core/CSR.scala 353:34]
        when _T_28 : @[4-soc/src/main/scala/riscv/core/CSR.scala 353:59]
          mstatus <= io.reg_write_data_ex @[4-soc/src/main/scala/riscv/core/CSR.scala 354:15]
        else :
          node _T_29 = eq(io.reg_write_address_ex, UInt<12>("h341")) @[4-soc/src/main/scala/riscv/core/CSR.scala 355:40]
          when _T_29 : @[4-soc/src/main/scala/riscv/core/CSR.scala 355:62]
            mepc <= io.reg_write_data_ex @[4-soc/src/main/scala/riscv/core/CSR.scala 356:12]
          else :
            node _T_30 = eq(io.reg_write_address_ex, UInt<12>("h342")) @[4-soc/src/main/scala/riscv/core/CSR.scala 357:40]
            when _T_30 : @[4-soc/src/main/scala/riscv/core/CSR.scala 357:64]
              mcause <= io.reg_write_data_ex @[4-soc/src/main/scala/riscv/core/CSR.scala 358:14]
    when io.reg_write_enable_ex : @[4-soc/src/main/scala/riscv/core/CSR.scala 362:32]
      node _T_31 = eq(io.reg_write_address_ex, UInt<12>("h304")) @[4-soc/src/main/scala/riscv/core/CSR.scala 363:34]
      when _T_31 : @[4-soc/src/main/scala/riscv/core/CSR.scala 363:55]
        mie <= io.reg_write_data_ex @[4-soc/src/main/scala/riscv/core/CSR.scala 364:11]
      else :
        node _T_32 = eq(io.reg_write_address_ex, UInt<12>("h305")) @[4-soc/src/main/scala/riscv/core/CSR.scala 365:40]
        when _T_32 : @[4-soc/src/main/scala/riscv/core/CSR.scala 365:63]
          mtvec <= io.reg_write_data_ex @[4-soc/src/main/scala/riscv/core/CSR.scala 366:13]
        else :
          node _T_33 = eq(io.reg_write_address_ex, UInt<12>("h340")) @[4-soc/src/main/scala/riscv/core/CSR.scala 367:40]
          when _T_33 : @[4-soc/src/main/scala/riscv/core/CSR.scala 367:66]
            mscratch <= io.reg_write_data_ex @[4-soc/src/main/scala/riscv/core/CSR.scala 368:16]
          else :
            node _T_34 = eq(io.reg_write_address_ex, UInt<12>("h320")) @[4-soc/src/main/scala/riscv/core/CSR.scala 369:40]
            when _T_34 : @[4-soc/src/main/scala/riscv/core/CSR.scala 369:71]
              node _mcountinhibit_T = and(io.reg_write_data_ex, UInt<10>("h3fd")) @[4-soc/src/main/scala/riscv/core/CSR.scala 372:45]
              mcountinhibit <= _mcountinhibit_T @[4-soc/src/main/scala/riscv/core/CSR.scala 372:21]
    when io.reg_write_enable_ex : @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
      node _T_35 = eq(io.reg_write_address_ex, UInt<12>("hb00")) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:34]
      when _T_35 : @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59]
        node _mcycle_T_2 = bits(mcycle, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 381:27]
        node _mcycle_T_3 = cat(_mcycle_T_2, io.reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 381:20]
        mcycle <= _mcycle_T_3 @[4-soc/src/main/scala/riscv/core/CSR.scala 381:14]
      else :
        node _T_36 = eq(io.reg_write_address_ex, UInt<12>("hb80")) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:40]
        when _T_36 : @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65]
          node _mcycle_T_4 = bits(mcycle, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 383:49]
          node _mcycle_T_5 = cat(io.reg_write_data_ex, _mcycle_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 383:20]
          mcycle <= _mcycle_T_5 @[4-soc/src/main/scala/riscv/core/CSR.scala 383:14]
        else :
          node _T_37 = eq(io.reg_write_address_ex, UInt<12>("hb02")) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:40]
          when _T_37 : @[4-soc/src/main/scala/riscv/core/CSR.scala 384:67]
            node _minstret_T_2 = bits(minstret, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 385:31]
            node _minstret_T_3 = cat(_minstret_T_2, io.reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 385:22]
            minstret <= _minstret_T_3 @[4-soc/src/main/scala/riscv/core/CSR.scala 385:16]
          else :
            node _T_38 = eq(io.reg_write_address_ex, UInt<12>("hb82")) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:40]
            when _T_38 : @[4-soc/src/main/scala/riscv/core/CSR.scala 386:67]
              node _minstret_T_4 = bits(minstret, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 387:53]
              node _minstret_T_5 = cat(io.reg_write_data_ex, _minstret_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 387:22]
              minstret <= _minstret_T_5 @[4-soc/src/main/scala/riscv/core/CSR.scala 387:16]
            else :
              node _T_39 = eq(io.reg_write_address_ex, UInt<12>("hb03")) @[4-soc/src/main/scala/riscv/core/CSR.scala 388:40]
              when _T_39 : @[4-soc/src/main/scala/riscv/core/CSR.scala 388:71]
                node _mhpmcounter3_T_2 = bits(mhpmcounter3, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 389:39]
                node _mhpmcounter3_T_3 = cat(_mhpmcounter3_T_2, io.reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 389:26]
                mhpmcounter3 <= _mhpmcounter3_T_3 @[4-soc/src/main/scala/riscv/core/CSR.scala 389:20]
              else :
                node _T_40 = eq(io.reg_write_address_ex, UInt<12>("hb83")) @[4-soc/src/main/scala/riscv/core/CSR.scala 390:40]
                when _T_40 : @[4-soc/src/main/scala/riscv/core/CSR.scala 390:71]
                  node _mhpmcounter3_T_4 = bits(mhpmcounter3, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 391:61]
                  node _mhpmcounter3_T_5 = cat(io.reg_write_data_ex, _mhpmcounter3_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 391:26]
                  mhpmcounter3 <= _mhpmcounter3_T_5 @[4-soc/src/main/scala/riscv/core/CSR.scala 391:20]
                else :
                  node _T_41 = eq(io.reg_write_address_ex, UInt<12>("hb04")) @[4-soc/src/main/scala/riscv/core/CSR.scala 392:40]
                  when _T_41 : @[4-soc/src/main/scala/riscv/core/CSR.scala 392:71]
                    node _mhpmcounter4_T_2 = bits(mhpmcounter4, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 393:39]
                    node _mhpmcounter4_T_3 = cat(_mhpmcounter4_T_2, io.reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 393:26]
                    mhpmcounter4 <= _mhpmcounter4_T_3 @[4-soc/src/main/scala/riscv/core/CSR.scala 393:20]
                  else :
                    node _T_42 = eq(io.reg_write_address_ex, UInt<12>("hb84")) @[4-soc/src/main/scala/riscv/core/CSR.scala 394:40]
                    when _T_42 : @[4-soc/src/main/scala/riscv/core/CSR.scala 394:71]
                      node _mhpmcounter4_T_4 = bits(mhpmcounter4, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 395:61]
                      node _mhpmcounter4_T_5 = cat(io.reg_write_data_ex, _mhpmcounter4_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 395:26]
                      mhpmcounter4 <= _mhpmcounter4_T_5 @[4-soc/src/main/scala/riscv/core/CSR.scala 395:20]
                    else :
                      node _T_43 = eq(io.reg_write_address_ex, UInt<12>("hb05")) @[4-soc/src/main/scala/riscv/core/CSR.scala 396:40]
                      when _T_43 : @[4-soc/src/main/scala/riscv/core/CSR.scala 396:71]
                        node _mhpmcounter5_T_2 = bits(mhpmcounter5, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 397:39]
                        node _mhpmcounter5_T_3 = cat(_mhpmcounter5_T_2, io.reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 397:26]
                        mhpmcounter5 <= _mhpmcounter5_T_3 @[4-soc/src/main/scala/riscv/core/CSR.scala 397:20]
                      else :
                        node _T_44 = eq(io.reg_write_address_ex, UInt<12>("hb85")) @[4-soc/src/main/scala/riscv/core/CSR.scala 398:40]
                        when _T_44 : @[4-soc/src/main/scala/riscv/core/CSR.scala 398:71]
                          node _mhpmcounter5_T_4 = bits(mhpmcounter5, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 399:61]
                          node _mhpmcounter5_T_5 = cat(io.reg_write_data_ex, _mhpmcounter5_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 399:26]
                          mhpmcounter5 <= _mhpmcounter5_T_5 @[4-soc/src/main/scala/riscv/core/CSR.scala 399:20]
                        else :
                          node _T_45 = eq(io.reg_write_address_ex, UInt<12>("hb06")) @[4-soc/src/main/scala/riscv/core/CSR.scala 400:40]
                          when _T_45 : @[4-soc/src/main/scala/riscv/core/CSR.scala 400:71]
                            node _mhpmcounter6_T_2 = bits(mhpmcounter6, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 401:39]
                            node _mhpmcounter6_T_3 = cat(_mhpmcounter6_T_2, io.reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 401:26]
                            mhpmcounter6 <= _mhpmcounter6_T_3 @[4-soc/src/main/scala/riscv/core/CSR.scala 401:20]
                          else :
                            node _T_46 = eq(io.reg_write_address_ex, UInt<12>("hb86")) @[4-soc/src/main/scala/riscv/core/CSR.scala 402:40]
                            when _T_46 : @[4-soc/src/main/scala/riscv/core/CSR.scala 402:71]
                              node _mhpmcounter6_T_4 = bits(mhpmcounter6, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 403:61]
                              node _mhpmcounter6_T_5 = cat(io.reg_write_data_ex, _mhpmcounter6_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 403:26]
                              mhpmcounter6 <= _mhpmcounter6_T_5 @[4-soc/src/main/scala/riscv/core/CSR.scala 403:20]
                            else :
                              node _T_47 = eq(io.reg_write_address_ex, UInt<12>("hb07")) @[4-soc/src/main/scala/riscv/core/CSR.scala 404:40]
                              when _T_47 : @[4-soc/src/main/scala/riscv/core/CSR.scala 404:71]
                                node _mhpmcounter7_T_2 = bits(mhpmcounter7, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 405:39]
                                node _mhpmcounter7_T_3 = cat(_mhpmcounter7_T_2, io.reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 405:26]
                                mhpmcounter7 <= _mhpmcounter7_T_3 @[4-soc/src/main/scala/riscv/core/CSR.scala 405:20]
                              else :
                                node _T_48 = eq(io.reg_write_address_ex, UInt<12>("hb87")) @[4-soc/src/main/scala/riscv/core/CSR.scala 406:40]
                                when _T_48 : @[4-soc/src/main/scala/riscv/core/CSR.scala 406:71]
                                  node _mhpmcounter7_T_4 = bits(mhpmcounter7, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 407:61]
                                  node _mhpmcounter7_T_5 = cat(io.reg_write_data_ex, _mhpmcounter7_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 407:26]
                                  mhpmcounter7 <= _mhpmcounter7_T_5 @[4-soc/src/main/scala/riscv/core/CSR.scala 407:20]
                                else :
                                  node _T_49 = eq(io.reg_write_address_ex, UInt<12>("hb08")) @[4-soc/src/main/scala/riscv/core/CSR.scala 408:40]
                                  when _T_49 : @[4-soc/src/main/scala/riscv/core/CSR.scala 408:71]
                                    node _mhpmcounter8_T_2 = bits(mhpmcounter8, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 409:39]
                                    node _mhpmcounter8_T_3 = cat(_mhpmcounter8_T_2, io.reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 409:26]
                                    mhpmcounter8 <= _mhpmcounter8_T_3 @[4-soc/src/main/scala/riscv/core/CSR.scala 409:20]
                                  else :
                                    node _T_50 = eq(io.reg_write_address_ex, UInt<12>("hb88")) @[4-soc/src/main/scala/riscv/core/CSR.scala 410:40]
                                    when _T_50 : @[4-soc/src/main/scala/riscv/core/CSR.scala 410:71]
                                      node _mhpmcounter8_T_4 = bits(mhpmcounter8, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 411:61]
                                      node _mhpmcounter8_T_5 = cat(io.reg_write_data_ex, _mhpmcounter8_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 411:26]
                                      mhpmcounter8 <= _mhpmcounter8_T_5 @[4-soc/src/main/scala/riscv/core/CSR.scala 411:20]
                                    else :
                                      node _T_51 = eq(io.reg_write_address_ex, UInt<12>("hb09")) @[4-soc/src/main/scala/riscv/core/CSR.scala 412:40]
                                      when _T_51 : @[4-soc/src/main/scala/riscv/core/CSR.scala 412:71]
                                        node _mhpmcounter9_T_2 = bits(mhpmcounter9, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 413:39]
                                        node _mhpmcounter9_T_3 = cat(_mhpmcounter9_T_2, io.reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 413:26]
                                        mhpmcounter9 <= _mhpmcounter9_T_3 @[4-soc/src/main/scala/riscv/core/CSR.scala 413:20]
                                      else :
                                        node _T_52 = eq(io.reg_write_address_ex, UInt<12>("hb89")) @[4-soc/src/main/scala/riscv/core/CSR.scala 414:40]
                                        when _T_52 : @[4-soc/src/main/scala/riscv/core/CSR.scala 414:71]
                                          node _mhpmcounter9_T_4 = bits(mhpmcounter9, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 415:61]
                                          node _mhpmcounter9_T_5 = cat(io.reg_write_data_ex, _mhpmcounter9_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 415:26]
                                          mhpmcounter9 <= _mhpmcounter9_T_5 @[4-soc/src/main/scala/riscv/core/CSR.scala 415:20]


  module PipelinedCPU :
    input clock : Clock
    input reset : Reset
    output io : { instruction_address : UInt<32>, flip instruction : UInt<32>, flip instruction_valid : UInt<1>, memory_bundle : { address : UInt<32>, read : UInt<1>, flip read_data : UInt<32>, flip read_valid : UInt<1>, write : UInt<1>, write_data : UInt<32>, write_strobe : UInt<1>[4], flip write_valid : UInt<1>, flip write_data_accepted : UInt<1>, flip busy : UInt<1>, request : UInt<1>, flip granted : UInt<1>}, device_select : UInt<3>, axi4_channels : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<32>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<32>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}, flip interrupt_flag : UInt<32>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>, flip csr_debug_read_address : UInt<12>, csr_debug_read_data : UInt<32>, bus_address : UInt<32>, debug_bus_write_enable : UInt<1>, debug_bus_write_data : UInt<32>} @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]

    inst ctrl of Control @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 118:26]
    ctrl.clock <= clock
    ctrl.reset <= reset
    inst regs of RegisterFile @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 119:26]
    regs.clock <= clock
    regs.reset <= reset
    inst inst_fetch of InstructionFetch @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 120:26]
    inst_fetch.clock <= clock
    inst_fetch.reset <= reset
    inst if2id of IF2ID @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 121:26]
    if2id.clock <= clock
    if2id.reset <= reset
    inst id of InstructionDecode @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 122:26]
    id.clock <= clock
    id.reset <= reset
    inst id2ex of ID2EX @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 123:26]
    id2ex.clock <= clock
    id2ex.reset <= reset
    inst ex of Execute @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 124:26]
    ex.clock <= clock
    ex.reset <= reset
    inst ex2mem of EX2MEM @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 125:26]
    ex2mem.clock <= clock
    ex2mem.reset <= reset
    inst mem of MemoryAccess @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 126:26]
    mem.clock <= clock
    mem.reset <= reset
    inst mem2wb of MEM2WB @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 127:26]
    mem2wb.clock <= clock
    mem2wb.reset <= reset
    inst wb of WriteBack @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 128:26]
    wb.clock <= clock
    wb.reset <= reset
    inst forwarding of Forwarding @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 129:26]
    forwarding.clock <= clock
    forwarding.reset <= reset
    inst clint of CLINT @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 130:26]
    clint.clock <= clock
    clint.reset <= reset
    inst csr_regs of CSR @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 131:26]
    csr_regs.clock <= clock
    csr_regs.reset <= reset
    ctrl.io.jump_flag <= id.io.if_jump_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 133:35]
    ctrl.io.jump_instruction_id <= id.io.ctrl_jump_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 134:35]
    ctrl.io.rs1_id <= id.io.regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 135:35]
    ctrl.io.rs2_id <= id.io.regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 136:35]
    ctrl.io.memory_read_enable_ex <= id2ex.io.output_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 137:35]
    ctrl.io.rd_ex <= id2ex.io.output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 138:35]
    ctrl.io.memory_read_enable_mem <= ex2mem.io.output_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 139:35]
    ctrl.io.rd_mem <= ex2mem.io.output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 140:35]
    ctrl.io.memory_write_enable_ex <= id2ex.io.output_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 141:35]
    ctrl.io.memory_write_enable_mem <= ex2mem.io.output_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 142:35]
    ctrl.io.regs_write_enable_ex <= id2ex.io.output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 143:35]
    ctrl.io.regs_write_source_ex <= id2ex.io.output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 144:35]
    ctrl.io.regs_write_source_mem <= ex2mem.io.output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 145:35]
    ctrl.io.regs_write_source_wb <= mem2wb.io.output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 147:32]
    ctrl.io.rd_wb <= mem2wb.io.output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 148:32]
    regs.io.write_enable <= mem2wb.io.output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 150:25]
    regs.io.write_address <= mem2wb.io.output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 151:25]
    regs.io.write_data <= wb.io.regs_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 152:25]
    regs.io.read_address1 <= id.io.regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 153:25]
    regs.io.read_address2 <= id.io.regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 154:25]
    regs.io.debug_read_address <= io.debug_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 156:30]
    io.debug_read_data <= regs.io.debug_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 157:30]
    io.instruction_address <= inst_fetch.io.instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 163:35]
    node _inst_fetch_io_stall_flag_ctrl_T = or(ctrl.io.pc_stall, mem.io.ctrl_stall_flag) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 164:55]
    inst_fetch.io.stall_flag_ctrl <= _inst_fetch_io_stall_flag_ctrl_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 164:35]
    inst_fetch.io.jump_flag_id <= id.io.if_jump_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 165:35]
    inst_fetch.io.jump_address_id <= id.io.if_jump_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 166:35]
    inst_fetch.io.rom_instruction <= io.instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 167:35]
    inst_fetch.io.instruction_valid <= io.instruction_valid @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 168:35]
    node _btb_wrong_direction_T = and(if2id.io.output_btb_predicted_taken, id.io.ctrl_jump_instruction) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 191:43]
    node _btb_wrong_direction_T_1 = eq(id.io.if_jump_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 191:67]
    node btb_wrong_direction = and(_btb_wrong_direction_T, _btb_wrong_direction_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 191:64]
    node _btb_non_branch_T = eq(id.io.ctrl_jump_instruction, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 195:41]
    node btb_non_branch = and(if2id.io.output_btb_predicted_taken, _btb_non_branch_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 195:38]
    node _btb_actually_used_T = eq(if2id.io.output_ras_predicted_valid, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 200:44]
    node _btb_actually_used_T_1 = and(if2id.io.output_btb_predicted_taken, _btb_actually_used_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 200:41]
    node _btb_actually_used_T_2 = eq(if2id.io.output_ibtb_predicted_valid, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 200:62]
    node btb_actually_used = and(_btb_actually_used_T_1, _btb_actually_used_T_2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 200:59]
    node _btb_wrong_target_T = and(btb_actually_used, id.io.if_jump_flag) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 203:44]
    node _btb_wrong_target_T_1 = neq(if2id.io.output_btb_predicted_target, id.io.if_jump_address) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 203:80]
    node btb_wrong_target = and(_btb_wrong_target_T, _btb_wrong_target_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 203:60]
    node _btb_correct_prediction_T = and(btb_actually_used, id.io.if_jump_flag) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 206:50]
    node _btb_correct_prediction_T_1 = eq(if2id.io.output_btb_predicted_target, id.io.if_jump_address) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 206:86]
    node btb_correct_prediction = and(_btb_correct_prediction_T, _btb_correct_prediction_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 206:66]
    node _btb_mispredict_raw_T = or(btb_wrong_direction, btb_non_branch) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 209:49]
    node _btb_mispredict_raw_T_1 = or(_btb_mispredict_raw_T, btb_wrong_target) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 209:67]
    node _btb_mispredict_raw_T_2 = eq(id.io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 209:91]
    node btb_mispredict_raw = and(_btb_mispredict_raw_T_1, _btb_mispredict_raw_T_2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 209:88]
    node _btb_correction_addr_raw_T = add(if2id.io.output_instruction_address, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 214:106]
    node _btb_correction_addr_raw_T_1 = tail(_btb_correction_addr_raw_T, 1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 214:106]
    node btb_correction_addr_raw = mux(btb_wrong_target, id.io.if_jump_address, _btb_correction_addr_raw_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 214:36]
    reg btb_mispredict_pending : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 218:44]
    reg btb_correction_addr_pending : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 219:44]
    node _T = and(mem.io.ctrl_stall_flag, btb_mispredict_raw) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 221:18]
    when _T : @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 221:41]
      btb_mispredict_pending <= UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 222:33]
      btb_correction_addr_pending <= btb_correction_addr_raw @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 223:33]
    else :
      node _T_1 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 224:40]
      node _T_2 = and(btb_mispredict_pending, _T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 224:37]
      when _T_2 : @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 224:52]
        btb_mispredict_pending <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 225:28]
    node _btb_mispredict_T = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 228:73]
    node _btb_mispredict_T_1 = and(btb_mispredict_pending, _btb_mispredict_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 228:70]
    node btb_mispredict = or(btb_mispredict_raw, _btb_mispredict_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 228:43]
    node _btb_correction_addr_effective_T = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 230:31]
    node _btb_correction_addr_effective_T_1 = and(btb_mispredict_pending, _btb_correction_addr_effective_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 230:28]
    node btb_correction_addr_effective = mux(_btb_correction_addr_effective_T_1, btb_correction_addr_pending, btb_correction_addr_raw) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 229:42]
    inst_fetch.io.btb_mispredict <= btb_mispredict @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 235:40]
    inst_fetch.io.btb_correction_addr <= btb_correction_addr_effective @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 236:40]
    inst_fetch.io.btb_correct_prediction <= btb_correct_prediction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 237:40]
    node _btb_should_update_T = or(id.io.ctrl_jump_instruction, btb_non_branch) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 242:52]
    node _btb_should_update_T_1 = eq(id.io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 242:74]
    node _btb_should_update_T_2 = and(_btb_should_update_T, _btb_should_update_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 242:71]
    node _btb_should_update_T_3 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 242:98]
    node btb_should_update = and(_btb_should_update_T_2, _btb_should_update_T_3) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 242:95]
    inst_fetch.io.btb_update_valid <= btb_should_update @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 243:35]
    inst_fetch.io.btb_update_pc <= if2id.io.output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 244:35]
    inst_fetch.io.btb_update_target <= id.io.if_jump_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 245:35]
    node _inst_fetch_io_btb_update_taken_T = and(id.io.if_jump_flag, id.io.ctrl_jump_instruction) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 246:57]
    inst_fetch.io.btb_update_taken <= _inst_fetch_io_btb_update_taken_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 246:35]
    node id_opcode = bits(if2id.io.output_instruction, 6, 0) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 251:38]
    node id_rd = bits(if2id.io.output_instruction, 11, 7) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 252:38]
    node id_rs1 = bits(if2id.io.output_instruction, 19, 15) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 253:38]
    node is_jal = eq(id_opcode, UInt<7>("h6f")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 257:31]
    node is_jalr = eq(id_opcode, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 258:31]
    node _rd_is_link_T = eq(id_rd, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 259:27]
    node _rd_is_link_T_1 = eq(id_rd, UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 259:44]
    node rd_is_link = or(_rd_is_link_T, _rd_is_link_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 259:35]
    node _rs1_is_link_T = eq(id_rs1, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 260:28]
    node _rs1_is_link_T_1 = eq(id_rs1, UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 260:46]
    node rs1_is_link = or(_rs1_is_link_T, _rs1_is_link_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 260:36]
    node _ras_push_trigger_T = or(is_jal, is_jalr) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 264:34]
    node _ras_push_trigger_T_1 = and(_ras_push_trigger_T, rd_is_link) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 264:46]
    node _ras_push_trigger_T_2 = eq(id.io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 264:63]
    node _ras_push_trigger_T_3 = and(_ras_push_trigger_T_1, _ras_push_trigger_T_2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 264:60]
    node _ras_push_trigger_T_4 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 264:87]
    node ras_push_trigger = and(_ras_push_trigger_T_3, _ras_push_trigger_T_4) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 264:84]
    node _ras_push_addr_T = add(if2id.io.output_instruction_address, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 265:62]
    node ras_push_addr = tail(_ras_push_addr_T, 1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 265:62]
    inst_fetch.io.ras_push <= ras_push_trigger @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 267:31]
    inst_fetch.io.ras_push_addr <= ras_push_addr @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 268:31]
    node _is_return_T = and(is_jalr, rs1_is_link) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 273:37]
    node _is_return_T_1 = eq(id_rd, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 273:62]
    node is_return = and(_is_return_T, _is_return_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 273:52]
    node _ras_wrong_target_T = and(if2id.io.output_ras_predicted_valid, is_return) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 274:43]
    node _ras_wrong_target_T_1 = neq(if2id.io.output_ras_predicted_target, id.io.if_jump_address) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 274:76]
    node _ras_wrong_target_T_2 = and(_ras_wrong_target_T, _ras_wrong_target_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 274:56]
    node _ras_wrong_target_T_3 = eq(id.io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 274:98]
    node ras_wrong_target = and(_ras_wrong_target_T_2, _ras_wrong_target_T_3) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 274:95]
    node _ras_correct_predict_T = and(if2id.io.output_ras_predicted_valid, is_return) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 275:43]
    node _ras_correct_predict_T_1 = eq(if2id.io.output_ras_predicted_target, id.io.if_jump_address) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 275:76]
    node ras_correct_predict = and(_ras_correct_predict_T, _ras_correct_predict_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 275:56]
    node _is_indirect_jalr_T = eq(is_return, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 279:37]
    node is_indirect_jalr = and(is_jalr, _is_indirect_jalr_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 279:34]
    node _ibtb_wrong_target_T = and(if2id.io.output_ibtb_predicted_valid, is_indirect_jalr) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 281:20]
    node _ibtb_wrong_target_T_1 = neq(if2id.io.output_ibtb_predicted_target, id.io.if_jump_address) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 281:61]
    node _ibtb_wrong_target_T_2 = and(_ibtb_wrong_target_T, _ibtb_wrong_target_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 281:40]
    node _ibtb_wrong_target_T_3 = eq(id.io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 281:83]
    node ibtb_wrong_target = and(_ibtb_wrong_target_T_2, _ibtb_wrong_target_T_3) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 281:80]
    node _ibtb_correct_predict_T = and(if2id.io.output_ibtb_predicted_valid, is_indirect_jalr) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 282:45]
    node _ibtb_correct_predict_T_1 = eq(if2id.io.output_ibtb_predicted_target, id.io.if_jump_address) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 282:86]
    node ibtb_correct_predict = and(_ibtb_correct_predict_T, _ibtb_correct_predict_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 282:65]
    inst_fetch.io.ras_pop <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 287:25]
    inst_fetch.io.ras_restore <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 299:35]
    inst_fetch.io.ras_restore_addr <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 300:35]
    inst_fetch.io.ras_restore_valid <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 301:35]
    node _id_reg1_data_forwarded_T = eq(UInt<2>("h1"), forwarding.io.reg1_forward_id) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 308:92]
    node _id_reg1_data_forwarded_T_1 = mux(_id_reg1_data_forwarded_T, mem.io.forward_to_ex, regs.io.read_data1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 308:92]
    node _id_reg1_data_forwarded_T_2 = eq(UInt<2>("h2"), forwarding.io.reg1_forward_id) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 308:92]
    node id_reg1_data_forwarded = mux(_id_reg1_data_forwarded_T_2, wb.io.regs_write_data, _id_reg1_data_forwarded_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 308:92]
    node _id_reg2_data_forwarded_T = eq(UInt<2>("h1"), forwarding.io.reg2_forward_id) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 314:92]
    node _id_reg2_data_forwarded_T_1 = mux(_id_reg2_data_forwarded_T, mem.io.forward_to_ex, regs.io.read_data2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 314:92]
    node _id_reg2_data_forwarded_T_2 = eq(UInt<2>("h2"), forwarding.io.reg2_forward_id) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 314:92]
    node id_reg2_data_forwarded = mux(_id_reg2_data_forwarded_T_2, wb.io.regs_write_data, _id_reg2_data_forwarded_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 314:92]
    node ibtb_rs1_hash_b0 = bits(id_reg1_data_forwarded, 7, 0) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 176:19]
    node ibtb_rs1_hash_b1 = bits(id_reg1_data_forwarded, 15, 8) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 177:19]
    node ibtb_rs1_hash_b2 = bits(id_reg1_data_forwarded, 23, 16) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 178:19]
    node ibtb_rs1_hash_b3 = bits(id_reg1_data_forwarded, 31, 24) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 179:19]
    node _ibtb_rs1_hash_T = xor(ibtb_rs1_hash_b0, ibtb_rs1_hash_b1) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 180:8]
    node _ibtb_rs1_hash_T_1 = xor(_ibtb_rs1_hash_T, ibtb_rs1_hash_b2) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 180:13]
    node ibtb_rs1_hash = xor(_ibtb_rs1_hash_T_1, ibtb_rs1_hash_b3) @[4-soc/src/main/scala/riscv/core/IndirectBTB.scala 180:18]
    node _ibtb_should_update_T = eq(id.io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 325:48]
    node _ibtb_should_update_T_1 = and(is_indirect_jalr, _ibtb_should_update_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 325:45]
    node _ibtb_should_update_T_2 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 325:72]
    node ibtb_should_update = and(_ibtb_should_update_T_1, _ibtb_should_update_T_2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 325:69]
    inst_fetch.io.ibtb_update_valid <= ibtb_should_update @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 326:38]
    inst_fetch.io.ibtb_update_pc <= if2id.io.output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 327:38]
    inst_fetch.io.ibtb_update_rs1_hash <= ibtb_rs1_hash @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 328:38]
    inst_fetch.io.ibtb_update_target <= id.io.if_jump_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 329:38]
    node _if2id_io_stall_T = or(ctrl.io.if_stall, mem.io.ctrl_stall_flag) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 331:38]
    if2id.io.stall <= _if2id_io_stall_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 331:18]
    node _prediction_correct_T = or(btb_correct_prediction, ras_correct_predict) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 358:51]
    node prediction_correct = or(_prediction_correct_T, ibtb_correct_predict) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 358:74]
    node _need_if_flush_T = eq(prediction_correct, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 360:26]
    node _need_if_flush_T_1 = and(ctrl.io.if_flush, _need_if_flush_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 360:23]
    node _need_if_flush_T_2 = or(_need_if_flush_T_1, btb_mispredict) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 360:47]
    node _need_if_flush_T_3 = or(_need_if_flush_T_2, ras_wrong_target) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 360:65]
    node need_if_flush = or(_need_if_flush_T_3, ibtb_wrong_target) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 360:85]
    node _if2id_io_flush_T = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 361:54]
    node _if2id_io_flush_T_1 = and(need_if_flush, _if2id_io_flush_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 361:51]
    if2id.io.flush <= _if2id_io_flush_T_1 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 361:34]
    if2id.io.instruction <= inst_fetch.io.id_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 362:34]
    if2id.io.instruction_address <= inst_fetch.io.instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 363:34]
    if2id.io.interrupt_flag <= io.interrupt_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 364:34]
    if2id.io.btb_predicted_taken <= inst_fetch.io.btb_predicted_taken @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 365:34]
    if2id.io.btb_predicted_target <= inst_fetch.io.btb_predicted_target @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 366:34]
    if2id.io.ras_predicted_valid <= inst_fetch.io.ras_predicted_valid @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 367:34]
    if2id.io.ras_predicted_target <= inst_fetch.io.ras_predicted_target @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 368:34]
    if2id.io.ibtb_predicted_valid <= inst_fetch.io.ibtb_predicted_valid @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 369:34]
    if2id.io.ibtb_predicted_target <= inst_fetch.io.ibtb_predicted_target @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 370:34]
    id.io.instruction <= if2id.io.output_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 372:35]
    id.io.instruction_address <= if2id.io.output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 373:35]
    id.io.reg1_data <= regs.io.read_data1 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 374:35]
    id.io.reg2_data <= regs.io.read_data2 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:35]
    id.io.forward_from_mem <= mem.io.forward_to_ex @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 376:35]
    id.io.forward_from_wb <= wb.io.regs_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 377:35]
    id.io.reg1_forward <= forwarding.io.reg1_forward_id @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 378:35]
    id.io.reg2_forward <= forwarding.io.reg2_forward_id @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 379:35]
    id.io.interrupt_assert <= clint.io.id_interrupt_assert @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 380:35]
    id.io.interrupt_handler_address <= clint.io.id_interrupt_handler_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 381:35]
    id.io.branch_hazard <= ctrl.io.branch_hazard @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 382:35]
    id2ex.io.stall <= mem.io.ctrl_stall_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 384:18]
    node _id2ex_io_flush_T = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 394:56]
    node _id2ex_io_flush_T_1 = or(_id2ex_io_flush_T, ctrl.io.jal_jalr_hazard) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 394:67]
    node _id2ex_io_flush_T_2 = and(ctrl.io.id_flush, _id2ex_io_flush_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 394:52]
    id2ex.io.flush <= _id2ex_io_flush_T_2 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 394:32]
    id2ex.io.instruction <= if2id.io.output_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 395:32]
    id2ex.io.instruction_address <= if2id.io.output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 396:32]
    id2ex.io.reg1_data <= id_reg1_data_forwarded @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 399:35]
    id2ex.io.reg2_data <= id_reg2_data_forwarded @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 400:35]
    id2ex.io.regs_reg1_read_address <= id.io.regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 401:35]
    id2ex.io.regs_reg2_read_address <= id.io.regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 402:35]
    id2ex.io.regs_write_enable <= id.io.ex_reg_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 403:35]
    id2ex.io.regs_write_address <= id.io.ex_reg_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 404:35]
    id2ex.io.regs_write_source <= id.io.ex_reg_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 405:35]
    id2ex.io.immediate <= id.io.ex_immediate @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 406:35]
    id2ex.io.aluop1_source <= id.io.ex_aluop1_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 407:35]
    id2ex.io.aluop2_source <= id.io.ex_aluop2_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 408:35]
    id2ex.io.csr_write_enable <= id.io.ex_csr_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 409:35]
    id2ex.io.csr_address <= id.io.ex_csr_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 410:35]
    id2ex.io.memory_read_enable <= id.io.ex_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 411:35]
    id2ex.io.memory_write_enable <= id.io.ex_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 412:35]
    id2ex.io.csr_read_data <= csr_regs.io.id_reg_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 413:35]
    ex.io.instruction <= id2ex.io.output_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 415:29]
    ex.io.instruction_address <= id2ex.io.output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 416:29]
    ex.io.reg1_data <= id2ex.io.output_reg1_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 417:29]
    ex.io.reg2_data <= id2ex.io.output_reg2_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 418:29]
    ex.io.immediate <= id2ex.io.output_immediate @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 419:29]
    ex.io.aluop1_source <= id2ex.io.output_aluop1_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 420:29]
    ex.io.aluop2_source <= id2ex.io.output_aluop2_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 421:29]
    ex.io.csr_read_data <= id2ex.io.output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 422:29]
    ex.io.forward_from_mem <= mem.io.forward_to_ex @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 423:29]
    ex.io.forward_from_wb <= wb.io.regs_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 424:29]
    ex.io.reg1_forward <= forwarding.io.reg1_forward_ex @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 425:29]
    ex.io.reg2_forward <= forwarding.io.reg2_forward_ex @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 426:29]
    ex2mem.io.stall <= mem.io.ctrl_stall_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 428:33]
    ex2mem.io.regs_write_enable <= id2ex.io.output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 429:33]
    ex2mem.io.regs_write_source <= id2ex.io.output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 430:33]
    ex2mem.io.regs_write_address <= id2ex.io.output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 431:33]
    ex2mem.io.instruction_address <= id2ex.io.output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 432:33]
    node _ex2mem_io_funct3_T = bits(id2ex.io.output_instruction, 14, 12) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 433:63]
    ex2mem.io.funct3 <= _ex2mem_io_funct3_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 433:33]
    ex2mem.io.reg2_data <= ex.io.mem_reg2_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 434:33]
    ex2mem.io.memory_read_enable <= id2ex.io.output_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 435:33]
    ex2mem.io.memory_write_enable <= id2ex.io.output_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 436:33]
    ex2mem.io.alu_result <= ex.io.mem_alu_result @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 437:33]
    ex2mem.io.csr_read_data <= id2ex.io.output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 438:33]
    mem.io.alu_result <= ex2mem.io.output_alu_result @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 440:30]
    mem.io.reg2_data <= ex2mem.io.output_reg2_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 441:30]
    mem.io.memory_read_enable <= ex2mem.io.output_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 442:30]
    mem.io.memory_write_enable <= ex2mem.io.output_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 443:30]
    mem.io.funct3 <= ex2mem.io.output_funct3 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 444:30]
    mem.io.regs_write_source <= ex2mem.io.output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 445:30]
    mem.io.regs_write_address <= ex2mem.io.output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 446:30]
    mem.io.regs_write_enable <= ex2mem.io.output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 447:30]
    mem.io.csr_read_data <= ex2mem.io.output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 448:30]
    mem.io.instruction_address <= ex2mem.io.output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 449:30]
    node _io_device_select_T = bits(mem.io.bus.address, 31, 29) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 451:13]
    io.device_select <= _io_device_select_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 450:20]
    mem.io.bus.granted <= io.memory_bundle.granted @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io.memory_bundle.request <= mem.io.bus.request @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io.bus.busy <= io.memory_bundle.busy @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io.bus.write_data_accepted <= io.memory_bundle.write_data_accepted @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io.bus.write_valid <= io.memory_bundle.write_valid @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io.memory_bundle.write_strobe <= mem.io.bus.write_strobe @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io.memory_bundle.write_data <= mem.io.bus.write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io.memory_bundle.write <= mem.io.bus.write @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io.bus.read_valid <= io.memory_bundle.read_valid @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    mem.io.bus.read_data <= io.memory_bundle.read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io.memory_bundle.read <= mem.io.bus.read @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    io.memory_bundle.address <= mem.io.bus.address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 452:20]
    node _io_memory_bundle_address_T = bits(mem.io.bus.address, 28, 0) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 454:13]
    node _io_memory_bundle_address_T_1 = cat(UInt<3>("h0"), _io_memory_bundle_address_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 453:70]
    io.memory_bundle.address <= _io_memory_bundle_address_T_1 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 453:28]
    mem2wb.io.stall <= mem.io.ctrl_stall_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 456:33]
    mem2wb.io.instruction_address <= ex2mem.io.output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 457:33]
    mem2wb.io.alu_result <= ex2mem.io.output_alu_result @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 458:33]
    mem2wb.io.regs_write_enable <= mem.io.wb_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 462:32]
    mem2wb.io.regs_write_source <= mem.io.wb_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 463:32]
    mem2wb.io.regs_write_address <= mem.io.wb_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 464:32]
    mem2wb.io.memory_read_data <= mem.io.wb_memory_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 465:32]
    mem2wb.io.csr_read_data <= ex2mem.io.output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 466:32]
    wb.io.instruction_address <= mem2wb.io.output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 468:29]
    wb.io.alu_result <= mem2wb.io.output_alu_result @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 469:29]
    wb.io.memory_read_data <= mem2wb.io.output_memory_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 470:29]
    wb.io.regs_write_source <= mem2wb.io.output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 471:29]
    wb.io.csr_read_data <= mem2wb.io.output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 472:29]
    forwarding.io.rs1_id <= id.io.regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 474:38]
    forwarding.io.rs2_id <= id.io.regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 475:38]
    forwarding.io.rs1_ex <= id2ex.io.output_regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 476:38]
    forwarding.io.rs2_ex <= id2ex.io.output_regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 477:38]
    forwarding.io.rd_mem <= ex2mem.io.output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 478:38]
    forwarding.io.reg_write_enable_mem <= ex2mem.io.output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 479:38]
    forwarding.io.rd_wb <= mem2wb.io.output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 480:38]
    forwarding.io.reg_write_enable_wb <= mem2wb.io.output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 481:38]
    clint.io.instruction_address_if <= inst_fetch.io.instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 483:35]
    clint.io.instruction_id <= if2id.io.output_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 484:35]
    clint.io.jump_flag <= id.io.clint_jump_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 485:35]
    clint.io.jump_address <= id.io.clint_jump_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 486:35]
    clint.io.interrupt_flag <= io.interrupt_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 487:35]
    csr_regs.io.clint_access_bundle <= clint.io.csr_bundle @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 488:23]
    csr_regs.io.reg_read_address_id <= id.io.ex_csr_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 490:38]
    csr_regs.io.reg_write_enable_ex <= id2ex.io.output_csr_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 491:38]
    csr_regs.io.reg_write_address_ex <= id2ex.io.output_csr_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 492:38]
    csr_regs.io.reg_write_data_ex <= ex.io.csr_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 493:38]
    csr_regs.io.debug_reg_read_address <= io.csr_debug_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 494:38]
    io.csr_debug_read_data <= csr_regs.io.debug_reg_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 495:38]
    node store_completed = and(mem.io.bus.write, mem.io.bus.write_valid) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 523:47]
    node _csr_regs_io_instruction_retired_T = or(mem2wb.io.output_regs_write_enable, store_completed) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 524:60]
    node _csr_regs_io_instruction_retired_T_1 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 524:83]
    node _csr_regs_io_instruction_retired_T_2 = and(_csr_regs_io_instruction_retired_T, _csr_regs_io_instruction_retired_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 524:80]
    csr_regs.io.instruction_retired <= _csr_regs_io_instruction_retired_T_2 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 524:35]
    node _csr_regs_io_branch_misprediction_T = or(btb_mispredict, ras_wrong_target) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 530:55]
    node _csr_regs_io_branch_misprediction_T_1 = or(_csr_regs_io_branch_misprediction_T, ibtb_wrong_target) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 530:75]
    node _csr_regs_io_branch_misprediction_T_2 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 530:100]
    node _csr_regs_io_branch_misprediction_T_3 = and(_csr_regs_io_branch_misprediction_T_1, _csr_regs_io_branch_misprediction_T_2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 530:97]
    csr_regs.io.branch_misprediction <= _csr_regs_io_branch_misprediction_T_3 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 530:36]
    csr_regs.io.memory_stall <= mem.io.ctrl_stall_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 540:28]
    node _control_flush_event_T = or(need_if_flush, btb_mispredict) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 554:44]
    node _control_flush_event_T_1 = or(_control_flush_event_T, ras_wrong_target) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 554:62]
    node _control_flush_event_T_2 = or(_control_flush_event_T_1, ibtb_wrong_target) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 554:82]
    node _control_flush_event_T_3 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 554:107]
    node control_flush_event = and(_control_flush_event_T_2, _control_flush_event_T_3) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 554:104]
    csr_regs.io.control_stall <= control_flush_event @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 555:29]
    node _csr_regs_io_hazard_stall_T = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 562:51]
    node _csr_regs_io_hazard_stall_T_1 = and(ctrl.io.pc_stall, _csr_regs_io_hazard_stall_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 562:48]
    node _csr_regs_io_hazard_stall_T_2 = eq(control_flush_event, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 562:65]
    node _csr_regs_io_hazard_stall_T_3 = and(_csr_regs_io_hazard_stall_T_1, _csr_regs_io_hazard_stall_T_2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 562:62]
    csr_regs.io.hazard_stall <= _csr_regs_io_hazard_stall_T_3 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 562:28]
    node _btb_miss_penalty_T = eq(if2id.io.output_btb_predicted_taken, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 573:6]
    node _btb_miss_penalty_T_1 = and(_btb_miss_penalty_T, id.io.ctrl_jump_instruction) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 573:21]
    node _btb_miss_penalty_T_2 = and(_btb_miss_penalty_T_1, id.io.if_jump_flag) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 573:42]
    node _btb_miss_penalty_T_3 = or(_btb_miss_penalty_T_2, btb_wrong_target) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 573:59]
    node _btb_miss_penalty_T_4 = eq(id.io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 575:8]
    node _btb_miss_penalty_T_5 = and(_btb_miss_penalty_T_3, _btb_miss_penalty_T_4) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 575:5]
    node _btb_miss_penalty_T_6 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 575:32]
    node btb_miss_penalty = and(_btb_miss_penalty_T_5, _btb_miss_penalty_T_6) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 575:29]
    csr_regs.io.btb_miss_taken <= btb_miss_penalty @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 576:30]
    node _csr_regs_io_branch_resolved_T = eq(id.io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 585:55]
    node _csr_regs_io_branch_resolved_T_1 = and(id.io.ctrl_jump_instruction, _csr_regs_io_branch_resolved_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 585:52]
    node _csr_regs_io_branch_resolved_T_2 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 585:79]
    node _csr_regs_io_branch_resolved_T_3 = and(_csr_regs_io_branch_resolved_T_1, _csr_regs_io_branch_resolved_T_2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 585:76]
    csr_regs.io.branch_resolved <= _csr_regs_io_branch_resolved_T_3 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 585:31]
    node _csr_regs_io_btb_predicted_T = and(if2id.io.output_btb_predicted_taken, id.io.ctrl_jump_instruction) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 593:46]
    node _csr_regs_io_btb_predicted_T_1 = eq(id.io.branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 593:70]
    node _csr_regs_io_btb_predicted_T_2 = and(_csr_regs_io_btb_predicted_T, _csr_regs_io_btb_predicted_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 593:67]
    node _csr_regs_io_btb_predicted_T_3 = eq(mem.io.ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 593:94]
    node _csr_regs_io_btb_predicted_T_4 = and(_csr_regs_io_btb_predicted_T_2, _csr_regs_io_btb_predicted_T_3) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 593:91]
    csr_regs.io.btb_predicted <= _csr_regs_io_btb_predicted_T_4 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 593:29]
    io.bus_address <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 596:50]
    io.axi4_channels.read_address_channel.ARADDR <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 597:50]
    io.axi4_channels.read_address_channel.ARPROT <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 598:50]
    io.axi4_channels.read_address_channel.ARVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 599:50]
    io.axi4_channels.read_data_channel.RREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 600:50]
    io.axi4_channels.write_address_channel.AWADDR <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 601:50]
    io.axi4_channels.write_address_channel.AWPROT <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 602:50]
    io.axi4_channels.write_address_channel.AWVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 603:50]
    io.axi4_channels.write_data_channel.WDATA <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 604:50]
    io.axi4_channels.write_data_channel.WSTRB <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 605:50]
    io.axi4_channels.write_data_channel.WVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 606:50]
    io.axi4_channels.write_response_channel.BREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 607:50]
    io.debug_bus_write_enable <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 608:50]
    io.debug_bus_write_data <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 609:50]

  module AXI4LiteMaster :
    input clock : Clock
    input reset : Reset
    output io : { channels : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<32>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<32>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}, bundle : { flip address : UInt<32>, flip read : UInt<1>, flip write : UInt<1>, read_data : UInt<32>, flip write_data : UInt<32>, flip write_strobe : UInt<1>[4], busy : UInt<1>, read_valid : UInt<1>, write_valid : UInt<1>, write_data_accepted : UInt<1>}} @[4-soc/src/main/scala/bus/AXI4Lite.scala 249:14]

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 254:22]
    node _io_bundle_busy_T = neq(state, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 255:27]
    io.bundle.busy <= _io_bundle_busy_T @[4-soc/src/main/scala/bus/AXI4Lite.scala 255:18]
    reg addr : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 257:21]
    io.channels.read_address_channel.ARADDR <= addr @[4-soc/src/main/scala/bus/AXI4Lite.scala 258:44]
    io.channels.write_address_channel.AWADDR <= addr @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:44]
    reg read_valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 262:27]
    io.bundle.read_valid <= read_valid @[4-soc/src/main/scala/bus/AXI4Lite.scala 263:24]
    reg read_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 264:26]
    io.bundle.read_data <= read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 265:23]
    reg ARVALID : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 267:24]
    io.channels.read_address_channel.ARVALID <= ARVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 268:44]
    reg RREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 269:23]
    io.channels.read_data_channel.RREADY <= RREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 270:40]
    io.channels.read_address_channel.ARPROT <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 272:43]
    reg write_valid : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 275:28]
    io.bundle.write_valid <= write_valid @[4-soc/src/main/scala/bus/AXI4Lite.scala 276:25]
    reg write_data : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 277:27]
    io.channels.write_data_channel.WDATA <= write_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 278:40]
    wire _write_strobe_WIRE : UInt<1>[4] @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:37]
    _write_strobe_WIRE[0] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:37]
    _write_strobe_WIRE[1] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:37]
    _write_strobe_WIRE[2] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:37]
    _write_strobe_WIRE[3] <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:37]
    reg write_strobe : UInt<1>[4], clock with :
      reset => (reset, _write_strobe_WIRE) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:29]
    node io_channels_write_data_channel_WSTRB_lo = cat(write_strobe[1], write_strobe[0]) @[4-soc/src/main/scala/bus/AXI4Lite.scala 280:56]
    node io_channels_write_data_channel_WSTRB_hi = cat(write_strobe[3], write_strobe[2]) @[4-soc/src/main/scala/bus/AXI4Lite.scala 280:56]
    node _io_channels_write_data_channel_WSTRB_T = cat(io_channels_write_data_channel_WSTRB_hi, io_channels_write_data_channel_WSTRB_lo) @[4-soc/src/main/scala/bus/AXI4Lite.scala 280:56]
    io.channels.write_data_channel.WSTRB <= _io_channels_write_data_channel_WSTRB_T @[4-soc/src/main/scala/bus/AXI4Lite.scala 280:40]
    reg AWVALID : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 282:24]
    io.channels.write_address_channel.AWVALID <= AWVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 283:45]
    reg WVALID : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 284:23]
    io.channels.write_data_channel.WVALID <= WVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 285:41]
    reg BREADY : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 286:23]
    io.channels.write_response_channel.BREADY <= BREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 287:45]
    reg write_data_accepted : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 290:36]
    io.bundle.write_data_accepted <= write_data_accepted @[4-soc/src/main/scala/bus/AXI4Lite.scala 291:33]
    io.channels.write_address_channel.AWPROT <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 293:44]
    node _T = asUInt(UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_1 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
    when _T_2 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
      read_valid <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 301:27]
      write_valid <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 302:27]
      write_data_accepted <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 303:27]
      node _T_3 = eq(io.bundle.write, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 305:30]
      node _T_4 = and(io.bundle.read, _T_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 305:27]
      when _T_4 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 305:48]
        addr <= io.bundle.address @[4-soc/src/main/scala/bus/AXI4Lite.scala 307:17]
        ARVALID <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 308:17]
        RREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 309:17]
        state <= UInt<2>("h2") @[4-soc/src/main/scala/bus/AXI4Lite.scala 310:17]
      else :
        when io.bundle.write : @[4-soc/src/main/scala/bus/AXI4Lite.scala 311:35]
          addr <= io.bundle.address @[4-soc/src/main/scala/bus/AXI4Lite.scala 313:22]
          write_data <= io.bundle.write_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 314:22]
          write_strobe <= io.bundle.write_strobe @[4-soc/src/main/scala/bus/AXI4Lite.scala 315:22]
          AWVALID <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 316:22]
          WVALID <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 317:22]
          state <= UInt<3>("h4") @[4-soc/src/main/scala/bus/AXI4Lite.scala 318:22]
    else :
      node _T_5 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
      node _T_6 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
      node _T_7 = eq(_T_5, _T_6) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
      when _T_7 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
        node _T_8 = and(ARVALID, io.channels.read_address_channel.ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 324:20]
        when _T_8 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 324:65]
          ARVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 325:17]
        node _T_9 = and(io.channels.read_data_channel.RVALID, RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 328:49]
        when _T_9 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 328:60]
          read_data <= io.channels.read_data_channel.RDATA @[4-soc/src/main/scala/bus/AXI4Lite.scala 330:20]
          RREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 331:20]
          read_valid <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 332:20]
          state <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 333:20]
      else :
        node _T_10 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
        node _T_11 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
        node _T_12 = eq(_T_10, _T_11) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
        when _T_12 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
          node _T_13 = and(AWVALID, io.channels.write_address_channel.AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 339:20]
          when _T_13 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 339:66]
            AWVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 340:17]
          node _T_14 = and(WVALID, io.channels.write_data_channel.WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 343:19]
          when _T_14 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 343:61]
            WVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 345:29]
            BREADY <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 346:29]
            write_data_accepted <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 347:29]
            state <= UInt<3>("h5") @[4-soc/src/main/scala/bus/AXI4Lite.scala 348:29]
        else :
          node _T_15 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
          node _T_16 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
          node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
          when _T_17 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 299:17]
            node _T_18 = and(AWVALID, io.channels.write_address_channel.AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 355:20]
            when _T_18 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 355:66]
              AWVALID <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 356:17]
            node _T_19 = and(io.channels.write_response_channel.BVALID, BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 359:54]
            when _T_19 : @[4-soc/src/main/scala/bus/AXI4Lite.scala 359:65]
              BREADY <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 361:21]
              write_valid <= UInt<1>("h1") @[4-soc/src/main/scala/bus/AXI4Lite.scala 362:21]
              state <= UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 363:21]


  module CPU :
    input clock : Clock
    input reset : Reset
    output io : { instruction_address : UInt<32>, flip instruction : UInt<32>, flip instruction_valid : UInt<1>, memory_bundle : { address : UInt<32>, read : UInt<1>, flip read_data : UInt<32>, flip read_valid : UInt<1>, write : UInt<1>, write_data : UInt<32>, write_strobe : UInt<1>[4], flip write_valid : UInt<1>, flip write_data_accepted : UInt<1>, flip busy : UInt<1>, request : UInt<1>, flip granted : UInt<1>}, device_select : UInt<3>, axi4_channels : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<32>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<32>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}, flip interrupt_flag : UInt<32>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>, flip csr_debug_read_address : UInt<12>, csr_debug_read_data : UInt<32>, bus_address : UInt<32>, debug_bus_write_enable : UInt<1>, debug_bus_write_data : UInt<32>} @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]

    inst cpu of PipelinedCPU @[4-soc/src/main/scala/riscv/core/CPU.scala 18:23]
    cpu.clock <= clock
    cpu.reset <= reset
    io.instruction_address <= cpu.io.instruction_address @[4-soc/src/main/scala/riscv/core/CPU.scala 21:32]
    cpu.io.instruction <= io.instruction @[4-soc/src/main/scala/riscv/core/CPU.scala 22:32]
    cpu.io.instruction_valid <= io.instruction_valid @[4-soc/src/main/scala/riscv/core/CPU.scala 23:32]
    inst axi_master of AXI4LiteMaster @[4-soc/src/main/scala/riscv/core/CPU.scala 26:30]
    axi_master.clock <= clock
    axi_master.reset <= reset
    node _full_bus_address_T = bits(cpu.io.memory_bundle.address, 28, 0) @[4-soc/src/main/scala/riscv/core/CPU.scala 30:17]
    node full_bus_address = cat(cpu.io.device_select, _full_bus_address_T) @[4-soc/src/main/scala/riscv/core/CPU.scala 29:51]
    axi_master.io.bundle.address <= full_bus_address @[4-soc/src/main/scala/riscv/core/CPU.scala 33:41]
    node _axi_master_io_bundle_read_T = and(cpu.io.memory_bundle.request, cpu.io.memory_bundle.read) @[4-soc/src/main/scala/riscv/core/CPU.scala 34:73]
    axi_master.io.bundle.read <= _axi_master_io_bundle_read_T @[4-soc/src/main/scala/riscv/core/CPU.scala 34:41]
    node _axi_master_io_bundle_write_T = and(cpu.io.memory_bundle.request, cpu.io.memory_bundle.write) @[4-soc/src/main/scala/riscv/core/CPU.scala 35:73]
    axi_master.io.bundle.write <= _axi_master_io_bundle_write_T @[4-soc/src/main/scala/riscv/core/CPU.scala 35:41]
    axi_master.io.bundle.write_data <= cpu.io.memory_bundle.write_data @[4-soc/src/main/scala/riscv/core/CPU.scala 36:41]
    axi_master.io.bundle.write_strobe[0] <= cpu.io.memory_bundle.write_strobe[0] @[4-soc/src/main/scala/riscv/core/CPU.scala 37:41]
    axi_master.io.bundle.write_strobe[1] <= cpu.io.memory_bundle.write_strobe[1] @[4-soc/src/main/scala/riscv/core/CPU.scala 37:41]
    axi_master.io.bundle.write_strobe[2] <= cpu.io.memory_bundle.write_strobe[2] @[4-soc/src/main/scala/riscv/core/CPU.scala 37:41]
    axi_master.io.bundle.write_strobe[3] <= cpu.io.memory_bundle.write_strobe[3] @[4-soc/src/main/scala/riscv/core/CPU.scala 37:41]
    cpu.io.memory_bundle.read_data <= axi_master.io.bundle.read_data @[4-soc/src/main/scala/riscv/core/CPU.scala 39:48]
    cpu.io.memory_bundle.read_valid <= axi_master.io.bundle.read_valid @[4-soc/src/main/scala/riscv/core/CPU.scala 40:48]
    cpu.io.memory_bundle.write_valid <= axi_master.io.bundle.write_valid @[4-soc/src/main/scala/riscv/core/CPU.scala 41:48]
    cpu.io.memory_bundle.write_data_accepted <= axi_master.io.bundle.write_data_accepted @[4-soc/src/main/scala/riscv/core/CPU.scala 42:48]
    cpu.io.memory_bundle.busy <= axi_master.io.bundle.busy @[4-soc/src/main/scala/riscv/core/CPU.scala 43:48]
    node _cpu_io_memory_bundle_granted_T = eq(axi_master.io.bundle.busy, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CPU.scala 44:51]
    cpu.io.memory_bundle.granted <= _cpu_io_memory_bundle_granted_T @[4-soc/src/main/scala/riscv/core/CPU.scala 44:48]
    axi_master.io.channels.read_data_channel.RRESP <= io.axi4_channels.read_data_channel.RRESP @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io.channels.read_data_channel.RDATA <= io.axi4_channels.read_data_channel.RDATA @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.read_data_channel.RREADY <= axi_master.io.channels.read_data_channel.RREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io.channels.read_data_channel.RVALID <= io.axi4_channels.read_data_channel.RVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.read_address_channel.ARPROT <= axi_master.io.channels.read_address_channel.ARPROT @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.read_address_channel.ARADDR <= axi_master.io.channels.read_address_channel.ARADDR @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io.channels.read_address_channel.ARREADY <= io.axi4_channels.read_address_channel.ARREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.read_address_channel.ARVALID <= axi_master.io.channels.read_address_channel.ARVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io.channels.write_response_channel.BRESP <= io.axi4_channels.write_response_channel.BRESP @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.write_response_channel.BREADY <= axi_master.io.channels.write_response_channel.BREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io.channels.write_response_channel.BVALID <= io.axi4_channels.write_response_channel.BVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.write_data_channel.WSTRB <= axi_master.io.channels.write_data_channel.WSTRB @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.write_data_channel.WDATA <= axi_master.io.channels.write_data_channel.WDATA @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io.channels.write_data_channel.WREADY <= io.axi4_channels.write_data_channel.WREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.write_data_channel.WVALID <= axi_master.io.channels.write_data_channel.WVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.write_address_channel.AWPROT <= axi_master.io.channels.write_address_channel.AWPROT @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.write_address_channel.AWADDR <= axi_master.io.channels.write_address_channel.AWADDR @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io.channels.write_address_channel.AWREADY <= io.axi4_channels.write_address_channel.AWREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io.axi4_channels.write_address_channel.AWVALID <= axi_master.io.channels.write_address_channel.AWVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    cpu.io.axi4_channels.read_address_channel.ARREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 50:58]
    cpu.io.axi4_channels.read_data_channel.RVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 51:58]
    cpu.io.axi4_channels.read_data_channel.RDATA <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 52:58]
    cpu.io.axi4_channels.read_data_channel.RRESP <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 53:58]
    cpu.io.axi4_channels.write_address_channel.AWREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 54:58]
    cpu.io.axi4_channels.write_data_channel.WREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 55:58]
    cpu.io.axi4_channels.write_response_channel.BVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 56:58]
    cpu.io.axi4_channels.write_response_channel.BRESP <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 57:58]
    io.device_select <= cpu.io.device_select @[4-soc/src/main/scala/riscv/core/CPU.scala 60:24]
    reg bus_address_reg : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[4-soc/src/main/scala/riscv/core/CPU.scala 69:37]
    node _start_bus_transaction_T = eq(axi_master.io.bundle.busy, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CPU.scala 75:9]
    node _start_bus_transaction_T_1 = and(_start_bus_transaction_T, cpu.io.memory_bundle.request) @[4-soc/src/main/scala/riscv/core/CPU.scala 75:36]
    node _start_bus_transaction_T_2 = or(cpu.io.memory_bundle.read, cpu.io.memory_bundle.write) @[4-soc/src/main/scala/riscv/core/CPU.scala 77:38]
    node start_bus_transaction = and(_start_bus_transaction_T_1, _start_bus_transaction_T_2) @[4-soc/src/main/scala/riscv/core/CPU.scala 76:40]
    when start_bus_transaction : @[4-soc/src/main/scala/riscv/core/CPU.scala 79:35]
      bus_address_reg <= full_bus_address @[4-soc/src/main/scala/riscv/core/CPU.scala 80:25]
    io.bus_address <= bus_address_reg @[4-soc/src/main/scala/riscv/core/CPU.scala 83:22]
    io.memory_bundle.address <= cpu.io.memory_bundle.address @[4-soc/src/main/scala/riscv/core/CPU.scala 86:37]
    io.memory_bundle.read <= cpu.io.memory_bundle.read @[4-soc/src/main/scala/riscv/core/CPU.scala 87:37]
    io.memory_bundle.write <= cpu.io.memory_bundle.write @[4-soc/src/main/scala/riscv/core/CPU.scala 88:37]
    io.memory_bundle.write_data <= cpu.io.memory_bundle.write_data @[4-soc/src/main/scala/riscv/core/CPU.scala 89:37]
    io.memory_bundle.write_strobe <= cpu.io.memory_bundle.write_strobe @[4-soc/src/main/scala/riscv/core/CPU.scala 90:37]
    io.memory_bundle.request <= cpu.io.memory_bundle.request @[4-soc/src/main/scala/riscv/core/CPU.scala 91:37]
    cpu.io.interrupt_flag <= io.interrupt_flag @[4-soc/src/main/scala/riscv/core/CPU.scala 98:29]
    cpu.io.debug_read_address <= io.debug_read_address @[4-soc/src/main/scala/riscv/core/CPU.scala 101:33]
    io.debug_read_data <= cpu.io.debug_read_data @[4-soc/src/main/scala/riscv/core/CPU.scala 102:33]
    cpu.io.csr_debug_read_address <= io.csr_debug_read_address @[4-soc/src/main/scala/riscv/core/CPU.scala 104:37]
    io.csr_debug_read_data <= cpu.io.csr_debug_read_data @[4-soc/src/main/scala/riscv/core/CPU.scala 105:37]
    io.debug_bus_write_enable <= cpu.io.memory_bundle.write @[4-soc/src/main/scala/riscv/core/CPU.scala 108:33]
    io.debug_bus_write_data <= cpu.io.memory_bundle.write_data @[4-soc/src/main/scala/riscv/core/CPU.scala 109:33]

  module DummySlave :
    input clock : Clock
    input reset : Reset
    output io : { flip channels : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<4>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<4>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}} @[4-soc/src/main/scala/peripheral/DummySlave.scala 26:14]

    reg read_pending : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/DummySlave.scala 33:30]
    reg write_pending : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/DummySlave.scala 34:30]
    reg write_data_ok : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/DummySlave.scala 35:30]
    node _io_channels_read_address_channel_ARREADY_T = eq(read_pending, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/DummySlave.scala 38:47]
    io.channels.read_address_channel.ARREADY <= _io_channels_read_address_channel_ARREADY_T @[4-soc/src/main/scala/peripheral/DummySlave.scala 38:44]
    node _T = and(io.channels.read_address_channel.ARVALID, io.channels.read_address_channel.ARREADY) @[4-soc/src/main/scala/peripheral/DummySlave.scala 40:49]
    when _T : @[4-soc/src/main/scala/peripheral/DummySlave.scala 40:94]
      read_pending <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/DummySlave.scala 41:18]
    io.channels.read_data_channel.RVALID <= read_pending @[4-soc/src/main/scala/peripheral/DummySlave.scala 45:40]
    io.channels.read_data_channel.RDATA <= UInt<32>("hdeadbeef") @[4-soc/src/main/scala/peripheral/DummySlave.scala 46:40]
    io.channels.read_data_channel.RRESP <= UInt<2>("h3") @[4-soc/src/main/scala/peripheral/DummySlave.scala 47:40]
    node _T_1 = and(read_pending, io.channels.read_data_channel.RREADY) @[4-soc/src/main/scala/peripheral/DummySlave.scala 49:21]
    when _T_1 : @[4-soc/src/main/scala/peripheral/DummySlave.scala 49:62]
      read_pending <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/DummySlave.scala 50:18]
    node _io_channels_write_address_channel_AWREADY_T = eq(write_pending, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/DummySlave.scala 54:48]
    io.channels.write_address_channel.AWREADY <= _io_channels_write_address_channel_AWREADY_T @[4-soc/src/main/scala/peripheral/DummySlave.scala 54:45]
    node _T_2 = and(io.channels.write_address_channel.AWVALID, io.channels.write_address_channel.AWREADY) @[4-soc/src/main/scala/peripheral/DummySlave.scala 56:50]
    when _T_2 : @[4-soc/src/main/scala/peripheral/DummySlave.scala 56:96]
      write_pending <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/DummySlave.scala 57:19]
    node _io_channels_write_data_channel_WREADY_T = eq(write_data_ok, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/DummySlave.scala 61:61]
    node _io_channels_write_data_channel_WREADY_T_1 = and(write_pending, _io_channels_write_data_channel_WREADY_T) @[4-soc/src/main/scala/peripheral/DummySlave.scala 61:58]
    io.channels.write_data_channel.WREADY <= _io_channels_write_data_channel_WREADY_T_1 @[4-soc/src/main/scala/peripheral/DummySlave.scala 61:41]
    node _T_3 = and(write_pending, io.channels.write_data_channel.WVALID) @[4-soc/src/main/scala/peripheral/DummySlave.scala 63:22]
    node _T_4 = and(_T_3, io.channels.write_data_channel.WREADY) @[4-soc/src/main/scala/peripheral/DummySlave.scala 63:63]
    when _T_4 : @[4-soc/src/main/scala/peripheral/DummySlave.scala 63:105]
      write_data_ok <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/DummySlave.scala 64:19]
    io.channels.write_response_channel.BVALID <= write_data_ok @[4-soc/src/main/scala/peripheral/DummySlave.scala 68:45]
    io.channels.write_response_channel.BRESP <= UInt<2>("h3") @[4-soc/src/main/scala/peripheral/DummySlave.scala 69:45]
    node _T_5 = and(write_data_ok, io.channels.write_response_channel.BREADY) @[4-soc/src/main/scala/peripheral/DummySlave.scala 71:22]
    when _T_5 : @[4-soc/src/main/scala/peripheral/DummySlave.scala 71:68]
      write_pending <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/DummySlave.scala 72:19]
      write_data_ok <= UInt<1>("h0") @[4-soc/src/main/scala/peripheral/DummySlave.scala 73:19]


  module BusArbiter :
    input clock : Clock
    input reset : Reset
    output io : { flip bus_request : UInt<1>[1], bus_granted : UInt<1>[1], ctrl_stall_flag : UInt<1>} @[4-soc/src/main/scala/bus/BusArbiter.scala 28:14]

    wire granted : UInt @[4-soc/src/main/scala/bus/BusArbiter.scala 34:21]
    granted <= UInt<1>("h0") @[4-soc/src/main/scala/bus/BusArbiter.scala 37:11]
    when io.bus_request[0] : @[4-soc/src/main/scala/bus/BusArbiter.scala 39:31]
      granted <= UInt<1>("h0") @[4-soc/src/main/scala/bus/BusArbiter.scala 40:15]
    node _io_bus_granted_0_T = eq(UInt<1>("h0"), granted) @[4-soc/src/main/scala/bus/BusArbiter.scala 44:32]
    io.bus_granted[0] <= _io_bus_granted_0_T @[4-soc/src/main/scala/bus/BusArbiter.scala 44:25]
    node _io_ctrl_stall_flag_T = eq(io.bus_granted[0], UInt<1>("h0")) @[4-soc/src/main/scala/bus/BusArbiter.scala 46:25]
    io.ctrl_stall_flag <= _io_ctrl_stall_flag_T @[4-soc/src/main/scala/bus/BusArbiter.scala 46:22]

  module BusSwitch :
    input clock : Clock
    input reset : Reset
    output io : { flip address : UInt<32>, slaves : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<32>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<32>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}[8], flip master : { write_address_channel : { AWVALID : UInt<1>, flip AWREADY : UInt<1>, AWADDR : UInt<32>, AWPROT : UInt<3>}, write_data_channel : { WVALID : UInt<1>, flip WREADY : UInt<1>, WDATA : UInt<32>, WSTRB : UInt<4>}, write_response_channel : { flip BVALID : UInt<1>, BREADY : UInt<1>, flip BRESP : UInt<2>}, read_address_channel : { ARVALID : UInt<1>, flip ARREADY : UInt<1>, ARADDR : UInt<32>, ARPROT : UInt<3>}, read_data_channel : { flip RVALID : UInt<1>, RREADY : UInt<1>, flip RDATA : UInt<32>, flip RRESP : UInt<2>}}} @[4-soc/src/main/scala/bus/BusSwitch.scala 43:14]

    node index = bits(io.address, 31, 29) @[4-soc/src/main/scala/bus/BusSwitch.scala 49:25]
    node sel_shiftAmount = bits(index, 2, 0) @[src/main/scala/chisel3/util/OneHot.scala 64:49]
    node _sel_T = dshl(UInt<1>("h1"), sel_shiftAmount) @[src/main/scala/chisel3/util/OneHot.scala 65:12]
    node sel = bits(_sel_T, 7, 0) @[src/main/scala/chisel3/util/OneHot.scala 65:27]
    reg read_sel : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[4-soc/src/main/scala/bus/BusSwitch.scala 55:26]
    reg write_sel : UInt<8>, clock with :
      reset => (reset, UInt<8>("h0")) @[4-soc/src/main/scala/bus/BusSwitch.scala 56:26]
    when io.master.read_address_channel.ARVALID : @[4-soc/src/main/scala/bus/BusSwitch.scala 61:48]
      read_sel <= sel @[4-soc/src/main/scala/bus/BusSwitch.scala 62:14]
    else :
      node _T = and(io.master.read_data_channel.RVALID, io.master.read_data_channel.RREADY) @[4-soc/src/main/scala/bus/BusSwitch.scala 63:49]
      when _T : @[4-soc/src/main/scala/bus/BusSwitch.scala 63:88]
        read_sel <= UInt<1>("h0") @[4-soc/src/main/scala/bus/BusSwitch.scala 64:14]
    node _T_1 = or(io.master.write_address_channel.AWVALID, io.master.write_data_channel.WVALID) @[4-soc/src/main/scala/bus/BusSwitch.scala 69:48]
    when _T_1 : @[4-soc/src/main/scala/bus/BusSwitch.scala 69:88]
      write_sel <= sel @[4-soc/src/main/scala/bus/BusSwitch.scala 70:15]
    else :
      node _T_2 = and(io.master.write_response_channel.BVALID, io.master.write_response_channel.BREADY) @[4-soc/src/main/scala/bus/BusSwitch.scala 71:54]
      when _T_2 : @[4-soc/src/main/scala/bus/BusSwitch.scala 71:98]
        write_sel <= UInt<1>("h0") @[4-soc/src/main/scala/bus/BusSwitch.scala 72:15]
    node hit = bits(sel, 0, 0) @[4-soc/src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_0_write_address_channel_AWVALID_T = and(io.master.write_address_channel.AWVALID, hit) @[4-soc/src/main/scala/bus/BusSwitch.scala 81:91]
    io.slaves[0].write_address_channel.AWVALID <= _io_slaves_0_write_address_channel_AWVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 81:48]
    io.slaves[0].write_address_channel.AWADDR <= io.master.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 82:48]
    io.slaves[0].write_address_channel.AWPROT <= io.master.write_address_channel.AWPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 83:48]
    node _io_slaves_0_write_data_channel_WVALID_T = and(io.master.write_data_channel.WVALID, hit) @[4-soc/src/main/scala/bus/BusSwitch.scala 86:83]
    io.slaves[0].write_data_channel.WVALID <= _io_slaves_0_write_data_channel_WVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 86:44]
    io.slaves[0].write_data_channel.WDATA <= io.master.write_data_channel.WDATA @[4-soc/src/main/scala/bus/BusSwitch.scala 87:44]
    io.slaves[0].write_data_channel.WSTRB <= io.master.write_data_channel.WSTRB @[4-soc/src/main/scala/bus/BusSwitch.scala 88:44]
    node _io_slaves_0_write_response_channel_BREADY_T = bits(write_sel, 0, 0) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_0_write_response_channel_BREADY_T_1 = and(io.master.write_response_channel.BREADY, _io_slaves_0_write_response_channel_BREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:91]
    io.slaves[0].write_response_channel.BREADY <= _io_slaves_0_write_response_channel_BREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 91:48]
    node _io_slaves_0_read_address_channel_ARVALID_T = and(io.master.read_address_channel.ARVALID, hit) @[4-soc/src/main/scala/bus/BusSwitch.scala 94:89]
    io.slaves[0].read_address_channel.ARVALID <= _io_slaves_0_read_address_channel_ARVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 94:47]
    io.slaves[0].read_address_channel.ARADDR <= io.master.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 95:47]
    io.slaves[0].read_address_channel.ARPROT <= io.master.read_address_channel.ARPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 96:47]
    node _io_slaves_0_read_data_channel_RREADY_T = bits(read_sel, 0, 0) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_0_read_data_channel_RREADY_T_1 = and(io.master.read_data_channel.RREADY, _io_slaves_0_read_data_channel_RREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:81]
    io.slaves[0].read_data_channel.RREADY <= _io_slaves_0_read_data_channel_RREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 99:43]
    node hit_1 = bits(sel, 1, 1) @[4-soc/src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_1_write_address_channel_AWVALID_T = and(io.master.write_address_channel.AWVALID, hit_1) @[4-soc/src/main/scala/bus/BusSwitch.scala 81:91]
    io.slaves[1].write_address_channel.AWVALID <= _io_slaves_1_write_address_channel_AWVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 81:48]
    io.slaves[1].write_address_channel.AWADDR <= io.master.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 82:48]
    io.slaves[1].write_address_channel.AWPROT <= io.master.write_address_channel.AWPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 83:48]
    node _io_slaves_1_write_data_channel_WVALID_T = and(io.master.write_data_channel.WVALID, hit_1) @[4-soc/src/main/scala/bus/BusSwitch.scala 86:83]
    io.slaves[1].write_data_channel.WVALID <= _io_slaves_1_write_data_channel_WVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 86:44]
    io.slaves[1].write_data_channel.WDATA <= io.master.write_data_channel.WDATA @[4-soc/src/main/scala/bus/BusSwitch.scala 87:44]
    io.slaves[1].write_data_channel.WSTRB <= io.master.write_data_channel.WSTRB @[4-soc/src/main/scala/bus/BusSwitch.scala 88:44]
    node _io_slaves_1_write_response_channel_BREADY_T = bits(write_sel, 1, 1) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_1_write_response_channel_BREADY_T_1 = and(io.master.write_response_channel.BREADY, _io_slaves_1_write_response_channel_BREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:91]
    io.slaves[1].write_response_channel.BREADY <= _io_slaves_1_write_response_channel_BREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 91:48]
    node _io_slaves_1_read_address_channel_ARVALID_T = and(io.master.read_address_channel.ARVALID, hit_1) @[4-soc/src/main/scala/bus/BusSwitch.scala 94:89]
    io.slaves[1].read_address_channel.ARVALID <= _io_slaves_1_read_address_channel_ARVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 94:47]
    io.slaves[1].read_address_channel.ARADDR <= io.master.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 95:47]
    io.slaves[1].read_address_channel.ARPROT <= io.master.read_address_channel.ARPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 96:47]
    node _io_slaves_1_read_data_channel_RREADY_T = bits(read_sel, 1, 1) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_1_read_data_channel_RREADY_T_1 = and(io.master.read_data_channel.RREADY, _io_slaves_1_read_data_channel_RREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:81]
    io.slaves[1].read_data_channel.RREADY <= _io_slaves_1_read_data_channel_RREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 99:43]
    node hit_2 = bits(sel, 2, 2) @[4-soc/src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_2_write_address_channel_AWVALID_T = and(io.master.write_address_channel.AWVALID, hit_2) @[4-soc/src/main/scala/bus/BusSwitch.scala 81:91]
    io.slaves[2].write_address_channel.AWVALID <= _io_slaves_2_write_address_channel_AWVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 81:48]
    io.slaves[2].write_address_channel.AWADDR <= io.master.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 82:48]
    io.slaves[2].write_address_channel.AWPROT <= io.master.write_address_channel.AWPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 83:48]
    node _io_slaves_2_write_data_channel_WVALID_T = and(io.master.write_data_channel.WVALID, hit_2) @[4-soc/src/main/scala/bus/BusSwitch.scala 86:83]
    io.slaves[2].write_data_channel.WVALID <= _io_slaves_2_write_data_channel_WVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 86:44]
    io.slaves[2].write_data_channel.WDATA <= io.master.write_data_channel.WDATA @[4-soc/src/main/scala/bus/BusSwitch.scala 87:44]
    io.slaves[2].write_data_channel.WSTRB <= io.master.write_data_channel.WSTRB @[4-soc/src/main/scala/bus/BusSwitch.scala 88:44]
    node _io_slaves_2_write_response_channel_BREADY_T = bits(write_sel, 2, 2) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_2_write_response_channel_BREADY_T_1 = and(io.master.write_response_channel.BREADY, _io_slaves_2_write_response_channel_BREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:91]
    io.slaves[2].write_response_channel.BREADY <= _io_slaves_2_write_response_channel_BREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 91:48]
    node _io_slaves_2_read_address_channel_ARVALID_T = and(io.master.read_address_channel.ARVALID, hit_2) @[4-soc/src/main/scala/bus/BusSwitch.scala 94:89]
    io.slaves[2].read_address_channel.ARVALID <= _io_slaves_2_read_address_channel_ARVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 94:47]
    io.slaves[2].read_address_channel.ARADDR <= io.master.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 95:47]
    io.slaves[2].read_address_channel.ARPROT <= io.master.read_address_channel.ARPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 96:47]
    node _io_slaves_2_read_data_channel_RREADY_T = bits(read_sel, 2, 2) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_2_read_data_channel_RREADY_T_1 = and(io.master.read_data_channel.RREADY, _io_slaves_2_read_data_channel_RREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:81]
    io.slaves[2].read_data_channel.RREADY <= _io_slaves_2_read_data_channel_RREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 99:43]
    node hit_3 = bits(sel, 3, 3) @[4-soc/src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_3_write_address_channel_AWVALID_T = and(io.master.write_address_channel.AWVALID, hit_3) @[4-soc/src/main/scala/bus/BusSwitch.scala 81:91]
    io.slaves[3].write_address_channel.AWVALID <= _io_slaves_3_write_address_channel_AWVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 81:48]
    io.slaves[3].write_address_channel.AWADDR <= io.master.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 82:48]
    io.slaves[3].write_address_channel.AWPROT <= io.master.write_address_channel.AWPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 83:48]
    node _io_slaves_3_write_data_channel_WVALID_T = and(io.master.write_data_channel.WVALID, hit_3) @[4-soc/src/main/scala/bus/BusSwitch.scala 86:83]
    io.slaves[3].write_data_channel.WVALID <= _io_slaves_3_write_data_channel_WVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 86:44]
    io.slaves[3].write_data_channel.WDATA <= io.master.write_data_channel.WDATA @[4-soc/src/main/scala/bus/BusSwitch.scala 87:44]
    io.slaves[3].write_data_channel.WSTRB <= io.master.write_data_channel.WSTRB @[4-soc/src/main/scala/bus/BusSwitch.scala 88:44]
    node _io_slaves_3_write_response_channel_BREADY_T = bits(write_sel, 3, 3) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_3_write_response_channel_BREADY_T_1 = and(io.master.write_response_channel.BREADY, _io_slaves_3_write_response_channel_BREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:91]
    io.slaves[3].write_response_channel.BREADY <= _io_slaves_3_write_response_channel_BREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 91:48]
    node _io_slaves_3_read_address_channel_ARVALID_T = and(io.master.read_address_channel.ARVALID, hit_3) @[4-soc/src/main/scala/bus/BusSwitch.scala 94:89]
    io.slaves[3].read_address_channel.ARVALID <= _io_slaves_3_read_address_channel_ARVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 94:47]
    io.slaves[3].read_address_channel.ARADDR <= io.master.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 95:47]
    io.slaves[3].read_address_channel.ARPROT <= io.master.read_address_channel.ARPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 96:47]
    node _io_slaves_3_read_data_channel_RREADY_T = bits(read_sel, 3, 3) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_3_read_data_channel_RREADY_T_1 = and(io.master.read_data_channel.RREADY, _io_slaves_3_read_data_channel_RREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:81]
    io.slaves[3].read_data_channel.RREADY <= _io_slaves_3_read_data_channel_RREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 99:43]
    node hit_4 = bits(sel, 4, 4) @[4-soc/src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_4_write_address_channel_AWVALID_T = and(io.master.write_address_channel.AWVALID, hit_4) @[4-soc/src/main/scala/bus/BusSwitch.scala 81:91]
    io.slaves[4].write_address_channel.AWVALID <= _io_slaves_4_write_address_channel_AWVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 81:48]
    io.slaves[4].write_address_channel.AWADDR <= io.master.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 82:48]
    io.slaves[4].write_address_channel.AWPROT <= io.master.write_address_channel.AWPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 83:48]
    node _io_slaves_4_write_data_channel_WVALID_T = and(io.master.write_data_channel.WVALID, hit_4) @[4-soc/src/main/scala/bus/BusSwitch.scala 86:83]
    io.slaves[4].write_data_channel.WVALID <= _io_slaves_4_write_data_channel_WVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 86:44]
    io.slaves[4].write_data_channel.WDATA <= io.master.write_data_channel.WDATA @[4-soc/src/main/scala/bus/BusSwitch.scala 87:44]
    io.slaves[4].write_data_channel.WSTRB <= io.master.write_data_channel.WSTRB @[4-soc/src/main/scala/bus/BusSwitch.scala 88:44]
    node _io_slaves_4_write_response_channel_BREADY_T = bits(write_sel, 4, 4) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_4_write_response_channel_BREADY_T_1 = and(io.master.write_response_channel.BREADY, _io_slaves_4_write_response_channel_BREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:91]
    io.slaves[4].write_response_channel.BREADY <= _io_slaves_4_write_response_channel_BREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 91:48]
    node _io_slaves_4_read_address_channel_ARVALID_T = and(io.master.read_address_channel.ARVALID, hit_4) @[4-soc/src/main/scala/bus/BusSwitch.scala 94:89]
    io.slaves[4].read_address_channel.ARVALID <= _io_slaves_4_read_address_channel_ARVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 94:47]
    io.slaves[4].read_address_channel.ARADDR <= io.master.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 95:47]
    io.slaves[4].read_address_channel.ARPROT <= io.master.read_address_channel.ARPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 96:47]
    node _io_slaves_4_read_data_channel_RREADY_T = bits(read_sel, 4, 4) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_4_read_data_channel_RREADY_T_1 = and(io.master.read_data_channel.RREADY, _io_slaves_4_read_data_channel_RREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:81]
    io.slaves[4].read_data_channel.RREADY <= _io_slaves_4_read_data_channel_RREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 99:43]
    node hit_5 = bits(sel, 5, 5) @[4-soc/src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_5_write_address_channel_AWVALID_T = and(io.master.write_address_channel.AWVALID, hit_5) @[4-soc/src/main/scala/bus/BusSwitch.scala 81:91]
    io.slaves[5].write_address_channel.AWVALID <= _io_slaves_5_write_address_channel_AWVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 81:48]
    io.slaves[5].write_address_channel.AWADDR <= io.master.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 82:48]
    io.slaves[5].write_address_channel.AWPROT <= io.master.write_address_channel.AWPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 83:48]
    node _io_slaves_5_write_data_channel_WVALID_T = and(io.master.write_data_channel.WVALID, hit_5) @[4-soc/src/main/scala/bus/BusSwitch.scala 86:83]
    io.slaves[5].write_data_channel.WVALID <= _io_slaves_5_write_data_channel_WVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 86:44]
    io.slaves[5].write_data_channel.WDATA <= io.master.write_data_channel.WDATA @[4-soc/src/main/scala/bus/BusSwitch.scala 87:44]
    io.slaves[5].write_data_channel.WSTRB <= io.master.write_data_channel.WSTRB @[4-soc/src/main/scala/bus/BusSwitch.scala 88:44]
    node _io_slaves_5_write_response_channel_BREADY_T = bits(write_sel, 5, 5) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_5_write_response_channel_BREADY_T_1 = and(io.master.write_response_channel.BREADY, _io_slaves_5_write_response_channel_BREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:91]
    io.slaves[5].write_response_channel.BREADY <= _io_slaves_5_write_response_channel_BREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 91:48]
    node _io_slaves_5_read_address_channel_ARVALID_T = and(io.master.read_address_channel.ARVALID, hit_5) @[4-soc/src/main/scala/bus/BusSwitch.scala 94:89]
    io.slaves[5].read_address_channel.ARVALID <= _io_slaves_5_read_address_channel_ARVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 94:47]
    io.slaves[5].read_address_channel.ARADDR <= io.master.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 95:47]
    io.slaves[5].read_address_channel.ARPROT <= io.master.read_address_channel.ARPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 96:47]
    node _io_slaves_5_read_data_channel_RREADY_T = bits(read_sel, 5, 5) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_5_read_data_channel_RREADY_T_1 = and(io.master.read_data_channel.RREADY, _io_slaves_5_read_data_channel_RREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:81]
    io.slaves[5].read_data_channel.RREADY <= _io_slaves_5_read_data_channel_RREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 99:43]
    node hit_6 = bits(sel, 6, 6) @[4-soc/src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_6_write_address_channel_AWVALID_T = and(io.master.write_address_channel.AWVALID, hit_6) @[4-soc/src/main/scala/bus/BusSwitch.scala 81:91]
    io.slaves[6].write_address_channel.AWVALID <= _io_slaves_6_write_address_channel_AWVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 81:48]
    io.slaves[6].write_address_channel.AWADDR <= io.master.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 82:48]
    io.slaves[6].write_address_channel.AWPROT <= io.master.write_address_channel.AWPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 83:48]
    node _io_slaves_6_write_data_channel_WVALID_T = and(io.master.write_data_channel.WVALID, hit_6) @[4-soc/src/main/scala/bus/BusSwitch.scala 86:83]
    io.slaves[6].write_data_channel.WVALID <= _io_slaves_6_write_data_channel_WVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 86:44]
    io.slaves[6].write_data_channel.WDATA <= io.master.write_data_channel.WDATA @[4-soc/src/main/scala/bus/BusSwitch.scala 87:44]
    io.slaves[6].write_data_channel.WSTRB <= io.master.write_data_channel.WSTRB @[4-soc/src/main/scala/bus/BusSwitch.scala 88:44]
    node _io_slaves_6_write_response_channel_BREADY_T = bits(write_sel, 6, 6) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_6_write_response_channel_BREADY_T_1 = and(io.master.write_response_channel.BREADY, _io_slaves_6_write_response_channel_BREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:91]
    io.slaves[6].write_response_channel.BREADY <= _io_slaves_6_write_response_channel_BREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 91:48]
    node _io_slaves_6_read_address_channel_ARVALID_T = and(io.master.read_address_channel.ARVALID, hit_6) @[4-soc/src/main/scala/bus/BusSwitch.scala 94:89]
    io.slaves[6].read_address_channel.ARVALID <= _io_slaves_6_read_address_channel_ARVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 94:47]
    io.slaves[6].read_address_channel.ARADDR <= io.master.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 95:47]
    io.slaves[6].read_address_channel.ARPROT <= io.master.read_address_channel.ARPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 96:47]
    node _io_slaves_6_read_data_channel_RREADY_T = bits(read_sel, 6, 6) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_6_read_data_channel_RREADY_T_1 = and(io.master.read_data_channel.RREADY, _io_slaves_6_read_data_channel_RREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:81]
    io.slaves[6].read_data_channel.RREADY <= _io_slaves_6_read_data_channel_RREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 99:43]
    node hit_7 = bits(sel, 7, 7) @[4-soc/src/main/scala/bus/BusSwitch.scala 78:18]
    node _io_slaves_7_write_address_channel_AWVALID_T = and(io.master.write_address_channel.AWVALID, hit_7) @[4-soc/src/main/scala/bus/BusSwitch.scala 81:91]
    io.slaves[7].write_address_channel.AWVALID <= _io_slaves_7_write_address_channel_AWVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 81:48]
    io.slaves[7].write_address_channel.AWADDR <= io.master.write_address_channel.AWADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 82:48]
    io.slaves[7].write_address_channel.AWPROT <= io.master.write_address_channel.AWPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 83:48]
    node _io_slaves_7_write_data_channel_WVALID_T = and(io.master.write_data_channel.WVALID, hit_7) @[4-soc/src/main/scala/bus/BusSwitch.scala 86:83]
    io.slaves[7].write_data_channel.WVALID <= _io_slaves_7_write_data_channel_WVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 86:44]
    io.slaves[7].write_data_channel.WDATA <= io.master.write_data_channel.WDATA @[4-soc/src/main/scala/bus/BusSwitch.scala 87:44]
    io.slaves[7].write_data_channel.WSTRB <= io.master.write_data_channel.WSTRB @[4-soc/src/main/scala/bus/BusSwitch.scala 88:44]
    node _io_slaves_7_write_response_channel_BREADY_T = bits(write_sel, 7, 7) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:103]
    node _io_slaves_7_write_response_channel_BREADY_T_1 = and(io.master.write_response_channel.BREADY, _io_slaves_7_write_response_channel_BREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 91:91]
    io.slaves[7].write_response_channel.BREADY <= _io_slaves_7_write_response_channel_BREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 91:48]
    node _io_slaves_7_read_address_channel_ARVALID_T = and(io.master.read_address_channel.ARVALID, hit_7) @[4-soc/src/main/scala/bus/BusSwitch.scala 94:89]
    io.slaves[7].read_address_channel.ARVALID <= _io_slaves_7_read_address_channel_ARVALID_T @[4-soc/src/main/scala/bus/BusSwitch.scala 94:47]
    io.slaves[7].read_address_channel.ARADDR <= io.master.read_address_channel.ARADDR @[4-soc/src/main/scala/bus/BusSwitch.scala 95:47]
    io.slaves[7].read_address_channel.ARPROT <= io.master.read_address_channel.ARPROT @[4-soc/src/main/scala/bus/BusSwitch.scala 96:47]
    node _io_slaves_7_read_data_channel_RREADY_T = bits(read_sel, 7, 7) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:92]
    node _io_slaves_7_read_data_channel_RREADY_T_1 = and(io.master.read_data_channel.RREADY, _io_slaves_7_read_data_channel_RREADY_T) @[4-soc/src/main/scala/bus/BusSwitch.scala 99:81]
    io.slaves[7].read_data_channel.RREADY <= _io_slaves_7_read_data_channel_RREADY_T_1 @[4-soc/src/main/scala/bus/BusSwitch.scala 99:43]
    node _io_master_write_address_channel_AWREADY_T = bits(sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_1 = bits(sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_2 = bits(sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_3 = bits(sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_4 = bits(sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_5 = bits(sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_6 = bits(sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_7 = bits(sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_address_channel_AWREADY_T_8 = mux(_io_master_write_address_channel_AWREADY_T, io.slaves[0].write_address_channel.AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_9 = mux(_io_master_write_address_channel_AWREADY_T_1, io.slaves[1].write_address_channel.AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_10 = mux(_io_master_write_address_channel_AWREADY_T_2, io.slaves[2].write_address_channel.AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_11 = mux(_io_master_write_address_channel_AWREADY_T_3, io.slaves[3].write_address_channel.AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_12 = mux(_io_master_write_address_channel_AWREADY_T_4, io.slaves[4].write_address_channel.AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_13 = mux(_io_master_write_address_channel_AWREADY_T_5, io.slaves[5].write_address_channel.AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_14 = mux(_io_master_write_address_channel_AWREADY_T_6, io.slaves[6].write_address_channel.AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_15 = mux(_io_master_write_address_channel_AWREADY_T_7, io.slaves[7].write_address_channel.AWREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_16 = or(_io_master_write_address_channel_AWREADY_T_8, _io_master_write_address_channel_AWREADY_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_17 = or(_io_master_write_address_channel_AWREADY_T_16, _io_master_write_address_channel_AWREADY_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_18 = or(_io_master_write_address_channel_AWREADY_T_17, _io_master_write_address_channel_AWREADY_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_19 = or(_io_master_write_address_channel_AWREADY_T_18, _io_master_write_address_channel_AWREADY_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_20 = or(_io_master_write_address_channel_AWREADY_T_19, _io_master_write_address_channel_AWREADY_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_21 = or(_io_master_write_address_channel_AWREADY_T_20, _io_master_write_address_channel_AWREADY_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_address_channel_AWREADY_T_22 = or(_io_master_write_address_channel_AWREADY_T_21, _io_master_write_address_channel_AWREADY_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_master_write_address_channel_AWREADY_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_master_write_address_channel_AWREADY_WIRE <= _io_master_write_address_channel_AWREADY_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.master.write_address_channel.AWREADY <= _io_master_write_address_channel_AWREADY_WIRE @[4-soc/src/main/scala/bus/BusSwitch.scala 105:43]
    node _io_master_write_data_channel_WREADY_T = bits(sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_1 = bits(sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_2 = bits(sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_3 = bits(sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_4 = bits(sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_5 = bits(sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_6 = bits(sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_7 = bits(sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_data_channel_WREADY_T_8 = mux(_io_master_write_data_channel_WREADY_T, io.slaves[0].write_data_channel.WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_9 = mux(_io_master_write_data_channel_WREADY_T_1, io.slaves[1].write_data_channel.WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_10 = mux(_io_master_write_data_channel_WREADY_T_2, io.slaves[2].write_data_channel.WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_11 = mux(_io_master_write_data_channel_WREADY_T_3, io.slaves[3].write_data_channel.WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_12 = mux(_io_master_write_data_channel_WREADY_T_4, io.slaves[4].write_data_channel.WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_13 = mux(_io_master_write_data_channel_WREADY_T_5, io.slaves[5].write_data_channel.WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_14 = mux(_io_master_write_data_channel_WREADY_T_6, io.slaves[6].write_data_channel.WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_15 = mux(_io_master_write_data_channel_WREADY_T_7, io.slaves[7].write_data_channel.WREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_16 = or(_io_master_write_data_channel_WREADY_T_8, _io_master_write_data_channel_WREADY_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_17 = or(_io_master_write_data_channel_WREADY_T_16, _io_master_write_data_channel_WREADY_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_18 = or(_io_master_write_data_channel_WREADY_T_17, _io_master_write_data_channel_WREADY_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_19 = or(_io_master_write_data_channel_WREADY_T_18, _io_master_write_data_channel_WREADY_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_20 = or(_io_master_write_data_channel_WREADY_T_19, _io_master_write_data_channel_WREADY_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_21 = or(_io_master_write_data_channel_WREADY_T_20, _io_master_write_data_channel_WREADY_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_data_channel_WREADY_T_22 = or(_io_master_write_data_channel_WREADY_T_21, _io_master_write_data_channel_WREADY_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_master_write_data_channel_WREADY_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_master_write_data_channel_WREADY_WIRE <= _io_master_write_data_channel_WREADY_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.master.write_data_channel.WREADY <= _io_master_write_data_channel_WREADY_WIRE @[4-soc/src/main/scala/bus/BusSwitch.scala 106:43]
    node _io_master_write_response_channel_BVALID_T = bits(write_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_1 = bits(write_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_2 = bits(write_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_3 = bits(write_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_4 = bits(write_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_5 = bits(write_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_6 = bits(write_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_7 = bits(write_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BVALID_T_8 = mux(_io_master_write_response_channel_BVALID_T, io.slaves[0].write_response_channel.BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_9 = mux(_io_master_write_response_channel_BVALID_T_1, io.slaves[1].write_response_channel.BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_10 = mux(_io_master_write_response_channel_BVALID_T_2, io.slaves[2].write_response_channel.BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_11 = mux(_io_master_write_response_channel_BVALID_T_3, io.slaves[3].write_response_channel.BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_12 = mux(_io_master_write_response_channel_BVALID_T_4, io.slaves[4].write_response_channel.BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_13 = mux(_io_master_write_response_channel_BVALID_T_5, io.slaves[5].write_response_channel.BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_14 = mux(_io_master_write_response_channel_BVALID_T_6, io.slaves[6].write_response_channel.BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_15 = mux(_io_master_write_response_channel_BVALID_T_7, io.slaves[7].write_response_channel.BVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_16 = or(_io_master_write_response_channel_BVALID_T_8, _io_master_write_response_channel_BVALID_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_17 = or(_io_master_write_response_channel_BVALID_T_16, _io_master_write_response_channel_BVALID_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_18 = or(_io_master_write_response_channel_BVALID_T_17, _io_master_write_response_channel_BVALID_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_19 = or(_io_master_write_response_channel_BVALID_T_18, _io_master_write_response_channel_BVALID_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_20 = or(_io_master_write_response_channel_BVALID_T_19, _io_master_write_response_channel_BVALID_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_21 = or(_io_master_write_response_channel_BVALID_T_20, _io_master_write_response_channel_BVALID_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BVALID_T_22 = or(_io_master_write_response_channel_BVALID_T_21, _io_master_write_response_channel_BVALID_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_master_write_response_channel_BVALID_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_master_write_response_channel_BVALID_WIRE <= _io_master_write_response_channel_BVALID_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.master.write_response_channel.BVALID <= _io_master_write_response_channel_BVALID_WIRE @[4-soc/src/main/scala/bus/BusSwitch.scala 107:43]
    node _io_master_write_response_channel_BRESP_T = bits(write_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_1 = bits(write_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_2 = bits(write_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_3 = bits(write_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_4 = bits(write_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_5 = bits(write_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_6 = bits(write_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_7 = bits(write_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_write_response_channel_BRESP_T_8 = mux(_io_master_write_response_channel_BRESP_T, io.slaves[0].write_response_channel.BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_9 = mux(_io_master_write_response_channel_BRESP_T_1, io.slaves[1].write_response_channel.BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_10 = mux(_io_master_write_response_channel_BRESP_T_2, io.slaves[2].write_response_channel.BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_11 = mux(_io_master_write_response_channel_BRESP_T_3, io.slaves[3].write_response_channel.BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_12 = mux(_io_master_write_response_channel_BRESP_T_4, io.slaves[4].write_response_channel.BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_13 = mux(_io_master_write_response_channel_BRESP_T_5, io.slaves[5].write_response_channel.BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_14 = mux(_io_master_write_response_channel_BRESP_T_6, io.slaves[6].write_response_channel.BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_15 = mux(_io_master_write_response_channel_BRESP_T_7, io.slaves[7].write_response_channel.BRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_16 = or(_io_master_write_response_channel_BRESP_T_8, _io_master_write_response_channel_BRESP_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_17 = or(_io_master_write_response_channel_BRESP_T_16, _io_master_write_response_channel_BRESP_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_18 = or(_io_master_write_response_channel_BRESP_T_17, _io_master_write_response_channel_BRESP_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_19 = or(_io_master_write_response_channel_BRESP_T_18, _io_master_write_response_channel_BRESP_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_20 = or(_io_master_write_response_channel_BRESP_T_19, _io_master_write_response_channel_BRESP_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_21 = or(_io_master_write_response_channel_BRESP_T_20, _io_master_write_response_channel_BRESP_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_write_response_channel_BRESP_T_22 = or(_io_master_write_response_channel_BRESP_T_21, _io_master_write_response_channel_BRESP_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_master_write_response_channel_BRESP_WIRE : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_master_write_response_channel_BRESP_WIRE <= _io_master_write_response_channel_BRESP_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.master.write_response_channel.BRESP <= _io_master_write_response_channel_BRESP_WIRE @[4-soc/src/main/scala/bus/BusSwitch.scala 108:43]
    node _io_master_read_address_channel_ARREADY_T = bits(sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_1 = bits(sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_2 = bits(sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_3 = bits(sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_4 = bits(sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_5 = bits(sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_6 = bits(sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_7 = bits(sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_address_channel_ARREADY_T_8 = mux(_io_master_read_address_channel_ARREADY_T, io.slaves[0].read_address_channel.ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_9 = mux(_io_master_read_address_channel_ARREADY_T_1, io.slaves[1].read_address_channel.ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_10 = mux(_io_master_read_address_channel_ARREADY_T_2, io.slaves[2].read_address_channel.ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_11 = mux(_io_master_read_address_channel_ARREADY_T_3, io.slaves[3].read_address_channel.ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_12 = mux(_io_master_read_address_channel_ARREADY_T_4, io.slaves[4].read_address_channel.ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_13 = mux(_io_master_read_address_channel_ARREADY_T_5, io.slaves[5].read_address_channel.ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_14 = mux(_io_master_read_address_channel_ARREADY_T_6, io.slaves[6].read_address_channel.ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_15 = mux(_io_master_read_address_channel_ARREADY_T_7, io.slaves[7].read_address_channel.ARREADY, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_16 = or(_io_master_read_address_channel_ARREADY_T_8, _io_master_read_address_channel_ARREADY_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_17 = or(_io_master_read_address_channel_ARREADY_T_16, _io_master_read_address_channel_ARREADY_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_18 = or(_io_master_read_address_channel_ARREADY_T_17, _io_master_read_address_channel_ARREADY_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_19 = or(_io_master_read_address_channel_ARREADY_T_18, _io_master_read_address_channel_ARREADY_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_20 = or(_io_master_read_address_channel_ARREADY_T_19, _io_master_read_address_channel_ARREADY_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_21 = or(_io_master_read_address_channel_ARREADY_T_20, _io_master_read_address_channel_ARREADY_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_address_channel_ARREADY_T_22 = or(_io_master_read_address_channel_ARREADY_T_21, _io_master_read_address_channel_ARREADY_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_master_read_address_channel_ARREADY_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_master_read_address_channel_ARREADY_WIRE <= _io_master_read_address_channel_ARREADY_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.master.read_address_channel.ARREADY <= _io_master_read_address_channel_ARREADY_WIRE @[4-soc/src/main/scala/bus/BusSwitch.scala 110:42]
    node _io_master_read_data_channel_RVALID_T = bits(read_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_1 = bits(read_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_2 = bits(read_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_3 = bits(read_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_4 = bits(read_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_5 = bits(read_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_6 = bits(read_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_7 = bits(read_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RVALID_T_8 = mux(_io_master_read_data_channel_RVALID_T, io.slaves[0].read_data_channel.RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_9 = mux(_io_master_read_data_channel_RVALID_T_1, io.slaves[1].read_data_channel.RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_10 = mux(_io_master_read_data_channel_RVALID_T_2, io.slaves[2].read_data_channel.RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_11 = mux(_io_master_read_data_channel_RVALID_T_3, io.slaves[3].read_data_channel.RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_12 = mux(_io_master_read_data_channel_RVALID_T_4, io.slaves[4].read_data_channel.RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_13 = mux(_io_master_read_data_channel_RVALID_T_5, io.slaves[5].read_data_channel.RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_14 = mux(_io_master_read_data_channel_RVALID_T_6, io.slaves[6].read_data_channel.RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_15 = mux(_io_master_read_data_channel_RVALID_T_7, io.slaves[7].read_data_channel.RVALID, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_16 = or(_io_master_read_data_channel_RVALID_T_8, _io_master_read_data_channel_RVALID_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_17 = or(_io_master_read_data_channel_RVALID_T_16, _io_master_read_data_channel_RVALID_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_18 = or(_io_master_read_data_channel_RVALID_T_17, _io_master_read_data_channel_RVALID_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_19 = or(_io_master_read_data_channel_RVALID_T_18, _io_master_read_data_channel_RVALID_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_20 = or(_io_master_read_data_channel_RVALID_T_19, _io_master_read_data_channel_RVALID_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_21 = or(_io_master_read_data_channel_RVALID_T_20, _io_master_read_data_channel_RVALID_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RVALID_T_22 = or(_io_master_read_data_channel_RVALID_T_21, _io_master_read_data_channel_RVALID_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_master_read_data_channel_RVALID_WIRE : UInt<1> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_master_read_data_channel_RVALID_WIRE <= _io_master_read_data_channel_RVALID_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.master.read_data_channel.RVALID <= _io_master_read_data_channel_RVALID_WIRE @[4-soc/src/main/scala/bus/BusSwitch.scala 111:42]
    node _io_master_read_data_channel_RDATA_T = bits(read_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_1 = bits(read_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_2 = bits(read_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_3 = bits(read_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_4 = bits(read_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_5 = bits(read_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_6 = bits(read_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_7 = bits(read_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RDATA_T_8 = mux(_io_master_read_data_channel_RDATA_T, io.slaves[0].read_data_channel.RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_9 = mux(_io_master_read_data_channel_RDATA_T_1, io.slaves[1].read_data_channel.RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_10 = mux(_io_master_read_data_channel_RDATA_T_2, io.slaves[2].read_data_channel.RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_11 = mux(_io_master_read_data_channel_RDATA_T_3, io.slaves[3].read_data_channel.RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_12 = mux(_io_master_read_data_channel_RDATA_T_4, io.slaves[4].read_data_channel.RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_13 = mux(_io_master_read_data_channel_RDATA_T_5, io.slaves[5].read_data_channel.RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_14 = mux(_io_master_read_data_channel_RDATA_T_6, io.slaves[6].read_data_channel.RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_15 = mux(_io_master_read_data_channel_RDATA_T_7, io.slaves[7].read_data_channel.RDATA, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_16 = or(_io_master_read_data_channel_RDATA_T_8, _io_master_read_data_channel_RDATA_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_17 = or(_io_master_read_data_channel_RDATA_T_16, _io_master_read_data_channel_RDATA_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_18 = or(_io_master_read_data_channel_RDATA_T_17, _io_master_read_data_channel_RDATA_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_19 = or(_io_master_read_data_channel_RDATA_T_18, _io_master_read_data_channel_RDATA_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_20 = or(_io_master_read_data_channel_RDATA_T_19, _io_master_read_data_channel_RDATA_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_21 = or(_io_master_read_data_channel_RDATA_T_20, _io_master_read_data_channel_RDATA_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RDATA_T_22 = or(_io_master_read_data_channel_RDATA_T_21, _io_master_read_data_channel_RDATA_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_master_read_data_channel_RDATA_WIRE : UInt<32> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_master_read_data_channel_RDATA_WIRE <= _io_master_read_data_channel_RDATA_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.master.read_data_channel.RDATA <= _io_master_read_data_channel_RDATA_WIRE @[4-soc/src/main/scala/bus/BusSwitch.scala 112:42]
    node _io_master_read_data_channel_RRESP_T = bits(read_sel, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_1 = bits(read_sel, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_2 = bits(read_sel, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_3 = bits(read_sel, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_4 = bits(read_sel, 4, 4) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_5 = bits(read_sel, 5, 5) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_6 = bits(read_sel, 6, 6) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_7 = bits(read_sel, 7, 7) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _io_master_read_data_channel_RRESP_T_8 = mux(_io_master_read_data_channel_RRESP_T, io.slaves[0].read_data_channel.RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_9 = mux(_io_master_read_data_channel_RRESP_T_1, io.slaves[1].read_data_channel.RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_10 = mux(_io_master_read_data_channel_RRESP_T_2, io.slaves[2].read_data_channel.RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_11 = mux(_io_master_read_data_channel_RRESP_T_3, io.slaves[3].read_data_channel.RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_12 = mux(_io_master_read_data_channel_RRESP_T_4, io.slaves[4].read_data_channel.RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_13 = mux(_io_master_read_data_channel_RRESP_T_5, io.slaves[5].read_data_channel.RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_14 = mux(_io_master_read_data_channel_RRESP_T_6, io.slaves[6].read_data_channel.RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_15 = mux(_io_master_read_data_channel_RRESP_T_7, io.slaves[7].read_data_channel.RRESP, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_16 = or(_io_master_read_data_channel_RRESP_T_8, _io_master_read_data_channel_RRESP_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_17 = or(_io_master_read_data_channel_RRESP_T_16, _io_master_read_data_channel_RRESP_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_18 = or(_io_master_read_data_channel_RRESP_T_17, _io_master_read_data_channel_RRESP_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_19 = or(_io_master_read_data_channel_RRESP_T_18, _io_master_read_data_channel_RRESP_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_20 = or(_io_master_read_data_channel_RRESP_T_19, _io_master_read_data_channel_RRESP_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_21 = or(_io_master_read_data_channel_RRESP_T_20, _io_master_read_data_channel_RRESP_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_master_read_data_channel_RRESP_T_22 = or(_io_master_read_data_channel_RRESP_T_21, _io_master_read_data_channel_RRESP_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    wire _io_master_read_data_channel_RRESP_WIRE : UInt<2> @[src/main/scala/chisel3/util/Mux.scala 30:73]
    _io_master_read_data_channel_RRESP_WIRE <= _io_master_read_data_channel_RRESP_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:73]
    io.master.read_data_channel.RRESP <= _io_master_read_data_channel_RRESP_WIRE @[4-soc/src/main/scala/bus/BusSwitch.scala 113:42]

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip signal_interrupt : UInt<1>, instruction_address : UInt<32>, flip instruction : UInt<32>, flip instruction_valid : UInt<1>, mem_slave : { address : UInt<32>, read : UInt<1>, flip read_data : UInt<32>, flip read_valid : UInt<1>, write : UInt<1>, write_data : UInt<32>, write_strobe : UInt<1>[4]}, flip vga_pixclk : Clock, vga_hsync : UInt<1>, vga_vsync : UInt<1>, vga_rrggbb : UInt<6>, vga_activevideo : UInt<1>, vga_x_pos : UInt<10>, vga_y_pos : UInt<10>, uart_txd : UInt<1>, flip uart_rxd : UInt<1>, uart_interrupt : UInt<1>, flip cpu_debug_read_address : UInt<5>, cpu_debug_read_data : UInt<32>, flip cpu_csr_debug_read_address : UInt<12>, cpu_csr_debug_read_data : UInt<32>} @[4-soc/src/main/scala/board/verilator/Top.scala 20:14]

    inst mem_slave of AXI4LiteSlave @[4-soc/src/main/scala/board/verilator/Top.scala 51:25]
    mem_slave.clock <= clock
    mem_slave.reset <= reset
    io.mem_slave.write_strobe <= mem_slave.io.bundle.write_strobe @[4-soc/src/main/scala/board/verilator/Top.scala 52:16]
    io.mem_slave.write_data <= mem_slave.io.bundle.write_data @[4-soc/src/main/scala/board/verilator/Top.scala 52:16]
    io.mem_slave.write <= mem_slave.io.bundle.write @[4-soc/src/main/scala/board/verilator/Top.scala 52:16]
    mem_slave.io.bundle.read_valid <= io.mem_slave.read_valid @[4-soc/src/main/scala/board/verilator/Top.scala 52:16]
    mem_slave.io.bundle.read_data <= io.mem_slave.read_data @[4-soc/src/main/scala/board/verilator/Top.scala 52:16]
    io.mem_slave.read <= mem_slave.io.bundle.read @[4-soc/src/main/scala/board/verilator/Top.scala 52:16]
    io.mem_slave.address <= mem_slave.io.bundle.address @[4-soc/src/main/scala/board/verilator/Top.scala 52:16]
    inst vga of VGA @[4-soc/src/main/scala/board/verilator/Top.scala 55:19]
    vga.clock <= clock
    vga.reset <= reset
    inst uart of Uart @[4-soc/src/main/scala/board/verilator/Top.scala 58:20]
    uart.clock <= clock
    uart.reset <= reset
    inst cpu of CPU @[4-soc/src/main/scala/board/verilator/Top.scala 60:27]
    cpu.clock <= clock
    cpu.reset <= reset
    inst dummy of DummySlave @[4-soc/src/main/scala/board/verilator/Top.scala 61:27]
    dummy.clock <= clock
    dummy.reset <= reset
    inst bus_arbiter of BusArbiter @[4-soc/src/main/scala/board/verilator/Top.scala 62:27]
    bus_arbiter.clock <= clock
    bus_arbiter.reset <= reset
    inst bus_switch of BusSwitch @[4-soc/src/main/scala/board/verilator/Top.scala 63:27]
    bus_switch.clock <= clock
    bus_switch.reset <= reset
    io.instruction_address <= cpu.io.instruction_address @[4-soc/src/main/scala/board/verilator/Top.scala 66:28]
    cpu.io.instruction <= io.instruction @[4-soc/src/main/scala/board/verilator/Top.scala 67:28]
    cpu.io.instruction_valid <= io.instruction_valid @[4-soc/src/main/scala/board/verilator/Top.scala 68:28]
    cpu.io.memory_bundle.read_data <= UInt<1>("h0") @[4-soc/src/main/scala/board/verilator/Top.scala 74:44]
    cpu.io.memory_bundle.read_valid <= UInt<1>("h0") @[4-soc/src/main/scala/board/verilator/Top.scala 75:44]
    cpu.io.memory_bundle.write_valid <= UInt<1>("h0") @[4-soc/src/main/scala/board/verilator/Top.scala 76:44]
    cpu.io.memory_bundle.write_data_accepted <= UInt<1>("h0") @[4-soc/src/main/scala/board/verilator/Top.scala 77:44]
    cpu.io.memory_bundle.busy <= UInt<1>("h0") @[4-soc/src/main/scala/board/verilator/Top.scala 78:44]
    cpu.io.memory_bundle.granted <= UInt<1>("h0") @[4-soc/src/main/scala/board/verilator/Top.scala 79:44]
    bus_arbiter.io.bus_request[0] <= UInt<1>("h1") @[4-soc/src/main/scala/board/verilator/Top.scala 82:33]
    bus_switch.io.master <= cpu.io.axi4_channels @[4-soc/src/main/scala/board/verilator/Top.scala 85:24]
    bus_switch.io.address <= cpu.io.bus_address @[4-soc/src/main/scala/board/verilator/Top.scala 86:25]
    mem_slave.io.channels <= bus_switch.io.slaves[0] @[4-soc/src/main/scala/board/verilator/Top.scala 87:27]
    vga.io.channels <= bus_switch.io.slaves[1] @[4-soc/src/main/scala/board/verilator/Top.scala 88:27]
    uart.io.channels <= bus_switch.io.slaves[2] @[4-soc/src/main/scala/board/verilator/Top.scala 89:27]
    dummy.io.channels <= bus_switch.io.slaves[3] @[4-soc/src/main/scala/board/verilator/Top.scala 91:29]
    dummy.io.channels <= bus_switch.io.slaves[4] @[4-soc/src/main/scala/board/verilator/Top.scala 91:29]
    dummy.io.channels <= bus_switch.io.slaves[5] @[4-soc/src/main/scala/board/verilator/Top.scala 91:29]
    dummy.io.channels <= bus_switch.io.slaves[6] @[4-soc/src/main/scala/board/verilator/Top.scala 91:29]
    dummy.io.channels <= bus_switch.io.slaves[7] @[4-soc/src/main/scala/board/verilator/Top.scala 91:29]
    vga.io.pixClock <= io.vga_pixclk @[4-soc/src/main/scala/board/verilator/Top.scala 95:22]
    io.vga_hsync <= vga.io.hsync @[4-soc/src/main/scala/board/verilator/Top.scala 96:22]
    io.vga_vsync <= vga.io.vsync @[4-soc/src/main/scala/board/verilator/Top.scala 97:22]
    io.vga_rrggbb <= vga.io.rrggbb @[4-soc/src/main/scala/board/verilator/Top.scala 98:22]
    io.vga_activevideo <= vga.io.activevideo @[4-soc/src/main/scala/board/verilator/Top.scala 99:22]
    io.vga_x_pos <= vga.io.x_pos @[4-soc/src/main/scala/board/verilator/Top.scala 100:22]
    io.vga_y_pos <= vga.io.y_pos @[4-soc/src/main/scala/board/verilator/Top.scala 101:22]
    io.uart_txd <= uart.io.txd @[4-soc/src/main/scala/board/verilator/Top.scala 104:21]
    uart.io.rxd <= io.uart_rxd @[4-soc/src/main/scala/board/verilator/Top.scala 105:21]
    io.uart_interrupt <= uart.io.signal_interrupt @[4-soc/src/main/scala/board/verilator/Top.scala 106:21]
    cpu.io.interrupt_flag <= io.signal_interrupt @[4-soc/src/main/scala/board/verilator/Top.scala 109:25]
    cpu.io.debug_read_address <= io.cpu_debug_read_address @[4-soc/src/main/scala/board/verilator/Top.scala 112:33]
    io.cpu_debug_read_data <= cpu.io.debug_read_data @[4-soc/src/main/scala/board/verilator/Top.scala 113:33]
    cpu.io.csr_debug_read_address <= io.cpu_csr_debug_read_address @[4-soc/src/main/scala/board/verilator/Top.scala 114:33]
    io.cpu_csr_debug_read_data <= cpu.io.csr_debug_read_data @[4-soc/src/main/scala/board/verilator/Top.scala 115:33]

