{
    "reg": [
        {
            "bits": 4,
            "name": "interrupt signal acknowledge",
            "type": 5,
            "attr": [
                "(write 1 to clear interrupt)",
                "[3] = vsync",
                "[2] = copper",
                "[1] = draw done",
                "[0] = audio"
            ]
        },
        {
            "bits": 12,
            "type": 1
        }
    ],
    "config": {
        "bits": 16
    }
}