$date
	Tue Jul 15 23:07:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & priority_in $end
$var reg 1 ' read_en $end
$var reg 1 ( reset $end
$var reg 1 ) write_en $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 8 * data_in [7:0] $end
$var wire 1 & priority_in $end
$var wire 1 ' read_en $end
$var wire 1 ( reset $end
$var wire 1 ) write_en $end
$var wire 1 + low_full $end
$var wire 1 , low_empty $end
$var wire 1 - high_full $end
$var wire 1 . high_empty $end
$var parameter 32 / DEPTH $end
$var parameter 32 0 WIDTH $end
$var reg 8 1 data_out [7:0] $end
$var reg 1 " empty $end
$var reg 1 ! full $end
$var integer 32 2 high_head [31:0] $end
$var integer 32 3 high_tail [31:0] $end
$var integer 32 4 low_head [31:0] $end
$var integer 32 5 low_tail [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 0
b1000 /
$end
#0
$dumpvars
b0 5
b0 4
b0 3
b0 2
b0 1
1.
0-
1,
0+
b0 *
0)
1(
0'
0&
b0 %
0$
b0 #
1"
0!
$end
#5
1$
#10
0$
b10101010 %
b10101010 *
1)
0(
#15
0,
b1 5
1$
#20
0$
b11001100 %
b11001100 *
#25
0"
b10 5
1$
#30
0$
b10111011 %
b10111011 *
1&
#35
0.
b1 3
1$
#40
0$
b11011101 %
b11011101 *
#45
b10 3
1$
#50
0$
0)
#55
1$
#60
0$
1'
#65
b1 2
b10111011 #
b10111011 1
1$
#70
0$
#75
1.
b10 2
b11011101 #
b11011101 1
1$
#80
0$
#85
b1 4
b10101010 #
b10101010 1
1$
#90
0$
#95
1,
b10 4
b11001100 #
b11001100 1
1$
#100
0$
#105
1"
1$
#110
0$
0'
#115
1$
#120
0$
#125
1$
#130
0$
