Circuit: * Z:\home\sdanthinne\Documents\307\gateTransistorModels\clkTest.asc

Warning: Multiple definitions of model "cd4007ube" Type: Mos1
Warning: Multiple definitions of model "cd4007" Type: Mos1
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Unknown node in .ic card: "x1:vback" -- ignoring
Warning: Pd = 0 is less than W.
Warning: Ps = 0 is less than W.
Direct Newton iteration failed to find .op point.  (Use ".option noopiter" to skip.)
Starting Gmin stepping
Gmin = 10
Gmin = 1.07374
Gmin = 0.115292
Gmin = 0.0123794
Gmin = 0.00132923
Gmin = 0.000142725
Gmin = 1.5325e-005
Gmin = 1.6455e-006
Gmin = 1.76685e-007
Gmin = 1.89714e-008
Gmin = 2.03704e-009
Gmin = 2.18725e-010
Gmin = 2.34854e-011
Gmin = 2.52173e-012
Gmin = 2.70769e-013
Gmin = 0
Gmin stepping succeeded in finding the operating point.

Heightened Def Con from 0.000156652 to 0.000156652

Date: Mon Feb 22 08:27:38 2021
Total elapsed time: 16.203 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 753383
traniter = 752956
tranpoints = 211357
accept = 139075
rejected = 72283
matrix size = 70
fillins = 60
solver = Normal
Thread vector: 50.4/11.1[6] 12.0/3.0[6] 2.8/2.1[5] 0.2/0.7[1]  2592/500
Matrix Compiler1: 9.41 KB object code size  2.3/0.9/[0.6]
Matrix Compiler2: 9.19 KB object code size  1.2/1.0/[0.5]

