{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654539994821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654539994821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 22:56:34 2022 " "Processing started: Mon Jun 06 22:56:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654539994821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654539994821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Accelerator -c Accelerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Accelerator -c Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654539994821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654539995055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654539995055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlleracc.v 1 1 " "Found 1 design units, including 1 entities, in source file controlleracc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerAcc " "Found entity 1: ControllerAcc" {  } { { "ControllerAcc.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/ControllerAcc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "exp codes/exp codes/register18.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "exp codes/exp codes/register.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "exp codes/exp codes/mux2to1.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "exp codes/exp codes/multiplier.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "exp codes/exp codes/exponential.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "exp codes/exp codes/Datapath.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "exp codes/exp codes/Counter.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "exp codes/exp codes/Controller.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp codes/exp codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file exp codes/exp codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "exp codes/exp codes/adder.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accelerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accelerator " "Found entity 1: Accelerator" {  } { { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Accelerator " "Elaborating entity \"Accelerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654540001651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerAcc ControllerAcc:cntrl " "Elaborating entity \"ControllerAcc\" for hierarchy \"ControllerAcc:cntrl\"" {  } { { "Accelerator.bdf" "cntrl" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 440 32 224 584 "cntrl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 ControllerAcc.v(10) " "Verilog HDL assignment warning at ControllerAcc.v(10): truncated value with size 7 to match size of target (6)" {  } { { "ControllerAcc.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/ControllerAcc.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654540001660 "|Accelerator|ControllerAcc:cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential exponential:exp " "Elaborating entity \"exponential\" for hierarchy \"exponential:exp\"" {  } { { "Accelerator.bdf" "exp" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 248 568 752 360 "exp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller exponential:exp\|controller:control " "Elaborating entity \"controller\" for hierarchy \"exponential:exp\|controller:control\"" {  } { { "exp codes/exp codes/exponential.v" "control" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath exponential:exp\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"exponential:exp\|datapath:dP\"" {  } { { "exp codes/exp codes/exponential.v" "dP" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register exponential:exp\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"exponential:exp\|datapath:dP\|register:regx\"" {  } { { "exp codes/exp codes/Datapath.v" "regx" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter exponential:exp\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"exponential:exp\|datapath:dP\|counter:count\"" {  } { { "exp codes/exp codes/Datapath.v" "count" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT exponential:exp\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"exponential:exp\|datapath:dP\|LUT:lut\"" {  } { { "exp codes/exp codes/Datapath.v" "lut" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001673 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001674 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001675 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001675 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001675 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001675 "|Accelerator|exponential:exp|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 exponential:exp\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"exponential:exp\|datapath:dP\|mux2to1:mux\"" {  } { { "exp codes/exp codes/Datapath.v" "mux" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier exponential:exp\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"exponential:exp\|datapath:dP\|multiplier:mult\"" {  } { { "exp codes/exp codes/Datapath.v" "mult" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder exponential:exp\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"exponential:exp\|datapath:dP\|adder:add\"" {  } { { "exp codes/exp codes/Datapath.v" "add" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 exponential:exp\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"exponential:exp\|datapath:dP\|register18:rres\"" {  } { { "exp codes/exp codes/Datapath.v" "rres" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:rom " "Elaborating entity \"Rom\" for hierarchy \"Rom:rom\"" {  } { { "Accelerator.bdf" "rom" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.v" "altsyncram_component" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file File.mif " "Parameter \"init_file\" = \"File.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001709 ""}  } { { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654540001709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ql91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ql91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ql91 " "Found entity 1: altsyncram_ql91" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ql91 Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated " "Elaborating entity \"altsyncram_ql91\" for hierarchy \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo\"" {  } { { "Accelerator.bdf" "fifo" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 264 824 1000 432 "fifo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "scfifo_component" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540001878 ""}  } { { "FIFO.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/FIFO.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654540001878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pj21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pj21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pj21 " "Found entity 1: scfifo_pj21" {  } { { "db/scfifo_pj21.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/scfifo_pj21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pj21 FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated " "Elaborating entity \"scfifo_pj21\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q21 " "Found entity 1: a_dpfifo_0q21" {  } { { "db/a_dpfifo_0q21.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_dpfifo_0q21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q21 FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo " "Elaborating entity \"a_dpfifo_0q21\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\"" {  } { { "db/scfifo_pj21.tdf" "dpfifo" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/scfifo_pj21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_n4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_n4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_n4e " "Found entity 1: a_fefifo_n4e" {  } { { "db/a_fefifo_n4e.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_fefifo_n4e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_n4e FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|a_fefifo_n4e:fifo_state " "Elaborating entity \"a_fefifo_n4e\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|a_fefifo_n4e:fifo_state\"" {  } { { "db/a_dpfifo_0q21.tdf" "fifo_state" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_dpfifo_0q21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|a_fefifo_n4e:fifo_state\|cntr_ao7:count_usedw " "Elaborating entity \"cntr_ao7\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|a_fefifo_n4e:fifo_state\|cntr_ao7:count_usedw\"" {  } { { "db/a_fefifo_n4e.tdf" "count_usedw" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_fefifo_n4e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ahm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ahm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ahm1 " "Found entity 1: altsyncram_ahm1" {  } { { "db/altsyncram_ahm1.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ahm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540001982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540001982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ahm1 FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|altsyncram_ahm1:FIFOram " "Elaborating entity \"altsyncram_ahm1\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|altsyncram_ahm1:FIFOram\"" {  } { { "db/a_dpfifo_0q21.tdf" "FIFOram" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_dpfifo_0q21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540001982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540002015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|cntr_unb:rd_ptr_count " "Elaborating entity \"cntr_unb\" for hierarchy \"FIFO:fifo\|scfifo:scfifo_component\|scfifo_pj21:auto_generated\|a_dpfifo_0q21:dpfifo\|cntr_unb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0q21.tdf" "rd_ptr_count" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/a_dpfifo_0q21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540002016 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "exponential:exp\|datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"exponential:exp\|datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "exp codes/exp codes/multiplier.v" "Mult0" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/multiplier.v" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654540002256 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654540002256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exponential:exp\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"exponential:exp\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "exp codes/exp codes/multiplier.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/multiplier.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540002285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exponential:exp\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"exponential:exp\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002285 ""}  } { { "exp codes/exp codes/multiplier.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/multiplier.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654540002285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654540002315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002315 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[12\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002423 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[8\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002423 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[6\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002423 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[11\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002423 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:exp\|datapath:dP\|LUT:lut\|datat\[9\] exponential:exp\|datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"exponential:exp\|datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "exp codes/exp codes/LUTExp.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654540002423 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1654540002423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654540002516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654540002731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654540002904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654540002904 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002932 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002932 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002932 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002932 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002933 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002933 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002933 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002933 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002933 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002933 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002933 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002934 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002934 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002934 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002934 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002934 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a15"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654540002965 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654540002965 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654540002965 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654540002965 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1654540002965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654540002965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654540002990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 22:56:42 2022 " "Processing ended: Mon Jun 06 22:56:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654540002990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654540002990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654540002990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654540002990 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654540004194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654540004194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 22:56:43 2022 " "Processing started: Mon Jun 06 22:56:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654540004194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654540004194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Accelerator -c Accelerator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Accelerator -c Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654540004195 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654540004266 ""}
{ "Info" "0" "" "Project  = Accelerator" {  } {  } 0 0 "Project  = Accelerator" 0 0 "Fitter" 0 0 1654540004267 ""}
{ "Info" "0" "" "Revision = Accelerator" {  } {  } 0 0 "Revision = Accelerator" 0 0 "Fitter" 0 0 1654540004267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654540004315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654540004316 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Accelerator EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design Accelerator" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1654540004401 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1654540004433 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1654540004433 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004527 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004528 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004528 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004528 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004528 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004530 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004530 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004530 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a8 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004530 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a9 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004530 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a10 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004530 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a11 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004530 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a12 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004530 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a13 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004531 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a14 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004531 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a15 clk0 VCC " "WYSIWYG primitive \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_ql91:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_ql91.tdf" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/db/altsyncram_ql91.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "Rom.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Rom.v" 82 0 0 } } { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 296 288 504 424 "rom" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1654540004531 "|Accelerator|Rom:rom|altsyncram:altsyncram_component|altsyncram_ql91:auto_generated|ram_block1a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654540004532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654540004537 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654540004630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654540004630 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654540004630 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654540004630 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654540004631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654540004631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654540004631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654540004631 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654540004631 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654540004631 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654540004632 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654540004635 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654540004807 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654540004957 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Accelerator.sdc " "Synopsys Design Constraints File file not found: 'Accelerator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654540004959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654540004960 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654540004964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654540004964 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654540004965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654540004987 ""}  } { { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 176 -184 -16 192 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654540004987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "Automatically promoted node exponential:exp\|datapath:dP\|counter:count\|out\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654540004987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exponential:exp\|controller:control\|ns.setdone~0 " "Destination node exponential:exp\|controller:control\|ns.setdone~0" {  } { { "exp codes/exp codes/Controller.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Controller.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654540004987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exponential:exp\|datapath:dP\|counter:count\|Add0~0 " "Destination node exponential:exp\|datapath:dP\|counter:count\|Add0~0" {  } { { "exp codes/exp codes/Counter.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654540004987 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "exponential:exp\|controller:control\|Selector1~0 " "Destination node exponential:exp\|controller:control\|Selector1~0" {  } { { "exp codes/exp codes/Controller.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Controller.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654540004987 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654540004987 ""}  } { { "exp codes/exp codes/Counter.v" "" { Text "C:/Users/MY-IDEA/Desktop/DLD_LAB4/exp codes/exp codes/Counter.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654540004987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654540004987 ""}  } { { "Accelerator.bdf" "" { Schematic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/Accelerator.bdf" { { 192 -184 -16 208 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654540004987 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654540005170 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654540005170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654540005171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654540005171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654540005173 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654540005173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654540005187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1654540005188 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1654540005188 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654540005188 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 2 19 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 2 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654540005191 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654540005191 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654540005191 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654540005191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654540005191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654540005191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654540005191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654540005191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654540005191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654540005191 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654540005191 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654540005191 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654540005191 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654540005264 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654540005269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654540005645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654540005716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654540005731 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654540006494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654540006494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654540006671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/MY-IDEA/Desktop/DLD_LAB4/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654540007010 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654540007010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654540007407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654540007407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654540007411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654540007498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654540007504 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654540007650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654540007650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654540007746 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654540008037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MY-IDEA/Desktop/DLD_LAB4/output_files/Accelerator.fit.smsg " "Generated suppressed messages file C:/Users/MY-IDEA/Desktop/DLD_LAB4/output_files/Accelerator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654540008277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5501 " "Peak virtual memory: 5501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654540008511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 22:56:48 2022 " "Processing ended: Mon Jun 06 22:56:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654540008511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654540008511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654540008511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654540008511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654540009638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654540009638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 22:56:49 2022 " "Processing started: Mon Jun 06 22:56:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654540009638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654540009638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Accelerator -c Accelerator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Accelerator -c Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654540009638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654540009863 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654540010070 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654540010086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654540010198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 22:56:50 2022 " "Processing ended: Mon Jun 06 22:56:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654540010198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654540010198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654540010198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654540010198 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654540010899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654540011410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654540011411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 22:56:51 2022 " "Processing started: Mon Jun 06 22:56:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654540011411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654540011411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Accelerator -c Accelerator " "Command: quartus_sta Accelerator -c Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654540011411 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654540011483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654540011623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654540011623 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1654540011668 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1654540011668 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654540011792 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Accelerator.sdc " "Synopsys Design Constraints File file not found: 'Accelerator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654540011814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540011815 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654540011816 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name exponential:exp\|datapath:dP\|counter:count\|out\[3\] exponential:exp\|datapath:dP\|counter:count\|out\[3\] " "create_clock -period 1.000 -name exponential:exp\|datapath:dP\|counter:count\|out\[3\] exponential:exp\|datapath:dP\|counter:count\|out\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654540011816 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654540011816 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654540011818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654540011818 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654540011825 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654540011835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654540011860 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654540011860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.263 " "Worst-case setup slack is -5.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.263            -250.546 clk  " "   -5.263            -250.546 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915              -8.290 exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "   -0.915              -8.290 exponential:exp\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540011869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.270 " "Worst-case hold slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "    0.270               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 clk  " "    0.278               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540011876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654540011884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654540011885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -134.440 clk  " "   -3.000            -134.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "    0.414               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540011891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540011891 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654540011938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654540011958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654540012209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654540012238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654540012245 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654540012245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.588 " "Worst-case setup slack is -4.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.588            -213.452 clk  " "   -4.588            -213.452 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.725              -6.486 exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "   -0.725              -6.486 exponential:exp\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540012252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clk  " "    0.239               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "    0.265               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540012260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654540012268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654540012272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -134.440 clk  " "   -3.000            -134.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "    0.483               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540012280 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654540012337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654540012390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654540012392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654540012392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.531 " "Worst-case setup slack is -2.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531            -101.036 clk  " "   -2.531            -101.036 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.333 exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "   -0.090              -0.333 exponential:exp\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540012395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 clk  " "    0.103               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "    0.127               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540012406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654540012411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654540012419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -113.451 clk  " "   -3.000            -113.451 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\]  " "    0.377               0.000 exponential:exp\|datapath:dP\|counter:count\|out\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654540012427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654540012427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654540012783 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654540012784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654540012891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 22:56:52 2022 " "Processing ended: Mon Jun 06 22:56:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654540012891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654540012891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654540012891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654540012891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1654540013922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654540013922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 22:56:53 2022 " "Processing started: Mon Jun 06 22:56:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654540013922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654540013922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Accelerator -c Accelerator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Accelerator -c Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654540013922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654540014270 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Accelerator_6_1200mv_85c_slow.vo C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/ simulation " "Generated file Accelerator_6_1200mv_85c_slow.vo in folder \"C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654540014365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Accelerator_6_1200mv_0c_slow.vo C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/ simulation " "Generated file Accelerator_6_1200mv_0c_slow.vo in folder \"C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654540014397 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Accelerator_min_1200mv_0c_fast.vo C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/ simulation " "Generated file Accelerator_min_1200mv_0c_fast.vo in folder \"C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654540014443 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Accelerator.vo C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/ simulation " "Generated file Accelerator.vo in folder \"C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654540014481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Accelerator_6_1200mv_85c_v_slow.sdo C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/ simulation " "Generated file Accelerator_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654540014510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Accelerator_6_1200mv_0c_v_slow.sdo C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/ simulation " "Generated file Accelerator_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654540014533 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Accelerator_min_1200mv_0c_v_fast.sdo C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/ simulation " "Generated file Accelerator_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654540014560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Accelerator_v.sdo C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/ simulation " "Generated file Accelerator_v.sdo in folder \"C:/Users/MY-IDEA/Desktop/DLD_LAB4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654540014583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654540014618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 22:56:54 2022 " "Processing ended: Mon Jun 06 22:56:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654540014618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654540014618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654540014618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654540014618 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654540015320 ""}
