<stg><name>backward</name>


<trans_list>

<trans id="950" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="8" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="10" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="15" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="16" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="26" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="27" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="29" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="37" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="38" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="40" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="45" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="46" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="47" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="55" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="56" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="58" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1033" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="66" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="67" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="69" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="74" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="75" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="76" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="84" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="86" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="87" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="87" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="91" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="92" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="92" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="100" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="101" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="109" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="110" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="111" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="120" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="121" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="122" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="130" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="131" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="132" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="132" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="141" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="142" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="142" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="144" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="150" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="150" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="152" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="158" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="158" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="160" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="166" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="166" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="168" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="174" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="174" to="175">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="176" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="182" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="182" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="184" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %label_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %label_r)

]]></Node>
<StgValue><ssdm name="label_read"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:29  %rgrad_assign = alloca [450 x float], align 16

]]></Node>
<StgValue><ssdm name="rgrad_assign"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:30  %second_rgrad = alloca [45 x float], align 16

]]></Node>
<StgValue><ssdm name="second_rgrad"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:31  %second_grad = alloca [180 x float], align 16

]]></Node>
<StgValue><ssdm name="second_grad"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:32  %rgrad_assign_1 = alloca [8100 x float], align 16

]]></Node>
<StgValue><ssdm name="rgrad_assign_1"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:33  %first_rgrad = alloca [180 x float], align 16

]]></Node>
<StgValue><ssdm name="first_rgrad"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:34  %first_grad = alloca [180 x float], align 16

]]></Node>
<StgValue><ssdm name="first_grad"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:35  %first_wgrad = alloca [103680 x float], align 16

]]></Node>
<StgValue><ssdm name="first_wgrad"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:36  %third_conv_grad1 = alloca [576 x float], align 16

]]></Node>
<StgValue><ssdm name="third_conv_grad1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:37  %third_kernel_grad = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="third_kernel_grad"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:38  %second_conv_grad1 = alloca [676 x float], align 16

]]></Node>
<StgValue><ssdm name="second_conv_grad1"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:39  %third_kernel_overtur = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="third_kernel_overtur"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:40  %third_conv_grad_padd = alloca [784 x float], align 16

]]></Node>
<StgValue><ssdm name="third_conv_grad_padd"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:41  %second_kernel_grad = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="second_kernel_grad"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:42  %first_conv_grad = alloca [784 x float], align 16

]]></Node>
<StgValue><ssdm name="first_conv_grad"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:43  %second_kernel_overtu = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="second_kernel_overtu"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:44  %second_conv_grad_pad = alloca [900 x float], align 16

]]></Node>
<StgValue><ssdm name="second_conv_grad_pad"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:45  %first_kernel_grad = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="first_kernel_grad"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
:47  %zext_ln231 = zext i32 %label_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %result_addr = getelementptr inbounds [10 x float]* @result, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
:49  %result_load = load float* %result_addr, align 4

]]></Node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %out_grad_addr = getelementptr inbounds [10 x float]* @out_grad, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="out_grad_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
:49  %result_load = load float* %result_addr, align 4

]]></Node>
<StgValue><ssdm name="result_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp = fadd float %result_load, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="214" st_id="3" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp = fadd float %result_load, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="215" st_id="4" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp = fadd float %result_load, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %lr_in_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %lr_in_offset)

]]></Node>
<StgValue><ssdm name="lr_in_offset_read"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1  %fc3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc3_offset)

]]></Node>
<StgValue><ssdm name="fc3_offset_read"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2  %fc2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc2_offset)

]]></Node>
<StgValue><ssdm name="fc2_offset_read"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:3  %fc1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc1_offset)

]]></Node>
<StgValue><ssdm name="fc1_offset_read"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:4  %conv3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv3_offset)

]]></Node>
<StgValue><ssdm name="conv3_offset_read"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:5  %conv2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv2_offset)

]]></Node>
<StgValue><ssdm name="conv2_offset_read"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:6  %conv1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv1_offset)

]]></Node>
<StgValue><ssdm name="conv1_offset_read"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="30">
<![CDATA[
:8  %zext_ln229 = zext i30 %lr_in_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %conv1_addr = getelementptr float* %conv1, i64 %zext_ln229

]]></Node>
<StgValue><ssdm name="conv1_addr"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="30">
<![CDATA[
:10  %zext_ln229_1 = zext i30 %fc3_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:11  %conv1_addr_1 = getelementptr float* %conv1, i64 %zext_ln229_1

]]></Node>
<StgValue><ssdm name="conv1_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="30">
<![CDATA[
:12  %zext_ln229_2 = zext i30 %fc2_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln229_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %conv1_addr_2 = getelementptr float* %conv1, i64 %zext_ln229_2

]]></Node>
<StgValue><ssdm name="conv1_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="30">
<![CDATA[
:14  %zext_ln229_3 = zext i30 %fc1_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln229_3"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:15  %conv1_addr_3 = getelementptr float* %conv1, i64 %zext_ln229_3

]]></Node>
<StgValue><ssdm name="conv1_addr_3"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="30">
<![CDATA[
:16  %zext_ln229_4 = zext i30 %conv3_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln229_4"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:17  %conv1_addr_4 = getelementptr float* %conv1, i64 %zext_ln229_4

]]></Node>
<StgValue><ssdm name="conv1_addr_4"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="30">
<![CDATA[
:18  %zext_ln229_5 = zext i30 %conv2_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln229_5"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:19  %conv1_addr_5 = getelementptr float* %conv1, i64 %zext_ln229_5

]]></Node>
<StgValue><ssdm name="conv1_addr_5"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="30">
<![CDATA[
:20  %zext_ln229_6 = zext i30 %conv1_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln229_6"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:21  %conv1_addr_6 = getelementptr float* %conv1, i64 %zext_ln229_6

]]></Node>
<StgValue><ssdm name="conv1_addr_6"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(float* %conv1, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln230"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp = fadd float %result_load, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:52  br label %1

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i_1, %5 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
:1  %zext_ln230 = zext i4 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln230 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln230"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_1 = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln230, label %burst.rd.header.0, label %2

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln231 = icmp eq i32 %zext_ln230, %label_read

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln231, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln232 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %result_addr_2 = getelementptr inbounds [10 x float]* @result, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="result_addr_2"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
<literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
:2  %result_load_1 = load float* %result_addr_2, align 4

]]></Node>
<StgValue><ssdm name="result_load_1"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
<literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %tmp, float* %out_grad_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
<literal name="icmp_ln231" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
burst.rd.header.0:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln148"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header.0:1  br label %.loopexit16

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="262" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
:2  %result_load_1 = load float* %result_addr_2, align 4

]]></Node>
<StgValue><ssdm name="result_load_1"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_grad_addr_1 = getelementptr inbounds [10 x float]* @out_grad, i64 0, i64 %zext_ln232

]]></Node>
<StgValue><ssdm name="out_grad_addr_1"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store float %result_load_1, float* %out_grad_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln231" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.loopexit16:0  %i_0_i = phi i6 [ 0, %burst.rd.header.0 ], [ %i, %.loopexit16.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit16:1  %icmp_ln148 = icmp eq i6 %i_0_i, -19

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit16:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit16:3  %i = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit16:4  br i1 %icmp_ln148, label %MatrixBackPropagationMultiply1.exit, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.i:0  %zext_ln150 = zext i6 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i:1  %second_relu_0_addr = getelementptr [45 x float]* @second_relu_0, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="second_relu_0_addr"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader.i:4  %second_relu_0_load = load float* %second_relu_0_addr, align 4

]]></Node>
<StgValue><ssdm name="second_relu_0_load"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixBackPropagationMultiply1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln169"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply1.exit:1  br label %.loopexit15

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader.preheader.i:2  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader.preheader.i:3  %shl_ln150_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln150_1"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader.i:4  %second_relu_0_load = load float* %second_relu_0_addr, align 4

]]></Node>
<StgValue><ssdm name="second_relu_0_load"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i = phi i4 [ %j, %6 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="4">
<![CDATA[
.preheader.i:1  %zext_ln149 = zext i4 %j_0_i to i7

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:2  %icmp_ln149 = icmp eq i4 %j_0_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:4  %j = add i4 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln149, label %.loopexit16.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln150_1 = zext i4 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_grad_addr_2 = getelementptr [10 x float]* @out_grad, i64 0, i64 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="out_grad_addr_2"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
:2  %out_grad_load = load float* %out_grad_addr_2, align 4

]]></Node>
<StgValue><ssdm name="out_grad_load"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln150 = add i7 %shl_ln150_1, %zext_ln149

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="7">
<![CDATA[
:5  %zext_ln150_3 = zext i7 %add_ln150 to i9

]]></Node>
<StgValue><ssdm name="zext_ln150_3"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %add_ln150_1 = add i9 %zext_ln150_3, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.loopexit16.loopexit:0  br label %.loopexit16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="294" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="4">
<![CDATA[
:2  %out_grad_load = load float* %out_grad_addr_2, align 4

]]></Node>
<StgValue><ssdm name="out_grad_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="295" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %second_relu_0_load, %out_grad_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="296" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %second_relu_0_load, %out_grad_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="297" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %second_relu_0_load, %out_grad_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="9">
<![CDATA[
:7  %zext_ln150_2 = zext i9 %add_ln150_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln150_2"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rgrad_assign_addr = getelementptr [450 x float]* %rgrad_assign, i64 0, i64 %zext_ln150_2

]]></Node>
<StgValue><ssdm name="rgrad_assign_addr"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:9  store float %tmp_i, float* %rgrad_assign_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="302" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.loopexit15:0  %i_0_i136 = phi i6 [ 0, %MatrixBackPropagationMultiply1.exit ], [ %i_2, %.loopexit15.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i136"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit15:1  %icmp_ln169 = icmp eq i6 %i_0_i136, -19

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit15:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit15:3  %i_2 = add i6 %i_0_i136, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit15:4  br i1 %icmp_ln169, label %CalculateMatrixGrad1.exit, label %7

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln170 = zext i6 %i_0_i136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %second_rgrad_addr = getelementptr [45 x float]* %second_rgrad, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="second_rgrad_addr"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store float 0.000000e+00, float* %second_rgrad_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:3  %shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i_0_i136, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:4  %shl_ln172_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_0_i136, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln172_1"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %8

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
CalculateMatrixGrad1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln194"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
CalculateMatrixGrad1.exit:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty_35 = phi float [ 0.000000e+00, %7 ], [ %tmp_i_37, %9 ]

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %j_0_i137 = phi i4 [ 0, %7 ], [ %j_13, %9 ]

]]></Node>
<StgValue><ssdm name="j_0_i137"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="4">
<![CDATA[
:2  %zext_ln171 = zext i4 %j_0_i137 to i7

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln171 = icmp eq i4 %j_0_i137, -6

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %j_13 = add i4 %j_0_i137, 1

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln171, label %.loopexit15.loopexit, label %9

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln172 = add i7 %shl_ln172_1, %zext_ln171

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="7">
<![CDATA[
:1  %zext_ln172_2 = zext i7 %add_ln172 to i9

]]></Node>
<StgValue><ssdm name="zext_ln172_2"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln172_1 = add i9 %zext_ln172_2, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln172 = zext i9 %add_ln172_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_hidden_layer3_add = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_add"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="9">
<![CDATA[
:5  %fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln172_1 = zext i4 %j_0_i137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln172_1"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %out_grad_addr_3 = getelementptr [10 x float]* @out_grad, i64 0, i64 %zext_ln172_1

]]></Node>
<StgValue><ssdm name="out_grad_addr_3"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
:8  %out_grad_load_1 = load float* %out_grad_addr_3, align 4

]]></Node>
<StgValue><ssdm name="out_grad_load_1"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.loopexit15.loopexit:0  br label %.loopexit15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="332" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="9">
<![CDATA[
:5  %fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="4">
<![CDATA[
:8  %out_grad_load_1 = load float* %out_grad_addr_3, align 4

]]></Node>
<StgValue><ssdm name="out_grad_load_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="334" st_id="19" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i6 = fmul float %fc_hidden_layer3_loa, %out_grad_load_1

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="335" st_id="20" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i6 = fmul float %fc_hidden_layer3_loa, %out_grad_load_1

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="336" st_id="21" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i6 = fmul float %fc_hidden_layer3_loa, %out_grad_load_1

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="337" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_37 = fadd float %empty_35, %tmp_i6

]]></Node>
<StgValue><ssdm name="tmp_i_37"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="338" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_37 = fadd float %empty_35, %tmp_i6

]]></Node>
<StgValue><ssdm name="tmp_i_37"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="339" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_37 = fadd float %empty_35, %tmp_i6

]]></Node>
<StgValue><ssdm name="tmp_i_37"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="340" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_37 = fadd float %empty_35, %tmp_i6

]]></Node>
<StgValue><ssdm name="tmp_i_37"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="341" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store float %tmp_i_37, float* %second_rgrad_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %8

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0_i143 = phi i6 [ 0, %CalculateMatrixGrad1.exit ], [ %i_4, %14 ]

]]></Node>
<StgValue><ssdm name="i_0_i143"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln194 = icmp eq i6 %i_0_i143, -19

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_4 = add i6 %i_0_i143, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln194, label %ReluBackPropagation1.exit, label %11

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln195 = zext i6 %i_0_i143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %second_fc_0_addr = getelementptr [45 x float]* @second_fc_0, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="second_fc_0_addr"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="6">
<![CDATA[
:2  %second_fc_0_load = load float* %second_fc_0_addr, align 4

]]></Node>
<StgValue><ssdm name="second_fc_0_load"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
ReluBackPropagation1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln155"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
ReluBackPropagation1.exit:1  br label %.loopexit14

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="353" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="6">
<![CDATA[
:2  %second_fc_0_load = load float* %second_fc_0_addr, align 4

]]></Node>
<StgValue><ssdm name="second_fc_0_load"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast_ln195 = bitcast float %second_fc_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln195"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln195, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="23" op_0_bw="32">
<![CDATA[
:5  %trunc_ln195 = trunc i32 %bitcast_ln195 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln195"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln195 = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln195_1 = icmp eq i23 %trunc_ln195, 0

]]></Node>
<StgValue><ssdm name="icmp_ln195_1"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_13 = fcmp ogt float %second_fc_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %second_rgrad_addr_1 = getelementptr [45 x float]* %second_rgrad, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="second_rgrad_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
:12  %second_rgrad_load = load float* %second_rgrad_addr_1, align 4

]]></Node>
<StgValue><ssdm name="second_rgrad_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="362" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln195 = or i1 %icmp_ln195_1, %icmp_ln195

]]></Node>
<StgValue><ssdm name="or_ln195"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_13 = fcmp ogt float %second_fc_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln195 = and i1 %or_ln195, %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln195"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
:12  %second_rgrad_load = load float* %second_rgrad_addr_1, align 4

]]></Node>
<StgValue><ssdm name="second_rgrad_load"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %and_ln195, label %12, label %13

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i5 = fpext float %second_rgrad_load to double

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %second_grad_addr = getelementptr [180 x float]* %second_grad, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="second_grad_addr"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  store float %second_rgrad_load, float* %second_grad_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="371" st_id="30" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i5 = fpext float %second_rgrad_load to double

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="372" st_id="31" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_14_i = fmul double %tmp_i5, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="373" st_id="32" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_14_i = fmul double %tmp_i5, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="374" st_id="33" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_14_i = fmul double %tmp_i5, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="375" st_id="34" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_14_i = fmul double %tmp_i5, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="376" st_id="35" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_14_i = fmul double %tmp_i5, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="377" st_id="36" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_15_i = fptrunc double %tmp_14_i to float

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="378" st_id="37" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_15_i = fptrunc double %tmp_14_i to float

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="379" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %second_grad_addr_1 = getelementptr [180 x float]* %second_grad, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="second_grad_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_15_i, float* %second_grad_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="381" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="382" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %10

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="383" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit14:0  %i_0_i150 = phi i8 [ 0, %ReluBackPropagation1.exit ], [ %i_3, %.loopexit14.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i150"/></StgValue>
</operation>

<operation id="384" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.loopexit14:1  %phi_mul = phi i13 [ 0, %ReluBackPropagation1.exit ], [ %add_ln157_1, %.loopexit14.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="385" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit14:2  %add_ln157_1 = add i13 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="add_ln157_1"/></StgValue>
</operation>

<operation id="386" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit14:3  %icmp_ln155 = icmp eq i8 %i_0_i150, -76

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="387" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit14:4  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="388" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit14:5  %i_3 = add i8 %i_0_i150, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="389" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit14:6  br i1 %icmp_ln155, label %MatrixBackPropagationMultiply2.exit, label %.preheader.preheader.i151

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="390" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader.i151:0  %zext_ln157 = zext i8 %i_0_i150 to i64

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="391" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i151:1  %first_relu_0_addr = getelementptr [180 x float]* @first_relu_0, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="first_relu_0_addr"/></StgValue>
</operation>

<operation id="392" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.i151:2  %first_relu_0_load = load float* %first_relu_0_addr, align 4

]]></Node>
<StgValue><ssdm name="first_relu_0_load"/></StgValue>
</operation>

<operation id="393" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixBackPropagationMultiply2.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln177"/></StgValue>
</operation>

<operation id="394" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply2.exit:1  br label %.loopexit13

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="395" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.i151:2  %first_relu_0_load = load float* %first_relu_0_addr, align 4

]]></Node>
<StgValue><ssdm name="first_relu_0_load"/></StgValue>
</operation>

<operation id="396" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i151:3  br label %.preheader.i153

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="397" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.i153:0  %j_0_i152 = phi i6 [ %j_14, %15 ], [ 0, %.preheader.preheader.i151 ]

]]></Node>
<StgValue><ssdm name="j_0_i152"/></StgValue>
</operation>

<operation id="398" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="6">
<![CDATA[
.preheader.i153:1  %zext_ln156 = zext i6 %j_0_i152 to i13

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="399" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i153:2  %icmp_ln156 = icmp eq i6 %j_0_i152, -19

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="400" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i153:3  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="401" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i153:4  %j_14 = add i6 %j_0_i152, 1

]]></Node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="402" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i153:5  br i1 %icmp_ln156, label %.loopexit14.loopexit, label %15

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="403" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln157_1 = zext i6 %j_0_i152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln157_1"/></StgValue>
</operation>

<operation id="404" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %second_grad_addr_2 = getelementptr [180 x float]* %second_grad, i64 0, i64 %zext_ln157_1

]]></Node>
<StgValue><ssdm name="second_grad_addr_2"/></StgValue>
</operation>

<operation id="405" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
:2  %second_grad_load = load float* %second_grad_addr_2, align 4

]]></Node>
<StgValue><ssdm name="second_grad_load"/></StgValue>
</operation>

<operation id="406" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln157 = add i13 %phi_mul, %zext_ln156

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="407" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.loopexit14.loopexit:0  br label %.loopexit14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="408" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
:2  %second_grad_load = load float* %second_grad_addr_2, align 4

]]></Node>
<StgValue><ssdm name="second_grad_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="409" st_id="42" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i7 = fmul float %first_relu_0_load, %second_grad_load

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="410" st_id="43" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i7 = fmul float %first_relu_0_load, %second_grad_load

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="411" st_id="44" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i7 = fmul float %first_relu_0_load, %second_grad_load

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="412" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="13">
<![CDATA[
:5  %zext_ln157_2 = zext i13 %add_ln157 to i64

]]></Node>
<StgValue><ssdm name="zext_ln157_2"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %rgrad_assign_1_addr = getelementptr [8100 x float]* %rgrad_assign_1, i64 0, i64 %zext_ln157_2

]]></Node>
<StgValue><ssdm name="rgrad_assign_1_addr"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:7  store float %tmp_i7, float* %rgrad_assign_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i153

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="416" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit13:0  %i_0_i160 = phi i8 [ 0, %MatrixBackPropagationMultiply2.exit ], [ %i_5, %.loopexit13.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i160"/></StgValue>
</operation>

<operation id="417" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.loopexit13:1  %phi_mul360 = phi i13 [ 0, %MatrixBackPropagationMultiply2.exit ], [ %add_ln180_1, %.loopexit13.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul360"/></StgValue>
</operation>

<operation id="418" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit13:2  %add_ln180_1 = add i13 %phi_mul360, 45

]]></Node>
<StgValue><ssdm name="add_ln180_1"/></StgValue>
</operation>

<operation id="419" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit13:3  %icmp_ln177 = icmp eq i8 %i_0_i160, -76

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="420" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit13:4  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="421" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit13:5  %i_5 = add i8 %i_0_i160, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="422" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit13:6  br i1 %icmp_ln177, label %CalculateMatrixGrad2.exit, label %16

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="423" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln178 = zext i8 %i_0_i160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="424" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %first_rgrad_addr = getelementptr [180 x float]* %first_rgrad, i64 0, i64 %zext_ln178

]]></Node>
<StgValue><ssdm name="first_rgrad_addr"/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
CalculateMatrixGrad2.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln200"/></StgValue>
</operation>

<operation id="427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
CalculateMatrixGrad2.exit:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="428" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi float [ 0.000000e+00, %16 ], [ %tmp_i6_43, %18 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="429" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %j_0_i162 = phi i6 [ 0, %16 ], [ %j_15, %18 ]

]]></Node>
<StgValue><ssdm name="j_0_i162"/></StgValue>
</operation>

<operation id="430" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  store float %storemerge, float* %first_rgrad_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="431" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="6">
<![CDATA[
:3  %zext_ln179 = zext i6 %j_0_i162 to i13

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="432" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %icmp_ln179 = icmp eq i6 %j_0_i162, -19

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="433" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="434" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %j_15 = add i6 %j_0_i162, 1

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="435" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln179, label %.loopexit13.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="436" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %add_ln180 = add i13 %phi_mul360, %zext_ln179

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="437" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="13">
<![CDATA[
:1  %zext_ln180 = zext i13 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="438" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %fc_hidden_layer2_add = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="13">
<![CDATA[
:3  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>

<operation id="440" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln180_1 = zext i6 %j_0_i162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="441" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %second_grad_addr_3 = getelementptr [180 x float]* %second_grad, i64 0, i64 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="second_grad_addr_3"/></StgValue>
</operation>

<operation id="442" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
:6  %second_grad_load_1 = load float* %second_grad_addr_3, align 4

]]></Node>
<StgValue><ssdm name="second_grad_load_1"/></StgValue>
</operation>

<operation id="443" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
.loopexit13.loopexit:0  br label %.loopexit13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="444" st_id="48" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="13">
<![CDATA[
:3  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>

<operation id="445" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="8">
<![CDATA[
:6  %second_grad_load_1 = load float* %second_grad_addr_3, align 4

]]></Node>
<StgValue><ssdm name="second_grad_load_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="446" st_id="49" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i9 = fmul float %fc_hidden_layer2_loa, %second_grad_load_1

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="447" st_id="50" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i9 = fmul float %fc_hidden_layer2_loa, %second_grad_load_1

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="448" st_id="51" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i9 = fmul float %fc_hidden_layer2_loa, %second_grad_load_1

]]></Node>
<StgValue><ssdm name="tmp_i9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="449" st_id="52" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i6_43 = fadd float %storemerge, %tmp_i9

]]></Node>
<StgValue><ssdm name="tmp_i6_43"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="450" st_id="53" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i6_43 = fadd float %storemerge, %tmp_i9

]]></Node>
<StgValue><ssdm name="tmp_i6_43"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="451" st_id="54" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i6_43 = fadd float %storemerge, %tmp_i9

]]></Node>
<StgValue><ssdm name="tmp_i6_43"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="452" st_id="55" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i6_43 = fadd float %storemerge, %tmp_i9

]]></Node>
<StgValue><ssdm name="tmp_i6_43"/></StgValue>
</operation>

<operation id="453" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %17

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="454" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %i_0_i171 = phi i8 [ 0, %CalculateMatrixGrad2.exit ], [ %i_7, %23 ]

]]></Node>
<StgValue><ssdm name="i_0_i171"/></StgValue>
</operation>

<operation id="455" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln200 = icmp eq i8 %i_0_i171, -76

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="456" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="457" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i_7 = add i8 %i_0_i171, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="458" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln200, label %ReluBackPropagation2.exit, label %20

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="459" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln201 = zext i8 %i_0_i171 to i64

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="460" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %first_fc_0_addr = getelementptr [180 x float]* @first_fc_0, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="first_fc_0_addr"/></StgValue>
</operation>

<operation id="461" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="8">
<![CDATA[
:2  %first_fc_0_load = load float* %first_fc_0_addr, align 4

]]></Node>
<StgValue><ssdm name="first_fc_0_load"/></StgValue>
</operation>

<operation id="462" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
ReluBackPropagation2.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln162"/></StgValue>
</operation>

<operation id="463" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
ReluBackPropagation2.exit:1  br label %.loopexit12

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="464" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="8">
<![CDATA[
:2  %first_fc_0_load = load float* %first_fc_0_addr, align 4

]]></Node>
<StgValue><ssdm name="first_fc_0_load"/></StgValue>
</operation>

<operation id="465" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast_ln201 = bitcast float %first_fc_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln201"/></StgValue>
</operation>

<operation id="466" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="467" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="23" op_0_bw="32">
<![CDATA[
:5  %trunc_ln201 = trunc i32 %bitcast_ln201 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="468" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln201 = icmp ne i8 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln201"/></StgValue>
</operation>

<operation id="469" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln201_1 = icmp eq i23 %trunc_ln201, 0

]]></Node>
<StgValue><ssdm name="icmp_ln201_1"/></StgValue>
</operation>

<operation id="470" st_id="57" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_15 = fcmp ogt float %first_fc_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="471" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %first_rgrad_addr_1 = getelementptr [180 x float]* %first_rgrad, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="first_rgrad_addr_1"/></StgValue>
</operation>

<operation id="472" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="8">
<![CDATA[
:12  %first_rgrad_load = load float* %first_rgrad_addr_1, align 4

]]></Node>
<StgValue><ssdm name="first_rgrad_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="473" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln201 = or i1 %icmp_ln201_1, %icmp_ln201

]]></Node>
<StgValue><ssdm name="or_ln201"/></StgValue>
</operation>

<operation id="474" st_id="58" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_15 = fcmp ogt float %first_fc_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="475" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln201 = and i1 %or_ln201, %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln201"/></StgValue>
</operation>

<operation id="476" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="8">
<![CDATA[
:12  %first_rgrad_load = load float* %first_rgrad_addr_1, align 4

]]></Node>
<StgValue><ssdm name="first_rgrad_load"/></StgValue>
</operation>

<operation id="477" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %and_ln201, label %21, label %22

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="478" st_id="58" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i7_45 = fpext float %first_rgrad_load to double

]]></Node>
<StgValue><ssdm name="tmp_i7_45"/></StgValue>
</operation>

<operation id="479" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %first_grad_addr = getelementptr [180 x float]* %first_grad, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="first_grad_addr"/></StgValue>
</operation>

<operation id="480" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  store float %first_rgrad_load, float* %first_grad_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="481" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %23

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="482" st_id="59" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i7_45 = fpext float %first_rgrad_load to double

]]></Node>
<StgValue><ssdm name="tmp_i7_45"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="483" st_id="60" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="484" st_id="61" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="485" st_id="62" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="486" st_id="63" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="487" st_id="64" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_12_i = fmul double %tmp_i7_45, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="488" st_id="65" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_13_i = fptrunc double %tmp_12_i to float

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="489" st_id="66" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_13_i = fptrunc double %tmp_12_i to float

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="490" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %first_grad_addr_1 = getelementptr [180 x float]* %first_grad, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="first_grad_addr_1"/></StgValue>
</operation>

<operation id="491" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_13_i, float* %first_grad_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="492" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="493" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %19

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="494" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit12:0  %i_0_i178 = phi i10 [ 0, %ReluBackPropagation2.exit ], [ %i_6, %.loopexit12.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i178"/></StgValue>
</operation>

<operation id="495" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.loopexit12:1  %phi_mul362 = phi i17 [ 0, %ReluBackPropagation2.exit ], [ %add_ln164_1, %.loopexit12.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul362"/></StgValue>
</operation>

<operation id="496" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit12:2  %add_ln164_1 = add i17 %phi_mul362, 180

]]></Node>
<StgValue><ssdm name="add_ln164_1"/></StgValue>
</operation>

<operation id="497" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit12:3  %icmp_ln162 = icmp eq i10 %i_0_i178, -448

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="498" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit12:4  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="499" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit12:5  %i_6 = add i10 %i_0_i178, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="500" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit12:6  br i1 %icmp_ln162, label %MatrixBackPropagationMultiply3.exit, label %.preheader.preheader.i179

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="501" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader.i179:0  %zext_ln164 = zext i10 %i_0_i178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="502" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i179:1  %flatten_conv_0_addr = getelementptr [576 x float]* @flatten_conv_0, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="flatten_conv_0_addr"/></StgValue>
</operation>

<operation id="503" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader.i179:2  %flatten_conv_0_load = load float* %flatten_conv_0_addr, align 4

]]></Node>
<StgValue><ssdm name="flatten_conv_0_load"/></StgValue>
</operation>

<operation id="504" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixBackPropagationMultiply3.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln185"/></StgValue>
</operation>

<operation id="505" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply3.exit:1  br label %.loopexit11

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="506" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader.i179:2  %flatten_conv_0_load = load float* %flatten_conv_0_addr, align 4

]]></Node>
<StgValue><ssdm name="flatten_conv_0_load"/></StgValue>
</operation>

<operation id="507" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i179:3  br label %.preheader.i181

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="508" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i181:0  %j_0_i180 = phi i8 [ %j_16, %24 ], [ 0, %.preheader.preheader.i179 ]

]]></Node>
<StgValue><ssdm name="j_0_i180"/></StgValue>
</operation>

<operation id="509" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="17" op_0_bw="8">
<![CDATA[
.preheader.i181:1  %zext_ln163 = zext i8 %j_0_i180 to i17

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="510" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i181:2  %icmp_ln163 = icmp eq i8 %j_0_i180, -76

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="511" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i181:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="512" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i181:4  %j_16 = add i8 %j_0_i180, 1

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="513" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i181:5  br i1 %icmp_ln163, label %.loopexit12.loopexit, label %24

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="514" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln164_1 = zext i8 %j_0_i180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="515" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %first_grad_addr_2 = getelementptr [180 x float]* %first_grad, i64 0, i64 %zext_ln164_1

]]></Node>
<StgValue><ssdm name="first_grad_addr_2"/></StgValue>
</operation>

<operation id="516" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
:2  %first_grad_load = load float* %first_grad_addr_2, align 4

]]></Node>
<StgValue><ssdm name="first_grad_load"/></StgValue>
</operation>

<operation id="517" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %add_ln164 = add i17 %phi_mul362, %zext_ln163

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="518" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.loopexit12.loopexit:0  br label %.loopexit12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="519" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
:2  %first_grad_load = load float* %first_grad_addr_2, align 4

]]></Node>
<StgValue><ssdm name="first_grad_load"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="520" st_id="71" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i1 = fmul float %flatten_conv_0_load, %first_grad_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="521" st_id="72" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i1 = fmul float %flatten_conv_0_load, %first_grad_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="522" st_id="73" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i1 = fmul float %flatten_conv_0_load, %first_grad_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="523" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="17">
<![CDATA[
:5  %zext_ln164_2 = zext i17 %add_ln164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164_2"/></StgValue>
</operation>

<operation id="524" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %first_wgrad_addr = getelementptr [103680 x float]* %first_wgrad, i64 0, i64 %zext_ln164_2

]]></Node>
<StgValue><ssdm name="first_wgrad_addr"/></StgValue>
</operation>

<operation id="525" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
:7  store float %tmp_i1, float* %first_wgrad_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="526" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i181

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="527" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit11:0  %i_0_i188 = phi i10 [ 0, %MatrixBackPropagationMultiply3.exit ], [ %i_8, %.loopexit11.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i188"/></StgValue>
</operation>

<operation id="528" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.loopexit11:1  %phi_mul364 = phi i17 [ 0, %MatrixBackPropagationMultiply3.exit ], [ %add_ln188_1, %.loopexit11.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul364"/></StgValue>
</operation>

<operation id="529" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit11:2  %add_ln188_1 = add i17 %phi_mul364, 180

]]></Node>
<StgValue><ssdm name="add_ln188_1"/></StgValue>
</operation>

<operation id="530" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit11:3  %icmp_ln185 = icmp eq i10 %i_0_i188, -448

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="531" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit11:4  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="532" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit11:5  %i_8 = add i10 %i_0_i188, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="533" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit11:6  br i1 %icmp_ln185, label %CalculateMatrixGrad3.exit, label %25

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="534" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln186 = zext i10 %i_0_i188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="535" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %third_conv_grad1_add = getelementptr [576 x float]* %third_conv_grad1, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="third_conv_grad1_add"/></StgValue>
</operation>

<operation id="536" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %26

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="537" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
CalculateMatrixGrad3.exit:0  call fastcc void @Conv2d_b1([576 x float]* %third_conv_grad1, [9 x float]* %third_kernel_grad) nounwind

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="538" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad3.exit:1  call fastcc void @OverturnKernel([9 x float]* @conv_kernel3, [9 x float]* %third_kernel_overtur) nounwind

]]></Node>
<StgValue><ssdm name="call_ln259"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="539" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge376 = phi float [ 0.000000e+00, %25 ], [ %tmp_i8, %27 ]

]]></Node>
<StgValue><ssdm name="storemerge376"/></StgValue>
</operation>

<operation id="540" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %j_0_i190 = phi i8 [ 0, %25 ], [ %j_17, %27 ]

]]></Node>
<StgValue><ssdm name="j_0_i190"/></StgValue>
</operation>

<operation id="541" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:2  store float %storemerge376, float* %third_conv_grad1_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="542" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="17" op_0_bw="8">
<![CDATA[
:3  %zext_ln187 = zext i8 %j_0_i190 to i17

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="543" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln187 = icmp eq i8 %j_0_i190, -76

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="544" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="545" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %j_17 = add i8 %j_0_i190, 1

]]></Node>
<StgValue><ssdm name="j_17"/></StgValue>
</operation>

<operation id="546" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln187, label %.loopexit11.loopexit, label %27

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="547" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %add_ln188 = add i17 %phi_mul364, %zext_ln187

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="548" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="17">
<![CDATA[
:1  %zext_ln188 = zext i17 %add_ln188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="549" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %fc_hidden_layer1_add = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add"/></StgValue>
</operation>

<operation id="550" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="17">
<![CDATA[
:3  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>

<operation id="551" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="8">
<![CDATA[
:4  %zext_ln188_1 = zext i8 %j_0_i190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="552" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %first_grad_addr_3 = getelementptr [180 x float]* %first_grad, i64 0, i64 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="first_grad_addr_3"/></StgValue>
</operation>

<operation id="553" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="8">
<![CDATA[
:6  %first_grad_load_1 = load float* %first_grad_addr_3, align 4

]]></Node>
<StgValue><ssdm name="first_grad_load_1"/></StgValue>
</operation>

<operation id="554" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11.loopexit:0  br label %.loopexit11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="555" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="17">
<![CDATA[
:3  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>

<operation id="556" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="8">
<![CDATA[
:6  %first_grad_load_1 = load float* %first_grad_addr_3, align 4

]]></Node>
<StgValue><ssdm name="first_grad_load_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="557" st_id="78" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i2 = fmul float %fc_hidden_layer1_loa, %first_grad_load_1

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="558" st_id="79" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i2 = fmul float %fc_hidden_layer1_loa, %first_grad_load_1

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="559" st_id="80" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i2 = fmul float %fc_hidden_layer1_loa, %first_grad_load_1

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="560" st_id="81" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i8 = fadd float %storemerge376, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="561" st_id="82" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i8 = fadd float %storemerge376, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="562" st_id="83" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i8 = fadd float %storemerge376, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="563" st_id="84" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i8 = fadd float %storemerge376, %tmp_i2

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="564" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %26

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="565" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
CalculateMatrixGrad3.exit:0  call fastcc void @Conv2d_b1([576 x float]* %third_conv_grad1, [9 x float]* %third_kernel_grad) nounwind

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="566" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
CalculateMatrixGrad3.exit:1  call fastcc void @OverturnKernel([9 x float]* @conv_kernel3, [9 x float]* %third_kernel_overtur) nounwind

]]></Node>
<StgValue><ssdm name="call_ln259"/></StgValue>
</operation>

<operation id="567" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
CalculateMatrixGrad3.exit:2  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln207"/></StgValue>
</operation>

<operation id="568" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
CalculateMatrixGrad3.exit:3  br label %.loopexit10

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="569" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit10:0  %i_0_i199 = phi i5 [ 0, %CalculateMatrixGrad3.exit ], [ %i_9, %.loopexit10.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i199"/></StgValue>
</operation>

<operation id="570" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit10:1  %icmp_ln207 = icmp eq i5 %i_0_i199, -4

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="571" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit10:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="572" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit10:3  %i_9 = add i5 %i_0_i199, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="573" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit10:4  br i1 %icmp_ln207, label %Padding1.exit, label %.preheader.preheader.i200

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="574" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i200:0  %shl_ln3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i199, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="575" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i200:1  %zext_ln209_1 = zext i10 %shl_ln3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln209_1"/></StgValue>
</operation>

<operation id="576" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader.i200:2  %shl_ln209_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0_i199, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln209_1"/></StgValue>
</operation>

<operation id="577" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader.i200:3  %zext_ln209_2 = zext i7 %shl_ln209_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln209_2"/></StgValue>
</operation>

<operation id="578" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i200:4  %sub_ln209 = sub i11 %zext_ln209_1, %zext_ln209_2

]]></Node>
<StgValue><ssdm name="sub_ln209"/></StgValue>
</operation>

<operation id="579" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i200:5  br label %.preheader.i202

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="580" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
Padding1.exit:0  call fastcc void @Conv2d_b2([784 x float]* %third_conv_grad_padd, [9 x float]* %third_kernel_overtur, [676 x float]* %second_conv_grad1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln262"/></StgValue>
</operation>

<operation id="581" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
Padding1.exit:2  call fastcc void @OverturnKernel([9 x float]* @conv_kernel2, [9 x float]* %second_kernel_overtu) nounwind

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="582" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i202:0  %j_0_i201 = phi i5 [ %j_18, %28 ], [ 0, %.preheader.preheader.i200 ]

]]></Node>
<StgValue><ssdm name="j_0_i201"/></StgValue>
</operation>

<operation id="583" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="5">
<![CDATA[
.preheader.i202:1  %zext_ln208 = zext i5 %j_0_i201 to i11

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="584" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i202:2  %icmp_ln208 = icmp eq i5 %j_0_i201, -4

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="585" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i202:3  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="586" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i202:4  %j_18 = add i5 %j_0_i201, 1

]]></Node>
<StgValue><ssdm name="j_18"/></StgValue>
</operation>

<operation id="587" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i202:5  br i1 %icmp_ln208, label %.loopexit10.loopexit, label %28

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="588" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln209 = add i11 %sub_ln209, %zext_ln208

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="589" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="11">
<![CDATA[
:1  %sext_ln209 = sext i11 %add_ln209 to i32

]]></Node>
<StgValue><ssdm name="sext_ln209"/></StgValue>
</operation>

<operation id="590" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln209 = zext i32 %sext_ln209 to i64

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="591" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %third_conv_grad_padd_1 = getelementptr [784 x float]* %third_conv_grad_padd, i64 0, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="third_conv_grad_padd_1"/></StgValue>
</operation>

<operation id="592" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:4  store float 0.000000e+00, float* %third_conv_grad_padd_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="593" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader.i202

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="594" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
.loopexit10.loopexit:0  br label %.loopexit10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="595" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
Padding1.exit:0  call fastcc void @Conv2d_b2([784 x float]* %third_conv_grad_padd, [9 x float]* %third_kernel_overtur, [676 x float]* %second_conv_grad1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln262"/></StgValue>
</operation>

<operation id="596" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
Padding1.exit:2  call fastcc void @OverturnKernel([9 x float]* @conv_kernel2, [9 x float]* %second_kernel_overtu) nounwind

]]></Node>
<StgValue><ssdm name="call_ln267"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="597" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
Padding1.exit:1  call fastcc void @Conv2d_b3([676 x float]* %second_conv_grad1, [9 x float]* %second_kernel_grad) nounwind

]]></Node>
<StgValue><ssdm name="call_ln264"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="598" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
Padding1.exit:1  call fastcc void @Conv2d_b3([676 x float]* %second_conv_grad1, [9 x float]* %second_kernel_grad) nounwind

]]></Node>
<StgValue><ssdm name="call_ln264"/></StgValue>
</operation>

<operation id="599" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
Padding1.exit:3  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln212"/></StgValue>
</operation>

<operation id="600" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
Padding1.exit:4  br label %.loopexit9

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="601" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit9:0  %i_0_i206 = phi i5 [ 0, %Padding1.exit ], [ %i_10, %.loopexit9.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i206"/></StgValue>
</operation>

<operation id="602" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit9:1  %phi_mul366 = phi i10 [ 0, %Padding1.exit ], [ %add_ln214_1, %.loopexit9.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul366"/></StgValue>
</operation>

<operation id="603" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit9:2  %add_ln214_1 = add i10 %phi_mul366, 26

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="604" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit9:3  %icmp_ln212 = icmp eq i5 %i_0_i206, -6

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="605" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit9:4  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="606" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit9:5  %i_10 = add i5 %i_0_i206, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="607" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit9:6  br i1 %icmp_ln212, label %burstread.region, label %.preheader.i209.preheader

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="608" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i209.preheader:0  br label %.preheader.i209

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="609" st_id="91" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstread.region:2  %conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="conv1_load_req"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="610" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i209:0  %j_0_i208 = phi i5 [ %j_19, %29 ], [ 0, %.preheader.i209.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i208"/></StgValue>
</operation>

<operation id="611" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="5">
<![CDATA[
.preheader.i209:1  %zext_ln213 = zext i5 %j_0_i208 to i10

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="612" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i209:2  %icmp_ln213 = icmp eq i5 %j_0_i208, -6

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="613" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i209:3  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="614" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i209:4  %j_19 = add i5 %j_0_i208, 1

]]></Node>
<StgValue><ssdm name="j_19"/></StgValue>
</operation>

<operation id="615" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i209:5  br i1 %icmp_ln213, label %.loopexit9.loopexit, label %29

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="616" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln214 = add i10 %phi_mul366, %zext_ln213

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="617" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="10">
<![CDATA[
:1  %zext_ln214 = zext i10 %add_ln214 to i64

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="618" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %second_conv_grad_pad_1 = getelementptr [900 x float]* %second_conv_grad_pad, i64 0, i64 %zext_ln214

]]></Node>
<StgValue><ssdm name="second_conv_grad_pad_1"/></StgValue>
</operation>

<operation id="619" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:3  store float 0.000000e+00, float* %second_conv_grad_pad_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="620" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.i209

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="621" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
.loopexit9.loopexit:0  br label %.loopexit9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="622" st_id="93" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstread.region:2  %conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="conv1_load_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="623" st_id="94" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstread.region:2  %conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="conv1_load_req"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="624" st_id="95" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstread.region:2  %conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="conv1_load_req"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="625" st_id="96" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
burstread.region:0  call fastcc void @Conv2d_b4([900 x float]* %second_conv_grad_pad, [9 x float]* %second_kernel_overtu, [784 x float]* %first_conv_grad) nounwind

]]></Node>
<StgValue><ssdm name="call_ln270"/></StgValue>
</operation>

<operation id="626" st_id="96" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstread.region:2  %conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="conv1_load_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="627" st_id="97" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
burstread.region:0  call fastcc void @Conv2d_b4([900 x float]* %second_conv_grad_pad, [9 x float]* %second_kernel_overtu, [784 x float]* %first_conv_grad) nounwind

]]></Node>
<StgValue><ssdm name="call_ln270"/></StgValue>
</operation>

<operation id="628" st_id="97" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstread.region:2  %conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="conv1_load_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="629" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
burstread.region:1  call fastcc void @Conv2d_b5([900 x float]* @mnist_data, [784 x float]* %first_conv_grad, [9 x float]* %first_kernel_grad) nounwind

]]></Node>
<StgValue><ssdm name="call_ln272"/></StgValue>
</operation>

<operation id="630" st_id="98" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burstread.region:2  %conv1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %conv1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="conv1_load_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="631" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
burstread.region:1  call fastcc void @Conv2d_b5([900 x float]* @mnist_data, [784 x float]* %first_conv_grad, [9 x float]* %first_kernel_grad) nounwind

]]></Node>
<StgValue><ssdm name="call_ln272"/></StgValue>
</operation>

<operation id="632" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
burstread.region:3  %conv1_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %conv1_addr)

]]></Node>
<StgValue><ssdm name="conv1_addr_read"/></StgValue>
</operation>

<operation id="633" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
burstread.region:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="634" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit:0  %m_0 = phi i2 [ 0, %burstread.region ], [ %m, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="635" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="2">
<![CDATA[
.loopexit:1  %zext_ln278 = zext i2 %m_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln278"/></StgValue>
</operation>

<operation id="636" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:2  %icmp_ln278 = icmp eq i2 %m_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="637" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="638" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:4  %m = add i2 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="639" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln278, label %.preheader5.preheader, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="640" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader6.preheader:0  %shl_ln4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %m_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="641" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="4">
<![CDATA[
.preheader6.preheader:1  %zext_ln280 = zext i4 %shl_ln4 to i5

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="642" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6.preheader:2  %sub_ln280 = sub i5 %zext_ln280, %zext_ln278

]]></Node>
<StgValue><ssdm name="sub_ln280"/></StgValue>
</operation>

<operation id="643" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:3  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="644" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="645" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader6:0  %n_0 = phi i2 [ %n, %30 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="646" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="2">
<![CDATA[
.preheader6:1  %zext_ln279 = zext i2 %n_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="647" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:2  %icmp_ln279 = icmp eq i2 %n_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln279"/></StgValue>
</operation>

<operation id="648" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="649" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:4  %n = add i2 %n_0, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="650" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln279, label %.loopexit.loopexit, label %30

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="651" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln280 = add i5 %zext_ln279, %sub_ln280

]]></Node>
<StgValue><ssdm name="add_ln280"/></StgValue>
</operation>

<operation id="652" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln280 = sext i5 %add_ln280 to i32

]]></Node>
<StgValue><ssdm name="sext_ln280"/></StgValue>
</operation>

<operation id="653" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln280_1 = zext i32 %sext_ln280 to i64

]]></Node>
<StgValue><ssdm name="zext_ln280_1"/></StgValue>
</operation>

<operation id="654" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %first_kernel_grad_ad = getelementptr inbounds [9 x float]* %first_kernel_grad, i64 0, i64 %zext_ln280_1

]]></Node>
<StgValue><ssdm name="first_kernel_grad_ad"/></StgValue>
</operation>

<operation id="655" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="4">
<![CDATA[
:4  %first_kernel_grad_lo = load float* %first_kernel_grad_ad, align 4

]]></Node>
<StgValue><ssdm name="first_kernel_grad_lo"/></StgValue>
</operation>

<operation id="656" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %second_kernel_grad_a = getelementptr inbounds [9 x float]* %second_kernel_grad, i64 0, i64 %zext_ln280_1

]]></Node>
<StgValue><ssdm name="second_kernel_grad_a"/></StgValue>
</operation>

<operation id="657" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="4">
<![CDATA[
:14  %second_kernel_grad_l = load float* %second_kernel_grad_a, align 4

]]></Node>
<StgValue><ssdm name="second_kernel_grad_l"/></StgValue>
</operation>

<operation id="658" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %third_kernel_grad_ad = getelementptr inbounds [9 x float]* %third_kernel_grad, i64 0, i64 %zext_ln280_1

]]></Node>
<StgValue><ssdm name="third_kernel_grad_ad"/></StgValue>
</operation>

<operation id="659" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="4">
<![CDATA[
:20  %third_kernel_grad_lo = load float* %third_kernel_grad_ad, align 4

]]></Node>
<StgValue><ssdm name="third_kernel_grad_lo"/></StgValue>
</operation>

<operation id="660" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="661" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="4">
<![CDATA[
:4  %first_kernel_grad_lo = load float* %first_kernel_grad_ad, align 4

]]></Node>
<StgValue><ssdm name="first_kernel_grad_lo"/></StgValue>
</operation>

<operation id="662" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="4">
<![CDATA[
:14  %second_kernel_grad_l = load float* %second_kernel_grad_a, align 4

]]></Node>
<StgValue><ssdm name="second_kernel_grad_l"/></StgValue>
</operation>

<operation id="663" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="4">
<![CDATA[
:20  %third_kernel_grad_lo = load float* %third_kernel_grad_ad, align 4

]]></Node>
<StgValue><ssdm name="third_kernel_grad_lo"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="664" st_id="103" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_s = fmul float %conv1_addr_read, %first_kernel_grad_lo

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="665" st_id="103" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_2 = fmul float %conv1_addr_read, %second_kernel_grad_l

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="666" st_id="103" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_4 = fmul float %conv1_addr_read, %third_kernel_grad_lo

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="667" st_id="104" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_s = fmul float %conv1_addr_read, %first_kernel_grad_lo

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="668" st_id="104" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_2 = fmul float %conv1_addr_read, %second_kernel_grad_l

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="669" st_id="104" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_4 = fmul float %conv1_addr_read, %third_kernel_grad_lo

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="670" st_id="105" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_s = fmul float %conv1_addr_read, %first_kernel_grad_lo

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="671" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="5">
<![CDATA[
:6  %sext_ln280_1 = sext i5 %add_ln280 to i64

]]></Node>
<StgValue><ssdm name="sext_ln280_1"/></StgValue>
</operation>

<operation id="672" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %conv_kernel1_addr = getelementptr [9 x float]* @conv_kernel1, i64 0, i64 %sext_ln280_1

]]></Node>
<StgValue><ssdm name="conv_kernel1_addr"/></StgValue>
</operation>

<operation id="673" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %conv_kernel2_addr = getelementptr [9 x float]* @conv_kernel2, i64 0, i64 %sext_ln280_1

]]></Node>
<StgValue><ssdm name="conv_kernel2_addr"/></StgValue>
</operation>

<operation id="674" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %conv_kernel3_addr = getelementptr [9 x float]* @conv_kernel3, i64 0, i64 %sext_ln280_1

]]></Node>
<StgValue><ssdm name="conv_kernel3_addr"/></StgValue>
</operation>

<operation id="675" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="4">
<![CDATA[
:10  %conv_kernel1_load = load float* %conv_kernel1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel1_load"/></StgValue>
</operation>

<operation id="676" st_id="105" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_2 = fmul float %conv1_addr_read, %second_kernel_grad_l

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="677" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="4">
<![CDATA[
:16  %conv_kernel2_load = load float* %conv_kernel2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel2_load"/></StgValue>
</operation>

<operation id="678" st_id="105" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_4 = fmul float %conv1_addr_read, %third_kernel_grad_lo

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="679" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="4">
<![CDATA[
:22  %conv_kernel3_load = load float* %conv_kernel3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel3_load"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="680" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="4">
<![CDATA[
:10  %conv_kernel1_load = load float* %conv_kernel1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel1_load"/></StgValue>
</operation>

<operation id="681" st_id="106" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_1 = fsub float %conv_kernel1_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="682" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="4">
<![CDATA[
:16  %conv_kernel2_load = load float* %conv_kernel2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel2_load"/></StgValue>
</operation>

<operation id="683" st_id="106" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_3 = fsub float %conv_kernel2_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="684" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="4">
<![CDATA[
:22  %conv_kernel3_load = load float* %conv_kernel3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel3_load"/></StgValue>
</operation>

<operation id="685" st_id="106" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_5 = fsub float %conv_kernel3_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="686" st_id="107" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_1 = fsub float %conv_kernel1_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="687" st_id="107" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_3 = fsub float %conv_kernel2_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="688" st_id="107" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_5 = fsub float %conv_kernel3_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="689" st_id="108" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_1 = fsub float %conv_kernel1_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="690" st_id="108" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_3 = fsub float %conv_kernel2_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="691" st_id="108" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_5 = fsub float %conv_kernel3_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="692" st_id="109" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_1 = fsub float %conv_kernel1_load, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="693" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:12  store float %tmp_1, float* %conv_kernel1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="694" st_id="109" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_3 = fsub float %conv_kernel2_load, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="695" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:18  store float %tmp_3, float* %conv_kernel2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="696" st_id="109" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_5 = fsub float %conv_kernel3_load, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="697" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:24  store float %tmp_5, float* %conv_kernel3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="698" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="699" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader5:0  %m_1 = phi i10 [ %m_4, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="700" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader5:1  %phi_mul368 = phi i17 [ %add_ln285, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul368"/></StgValue>
</operation>

<operation id="701" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader5:2  %add_ln285 = add i17 %phi_mul368, 180

]]></Node>
<StgValue><ssdm name="add_ln285"/></StgValue>
</operation>

<operation id="702" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5:3  %icmp_ln285 = icmp eq i10 %m_1, -448

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="703" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:4  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="704" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5:5  %m_4 = add i10 %m_1, 1

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="705" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:6  br i1 %icmp_ln285, label %.preheader3.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="706" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
.preheader4.preheader:0  %shl_ln5 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %m_1, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="707" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.preheader4.preheader:1  %shl_ln287_1 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %m_1, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln287_1"/></StgValue>
</operation>

<operation id="708" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="709" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="710" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader4:0  %n_1 = phi i8 [ %n_4, %31 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="711" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="8">
<![CDATA[
.preheader4:1  %zext_ln286 = zext i8 %n_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</operation>

<operation id="712" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:2  %icmp_ln286 = icmp eq i8 %n_1, -76

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="713" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="714" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:4  %n_4 = add i8 %n_1, 1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="715" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln286, label %.preheader5.loopexit, label %31

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="716" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %add_ln287_1 = add i16 %zext_ln286, %shl_ln287_1

]]></Node>
<StgValue><ssdm name="add_ln287_1"/></StgValue>
</operation>

<operation id="717" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="19" op_0_bw="16">
<![CDATA[
:1  %zext_ln287 = zext i16 %add_ln287_1 to i19

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="718" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %add_ln287 = add i19 %shl_ln5, %zext_ln287

]]></Node>
<StgValue><ssdm name="add_ln287"/></StgValue>
</operation>

<operation id="719" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="19">
<![CDATA[
:3  %zext_ln287_1 = zext i19 %add_ln287 to i64

]]></Node>
<StgValue><ssdm name="zext_ln287_1"/></StgValue>
</operation>

<operation id="720" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %first_wgrad_addr_1 = getelementptr inbounds [103680 x float]* %first_wgrad, i64 0, i64 %zext_ln287_1

]]></Node>
<StgValue><ssdm name="first_wgrad_addr_1"/></StgValue>
</operation>

<operation id="721" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="17">
<![CDATA[
:5  %first_wgrad_load = load float* %first_wgrad_addr_1, align 4

]]></Node>
<StgValue><ssdm name="first_wgrad_load"/></StgValue>
</operation>

<operation id="722" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="17" op_0_bw="8">
<![CDATA[
:7  %zext_ln287_2 = zext i8 %n_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln287_2"/></StgValue>
</operation>

<operation id="723" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %add_ln287_2 = add i17 %phi_mul368, %zext_ln287_2

]]></Node>
<StgValue><ssdm name="add_ln287_2"/></StgValue>
</operation>

<operation id="724" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="725" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="17">
<![CDATA[
:5  %first_wgrad_load = load float* %first_wgrad_addr_1, align 4

]]></Node>
<StgValue><ssdm name="first_wgrad_load"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="726" st_id="113" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_6 = fmul float %conv1_addr_read, %first_wgrad_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="727" st_id="114" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_6 = fmul float %conv1_addr_read, %first_wgrad_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="728" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="17">
<![CDATA[
:9  %zext_ln287_3 = zext i17 %add_ln287_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln287_3"/></StgValue>
</operation>

<operation id="729" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %fc_hidden_layer1_add_2 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln287_3

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add_2"/></StgValue>
</operation>

<operation id="730" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="17">
<![CDATA[
:11  %fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="731" st_id="115" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_6 = fmul float %conv1_addr_read, %first_wgrad_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="732" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="17">
<![CDATA[
:11  %fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="733" st_id="116" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = fsub float %fc_hidden_layer1_loa_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="734" st_id="117" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = fsub float %fc_hidden_layer1_loa_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="735" st_id="118" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = fsub float %fc_hidden_layer1_loa_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="736" st_id="119" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_7 = fsub float %fc_hidden_layer1_loa_1, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="737" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
:13  store float %tmp_7, float* %fc_hidden_layer1_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="738" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="739" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader3:0  %m_2 = phi i8 [ %m_5, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="740" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader3:1  %phi_mul370 = phi i15 [ %add_ln292_3, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul370"/></StgValue>
</operation>

<operation id="741" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader3:2  %phi_mul372 = phi i13 [ %add_ln292_2, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul372"/></StgValue>
</operation>

<operation id="742" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader3:3  %add_ln292_2 = add i13 %phi_mul372, 45

]]></Node>
<StgValue><ssdm name="add_ln292_2"/></StgValue>
</operation>

<operation id="743" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader3:4  %add_ln292_3 = add i15 %phi_mul370, 180

]]></Node>
<StgValue><ssdm name="add_ln292_3"/></StgValue>
</operation>

<operation id="744" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:5  %icmp_ln290 = icmp eq i8 %m_2, -76

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="745" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:6  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="746" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:7  %m_5 = add i8 %m_2, 1

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="747" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:8  br i1 %icmp_ln290, label %.preheader1.preheader, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="748" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="749" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="750" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader2:0  %n_2 = phi i6 [ %n_5, %32 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="751" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="15" op_0_bw="6">
<![CDATA[
.preheader2:1  %zext_ln291 = zext i6 %n_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="752" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:2  %icmp_ln291 = icmp eq i6 %n_2, -19

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="753" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="754" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:4  %n_5 = add i6 %n_2, 1

]]></Node>
<StgValue><ssdm name="n_5"/></StgValue>
</operation>

<operation id="755" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln291, label %.preheader3.loopexit, label %32

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="756" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:0  %add_ln292 = add i15 %zext_ln291, %phi_mul370

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="757" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="15">
<![CDATA[
:1  %zext_ln292 = zext i15 %add_ln292 to i64

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="758" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %rgrad_assign_1_addr_1 = getelementptr inbounds [8100 x float]* %rgrad_assign_1, i64 0, i64 %zext_ln292

]]></Node>
<StgValue><ssdm name="rgrad_assign_1_addr_1"/></StgValue>
</operation>

<operation id="759" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="13">
<![CDATA[
:3  %rgrad_assign_1_load = load float* %rgrad_assign_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_assign_1_load"/></StgValue>
</operation>

<operation id="760" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="13" op_0_bw="6">
<![CDATA[
:5  %zext_ln292_1 = zext i6 %n_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln292_1"/></StgValue>
</operation>

<operation id="761" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %add_ln292_1 = add i13 %phi_mul372, %zext_ln292_1

]]></Node>
<StgValue><ssdm name="add_ln292_1"/></StgValue>
</operation>

<operation id="762" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="763" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="13">
<![CDATA[
:3  %rgrad_assign_1_load = load float* %rgrad_assign_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_assign_1_load"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="764" st_id="124" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_8 = fmul float %conv1_addr_read, %rgrad_assign_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="765" st_id="125" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_8 = fmul float %conv1_addr_read, %rgrad_assign_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="766" st_id="126" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_8 = fmul float %conv1_addr_read, %rgrad_assign_1_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="767" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="13">
<![CDATA[
:7  %zext_ln292_2 = zext i13 %add_ln292_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln292_2"/></StgValue>
</operation>

<operation id="768" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %fc_hidden_layer2_add_2 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln292_2

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add_2"/></StgValue>
</operation>

<operation id="769" st_id="126" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="13">
<![CDATA[
:9  %fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="770" st_id="127" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="13">
<![CDATA[
:9  %fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa_1"/></StgValue>
</operation>

<operation id="771" st_id="127" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_9 = fsub float %fc_hidden_layer2_loa_1, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="772" st_id="128" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_9 = fsub float %fc_hidden_layer2_loa_1, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="773" st_id="129" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_9 = fsub float %fc_hidden_layer2_loa_1, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="774" st_id="130" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_9 = fsub float %fc_hidden_layer2_loa_1, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="775" st_id="130" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="32">
<![CDATA[
:11  store float %tmp_9, float* %fc_hidden_layer2_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="776" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="777" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader1:0  %m_3 = phi i6 [ %m_6, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="778" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader1:1  %phi_mul374 = phi i11 [ %add_ln297_3, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul374"/></StgValue>
</operation>

<operation id="779" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader1:2  %add_ln297_3 = add i11 %phi_mul374, 45

]]></Node>
<StgValue><ssdm name="add_ln297_3"/></StgValue>
</operation>

<operation id="780" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:3  %icmp_ln295 = icmp eq i6 %m_3, -19

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="781" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="782" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1:5  %m_6 = add i6 %m_3, 1

]]></Node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="783" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6  br i1 %icmp_ln295, label %burst.wr.header.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="784" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %m_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="785" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:1  %zext_ln297 = zext i9 %tmp_16 to i10

]]></Node>
<StgValue><ssdm name="zext_ln297"/></StgValue>
</operation>

<operation id="786" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %m_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="787" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %zext_ln297_2 = zext i7 %tmp_17 to i10

]]></Node>
<StgValue><ssdm name="zext_ln297_2"/></StgValue>
</operation>

<operation id="788" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:4  %add_ln297_1 = add i10 %zext_ln297_2, %zext_ln297

]]></Node>
<StgValue><ssdm name="add_ln297_1"/></StgValue>
</operation>

<operation id="789" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="790" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %conv1_addr_6_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_6, i32 9)

]]></Node>
<StgValue><ssdm name="conv1_addr_6_wr_req"/></StgValue>
</operation>

<operation id="791" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="792" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %n_3 = phi i4 [ %n_6, %33 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="793" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="4">
<![CDATA[
.preheader:1  %zext_ln296 = zext i4 %n_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="794" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %icmp_ln296 = icmp eq i4 %n_3, -6

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="795" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="796" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %n_6 = add i4 %n_3, 1

]]></Node>
<StgValue><ssdm name="n_6"/></StgValue>
</operation>

<operation id="797" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln296, label %.preheader1.loopexit, label %33

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="798" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln297 = add i11 %zext_ln296, %phi_mul374

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="799" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln297_1 = zext i11 %add_ln297 to i64

]]></Node>
<StgValue><ssdm name="zext_ln297_1"/></StgValue>
</operation>

<operation id="800" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %rgrad_assign_addr_1 = getelementptr inbounds [450 x float]* %rgrad_assign, i64 0, i64 %zext_ln297_1

]]></Node>
<StgValue><ssdm name="rgrad_assign_addr_1"/></StgValue>
</operation>

<operation id="801" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="9">
<![CDATA[
:3  %rgrad_assign_load = load float* %rgrad_assign_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_assign_load"/></StgValue>
</operation>

<operation id="802" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="4">
<![CDATA[
:5  %zext_ln297_3 = zext i4 %n_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln297_3"/></StgValue>
</operation>

<operation id="803" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln297_2 = add i10 %add_ln297_1, %zext_ln297_3

]]></Node>
<StgValue><ssdm name="add_ln297_2"/></StgValue>
</operation>

<operation id="804" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln297_4 = zext i10 %add_ln297_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln297_4"/></StgValue>
</operation>

<operation id="805" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %fc_hidden_layer3_add_2 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln297_4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_add_2"/></StgValue>
</operation>

<operation id="806" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="807" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="9">
<![CDATA[
:3  %rgrad_assign_load = load float* %rgrad_assign_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_assign_load"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="808" st_id="134" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_10 = fmul float %conv1_addr_read, %rgrad_assign_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="809" st_id="135" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_10 = fmul float %conv1_addr_read, %rgrad_assign_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="810" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="9">
<![CDATA[
:9  %fc_hidden_layer3_loa_1 = load float* %fc_hidden_layer3_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="811" st_id="136" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_10 = fmul float %conv1_addr_read, %rgrad_assign_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="812" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="9">
<![CDATA[
:9  %fc_hidden_layer3_loa_1 = load float* %fc_hidden_layer3_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="813" st_id="137" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_11 = fsub float %fc_hidden_layer3_loa_1, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="814" st_id="138" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_11 = fsub float %fc_hidden_layer3_loa_1, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="815" st_id="139" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_11 = fsub float %fc_hidden_layer3_loa_1, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="816" st_id="140" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_11 = fsub float %fc_hidden_layer3_loa_1, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="817" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
:11  store float %tmp_11, float* %fc_hidden_layer3_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="818" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="819" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.wr.header:0  %phi_ln300 = phi i4 [ %add_ln300, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln300"/></StgValue>
</operation>

<operation id="820" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:1  %icmp_ln300 = icmp eq i4 %phi_ln300, -7

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="821" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="822" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header:3  %add_ln300 = add i4 %phi_ln300, 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="823" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %icmp_ln300, label %burst.wr.header20.preheader, label %burstwrite.region

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="824" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="4">
<![CDATA[
burstwrite.region:3  %zext_ln300 = zext i4 %phi_ln300 to i64

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="825" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region:4  %conv_kernel1_addr_1 = getelementptr [9 x float]* @conv_kernel1, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="conv_kernel1_addr_1"/></StgValue>
</operation>

<operation id="826" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region:5  %conv_kernel1_load_1 = load float* %conv_kernel1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel1_load_1"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="827" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region:5  %conv_kernel1_load_1 = load float* %conv_kernel1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel1_load_1"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="828" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="829" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln300"/></StgValue>
</operation>

<operation id="830" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region:2  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv1_OC_c)

]]></Node>
<StgValue><ssdm name="specloopname_ln300"/></StgValue>
</operation>

<operation id="831" st_id="144" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
burstwrite.region:6  call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_6, float %conv_kernel1_load_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln300"/></StgValue>
</operation>

<operation id="832" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="833" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region:8  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="834" st_id="145" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header20.preheader:0  %conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)

]]></Node>
<StgValue><ssdm name="conv1_addr_6_wr_resp"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="835" st_id="146" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header20.preheader:0  %conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)

]]></Node>
<StgValue><ssdm name="conv1_addr_6_wr_resp"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="836" st_id="147" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header20.preheader:0  %conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)

]]></Node>
<StgValue><ssdm name="conv1_addr_6_wr_resp"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="837" st_id="148" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header20.preheader:0  %conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)

]]></Node>
<StgValue><ssdm name="conv1_addr_6_wr_resp"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="838" st_id="149" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header20.preheader:0  %conv1_addr_6_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_6)

]]></Node>
<StgValue><ssdm name="conv1_addr_6_wr_resp"/></StgValue>
</operation>

<operation id="839" st_id="149" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.wr.header20.preheader:1  %conv1_addr_5_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_5, i32 9)

]]></Node>
<StgValue><ssdm name="conv1_addr_5_wr_req"/></StgValue>
</operation>

<operation id="840" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header20.preheader:2  br label %burst.wr.header20

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="841" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.wr.header20:0  %phi_ln301 = phi i4 [ %add_ln301, %burstwrite.region2 ], [ 0, %burst.wr.header20.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln301"/></StgValue>
</operation>

<operation id="842" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header20:1  %icmp_ln301 = icmp eq i4 %phi_ln301, -7

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="843" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header20:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="844" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header20:3  %add_ln301 = add i4 %phi_ln301, 1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="845" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header20:4  br i1 %icmp_ln301, label %burst.wr.header42.preheader, label %burstwrite.region2

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="846" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="4">
<![CDATA[
burstwrite.region2:3  %zext_ln301 = zext i4 %phi_ln301 to i64

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="847" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region2:4  %conv_kernel2_addr_1 = getelementptr [9 x float]* @conv_kernel2, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="conv_kernel2_addr_1"/></StgValue>
</operation>

<operation id="848" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region2:5  %conv_kernel2_load_1 = load float* %conv_kernel2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel2_load_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="849" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region2:5  %conv_kernel2_load_1 = load float* %conv_kernel2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel2_load_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="850" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region2:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin1"/></StgValue>
</operation>

<operation id="851" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln301"/></StgValue>
</operation>

<operation id="852" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region2:2  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv2_OC_c)

]]></Node>
<StgValue><ssdm name="specloopname_ln301"/></StgValue>
</operation>

<operation id="853" st_id="152" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1">
<![CDATA[
burstwrite.region2:6  call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_5, float %conv_kernel2_load_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln301"/></StgValue>
</operation>

<operation id="854" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region2:7  %burstwrite_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend30"/></StgValue>
</operation>

<operation id="855" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region2:8  br label %burst.wr.header20

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="856" st_id="153" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header42.preheader:0  %conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)

]]></Node>
<StgValue><ssdm name="conv1_addr_5_wr_resp"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="857" st_id="154" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header42.preheader:0  %conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)

]]></Node>
<StgValue><ssdm name="conv1_addr_5_wr_resp"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="858" st_id="155" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header42.preheader:0  %conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)

]]></Node>
<StgValue><ssdm name="conv1_addr_5_wr_resp"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="859" st_id="156" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header42.preheader:0  %conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)

]]></Node>
<StgValue><ssdm name="conv1_addr_5_wr_resp"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="860" st_id="157" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
burst.wr.header42.preheader:0  %conv1_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_5)

]]></Node>
<StgValue><ssdm name="conv1_addr_5_wr_resp"/></StgValue>
</operation>

<operation id="861" st_id="157" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.wr.header42.preheader:1  %conv1_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="conv1_addr_4_wr_req"/></StgValue>
</operation>

<operation id="862" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header42.preheader:2  br label %burst.wr.header42

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="863" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.wr.header42:0  %phi_ln302 = phi i4 [ %add_ln302, %burstwrite.region3 ], [ 0, %burst.wr.header42.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln302"/></StgValue>
</operation>

<operation id="864" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header42:1  %icmp_ln302 = icmp eq i4 %phi_ln302, -7

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="865" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header42:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="866" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.wr.header42:3  %add_ln302 = add i4 %phi_ln302, 1

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="867" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header42:4  br i1 %icmp_ln302, label %burst.wr.header64.preheader, label %burstwrite.region3

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="868" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="4">
<![CDATA[
burstwrite.region3:3  %zext_ln302 = zext i4 %phi_ln302 to i64

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="869" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region3:4  %conv_kernel3_addr_1 = getelementptr [9 x float]* @conv_kernel3, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="conv_kernel3_addr_1"/></StgValue>
</operation>

<operation id="870" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region3:5  %conv_kernel3_load_1 = load float* %conv_kernel3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel3_load_1"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="871" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="4">
<![CDATA[
burstwrite.region3:5  %conv_kernel3_load_1 = load float* %conv_kernel3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel3_load_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="872" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region3:0  %burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin2"/></StgValue>
</operation>

<operation id="873" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln302"/></StgValue>
</operation>

<operation id="874" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region3:2  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv3_OC_c)

]]></Node>
<StgValue><ssdm name="specloopname_ln302"/></StgValue>
</operation>

<operation id="875" st_id="160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burstwrite.region3:6  call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_4, float %conv_kernel3_load_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln302"/></StgValue>
</operation>

<operation id="876" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region3:7  %burstwrite_rend52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend52"/></StgValue>
</operation>

<operation id="877" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region3:8  br label %burst.wr.header42

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="878" st_id="161" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header64.preheader:0  %conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)

]]></Node>
<StgValue><ssdm name="conv1_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="879" st_id="162" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header64.preheader:0  %conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)

]]></Node>
<StgValue><ssdm name="conv1_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="880" st_id="163" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header64.preheader:0  %conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)

]]></Node>
<StgValue><ssdm name="conv1_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="881" st_id="164" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header64.preheader:0  %conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)

]]></Node>
<StgValue><ssdm name="conv1_addr_4_wr_resp"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="882" st_id="165" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burst.wr.header64.preheader:0  %conv1_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_4)

]]></Node>
<StgValue><ssdm name="conv1_addr_4_wr_resp"/></StgValue>
</operation>

<operation id="883" st_id="165" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.header64.preheader:1  %conv1_addr_3_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_3, i32 103680)

]]></Node>
<StgValue><ssdm name="conv1_addr_3_wr_req"/></StgValue>
</operation>

<operation id="884" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header64.preheader:2  br label %burst.wr.header64

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="885" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
burst.wr.header64:0  %phi_ln303 = phi i17 [ %add_ln303, %burstwrite.region4 ], [ 0, %burst.wr.header64.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln303"/></StgValue>
</operation>

<operation id="886" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.wr.header64:1  %icmp_ln303 = icmp eq i17 %phi_ln303, -27392

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="887" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header64:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="888" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.wr.header64:3  %add_ln303 = add i17 %phi_ln303, 1

]]></Node>
<StgValue><ssdm name="add_ln303"/></StgValue>
</operation>

<operation id="889" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header64:4  br i1 %icmp_ln303, label %burst.wr.header86.preheader, label %burstwrite.region4

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="890" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="17">
<![CDATA[
burstwrite.region4:3  %zext_ln303 = zext i17 %phi_ln303 to i64

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="891" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region4:4  %fc_hidden_layer1_add_3 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln303

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add_3"/></StgValue>
</operation>

<operation id="892" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="17">
<![CDATA[
burstwrite.region4:5  %fc_hidden_layer1_loa_2 = load float* %fc_hidden_layer1_add_3, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa_2"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="893" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="17">
<![CDATA[
burstwrite.region4:5  %fc_hidden_layer1_loa_2 = load float* %fc_hidden_layer1_add_3, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa_2"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="894" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region4:0  %burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin3"/></StgValue>
</operation>

<operation id="895" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln303"/></StgValue>
</operation>

<operation id="896" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region4:2  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc1_OC_fc_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln303"/></StgValue>
</operation>

<operation id="897" st_id="168" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burstwrite.region4:6  call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_3, float %fc_hidden_layer1_loa_2, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln303"/></StgValue>
</operation>

<operation id="898" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region4:7  %burstwrite_rend74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend74"/></StgValue>
</operation>

<operation id="899" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region4:8  br label %burst.wr.header64

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="900" st_id="169" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.wr.header86.preheader:0  %conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)

]]></Node>
<StgValue><ssdm name="conv1_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="901" st_id="170" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.wr.header86.preheader:0  %conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)

]]></Node>
<StgValue><ssdm name="conv1_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="902" st_id="171" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.wr.header86.preheader:0  %conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)

]]></Node>
<StgValue><ssdm name="conv1_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="903" st_id="172" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.wr.header86.preheader:0  %conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)

]]></Node>
<StgValue><ssdm name="conv1_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="904" st_id="173" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.wr.header86.preheader:0  %conv1_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_3)

]]></Node>
<StgValue><ssdm name="conv1_addr_3_wr_resp"/></StgValue>
</operation>

<operation id="905" st_id="173" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.wr.header86.preheader:1  %conv1_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_2, i32 8100)

]]></Node>
<StgValue><ssdm name="conv1_addr_2_wr_req"/></StgValue>
</operation>

<operation id="906" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header86.preheader:2  br label %burst.wr.header86

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="907" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
burst.wr.header86:0  %phi_ln304 = phi i13 [ %add_ln304, %burstwrite.region5 ], [ 0, %burst.wr.header86.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln304"/></StgValue>
</operation>

<operation id="908" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header86:1  %icmp_ln304 = icmp eq i13 %phi_ln304, -92

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="909" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header86:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="910" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header86:3  %add_ln304 = add i13 %phi_ln304, 1

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="911" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header86:4  br i1 %icmp_ln304, label %burst.wr.header108.preheader, label %burstwrite.region5

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="912" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="13">
<![CDATA[
burstwrite.region5:3  %zext_ln304 = zext i13 %phi_ln304 to i64

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="913" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region5:4  %fc_hidden_layer2_add_3 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln304

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add_3"/></StgValue>
</operation>

<operation id="914" st_id="174" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="13">
<![CDATA[
burstwrite.region5:5  %fc_hidden_layer2_loa_2 = load float* %fc_hidden_layer2_add_3, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa_2"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="915" st_id="175" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="13">
<![CDATA[
burstwrite.region5:5  %fc_hidden_layer2_loa_2 = load float* %fc_hidden_layer2_add_3, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa_2"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="916" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region5:0  %burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin4"/></StgValue>
</operation>

<operation id="917" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln304"/></StgValue>
</operation>

<operation id="918" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region5:2  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc2_OC_fc_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="919" st_id="176" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burstwrite.region5:6  call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_2, float %fc_hidden_layer2_loa_2, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="920" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region5:7  %burstwrite_rend96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend96"/></StgValue>
</operation>

<operation id="921" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region5:8  br label %burst.wr.header86

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="922" st_id="177" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.header108.preheader:0  %conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)

]]></Node>
<StgValue><ssdm name="conv1_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="923" st_id="178" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.header108.preheader:0  %conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)

]]></Node>
<StgValue><ssdm name="conv1_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="924" st_id="179" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.header108.preheader:0  %conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)

]]></Node>
<StgValue><ssdm name="conv1_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="925" st_id="180" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.header108.preheader:0  %conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)

]]></Node>
<StgValue><ssdm name="conv1_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="926" st_id="181" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.wr.header108.preheader:0  %conv1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_2)

]]></Node>
<StgValue><ssdm name="conv1_addr_2_wr_resp"/></StgValue>
</operation>

<operation id="927" st_id="181" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.wr.header108.preheader:1  %conv1_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %conv1_addr_1, i32 450)

]]></Node>
<StgValue><ssdm name="conv1_addr_1_wr_req"/></StgValue>
</operation>

<operation id="928" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header108.preheader:2  br label %burst.wr.header108

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="929" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
burst.wr.header108:0  %phi_ln305 = phi i9 [ %add_ln305, %burstwrite.region6 ], [ 0, %burst.wr.header108.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln305"/></StgValue>
</operation>

<operation id="930" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header108:1  %icmp_ln305 = icmp eq i9 %phi_ln305, -62

]]></Node>
<StgValue><ssdm name="icmp_ln305"/></StgValue>
</operation>

<operation id="931" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header108:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="932" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header108:3  %add_ln305 = add i9 %phi_ln305, 1

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="933" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header108:4  br i1 %icmp_ln305, label %memcpy.tail119, label %burstwrite.region6

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="934" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="9">
<![CDATA[
burstwrite.region6:3  %zext_ln305 = zext i9 %phi_ln305 to i64

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="935" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstwrite.region6:4  %fc_hidden_layer3_add_3 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_add_3"/></StgValue>
</operation>

<operation id="936" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="9">
<![CDATA[
burstwrite.region6:5  %fc_hidden_layer3_loa_2 = load float* %fc_hidden_layer3_add_3, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa_2"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="937" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="9">
<![CDATA[
burstwrite.region6:5  %fc_hidden_layer3_loa_2 = load float* %fc_hidden_layer3_add_3, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa_2"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="938" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstwrite.region6:0  %burstwrite_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin5"/></StgValue>
</operation>

<operation id="939" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstwrite.region6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln305"/></StgValue>
</operation>

<operation id="940" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstwrite.region6:2  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc3_OC_fc_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln305"/></StgValue>
</operation>

<operation id="941" st_id="184" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
burstwrite.region6:6  call void @_ssdm_op_Write.m_axi.floatP(float* %conv1_addr_1, float %fc_hidden_layer3_loa_2, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln305"/></StgValue>
</operation>

<operation id="942" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstwrite.region6:7  %burstwrite_rend118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend118"/></StgValue>
</operation>

<operation id="943" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
burstwrite.region6:8  br label %burst.wr.header108

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="944" st_id="185" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
memcpy.tail119:0  %conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)

]]></Node>
<StgValue><ssdm name="conv1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="945" st_id="186" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
memcpy.tail119:0  %conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)

]]></Node>
<StgValue><ssdm name="conv1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="946" st_id="187" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
memcpy.tail119:0  %conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)

]]></Node>
<StgValue><ssdm name="conv1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="947" st_id="188" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
memcpy.tail119:0  %conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)

]]></Node>
<StgValue><ssdm name="conv1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="948" st_id="189" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
memcpy.tail119:0  %conv1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %conv1_addr_1)

]]></Node>
<StgValue><ssdm name="conv1_addr_1_wr_resp"/></StgValue>
</operation>

<operation id="949" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0">
<![CDATA[
memcpy.tail119:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln306"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
