Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:29:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:29:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:29:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:11:43 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:11:43 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:11:43 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:04:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_2'.


-Upgrade has added interface 'ValidNumberOfTdl' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_2'. These changes may impact your design.


-Upgrade has added port 'ValidNumberOfTdl'


4. Customization warnings
-------------------------

Parameter 'TYPE_TDL_0' is no longer present on the upgraded IP 'design_1_AXI4Stream_DSP_TDC_0_2', and cannot be set to 'O'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_2
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {480} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_2} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {479} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {480} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {16} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {61} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_2]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:04:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_1'.


-Upgrade has added interface 'ValidNumberOfTdl' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_1'. These changes may impact your design.


-Upgrade has added port 'ValidNumberOfTdl'


4. Customization warnings
-------------------------

Parameter 'TYPE_TDL_0' is no longer present on the upgraded IP 'design_1_AXI4Stream_DSP_TDC_0_1', and cannot be set to 'O'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_1
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {480} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_1} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {479} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {480} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {16} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {61} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_1]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:04:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_0'.


-Upgrade has added interface 'ValidNumberOfTdl' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_0'. These changes may impact your design.


-Upgrade has added port 'ValidNumberOfTdl'


4. Customization warnings
-------------------------

Parameter 'TYPE_TDL_0' is no longer present on the upgraded IP 'design_1_AXI4Stream_DSP_TDC_0_0', and cannot be set to 'O'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_0
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {480} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_0} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {479} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {480} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {16} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {61} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 10:02:14 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 10:02:13 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 10:02:13 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 16:43:47 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 16:43:47 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 16:43:46 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 16:18:05 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CASCADE_TYPE' is no longer present on the upgraded IP 'design_1_AXI4Stream_DSP_TDC_0_2', and cannot be set to 'CARRY'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_2
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {480} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_2} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {479} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {480} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {16} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {61} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_2]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 16:18:04 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CASCADE_TYPE' is no longer present on the upgraded IP 'design_1_AXI4Stream_DSP_TDC_0_1', and cannot be set to 'CARRY'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_1
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {480} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_1} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {479} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {480} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {16} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {61} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_1]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 16:18:04 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CASCADE_TYPE' is no longer present on the upgraded IP 'design_1_AXI4Stream_DSP_TDC_0_0', and cannot be set to 'CARRY'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_0
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {480} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_0} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {479} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {480} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {16} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {61} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 14:39:22 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 14:39:22 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 14:39:22 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 14:25:43 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 14:25:43 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 24 14:25:43 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 22 09:12:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 22 09:12:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 22 09:12:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 16:57:58 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 16:57:57 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 16:57:57 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_ds_buf_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_ds_buf_4_0 (xilinx.com:ip:util_ds_buf:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_ds_buf_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_ds_buf_3_0 (xilinx.com:ip:util_ds_buf:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_proc_sys_reset_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_proc_sys_reset_0_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_3_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_2_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_1_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_0_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '160.000' has been ignored for IP 'design_1_clk_wiz_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name design_1_clk_wiz_0_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {100.0} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {130.958} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {131.841} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {114.212} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {160.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_diff_clock} \
  CONFIG.CLK_IN1_D.BOARD.ASSOCIATED_PARAM {CLK_IN1_BOARD_INTERFACE} \
  CONFIG.CLK_IN1_D.CAN_DEBUG {false} \
  CONFIG.CLK_IN1_D.FREQ_HZ {100000000} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {design_1_clk_wiz_0_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {100.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {true} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} " [get_ips design_1_clk_wiz_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_InputLogic_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_InputLogic_2_0 (DigiLAB:ip:InputLogic:4.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_InputLogic_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_InputLogic_1_0 (DigiLAB:ip:InputLogic:4.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_InputLogic_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_InputLogic_0_0 (DigiLAB:ip:InputLogic:4.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 13:14:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_FT245Sync_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_FT245Sync_0_0 (DigiLAB:ip:AXI4Stream_FT245Sync:1.4 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 12:27:41 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CASCADE_TYPE' is no longer present on the upgraded IP 'design_1_AXI4Stream_DSP_TDC_0_2', and cannot be set to 'B'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_2
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {192} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_2} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {191} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {192} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {8} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {25} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_2]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 12:27:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CASCADE_TYPE' is no longer present on the upgraded IP 'design_1_AXI4Stream_DSP_TDC_0_1', and cannot be set to 'B'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_1
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {192} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_1} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {191} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {192} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {8} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {25} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_1]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 12:27:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'CASCADE_TYPE' is no longer present on the upgraded IP 'design_1_AXI4Stream_DSP_TDC_0_0', and cannot be set to 'B'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_0
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {192} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_0} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {191} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {192} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {8} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {25} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 11:18:22 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 11:18:22 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 11:18:22 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 10:48:17 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 10:48:17 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 21 10:48:17 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 16:40:33 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 16:40:33 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 16:40:33 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 16:11:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 16:11:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 16:11:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 09:18:54 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 09:18:54 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 16 09:18:54 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 2) to (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 15:36:01 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 15:36:01 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 15:36:00 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:13 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_5_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_5_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:13 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_4_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:13 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_3_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:13 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_2_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_1_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_2_2'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_2_2 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_2_1'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_2_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_2_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_1_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xadc_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xadc_wiz_0_0 (xilinx.com:ip:xadc_wiz:3.3 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_vector_logic_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_vector_logic_1_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_vector_logic_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_util_vector_logic_0_1 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_vector_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_vector_logic_0_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_ds_buf_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_ds_buf_4_0 (xilinx.com:ip:util_ds_buf:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_ds_buf_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_ds_buf_3_0 (xilinx.com:ip:util_ds_buf:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_proc_sys_reset_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_proc_sys_reset_0_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_3_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_2_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:11 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_1_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_0_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '60.000' has been ignored for IP 'design_1_clk_wiz_1_0'

An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_OUT_FREQ' from '100.000' to '60.000' has been ignored for IP 'design_1_clk_wiz_1_0'

An attempt to modify the value of disabled parameter 'CLKOUT4_REQUESTED_OUT_FREQ' from '100.000' to '60.000' has been ignored for IP 'design_1_clk_wiz_1_0'

An attempt to modify the value of disabled parameter 'CLKOUT5_REQUESTED_OUT_FREQ' from '100.000' to '60.000' has been ignored for IP 'design_1_clk_wiz_1_0'

An attempt to modify the value of disabled parameter 'CLKOUT6_REQUESTED_OUT_FREQ' from '100.000' to '60.000' has been ignored for IP 'design_1_clk_wiz_1_0'

An attempt to modify the value of disabled parameter 'CLKOUT7_REQUESTED_OUT_FREQ' from '100.000' to '60.000' has been ignored for IP 'design_1_clk_wiz_1_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name design_1_clk_wiz_1_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {100.0} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {130.958} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {0.0} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {design_1_clk_wiz_1_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {100.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.reset.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_clk_wiz_1_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_interconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axis_interconnect_0_0 (xilinx.com:ip:axis_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_broadcaster_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axis_broadcaster_1_0 (xilinx.com:ip:axis_broadcaster:1.1 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_broadcaster_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_axis_broadcaster_0_1 (xilinx.com:ip:axis_broadcaster:1.1 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_broadcaster_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axis_broadcaster_0_0 (xilinx.com:ip:axis_broadcaster:1.1 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_bram_ctrl_0_bram_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_bram_ctrl_0_bram_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:10 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 4)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TDCChannelSlice_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_TDCChannelSlice_2_0 (DigiLAB:ip:TDCChannelSlice:2.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TDCChannelSlice_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_TDCChannelSlice_1_0 (DigiLAB:ip:TDCChannelSlice:2.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TDCChannelSlice_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_TDCChannelSlice_0_0 (DigiLAB:ip:TDCChannelSlice:2.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StartStopGenerator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StartStopGenerator_0_0 (DigiLAB:ip:StartStopGenerator:2.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_MME_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_MME_0_1 (DigiLAB:hier:MME:2.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_InputLogic_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_InputLogic_2_0 (DigiLAB:ip:InputLogic:4.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_InputLogic_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_InputLogic_1_0 (DigiLAB:ip:InputLogic:4.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_InputLogic_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_InputLogic_0_0 (DigiLAB:ip:InputLogic:4.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:09 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CoarseTreeDistributor_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CoarseTreeDistributor_0_0 (DigiLAB:ip:CoarseTreeDistributor:1.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:08 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TTM_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_TTM_0_0 (DigiLAB:ip:BeltBus_TTM:2.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:08 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TDCHistogrammer_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_TDCHistogrammer_1_0 (DigiLAB:ip:BeltBus_TDCHistogrammer:5.1 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:08 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TDCHistogrammer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_TDCHistogrammer_0_0 (DigiLAB:ip:BeltBus_TDCHistogrammer:5.1 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:08 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TDCCounter_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_TDCCounter_0_0 (DigiLAB:ip:BeltBus_TDCCounter:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:08 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_NodeInserter_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_NodeInserter_0_2 (DigiLAB:ip:BeltBus_NodeInserter:2.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:08 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_NodeInserter_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_NodeInserter_0_1 (DigiLAB:ip:BeltBus_NodeInserter:2.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:08 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_NodeInserter_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_NodeInserter_0_0 (DigiLAB:ip:BeltBus_NodeInserter:2.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:08 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4_TDC_Wrapper_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4_TDC_Wrapper_0_1 (DigiLAB:ip:AXI4_TDC_Wrapper:5.1 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:08 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_Synchroni_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_Synchroni_0_2 (DigiLAB:ip:AXI4Stream_Synchronizer:2.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_Synchroni_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_Synchroni_0_1 (DigiLAB:ip:AXI4Stream_Synchronizer:2.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_Synchroni_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_Synchroni_0_0 (DigiLAB:ip:AXI4Stream_Synchronizer:2.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_PeriodMet_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_PeriodMet_0_0 (DigiLAB:ip:BeltBus_PeriodMeter:3.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_OverflowC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_OverflowC_0_2 (DigiLAB:ip:AXI4Stream_OverflowCounter:2.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_OverflowC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_OverflowC_0_1 (DigiLAB:ip:AXI4Stream_OverflowCounter:2.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_OverflowC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_OverflowC_0_0 (DigiLAB:ip:AXI4Stream_OverflowCounter:2.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MuxDebugg_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_MuxDebugg_0_0 (DigiLAB:ip:AXI4Stream_MuxDebugger:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MagicCali_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_MagicCali_0_2 (DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MagicCali_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_MagicCali_0_1 (DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MagicCali_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_MagicCali_0_0 (DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_IperDecod_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_IperDecod_0_2 (DigiLAB:ip:AXI4Stream_IperDecoder:1.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_IperDecod_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_IperDecod_0_1 (DigiLAB:ip:AXI4Stream_IperDecoder:1.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_IperDecod_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_IperDecod_0_0 (DigiLAB:ip:AXI4Stream_IperDecoder:1.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_FT245Sync_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_FT245Sync_0_0 (DigiLAB:ip:AXI4Stream_FT245Sync:1.4 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_CoarseExt_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_CoarseExt_0_2 (DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_CoarseExt_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_CoarseExt_0_1 (DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:19:05 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_CoarseExt_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_CoarseExt_0_0 (DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_5_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_5_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_4_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_3_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_2_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_1_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlslice_0_0 (xilinx.com:ip:xlslice:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_2_2'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_2_2 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:40 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_2_1'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_2_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_2_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_1_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xadc_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_xadc_wiz_0_0 (xilinx.com:ip:xadc_wiz:3.3 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_vector_logic_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_vector_logic_1_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_vector_logic_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_util_vector_logic_0_1 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_vector_logic_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_vector_logic_0_0 (xilinx.com:ip:util_vector_logic:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:39 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_ds_buf_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_ds_buf_4_0 (xilinx.com:ip:util_ds_buf:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_util_ds_buf_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_util_ds_buf_3_0 (xilinx.com:ip:util_ds_buf:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_proc_sys_reset_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_proc_sys_reset_0_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_3_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_2_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_1_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlconstant_gpio_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dlconstant_gpio_0_0 (DigiLAB:ip:dlconstant_gpio:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_clk_wiz_1_0'.


-Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)


4. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_clk_wiz_1_0'. These changes may impact your design.


-Upgrade has removed port 'ft_clk'

-Upgrade has added port 'clk_out1'

-Upgrade has added port 'locked'

-Upgrade has added port 'reset'


5. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'design_1_clk_wiz_1_0'. Restoring to previous valid configuration.


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:6.0 -user_name design_1_clk_wiz_1_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {166.66} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFGCE} \
  CONFIG.CLKOUT1_JITTER {165.633} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {117.553} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFGCE} \
  CONFIG.CLKOUT2_JITTER {0.0} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.CLKOUT3_DRIVES {BUFGCE} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFGCE} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFGCE} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFGCE} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFGCE} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {60.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {ftdi_clock} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {ft_clk} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {design_1_clk_wiz_1_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {16.625} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {16.667} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.625} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {1} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {60.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {reset} \
  CONFIG.RESET_TYPE {ACTIVE_HIGH} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {true} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {false} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {false} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {false} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {true} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} " [get_ips design_1_clk_wiz_1_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_interconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axis_interconnect_0_0 (xilinx.com:ip:axis_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:38 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_broadcaster_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axis_broadcaster_1_0 (xilinx.com:ip:axis_broadcaster:1.1 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_broadcaster_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_axis_broadcaster_0_1 (xilinx.com:ip:axis_broadcaster:1.1 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_broadcaster_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axis_broadcaster_0_0 (xilinx.com:ip:axis_broadcaster:1.1 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 23)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_bram_ctrl_0_bram_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_bram_ctrl_0_bram_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.1 (Rev. 4)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TDCChannelSlice_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_TDCChannelSlice_2_0 (DigiLAB:ip:TDCChannelSlice:2.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TDCChannelSlice_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_TDCChannelSlice_1_0 (DigiLAB:ip:TDCChannelSlice:2.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TDCChannelSlice_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_TDCChannelSlice_0_0 (DigiLAB:ip:TDCChannelSlice:2.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_StartStopGenerator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_StartStopGenerator_0_0 (DigiLAB:ip:StartStopGenerator:2.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:37 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_MME_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_MME_0_1 (DigiLAB:hier:MME:2.2 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_MME_0_1'. These changes may impact your design.


-Upgraded port 'PTE_OUTPUT_tdata' width 8 differs from original width 32

-Upgraded port 'PTE_OUTPUT_tdest' width 2 differs from original width 8

-Upgrade has removed port 'PTE_OUTPUT_tlast'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_InputLogic_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_InputLogic_2_0 (DigiLAB:ip:InputLogic:4.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_InputLogic_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_InputLogic_1_0 (DigiLAB:ip:InputLogic:4.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_InputLogic_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_InputLogic_0_0 (DigiLAB:ip:InputLogic:4.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CoarseTreeDistributor_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_CoarseTreeDistributor_0_0 (DigiLAB:ip:CoarseTreeDistributor:1.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TTM_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_TTM_0_0 (DigiLAB:ip:BeltBus_TTM:2.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TDCHistogrammer_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_TDCHistogrammer_1_0 (DigiLAB:ip:BeltBus_TDCHistogrammer:5.1 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TDCHistogrammer_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_TDCHistogrammer_0_0 (DigiLAB:ip:BeltBus_TDCHistogrammer:5.1 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TDCCounter_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_TDCCounter_0_0 (DigiLAB:ip:BeltBus_TDCCounter:3.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_NodeInserter_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_NodeInserter_0_2 (DigiLAB:ip:BeltBus_NodeInserter:2.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:36 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_NodeInserter_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_NodeInserter_0_1 (DigiLAB:ip:BeltBus_NodeInserter:2.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_NodeInserter_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_BeltBus_NodeInserter_0_0 (DigiLAB:ip:BeltBus_NodeInserter:2.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4_TDC_Wrapper_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4_TDC_Wrapper_0_1 (DigiLAB:ip:AXI4_TDC_Wrapper:5.1 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_Synchroni_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_Synchroni_0_2 (DigiLAB:ip:AXI4Stream_Synchronizer:2.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_Synchroni_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_Synchroni_0_1 (DigiLAB:ip:AXI4Stream_Synchronizer:2.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_Synchroni_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_Synchroni_0_0 (DigiLAB:ip:AXI4Stream_Synchronizer:2.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_PeriodMet_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_PeriodMet_0_0 (DigiLAB:ip:BeltBus_PeriodMeter:3.2 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_OverflowC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_OverflowC_0_2 (DigiLAB:ip:AXI4Stream_OverflowCounter:2.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_OverflowC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_OverflowC_0_1 (DigiLAB:ip:AXI4Stream_OverflowCounter:2.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_OverflowC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_OverflowC_0_0 (DigiLAB:ip:AXI4Stream_OverflowCounter:2.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:35 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MuxDebugg_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_MuxDebugg_0_0 (DigiLAB:ip:AXI4Stream_MuxDebugger:1.1 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MagicCali_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_MagicCali_0_2 (DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MagicCali_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_MagicCali_0_1 (DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MagicCali_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_MagicCali_0_0 (DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_IperDecod_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_IperDecod_0_2 (DigiLAB:ip:AXI4Stream_IperDecoder:1.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_IperDecod_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_IperDecod_0_1 (DigiLAB:ip:AXI4Stream_IperDecoder:1.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_IperDecod_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_IperDecod_0_0 (DigiLAB:ip:AXI4Stream_IperDecoder:1.3 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_FT245Sync_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_FT245Sync_0_0 (DigiLAB:ip:AXI4Stream_FT245Sync:1.4 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:34 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:33 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_CoarseExt_0_2'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_CoarseExt_0_2 (DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:33 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_CoarseExt_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_CoarseExt_0_1 (DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 12:17:33 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7k325tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_CoarseExt_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_AXI4Stream_CoarseExt_0_0 (DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 11:30:15 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'STEP_VALID_TAP_POS' from '1' to '8' has been ignored for IP 'design_1_AXI4Stream_DSP_TDC_0_2'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_2
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {96} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_2} \
  CONFIG.DEBUG_MODE {FALSE} \
  CONFIG.MAX_VALID_TAP_POS {191} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {256} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {8} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {31} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {13} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_2]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 11:30:15 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'STEP_VALID_TAP_POS' from '1' to '8' has been ignored for IP 'design_1_AXI4Stream_DSP_TDC_0_1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_1
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {96} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_1} \
  CONFIG.DEBUG_MODE {FALSE} \
  CONFIG.MAX_VALID_TAP_POS {191} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {256} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {8} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {31} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {13} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_1]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 11:30:15 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'STEP_VALID_TAP_POS' from '1' to '8' has been ignored for IP 'design_1_AXI4Stream_DSP_TDC_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_0
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {96} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_0} \
  CONFIG.DEBUG_MODE {FALSE} \
  CONFIG.MAX_VALID_TAP_POS {191} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {256} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {8} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {31} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {13} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 11:15:18 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 3) to (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. Note that parameter names and IDs are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_2'. These changes may impact your design.


-Upgraded port 'm00_axis_undeco_tdata' width 104 differs from original width 200


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '192' on parameter 'Taps Sampled of the TDL' due to the following failure - 
Validation failed for parameter 'Taps Sampled of the TDL(BIT_SMP_TDL)' for BD Cell 'design_1_AXI4Stream_DSP_TDC_0_2'. Value '192' is out of the range (1,96)
. Restoring to an old valid value of '96'

Validation failed for parameter 'Maximum Valid Position(MAX_VALID_TAP_POS)' for BD Cell 'design_1_AXI4Stream_DSP_TDC_0_2'. Value '191' is out of the range (0,95)

Customization errors found on 'design_1_AXI4Stream_DSP_TDC_0_2'. Restoring to previous valid configuration.

Failed to restore IP 'design_1_AXI4Stream_DSP_TDC_0_2' customization to its previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_2
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {192} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_2} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {191} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {192} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {8} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {25} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_2]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 11:15:18 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 3) to (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. Note that parameter names and IDs are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_1'. These changes may impact your design.


-Upgraded port 'm00_axis_undeco_tdata' width 104 differs from original width 200


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '192' on parameter 'Taps Sampled of the TDL' due to the following failure - 
Validation failed for parameter 'Taps Sampled of the TDL(BIT_SMP_TDL)' for BD Cell 'design_1_AXI4Stream_DSP_TDC_0_1'. Value '192' is out of the range (1,96)
. Restoring to an old valid value of '96'

Validation failed for parameter 'Maximum Valid Position(MAX_VALID_TAP_POS)' for BD Cell 'design_1_AXI4Stream_DSP_TDC_0_1'. Value '191' is out of the range (0,95)

Customization errors found on 'design_1_AXI4Stream_DSP_TDC_0_1'. Restoring to previous valid configuration.

Failed to restore IP 'design_1_AXI4Stream_DSP_TDC_0_1' customization to its previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_1
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {192} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_1} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {191} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {192} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {8} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {25} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_1]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 11:15:18 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 3) to (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. Note that parameter names and IDs are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_0'. These changes may impact your design.


-Upgraded port 'm00_axis_undeco_tdata' width 104 differs from original width 200


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '192' on parameter 'Taps Sampled of the TDL' due to the following failure - 
Validation failed for parameter 'Taps Sampled of the TDL(BIT_SMP_TDL)' for BD Cell 'design_1_AXI4Stream_DSP_TDC_0_0'. Value '192' is out of the range (1,96)
. Restoring to an old valid value of '96'

Validation failed for parameter 'Maximum Valid Position(MAX_VALID_TAP_POS)' for BD Cell 'design_1_AXI4Stream_DSP_TDC_0_0'. Value '191' is out of the range (0,95)

Customization errors found on 'design_1_AXI4Stream_DSP_TDC_0_0'. Restoring to previous valid configuration.

Failed to restore IP 'design_1_AXI4Stream_DSP_TDC_0_0' customization to its previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_DSP_TDC:1.0 -user_name design_1_AXI4Stream_DSP_TDC_0_0
set_property -dict "\
  CONFIG.AsyncInput.LAYERED_METADATA {undef} \
  CONFIG.BIT_SMP_TDL {192} \
  CONFIG.Component_Name {design_1_AXI4Stream_DSP_TDC_0_0} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.MAX_VALID_TAP_POS {191} \
  CONFIG.MIN_VALID_TAP_POS {0} \
  CONFIG.NUM_TAP_TDL {192} \
  CONFIG.PolarityIn.LAYERED_METADATA {undef} \
  CONFIG.STEP_VALID_TAP_POS {8} \
  CONFIG.TYPE_TDL_0 {O} \
  CONFIG.VALID_POSITION_TAP_INIT {0} \
  CONFIG.ValidPositionTap.LAYERED_METADATA {undef} \
  CONFIG.clk.ASSOCIATED_BUSIF {m00_axis_undeco} \
  CONFIG.clk.ASSOCIATED_RESET {reset:AsyncInput:PolarityIn:ValidPositionTap} \
  CONFIG.clk.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.clk.FREQ_HZ {416666666} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.m00_axis_undeco.CLK_DOMAIN {design_1_util_ds_buf_3_0_IBUF_OUT} \
  CONFIG.m00_axis_undeco.FREQ_HZ {416666666} \
  CONFIG.m00_axis_undeco.HAS_TKEEP {0} \
  CONFIG.m00_axis_undeco.HAS_TLAST {0} \
  CONFIG.m00_axis_undeco.HAS_TREADY {0} \
  CONFIG.m00_axis_undeco.HAS_TSTRB {0} \
  CONFIG.m00_axis_undeco.INSERT_VIP {0} \
  CONFIG.m00_axis_undeco.LAYERED_METADATA {undef} \
  CONFIG.m00_axis_undeco.PHASE {0.000} \
  CONFIG.m00_axis_undeco.TDATA_NUM_BYTES {25} \
  CONFIG.m00_axis_undeco.TDEST_WIDTH {0} \
  CONFIG.m00_axis_undeco.TID_WIDTH {0} \
  CONFIG.m00_axis_undeco.TUSER_WIDTH {0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} " [get_ips design_1_AXI4Stream_DSP_TDC_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 10:48:20 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_DSP_TDC_0_2 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_2'.


-Upgrade has added interface 'PolarityIn' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_2'. These changes may impact your design.


-Upgraded port 'm00_axis_undeco_tdata' width 200 differs from original width 192

-Upgrade has added port 'PolarityIn'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 10:48:20 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_DSP_TDC_0_1 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_1'.


-Upgrade has added interface 'PolarityIn' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_1'. These changes may impact your design.


-Upgraded port 'm00_axis_undeco_tdata' width 200 differs from original width 192

-Upgrade has added port 'PolarityIn'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Mar 15 10:48:20 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7a100tftg256-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_DSP_TDC_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_DSP_TDC_0_0 (DigiLAB:ip:AXI4Stream_DSP_TDC:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_0'.


-Upgrade has added interface 'PolarityIn' (xilinx.com:signal:data:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_DSP_TDC_0_0'. These changes may impact your design.


-Upgraded port 'm00_axis_undeco_tdata' width 200 differs from original width 192

-Upgrade has added port 'PolarityIn'


