<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BSzF - HF - Buranszki/Tamasy: snake/gecko_sdk_4.4.4/platform/emlib/src/em_core.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">BSzF - HF - Buranszki/Tamasy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b71f0194c2a354589b64d33422ee9831.html">snake</a></li><li class="navelem"><a class="el" href="dir_aed354315953203b87f3d1c312668346.html">gecko_sdk_4.4.4</a></li><li class="navelem"><a class="el" href="dir_23a39fc42e9a9e81c0f2c37bb8529c68.html">platform</a></li><li class="navelem"><a class="el" href="dir_ef7f4befab070e395df71fec91910cb9.html">emlib</a></li><li class="navelem"><a class="el" href="dir_26469748766cb1fd0eb375a17e14726b.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle"><div class="title">em_core.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Core interrupt handling API.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="em__core_8h_source.html">em_core.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="sl__assert_8h_source.html">sl_assert.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwt__cycle__counter__handle__t.html">dwt_cycle_counter_handle_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ec0cf323631243d122be29ed5624c6" id="r_ae4ec0cf323631243d122be29ed5624c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4ec0cf323631243d122be29ed5624c6">CORE_INTERRUPT_ENTRY</a>()</td></tr>
<tr class="separator:ae4ec0cf323631243d122be29ed5624c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672ddcad939a4b922b35204d6a857027" id="r_a672ddcad939a4b922b35204d6a857027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a672ddcad939a4b922b35204d6a857027">CORE_INTERRUPT_EXIT</a>()</td></tr>
<tr class="separator:a672ddcad939a4b922b35204d6a857027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf384443e32a4071dadbb233b4393da6e" id="r_gaf384443e32a4071dadbb233b4393da6e"><td class="memItemLeft" align="right" valign="top">SL_WEAK void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaf384443e32a4071dadbb233b4393da6e">CORE_CriticalDisableIrq</a> (void)</td></tr>
<tr class="memdesc:gaf384443e32a4071dadbb233b4393da6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts.  <br /></td></tr>
<tr class="separator:gaf384443e32a4071dadbb233b4393da6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078f6bb5611b651ac8858a591709e902" id="r_ga078f6bb5611b651ac8858a591709e902"><td class="memItemLeft" align="right" valign="top">SL_WEAK void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga078f6bb5611b651ac8858a591709e902">CORE_CriticalEnableIrq</a> (void)</td></tr>
<tr class="memdesc:ga078f6bb5611b651ac8858a591709e902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <br /></td></tr>
<tr class="separator:ga078f6bb5611b651ac8858a591709e902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad120bd5b22253eab8b42bca9c551cad" id="r_gaad120bd5b22253eab8b42bca9c551cad"><td class="memItemLeft" align="right" valign="top">SL_WEAK <a class="el" href="group__core.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaad120bd5b22253eab8b42bca9c551cad">CORE_EnterCritical</a> (void)</td></tr>
<tr class="memdesc:gaad120bd5b22253eab8b42bca9c551cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter a CRITICAL section.  <br /></td></tr>
<tr class="separator:gaad120bd5b22253eab8b42bca9c551cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f608029001648939e15102bba7f7a9f" id="r_ga9f608029001648939e15102bba7f7a9f"><td class="memItemLeft" align="right" valign="top">SL_WEAK void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga9f608029001648939e15102bba7f7a9f">CORE_ExitCritical</a> (<a class="el" href="group__core.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState)</td></tr>
<tr class="memdesc:ga9f608029001648939e15102bba7f7a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit a CRITICAL section.  <br /></td></tr>
<tr class="separator:ga9f608029001648939e15102bba7f7a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee798e8544d1b6600f1be7bbab08edd6" id="r_gaee798e8544d1b6600f1be7bbab08edd6"><td class="memItemLeft" align="right" valign="top">SL_WEAK void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaee798e8544d1b6600f1be7bbab08edd6">CORE_YieldCritical</a> (void)</td></tr>
<tr class="memdesc:gaee798e8544d1b6600f1be7bbab08edd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief interrupt enable/disable sequence to allow handling of pending interrupts.  <br /></td></tr>
<tr class="separator:gaee798e8544d1b6600f1be7bbab08edd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ccdad7ebed113fe7340844fb2be3754" id="r_ga7ccdad7ebed113fe7340844fb2be3754"><td class="memItemLeft" align="right" valign="top">SL_WEAK void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga7ccdad7ebed113fe7340844fb2be3754">CORE_AtomicDisableIrq</a> (void)</td></tr>
<tr class="memdesc:ga7ccdad7ebed113fe7340844fb2be3754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts.  <br /></td></tr>
<tr class="separator:ga7ccdad7ebed113fe7340844fb2be3754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361a96a6ad2569718a8252c59f12c4d4" id="r_ga361a96a6ad2569718a8252c59f12c4d4"><td class="memItemLeft" align="right" valign="top">SL_WEAK void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga361a96a6ad2569718a8252c59f12c4d4">CORE_AtomicEnableIrq</a> (void)</td></tr>
<tr class="memdesc:ga361a96a6ad2569718a8252c59f12c4d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <br /></td></tr>
<tr class="separator:ga361a96a6ad2569718a8252c59f12c4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a6366f682c89e79ec6d9eb306db29e" id="r_gad1a6366f682c89e79ec6d9eb306db29e"><td class="memItemLeft" align="right" valign="top">SL_WEAK <a class="el" href="group__core.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gad1a6366f682c89e79ec6d9eb306db29e">CORE_EnterAtomic</a> (void)</td></tr>
<tr class="memdesc:gad1a6366f682c89e79ec6d9eb306db29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter an ATOMIC section.  <br /></td></tr>
<tr class="separator:gad1a6366f682c89e79ec6d9eb306db29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb8f7b1d6d20ef12400accff1020b7d" id="r_gadfb8f7b1d6d20ef12400accff1020b7d"><td class="memItemLeft" align="right" valign="top">SL_WEAK void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gadfb8f7b1d6d20ef12400accff1020b7d">CORE_ExitAtomic</a> (<a class="el" href="group__core.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState)</td></tr>
<tr class="memdesc:gadfb8f7b1d6d20ef12400accff1020b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exit an ATOMIC section.  <br /></td></tr>
<tr class="separator:gadfb8f7b1d6d20ef12400accff1020b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ee2196a41f59f38a822fad70878a84" id="r_gae9ee2196a41f59f38a822fad70878a84"><td class="memItemLeft" align="right" valign="top">SL_WEAK void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gae9ee2196a41f59f38a822fad70878a84">CORE_YieldAtomic</a> (void)</td></tr>
<tr class="memdesc:gae9ee2196a41f59f38a822fad70878a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief interrupt enable/disable sequence to allow handling of pending interrupts.  <br /></td></tr>
<tr class="separator:gae9ee2196a41f59f38a822fad70878a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510268c9357cb2cffddd9dd75ddf7fab" id="r_ga510268c9357cb2cffddd9dd75ddf7fab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga510268c9357cb2cffddd9dd75ddf7fab">CORE_EnterNvicMask</a> (<a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *nvicState, const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *disable)</td></tr>
<tr class="memdesc:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter a NVIC mask section.  <br /></td></tr>
<tr class="separator:ga510268c9357cb2cffddd9dd75ddf7fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818266df617b6e900b124d30f4cf7db4" id="r_ga818266df617b6e900b124d30f4cf7db4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga818266df617b6e900b124d30f4cf7db4">CORE_NvicDisableMask</a> (const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *disable)</td></tr>
<tr class="memdesc:ga818266df617b6e900b124d30f4cf7db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable NVIC interrupts.  <br /></td></tr>
<tr class="separator:ga818266df617b6e900b124d30f4cf7db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd594b0671e10977a3655f289439af09" id="r_gafd594b0671e10977a3655f289439af09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gafd594b0671e10977a3655f289439af09">CORE_NvicEnableMask</a> (const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *enable)</td></tr>
<tr class="memdesc:gafd594b0671e10977a3655f289439af09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set current NVIC interrupt enable mask.  <br /></td></tr>
<tr class="separator:gafd594b0671e10977a3655f289439af09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c84177a6c8922b997d9a0bb94ec0ff9" id="r_ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga3c84177a6c8922b997d9a0bb94ec0ff9">CORE_YieldNvicMask</a> (const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *enable)</td></tr>
<tr class="memdesc:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Brief NVIC interrupt enable/disable sequence to allow handling of pending interrupts.  <br /></td></tr>
<tr class="separator:ga3c84177a6c8922b997d9a0bb94ec0ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cc1f2c3a9c786f1108eba8305b4a02" id="r_ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga74cc1f2c3a9c786f1108eba8305b4a02">CORE_NvicMaskSetIRQ</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN, <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to set an IRQn bit in a NVIC enable/disable mask.  <br /></td></tr>
<tr class="separator:ga74cc1f2c3a9c786f1108eba8305b4a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf82cce035328e4558db771ecfe8720" id="r_ga9cf82cce035328e4558db771ecfe8720"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga9cf82cce035328e4558db771ecfe8720">CORE_NvicMaskClearIRQ</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN, <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:ga9cf82cce035328e4558db771ecfe8720"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to clear an IRQn bit in a NVIC enable/disable mask.  <br /></td></tr>
<tr class="separator:ga9cf82cce035328e4558db771ecfe8720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34f8d99ce6fde2253aef9729d7467bc" id="r_gad34f8d99ce6fde2253aef9729d7467bc"><td class="memItemLeft" align="right" valign="top">SL_WEAK bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gad34f8d99ce6fde2253aef9729d7467bc">CORE_InIrqContext</a> (void)</td></tr>
<tr class="memdesc:gad34f8d99ce6fde2253aef9729d7467bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the current CPU operation mode is handler mode.  <br /></td></tr>
<tr class="separator:gad34f8d99ce6fde2253aef9729d7467bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1265e4740eb07f50b8207c72e94f8" id="r_gafbb1265e4740eb07f50b8207c72e94f8"><td class="memItemLeft" align="right" valign="top">SL_WEAK bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gafbb1265e4740eb07f50b8207c72e94f8">CORE_IrqIsBlocked</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:gafbb1265e4740eb07f50b8207c72e94f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a specific interrupt is disabled or blocked.  <br /></td></tr>
<tr class="separator:gafbb1265e4740eb07f50b8207c72e94f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46de7cf4cbba4462fafd19d94ba0b09" id="r_gae46de7cf4cbba4462fafd19d94ba0b09"><td class="memItemLeft" align="right" valign="top">SL_WEAK bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gae46de7cf4cbba4462fafd19d94ba0b09">CORE_IrqIsDisabled</a> (void)</td></tr>
<tr class="memdesc:gae46de7cf4cbba4462fafd19d94ba0b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if interrupts are disabled.  <br /></td></tr>
<tr class="separator:gae46de7cf4cbba4462fafd19d94ba0b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa32f111ee6cdd5e854b489a04a79b68" id="r_gaaa32f111ee6cdd5e854b489a04a79b68"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaaa32f111ee6cdd5e854b489a04a79b68">CORE_GetNvicEnabledMask</a> (<a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current NVIC enable mask state.  <br /></td></tr>
<tr class="separator:gaaa32f111ee6cdd5e854b489a04a79b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb9b9a49a92a6857c600cffb4a8b384" id="r_gaadb9b9a49a92a6857c600cffb4a8b384"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaadb9b9a49a92a6857c600cffb4a8b384">CORE_GetNvicMaskDisableState</a> (const <a class="el" href="struct_c_o_r_e__nvic_mask__t.html">CORE_nvicMask_t</a> *mask)</td></tr>
<tr class="memdesc:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get NVIC disable state for a given mask.  <br /></td></tr>
<tr class="separator:gaadb9b9a49a92a6857c600cffb4a8b384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788fc3ea8bf0a931e5b3c9266a543c25" id="r_ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga788fc3ea8bf0a931e5b3c9266a543c25">CORE_NvicIRQDisabled</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if an NVIC interrupt is disabled.  <br /></td></tr>
<tr class="separator:ga788fc3ea8bf0a931e5b3c9266a543c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c6a016bb6c8b59618aa256a718e8f0" id="r_ga68c6a016bb6c8b59618aa256a718e8f0"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#ga68c6a016bb6c8b59618aa256a718e8f0">CORE_GetNvicRamTableHandler</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN)</td></tr>
<tr class="memdesc:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to get the handler for a specific interrupt.  <br /></td></tr>
<tr class="separator:ga68c6a016bb6c8b59618aa256a718e8f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff18df16b51922db178fed08846f2814" id="r_gaff18df16b51922db178fed08846f2814"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaff18df16b51922db178fed08846f2814">CORE_SetNvicRamTableHandler</a> (<a class="el" href="group___e_f_m32_g_g990_f1024.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> irqN, void *handler)</td></tr>
<tr class="memdesc:gaff18df16b51922db178fed08846f2814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to set the handler for a specific interrupt.  <br /></td></tr>
<tr class="separator:gaff18df16b51922db178fed08846f2814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8eb75f2f2a86503a47bf96c76ae332" id="r_gaea8eb75f2f2a86503a47bf96c76ae332"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__core.html#gaea8eb75f2f2a86503a47bf96c76ae332">CORE_InitNvicVectorTable</a> (uint32_t *sourceTable, uint32_t sourceSize, uint32_t *targetTable, uint32_t targetSize, void *defaultHandler, bool overwriteActive)</td></tr>
<tr class="memdesc:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize an interrupt vector table by copying table entries from a source to a target table.  <br /></td></tr>
<tr class="separator:gaea8eb75f2f2a86503a47bf96c76ae332"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Core interrupt handling API. </p>
<h1><a class="anchor" id="autotoc_md91"></a>
License</h1>
<p><b>Copyright 2018 Silicon Laboratories Inc. www.silabs.com</b></p>
<p>SPDX-License-Identifier: Zlib</p>
<p>The licensor of this software is Silicon Laboratories Inc.</p>
<p>This software is provided 'as-is', without any express or implied warranty. In no event will the authors be held liable for any damages arising from the use of this software.</p>
<p>Permission is granted to anyone to use this software for any purpose, including commercial applications, and to alter it and redistribute it freely, subject to the following restrictions:</p>
<ol type="1">
<li>The origin of this software must not be misrepresented; you must not claim that you wrote the original software. If you use this software in a product, an acknowledgment in the product documentation would be appreciated but is not required.</li>
<li>Altered source versions must be plainly marked as such, and must not be misrepresented as being the original software.</li>
<li>This notice may not be removed or altered from any source distribution. </li>
</ol>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ae4ec0cf323631243d122be29ed5624c6" name="ae4ec0cf323631243d122be29ed5624c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ec0cf323631243d122be29ed5624c6">&#9670;&#160;</a></span>CORE_INTERRUPT_ENTRY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_INTERRUPT_ENTRY</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p><br  />
 </p>
<h1><a class="anchor" id="core_intro"></a>
Introduction</h1>
<p>CORE interrupt API provides a simple and safe means to disable and enable interrupts to protect sections of code.</p>
<p>This is often referred to as "critical sections". This module provides support for three types of critical sections, each with different interrupt blocking capabilities.</p>
<ul>
<li><b>CRITICAL</b> section: Inside a critical section, all interrupts are disabled (except for fault handlers). The PRIMASK register is always used for interrupt disable/enable. </li>
<li><b>ATOMIC</b> section: This type of section is configurable and the default method is to use PRIMASK. With BASEPRI configuration, interrupts with priority equal to or lower than a given configurable level are disabled. The interrupt disable priority level is defined at compile time. The BASEPRI register is not available for all architectures. </li>
<li><b>NVIC mask</b> section: Disable NVIC (external interrupts) on an individual manner.</li>
</ul>
<p>em_core also has an API for manipulating RAM-based interrupt vector tables. <br  />
 </p>
<h1><a class="anchor" id="core_conf"></a>
Compile-time Configuration</h1>
<p>The following #defines are used to configure em_core: </p><div class="fragment"><div class="line"><span class="comment">// The interrupt priority level used inside ATOMIC sections.</span></div>
<div class="line"><span class="preprocessor">#define CORE_ATOMIC_BASE_PRIORITY_LEVEL    3</span></div>
<div class="line"> </div>
<div class="line"><span class="comment">// A method used for interrupt disable/enable within ATOMIC sections.</span></div>
<div class="line"><span class="preprocessor">#define CORE_ATOMIC_METHOD                 CORE_ATOMIC_METHOD_PRIMASK</span></div>
</div><!-- fragment --><p>If the default values do not support your needs, they can be overridden by supplying -D compiler flags on the compiler command line or by collecting all macro redefinitions in a file named <em>emlib_config.h</em> and then supplying -DEMLIB_USER_CONFIG on a compiler command line.</p>
<dl class="section note"><dt>Note</dt><dd>The default emlib configuration for ATOMIC section interrupt disable method is using PRIMASK, i.e., ATOMIC sections are implemented as CRITICAL sections.</dd>
<dd>
Due to architectural limitations Cortex-M0+ devices do not support ATOMIC type critical sections using the BASEPRI register. On M0+ devices ATOMIC section helper macros are available but they are implemented as CRITICAL sections using PRIMASK register. <br  />
 </dd></dl>
<h1><a class="anchor" id="core_macro_api"></a>
Macro API</h1>
<p>The primary em_core API is the macro API. Macro API will map to correct CORE functions according to the selected <a class="el" href="group__core.html#ga3a3362b0f3a8415dcae958dfda16b8e2">CORE_ATOMIC_METHOD</a> and similar configurations (the full CORE API is of course also available). The most useful macros are as follows:</p>
<p><a class="el" href="group__core.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> <br  />
 <a class="el" href="group__core.html#ga3fd462e452e25b08b0c4277997ca7900">CORE_ENTER_ATOMIC()</a> <br  />
 <a class="el" href="group__core.html#ga3190046f0bfe04980d45e624652f6c08">@n</a> Used together to implement an ATOMIC section. </p><div class="fragment"><div class="line">{</div>
<div class="line">  <a class="code hl_define" href="group__core.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a>;           <span class="comment">// Storage for saving IRQ state prior to</span></div>
<div class="line">                                    <span class="comment">// atomic section entry.</span></div>
<div class="line"> </div>
<div class="line">  <a class="code hl_define" href="group__core.html#ga3fd462e452e25b08b0c4277997ca7900">CORE_ENTER_ATOMIC</a>();              <span class="comment">// Enter atomic section.</span></div>
<div class="line"> </div>
<div class="line">  ...</div>
<div class="line">  ... your code goes here ...</div>
<div class="line">  ...</div>
<div class="line"> </div>
<div class="line">  <a class="code hl_define" href="group__core.html#ga3190046f0bfe04980d45e624652f6c08">CORE_EXIT_ATOMIC</a>();               <span class="comment">// Exit atomic section, IRQ state is restored.</span></div>
<div class="line">}</div>
<div class="ttc" id="agroup__core_html_ga3190046f0bfe04980d45e624652f6c08"><div class="ttname"><a href="group__core.html#ga3190046f0bfe04980d45e624652f6c08">CORE_EXIT_ATOMIC</a></div><div class="ttdeci">#define CORE_EXIT_ATOMIC()</div><div class="ttdef"><b>Definition</b> em_core_generic.h:130</div></div>
<div class="ttc" id="agroup__core_html_ga3fd462e452e25b08b0c4277997ca7900"><div class="ttname"><a href="group__core.html#ga3fd462e452e25b08b0c4277997ca7900">CORE_ENTER_ATOMIC</a></div><div class="ttdeci">#define CORE_ENTER_ATOMIC()</div><div class="ttdef"><b>Definition</b> em_core_generic.h:126</div></div>
<div class="ttc" id="agroup__core_html_ga770acbc9bf18f2204fd1d81c65bcad07"><div class="ttname"><a href="group__core.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a></div><div class="ttdeci">#define CORE_DECLARE_IRQ_STATE</div><div class="ttdef"><b>Definition</b> em_core_generic.h:73</div></div>
</div><!-- fragment --><p><br  />
 <a class="el" href="group__core.html#ga3b0354ed174362818a7e22916917d43a">@n</a> A concatenation of all three macros above. </p><div class="fragment"><div class="line">{</div>
<div class="line">  <a class="code hl_define" href="group__core.html#ga3b0354ed174362818a7e22916917d43a">CORE_ATOMIC_SECTION</a>(</div>
<div class="line">    ...</div>
<div class="line">    ... your code goes here ...</div>
<div class="line">    ...</div>
<div class="line">  )</div>
<div class="line">}</div>
<div class="ttc" id="agroup__core_html_ga3b0354ed174362818a7e22916917d43a"><div class="ttname"><a href="group__core.html#ga3b0354ed174362818a7e22916917d43a">CORE_ATOMIC_SECTION</a></div><div class="ttdeci">#define CORE_ATOMIC_SECTION(yourcode)</div><div class="ttdef"><b>Definition</b> em_core_generic.h:114</div></div>
</div><!-- fragment --><p><br  />
 <a class="el" href="group__core.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a> <br  />
 <a class="el" href="group__core.html#gabb488bf5398a45fb21d1388da085dead">CORE_ENTER_CRITICAL()</a> <br  />
 <a class="el" href="group__core.html#gaae5e49de8ff7edcc91752b613b64442e">CORE_EXIT_CRITICAL()</a> <br  />
 <a class="el" href="group__core.html#gad817d908619afc82a790744650da0e28">@n</a> These macros implement CRITICAL sections in a similar fashion as described above for ATOMIC sections.</p>
<p><br  />
 <a class="el" href="group__core.html#ga48fa5531aa876b474dcb262d883a49fb">CORE_DECLARE_NVIC_STATE</a> <br  />
 <a class="el" href="group__core.html#gaed344c90cda4ba26bc1753621404ef3f">CORE_ENTER_NVIC()</a> <br  />
 <a class="el" href="group__core.html#ga65a6e410088e47a9da533583371ac598">CORE_EXIT_NVIC()</a> <br  />
 <a class="el" href="group__core.html#ga8d8bb1ba3793bf2a876db528ce4fa38c">@n</a> These macros implement NVIC mask sections in a similar fashion as described above for ATOMIC sections. See <a class="el" href="#core_examples">Examples</a> for an example.</p>
<p>Refer to <em>Macros</em> or <em>Macro Definition Documentation</em> below for a full list of macros. <br  />
 </p>
<h1><a class="anchor" id="core_reimplementation"></a>
API reimplementation</h1>
<p>Most of the functions in the API are implemented as weak functions. This means that it is easy to reimplement when special needs arise. Shown below is a reimplementation of CRITICAL sections suitable if FreeRTOS OS is used: </p><div class="fragment"><div class="line"><a class="code hl_typedef" href="group__core.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> <a class="code hl_function" href="group__core.html#gaad120bd5b22253eab8b42bca9c551cad">CORE_EnterCritical</a>(<span class="keywordtype">void</span>)</div>
<div class="line">{</div>
<div class="line">  vPortEnterCritical();</div>
<div class="line">  <span class="keywordflow">return</span> 0;</div>
<div class="line">}</div>
<div class="line"> </div>
<div class="line"><span class="keywordtype">void</span> <a class="code hl_function" href="group__core.html#ga9f608029001648939e15102bba7f7a9f">CORE_ExitCritical</a>(<a class="code hl_typedef" href="group__core.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a> irqState)</div>
<div class="line">{</div>
<div class="line">  (void)irqState;</div>
<div class="line">  vPortExitCritical();</div>
<div class="line">}</div>
<div class="ttc" id="agroup__core_html_ga4b715be4b95b8b0ac6c7b188f517177b"><div class="ttname"><a href="group__core.html#ga4b715be4b95b8b0ac6c7b188f517177b">CORE_irqState_t</a></div><div class="ttdeci">uint32_t CORE_irqState_t</div><div class="ttdef"><b>Definition</b> em_core_generic.h:146</div></div>
<div class="ttc" id="agroup__core_html_ga9f608029001648939e15102bba7f7a9f"><div class="ttname"><a href="group__core.html#ga9f608029001648939e15102bba7f7a9f">CORE_ExitCritical</a></div><div class="ttdeci">void CORE_ExitCritical(CORE_irqState_t irqState)</div><div class="ttdoc">Exit a CRITICAL section.</div><div class="ttdef"><b>Definition</b> em_core.c:368</div></div>
<div class="ttc" id="agroup__core_html_gaad120bd5b22253eab8b42bca9c551cad"><div class="ttname"><a href="group__core.html#gaad120bd5b22253eab8b42bca9c551cad">CORE_EnterCritical</a></div><div class="ttdeci">CORE_irqState_t CORE_EnterCritical(void)</div><div class="ttdoc">Enter a CRITICAL section.</div><div class="ttdef"><b>Definition</b> em_core.c:347</div></div>
</div><!-- fragment --><p> Also note that CORE_Enter/ExitCritical() are not implemented as inline functions. As a result, reimplementations will be possible even when original implementations are inside a linked library.</p>
<p>Some RTOSes must be notified on interrupt handler entry and exit. Macros <a class="el" href="#ae4ec0cf323631243d122be29ed5624c6">CORE_INTERRUPT_ENTRY()</a> and <a class="el" href="#a672ddcad939a4b922b35204d6a857027">CORE_INTERRUPT_EXIT()</a> are suitable placeholders for inserting such code. Insert these macros in all your interrupt handlers and then override the default macro implementations. This is an example if uC/OS is used: </p><div class="fragment"><div class="line"><span class="comment">// In emlib_config.h:</span></div>
<div class="line"> </div>
<div class="line"><span class="preprocessor">#define CORE_INTERRUPT_ENTRY()   OSIntEnter()</span></div>
<div class="line"><span class="preprocessor">#define CORE_INTERRUPT_EXIT()    OSIntExit()</span></div>
</div><!-- fragment --><p> <br  />
 </p>
<h1><a class="anchor" id="core_vector_tables"></a>
Interrupt vector tables</h1>
<p>When using RAM based interrupt vector tables it is the user's responsibility to allocate the table space correctly. The tables must be aligned as specified in the CPU reference manual.</p>
<p><a class="el" href="group__core.html#gaea8eb75f2f2a86503a47bf96c76ae332">@n</a> Initialize a RAM based vector table by copying table entries from a source vector table to a target table. VTOR is set to the address of the target vector table.</p>
<p><br  />
 <a class="el" href="group__core.html#ga68c6a016bb6c8b59618aa256a718e8f0">CORE_GetNvicRamTableHandler()</a> <br  />
 <a class="el" href="group__core.html#gaff18df16b51922db178fed08846f2814">@n</a> Use these functions to get or set the interrupt handler for a specific IRQn. They both use the interrupt vector table defined by the current VTOR register value. <br  />
 </p>
<h1><a class="anchor" id="core_max_timing"></a>
Maximum Interrupt Disabled Time</h1>
<p>The maximum time spent (in cycles) in critical and atomic sections can be measured for performance and interrupt latency analysis. To enable the timings, use the SL_EMLIB_CORE_ENABLE_INTERRUPT_DISABLED_TIMING configuration option. When enabled, the functions <br  />
 CORE_get_max_time_critical_section() <br  />
 CORE_get_max_time_atomic_section() <br  />
 can be used to get the max timings since startup. <br  />
 </p>
<h1><a class="anchor" id="core_examples"></a>
Examples</h1>
<p>Implement an NVIC critical section: </p><div class="fragment"><div class="line">{</div>
<div class="line">  <a class="code hl_define" href="group__core.html#ga116f3ebd47a391ed8f3eeccdc7b644bc">CORE_DECLARE_NVIC_ZEROMASK</a>(mask); <span class="comment">// A zero initialized NVIC disable mask</span></div>
<div class="line"> </div>
<div class="line">  <span class="comment">// Set mask bits for IRQs to block in the NVIC critical section.</span></div>
<div class="line">  <span class="comment">// In many cases, you can create the disable mask once upon application</span></div>
<div class="line">  <span class="comment">// startup and use the mask globally throughout the application lifetime.</span></div>
<div class="line">  <a class="code hl_function" href="group__core.html#ga74cc1f2c3a9c786f1108eba8305b4a02">CORE_NvicMaskSetIRQ</a>(<a class="code hl_enumvalue" href="group___e_f_m32_g_g990_f1024.html#gga666eb0caeb12ec0e281415592ae89083aec264fbd30773baa0059e993260b845a">LEUART0_IRQn</a>, &amp;mask);</div>
<div class="line">  <a class="code hl_function" href="group__core.html#ga74cc1f2c3a9c786f1108eba8305b4a02">CORE_NvicMaskSetIRQ</a>(<a class="code hl_enumvalue" href="group___e_f_m32_g_g990_f1024.html#gga666eb0caeb12ec0e281415592ae89083ae51ac365d90523f2d68ec5689b4d1c9c">VCMP_IRQn</a>,    &amp;mask);</div>
<div class="line"> </div>
<div class="line">  <span class="comment">// Enter NVIC critical section with the disable mask</span></div>
<div class="line">  <a class="code hl_define" href="group__core.html#ga8d8bb1ba3793bf2a876db528ce4fa38c">CORE_NVIC_SECTION</a>(&amp;mask,</div>
<div class="line">    ...</div>
<div class="line">    ... your code goes here ...</div>
<div class="line">    ...</div>
<div class="line">  )</div>
<div class="line">}</div>
<div class="ttc" id="agroup___e_f_m32_g_g990_f1024_html_gga666eb0caeb12ec0e281415592ae89083ae51ac365d90523f2d68ec5689b4d1c9c"><div class="ttname"><a href="group___e_f_m32_g_g990_f1024.html#gga666eb0caeb12ec0e281415592ae89083ae51ac365d90523f2d68ec5689b4d1c9c">VCMP_IRQn</a></div><div class="ttdeci">@ VCMP_IRQn</div><div class="ttdef"><b>Definition</b> efm32gg990f1024.h:102</div></div>
<div class="ttc" id="agroup___e_f_m32_g_g990_f1024_html_gga666eb0caeb12ec0e281415592ae89083aec264fbd30773baa0059e993260b845a"><div class="ttname"><a href="group___e_f_m32_g_g990_f1024.html#gga666eb0caeb12ec0e281415592ae89083aec264fbd30773baa0059e993260b845a">LEUART0_IRQn</a></div><div class="ttdeci">@ LEUART0_IRQn</div><div class="ttdef"><b>Definition</b> efm32gg990f1024.h:93</div></div>
<div class="ttc" id="agroup__core_html_ga116f3ebd47a391ed8f3eeccdc7b644bc"><div class="ttname"><a href="group__core.html#ga116f3ebd47a391ed8f3eeccdc7b644bc">CORE_DECLARE_NVIC_ZEROMASK</a></div><div class="ttdeci">#define CORE_DECLARE_NVIC_ZEROMASK(x)</div><div class="ttdef"><b>Definition</b> em_core.h:138</div></div>
<div class="ttc" id="agroup__core_html_ga74cc1f2c3a9c786f1108eba8305b4a02"><div class="ttname"><a href="group__core.html#ga74cc1f2c3a9c786f1108eba8305b4a02">CORE_NvicMaskSetIRQ</a></div><div class="ttdeci">void CORE_NvicMaskSetIRQ(IRQn_Type irqN, CORE_nvicMask_t *mask)</div><div class="ttdoc">Utility function to set an IRQn bit in a NVIC enable/disable mask.</div><div class="ttdef"><b>Definition</b> em_core.c:654</div></div>
<div class="ttc" id="agroup__core_html_ga8d8bb1ba3793bf2a876db528ce4fa38c"><div class="ttname"><a href="group__core.html#ga8d8bb1ba3793bf2a876db528ce4fa38c">CORE_NVIC_SECTION</a></div><div class="ttdeci">#define CORE_NVIC_SECTION(mask, yourcode)</div><div class="ttdef"><b>Definition</b> em_core.h:155</div></div>
</div><!-- fragment --><p> <br  />
 </p>
<h1><a class="anchor" id="core_porting"></a>
Porting from em_int</h1>
<p>Existing code using INT_Enable() and INT_Disable() must be ported to the em_core API. While em_int used, a global counter to store the interrupt state, em_core uses a local variable. Any usage of INT_Disable(), therefore, needs to be replaced with a declaration of the interrupt state variable before entering the critical section.</p>
<p>Since the state variable is in local scope, the critical section exit needs to occur within the scope of the variable. If multiple nested critical sections are used, each needs to have its own state variable in its own scope.</p>
<p>In many cases, completely disabling all interrupts using CRITICAL sections might be more heavy-handed than needed. When porting, consider whether other types of sections, such as ATOMIC or NVIC mask, can be used to only disable a subset of the interrupts.</p>
<p>Replacing em_int calls with em_core function calls: </p><div class="fragment"><div class="line"><span class="keywordtype">void</span> func(<span class="keywordtype">void</span>)</div>
<div class="line">{</div>
<div class="line">  <span class="comment">// INT_Disable();</span></div>
<div class="line">  <a class="code hl_define" href="group__core.html#ga770acbc9bf18f2204fd1d81c65bcad07">CORE_DECLARE_IRQ_STATE</a>;</div>
<div class="line">  <a class="code hl_define" href="group__core.html#ga3fd462e452e25b08b0c4277997ca7900">CORE_ENTER_ATOMIC</a>();</div>
<div class="line">    .</div>
<div class="line">    .</div>
<div class="line">    .</div>
<div class="line">  <span class="comment">// INT_Enable();</span></div>
<div class="line">  <a class="code hl_define" href="group__core.html#ga3190046f0bfe04980d45e624652f6c08">CORE_EXIT_ATOMIC</a>();</div>
<div class="line">}</div>
</div><!-- fragment --><p> Placeholder for optional interrupt handler entry code. This might be needed when working with an RTOS. </p>

</div>
</div>
<a id="a672ddcad939a4b922b35204d6a857027" name="a672ddcad939a4b922b35204d6a857027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672ddcad939a4b922b35204d6a857027">&#9670;&#160;</a></span>CORE_INTERRUPT_EXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CORE_INTERRUPT_EXIT</td>
          <td>(</td>
          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Placeholder for optional interrupt handler exit code. This might be needed when working with an RTOS. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
