$date
	Sat Sep 05 15:13:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 3 ! out03 [2:0] $end
$var wire 1 " out01 $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % clk $end
$var reg 1 & reset01 $end
$var reg 1 ' reset03 $end
$var reg 1 ( upNotDown $end
$scope module Ejercicio01 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % clk $end
$var wire 1 ) nodo1 $end
$var wire 1 & reset $end
$var wire 1 " y $end
$var wire 2 * estado_siguiente [1:0] $end
$var reg 2 + estado [1:0] $end
$upscope $end
$scope module contador $end
$var wire 1 % clk $end
$var wire 1 , n1 $end
$var wire 1 - n10 $end
$var wire 1 . n2 $end
$var wire 1 / n3 $end
$var wire 1 0 n4 $end
$var wire 1 1 n5 $end
$var wire 1 2 n6 $end
$var wire 1 3 n7 $end
$var wire 1 4 n8 $end
$var wire 1 5 n9 $end
$var wire 1 ' reset $end
$var wire 3 6 salida [2:0] $end
$var wire 1 ( upNotDown $end
$var wire 3 7 estado_siguiente [2:0] $end
$var reg 3 8 estado [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 8
bx 7
bx 6
05
04
x3
x2
01
x0
x/
x.
x-
0,
bx +
bx *
x)
1(
0'
0&
0%
x$
x#
x"
bx !
$end
#1
b1 7
13
b0x *
0.
00
0-
0"
0)
0/
02
b0 !
b0 6
b0 8
b0 +
1'
1&
#2
0'
0&
#3
b0 *
0$
0#
#10
b11 7
10
b1 !
b1 6
b1 8
1%
#20
0%
1$
#30
b10 7
03
b11 !
b11 6
b11 8
1%
#40
b1 *
0%
0$
1#
#50
b110 7
b0 *
1.
00
12
b1 +
b10 !
b10 6
b10 8
1%
#60
0%
#70
b1 *
b111 7
1-
b0 +
b110 !
b110 6
b110 8
1%
#80
0%
#90
b0 *
0.
b101 7
02
1/
b1 +
b111 !
b111 6
b111 8
1%
#100
0%
#110
b1 *
b100 7
0-
b0 +
b101 !
b101 6
b101 8
1%
#120
0%
#130
b0 *
b0 7
0/
b1 +
b100 !
b100 6
b100 8
1%
#140
b101 7
b10 *
1,
14
0%
1$
0(
#150
b111 7
0,
1"
1)
b10 *
11
1/
b10 +
b101 !
b101 6
b101 8
1%
#160
b0 *
0"
0)
0%
0$
#170
b110 7
b1 *
04
b0 +
b111 !
b111 6
b111 8
1%
#180
0%
#190
b0 *
b10 7
01
12
0/
b1 +
b110 !
b110 6
b110 8
1%
#200
b10 *
0%
1$
#210
b11 7
15
1"
1)
b10 *
b10 +
b10 !
b10 6
b10 8
1%
#220
b0 *
0"
0)
0%
0$
0#
#230
b1 7
02
b0 +
b11 !
b11 6
b11 8
1%
#240
0%
