vendor_name = ModelSim
source_file = 1, C:/cmos_dig_21/adc_try4/I2C_slave.vhd
source_file = 1, C:/cmos_dig_21/adc_try4/debounce.vhd
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/ADC_2.qip
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/ADC_2.vhd
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/altera_up_avalon_adv_adc.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/altera_modular_adc_control.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/altera_modular_adc_control_fsm.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/altera_modular_adc_sample_store.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/altera_modular_adc_sequencer.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/altera_modular_adc_sequencer_csr.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/chsel_code_converter_sw_to_hw.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
source_file = 1, C:/cmos_dig_21/adc_try4/ADC_2/synthesis/submodules/ADC_2_adc_mega_0.v
source_file = 1, C:/cmos_dig_21/adc_try4/adc_try4.vhd
source_file = 1, C:/cmos_dig_21/adc_try4/bin_a_bcd_12.vhd
source_file = 1, C:/cmos_dig_21/adc_try4/hex7seg.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/cmos_dig_21/adc_try4/db/max10_adc_pll_altpll.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/cmos_dig_21/adc_try4/db/scfifo_ds61.tdf
source_file = 1, C:/cmos_dig_21/adc_try4/db/a_dpfifo_3o41.tdf
source_file = 1, C:/cmos_dig_21/adc_try4/db/a_fefifo_c6e.tdf
source_file = 1, C:/cmos_dig_21/adc_try4/db/cntr_337.tdf
source_file = 1, C:/cmos_dig_21/adc_try4/db/altsyncram_rqn1.tdf
source_file = 1, C:/cmos_dig_21/adc_try4/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/cmos_dig_21/adc_try4/db/altsyncram_v5s1.tdf
design_name = adc_try4
instance = comp, \seg_0[0]~output\, seg_0[0]~output, adc_try4, 1
instance = comp, \seg_0[1]~output\, seg_0[1]~output, adc_try4, 1
instance = comp, \seg_0[2]~output\, seg_0[2]~output, adc_try4, 1
instance = comp, \seg_0[3]~output\, seg_0[3]~output, adc_try4, 1
instance = comp, \seg_0[4]~output\, seg_0[4]~output, adc_try4, 1
instance = comp, \seg_0[5]~output\, seg_0[5]~output, adc_try4, 1
instance = comp, \seg_0[6]~output\, seg_0[6]~output, adc_try4, 1
instance = comp, \seg_1[0]~output\, seg_1[0]~output, adc_try4, 1
instance = comp, \seg_1[1]~output\, seg_1[1]~output, adc_try4, 1
instance = comp, \seg_1[2]~output\, seg_1[2]~output, adc_try4, 1
instance = comp, \seg_1[3]~output\, seg_1[3]~output, adc_try4, 1
instance = comp, \seg_1[4]~output\, seg_1[4]~output, adc_try4, 1
instance = comp, \seg_1[5]~output\, seg_1[5]~output, adc_try4, 1
instance = comp, \seg_1[6]~output\, seg_1[6]~output, adc_try4, 1
instance = comp, \seg_2[0]~output\, seg_2[0]~output, adc_try4, 1
instance = comp, \seg_2[1]~output\, seg_2[1]~output, adc_try4, 1
instance = comp, \seg_2[2]~output\, seg_2[2]~output, adc_try4, 1
instance = comp, \seg_2[3]~output\, seg_2[3]~output, adc_try4, 1
instance = comp, \seg_2[4]~output\, seg_2[4]~output, adc_try4, 1
instance = comp, \seg_2[5]~output\, seg_2[5]~output, adc_try4, 1
instance = comp, \seg_2[6]~output\, seg_2[6]~output, adc_try4, 1
instance = comp, \seg_3[0]~output\, seg_3[0]~output, adc_try4, 1
instance = comp, \seg_3[1]~output\, seg_3[1]~output, adc_try4, 1
instance = comp, \seg_3[2]~output\, seg_3[2]~output, adc_try4, 1
instance = comp, \seg_3[3]~output\, seg_3[3]~output, adc_try4, 1
instance = comp, \seg_3[4]~output\, seg_3[4]~output, adc_try4, 1
instance = comp, \seg_3[5]~output\, seg_3[5]~output, adc_try4, 1
instance = comp, \seg_3[6]~output\, seg_3[6]~output, adc_try4, 1
instance = comp, \S[0]~output\, S[0]~output, adc_try4, 1
instance = comp, \S[1]~output\, S[1]~output, adc_try4, 1
instance = comp, \S[2]~output\, S[2]~output, adc_try4, 1
instance = comp, \S[3]~output\, S[3]~output, adc_try4, 1
instance = comp, \scl~output\, scl~output, adc_try4, 1
instance = comp, \sda~output\, sda~output, adc_try4, 1
instance = comp, \clk~input\, clk~input, adc_try4, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, adc_try4, 1
instance = comp, \scl~input\, scl~input, adc_try4, 1
instance = comp, \i2cSlave|scl_reg~0\, i2cSlave|scl_reg~0, adc_try4, 1
instance = comp, \i2cSlave|scl_reg\, i2cSlave|scl_reg, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|process_0~0\, i2cSlave|SCL_debounce|process_0~0, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|counter[1]~0\, i2cSlave|SCL_debounce|counter[1]~0, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|counter[1]\, i2cSlave|SCL_debounce|counter[1], adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|signal_in_reg~0\, i2cSlave|SCL_debounce|signal_in_reg~0, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|signal_in_reg\, i2cSlave|SCL_debounce|signal_in_reg, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|state_reg~2\, i2cSlave|SCL_debounce|state_reg~2, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|state_reg~3\, i2cSlave|SCL_debounce|state_reg~3, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|state_reg\, i2cSlave|SCL_debounce|state_reg, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|counter[0]~1\, i2cSlave|SCL_debounce|counter[0]~1, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|counter[0]\, i2cSlave|SCL_debounce|counter[0], adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|out_reg~0\, i2cSlave|SCL_debounce|out_reg~0, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|out_reg~1\, i2cSlave|SCL_debounce|out_reg~1, adc_try4, 1
instance = comp, \i2cSlave|SCL_debounce|out_reg\, i2cSlave|SCL_debounce|out_reg, adc_try4, 1
instance = comp, \i2cSlave|scl_prev_reg~0\, i2cSlave|scl_prev_reg~0, adc_try4, 1
instance = comp, \i2cSlave|scl_prev_reg\, i2cSlave|scl_prev_reg, adc_try4, 1
instance = comp, \i2cSlave|process_0~1\, i2cSlave|process_0~1, adc_try4, 1
instance = comp, \i2cSlave|scl_falling_reg\, i2cSlave|scl_falling_reg, adc_try4, 1
instance = comp, \i2cSlave|Add0~0\, i2cSlave|Add0~0, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[2]~11\, i2cSlave|bits_processed_reg[2]~11, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[2]\, i2cSlave|bits_processed_reg[2], adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~3\, i2cSlave|bits_processed_reg[0]~3, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[3]~12\, i2cSlave|bits_processed_reg[3]~12, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[3]\, i2cSlave|bits_processed_reg[3], adc_try4, 1
instance = comp, \i2cSlave|process_0~0\, i2cSlave|process_0~0, adc_try4, 1
instance = comp, \i2cSlave|scl_rising_reg\, i2cSlave|scl_rising_reg, adc_try4, 1
instance = comp, \sda~input\, sda~input, adc_try4, 1
instance = comp, \i2cSlave|sda_reg~0\, i2cSlave|sda_reg~0, adc_try4, 1
instance = comp, \i2cSlave|sda_reg\, i2cSlave|sda_reg, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|process_0~0\, i2cSlave|SDA_debounce|process_0~0, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|counter[1]~0\, i2cSlave|SDA_debounce|counter[1]~0, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|counter[1]\, i2cSlave|SDA_debounce|counter[1], adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|signal_in_reg~0\, i2cSlave|SDA_debounce|signal_in_reg~0, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|signal_in_reg\, i2cSlave|SDA_debounce|signal_in_reg, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|state_reg~2\, i2cSlave|SDA_debounce|state_reg~2, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|state_reg~3\, i2cSlave|SDA_debounce|state_reg~3, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|state_reg\, i2cSlave|SDA_debounce|state_reg, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|counter[0]~1\, i2cSlave|SDA_debounce|counter[0]~1, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|counter[0]\, i2cSlave|SDA_debounce|counter[0], adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|out_reg~0\, i2cSlave|SDA_debounce|out_reg~0, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|out_reg~1\, i2cSlave|SDA_debounce|out_reg~1, adc_try4, 1
instance = comp, \i2cSlave|SDA_debounce|out_reg\, i2cSlave|SDA_debounce|out_reg, adc_try4, 1
instance = comp, \i2cSlave|sda_prev_reg~0\, i2cSlave|sda_prev_reg~0, adc_try4, 1
instance = comp, \i2cSlave|sda_prev_reg\, i2cSlave|sda_prev_reg, adc_try4, 1
instance = comp, \i2cSlave|process_0~2\, i2cSlave|process_0~2, adc_try4, 1
instance = comp, \i2cSlave|stop_reg\, i2cSlave|stop_reg, adc_try4, 1
instance = comp, \rst~input\, rst~input, adc_try4, 1
instance = comp, \i2cSlave|start_reg~0\, i2cSlave|start_reg~0, adc_try4, 1
instance = comp, \i2cSlave|start_reg\, i2cSlave|start_reg, adc_try4, 1
instance = comp, \i2cSlave|state_reg~28\, i2cSlave|state_reg~28, adc_try4, 1
instance = comp, \i2cSlave|continue_reg~1\, i2cSlave|continue_reg~1, adc_try4, 1
instance = comp, \i2cSlave|continue_reg\, i2cSlave|continue_reg, adc_try4, 1
instance = comp, \i2cSlave|state_reg~45\, i2cSlave|state_reg~45, adc_try4, 1
instance = comp, \i2cSlave|state_reg.read_ack_got_rising\, i2cSlave|state_reg.read_ack_got_rising, adc_try4, 1
instance = comp, \i2cSlave|state_reg~27\, i2cSlave|state_reg~27, adc_try4, 1
instance = comp, \i2cSlave|state_reg~46\, i2cSlave|state_reg~46, adc_try4, 1
instance = comp, \i2cSlave|state_reg.read_stop\, i2cSlave|state_reg.read_stop, adc_try4, 1
instance = comp, \i2cSlave|state_reg~32\, i2cSlave|state_reg~32, adc_try4, 1
instance = comp, \i2cSlave|state_reg~33\, i2cSlave|state_reg~33, adc_try4, 1
instance = comp, \i2cSlave|state_reg~34\, i2cSlave|state_reg~34, adc_try4, 1
instance = comp, \i2cSlave|state_reg~35\, i2cSlave|state_reg~35, adc_try4, 1
instance = comp, \i2cSlave|LessThan0~0\, i2cSlave|LessThan0~0, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[1]~2\, i2cSlave|addr_reg[1]~2, adc_try4, 1
instance = comp, \i2cSlave|data_reg[2]~3\, i2cSlave|data_reg[2]~3, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[3]~8\, i2cSlave|addr_reg[3]~8, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[3]\, i2cSlave|addr_reg[3], adc_try4, 1
instance = comp, \i2cSlave|addr_reg[0]~0\, i2cSlave|addr_reg[0]~0, adc_try4, 1
instance = comp, \i2cSlave|data_reg[0]~2\, i2cSlave|data_reg[0]~2, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[0]~5\, i2cSlave|addr_reg[0]~5, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[0]\, i2cSlave|addr_reg[0], adc_try4, 1
instance = comp, \i2cSlave|addr_reg[1]~6\, i2cSlave|addr_reg[1]~6, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[1]\, i2cSlave|addr_reg[1], adc_try4, 1
instance = comp, \i2cSlave|addr_reg[2]~7\, i2cSlave|addr_reg[2]~7, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[2]\, i2cSlave|addr_reg[2], adc_try4, 1
instance = comp, \i2cSlave|state_reg~19\, i2cSlave|state_reg~19, adc_try4, 1
instance = comp, \i2cSlave|data_reg[4]~0\, i2cSlave|data_reg[4]~0, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[4]~1\, i2cSlave|addr_reg[4]~1, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[4]\, i2cSlave|addr_reg[4], adc_try4, 1
instance = comp, \i2cSlave|addr_reg[5]~3\, i2cSlave|addr_reg[5]~3, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[5]\, i2cSlave|addr_reg[5], adc_try4, 1
instance = comp, \i2cSlave|data_reg[6]~1\, i2cSlave|data_reg[6]~1, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[6]~4\, i2cSlave|addr_reg[6]~4, adc_try4, 1
instance = comp, \i2cSlave|addr_reg[6]\, i2cSlave|addr_reg[6], adc_try4, 1
instance = comp, \i2cSlave|state_reg~18\, i2cSlave|state_reg~18, adc_try4, 1
instance = comp, \i2cSlave|state_reg~20\, i2cSlave|state_reg~20, adc_try4, 1
instance = comp, \i2cSlave|state_reg~36\, i2cSlave|state_reg~36, adc_try4, 1
instance = comp, \i2cSlave|state_reg.answer_ack_start\, i2cSlave|state_reg.answer_ack_start, adc_try4, 1
instance = comp, \i2cSlave|state_reg~23\, i2cSlave|state_reg~23, adc_try4, 1
instance = comp, \i2cSlave|state_reg~26\, i2cSlave|state_reg~26, adc_try4, 1
instance = comp, \i2cSlave|state_reg~29\, i2cSlave|state_reg~29, adc_try4, 1
instance = comp, \i2cSlave|state_reg~22\, i2cSlave|state_reg~22, adc_try4, 1
instance = comp, \i2cSlave|state_reg~30\, i2cSlave|state_reg~30, adc_try4, 1
instance = comp, \i2cSlave|state_reg.read\, i2cSlave|state_reg.read, adc_try4, 1
instance = comp, \i2cSlave|state_reg~24\, i2cSlave|state_reg~24, adc_try4, 1
instance = comp, \i2cSlave|state_reg~39\, i2cSlave|state_reg~39, adc_try4, 1
instance = comp, \i2cSlave|state_reg.read_ack_start\, i2cSlave|state_reg.read_ack_start, adc_try4, 1
instance = comp, \i2cSlave|continue_reg~0\, i2cSlave|continue_reg~0, adc_try4, 1
instance = comp, \i2cSlave|state_reg~25\, i2cSlave|state_reg~25, adc_try4, 1
instance = comp, \i2cSlave|state_reg~37\, i2cSlave|state_reg~37, adc_try4, 1
instance = comp, \i2cSlave|state_reg~38\, i2cSlave|state_reg~38, adc_try4, 1
instance = comp, \i2cSlave|state_reg~40\, i2cSlave|state_reg~40, adc_try4, 1
instance = comp, \i2cSlave|state_reg~41\, i2cSlave|state_reg~41, adc_try4, 1
instance = comp, \i2cSlave|state_reg.get_address_and_cmd\, i2cSlave|state_reg.get_address_and_cmd, adc_try4, 1
instance = comp, \i2cSlave|cmd_reg~0\, i2cSlave|cmd_reg~0, adc_try4, 1
instance = comp, \i2cSlave|cmd_reg~1\, i2cSlave|cmd_reg~1, adc_try4, 1
instance = comp, \i2cSlave|cmd_reg\, i2cSlave|cmd_reg, adc_try4, 1
instance = comp, \i2cSlave|state_reg~42\, i2cSlave|state_reg~42, adc_try4, 1
instance = comp, \i2cSlave|state_reg.write\, i2cSlave|state_reg.write, adc_try4, 1
instance = comp, \i2cSlave|state_reg~31\, i2cSlave|state_reg~31, adc_try4, 1
instance = comp, \i2cSlave|state_reg~43\, i2cSlave|state_reg~43, adc_try4, 1
instance = comp, \i2cSlave|state_reg~44\, i2cSlave|state_reg~44, adc_try4, 1
instance = comp, \i2cSlave|state_reg.idle\, i2cSlave|state_reg.idle, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~4\, i2cSlave|bits_processed_reg[0]~4, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~1\, i2cSlave|bits_processed_reg[0]~1, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~2\, i2cSlave|bits_processed_reg[0]~2, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~5\, i2cSlave|bits_processed_reg[0]~5, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~0\, i2cSlave|bits_processed_reg[0]~0, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~6\, i2cSlave|bits_processed_reg[0]~6, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[0]~10\, i2cSlave|bits_processed_reg[0]~10, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[0]\, i2cSlave|bits_processed_reg[0], adc_try4, 1
instance = comp, \i2cSlave|process_1~0\, i2cSlave|process_1~0, adc_try4, 1
instance = comp, \i2cSlave|process_1~1\, i2cSlave|process_1~1, adc_try4, 1
instance = comp, \i2cSlave|state_reg~21\, i2cSlave|state_reg~21, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[3]~7\, i2cSlave|bits_processed_reg[3]~7, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[3]~8\, i2cSlave|bits_processed_reg[3]~8, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[1]~9\, i2cSlave|bits_processed_reg[1]~9, adc_try4, 1
instance = comp, \i2cSlave|bits_processed_reg[1]\, i2cSlave|bits_processed_reg[1], adc_try4, 1
instance = comp, \i2cSlave|data_reg[1]~6\, i2cSlave|data_reg[1]~6, adc_try4, 1
instance = comp, \i2cSlave|data_reg[1]~12\, i2cSlave|data_reg[1]~12, adc_try4, 1
instance = comp, \i2cSlave|data_reg[1]\, i2cSlave|data_reg[1], adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[2]~feeder\, i2cSlave|data_from_master_reg[2]~feeder, adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[7]~0\, i2cSlave|data_from_master_reg[7]~0, adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[2]\, i2cSlave|data_from_master_reg[2], adc_try4, 1
instance = comp, \i2cSlave|data_reg[0]~4\, i2cSlave|data_reg[0]~4, adc_try4, 1
instance = comp, \i2cSlave|data_reg[4]~10\, i2cSlave|data_reg[4]~10, adc_try4, 1
instance = comp, \i2cSlave|data_reg[4]\, i2cSlave|data_reg[4], adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[5]\, i2cSlave|data_from_master_reg[5], adc_try4, 1
instance = comp, \i2cSlave|data_reg[5]~9\, i2cSlave|data_reg[5]~9, adc_try4, 1
instance = comp, \i2cSlave|data_reg[5]\, i2cSlave|data_reg[5], adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[6]~feeder\, i2cSlave|data_from_master_reg[6]~feeder, adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[6]\, i2cSlave|data_from_master_reg[6], adc_try4, 1
instance = comp, \i2cSlave|data_reg[6]~11\, i2cSlave|data_reg[6]~11, adc_try4, 1
instance = comp, \i2cSlave|data_reg[6]\, i2cSlave|data_reg[6], adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[7]\, i2cSlave|data_from_master_reg[7], adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[0]~feeder\, i2cSlave|data_from_master_reg[0]~feeder, adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[0]\, i2cSlave|data_from_master_reg[0], adc_try4, 1
instance = comp, \i2cSlave|data_reg[0]~8\, i2cSlave|data_reg[0]~8, adc_try4, 1
instance = comp, \i2cSlave|data_reg[0]\, i2cSlave|data_reg[0], adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[1]~feeder\, i2cSlave|data_from_master_reg[1]~feeder, adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[1]\, i2cSlave|data_from_master_reg[1], adc_try4, 1
instance = comp, \i2cSlave|data_reg[3]~7\, i2cSlave|data_reg[3]~7, adc_try4, 1
instance = comp, \i2cSlave|data_reg[3]\, i2cSlave|data_reg[3], adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[4]\, i2cSlave|data_from_master_reg[4], adc_try4, 1
instance = comp, \i2cSlave|data_reg[2]~5\, i2cSlave|data_reg[2]~5, adc_try4, 1
instance = comp, \i2cSlave|data_reg[2]\, i2cSlave|data_reg[2], adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[3]~feeder\, i2cSlave|data_from_master_reg[3]~feeder, adc_try4, 1
instance = comp, \i2cSlave|data_from_master_reg[3]\, i2cSlave|data_from_master_reg[3], adc_try4, 1
instance = comp, \Mux0~0\, Mux0~0, adc_try4, 1
instance = comp, \Mux0~1\, Mux0~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|currState.resetState~feeder\, adc2|adc_mega_0|ADC_CTRL|currState.resetState~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|currState.resetState\, adc2|adc_mega_0|ADC_CTRL|currState.resetState, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|Selector0~0\, adc2|adc_mega_0|ADC_CTRL|Selector0~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|currState.idleState\, adc2|adc_mega_0|ADC_CTRL|currState.idleState, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|channel~2\, adc2|adc_mega_0|ADC_CTRL|channel~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|channel[2]~1\, adc2|adc_mega_0|ADC_CTRL|channel[2]~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|channel[0]\, adc2|adc_mega_0|ADC_CTRL|channel[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|channel~0\, adc2|adc_mega_0|ADC_CTRL|channel~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|channel[1]\, adc2|adc_mega_0|ADC_CTRL|channel[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|Add0~0\, adc2|adc_mega_0|ADC_CTRL|Add0~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|channel~3\, adc2|adc_mega_0|ADC_CTRL|channel~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|channel[2]\, adc2|adc_mega_0|ADC_CTRL|channel[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|Add0~1\, adc2|adc_mega_0|ADC_CTRL|Add0~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|channel~4\, adc2|adc_mega_0|ADC_CTRL|channel~4, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|channel[3]\, adc2|adc_mega_0|ADC_CTRL|channel[3], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|nextState.doneConversionState~0\, adc2|adc_mega_0|ADC_CTRL|nextState.doneConversionState~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|nextState.doneConversionState~1\, adc2|adc_mega_0|ADC_CTRL|nextState.doneConversionState~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|currState.doneConversionState\, adc2|adc_mega_0|ADC_CTRL|currState.doneConversionState, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[6]~1\, adc2|adc_mega_0|CH0[6]~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|go~0\, adc2|adc_mega_0|go~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|go\, adc2|adc_mega_0|go, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|nextState.turnOnSequencerState~0\, adc2|adc_mega_0|ADC_CTRL|nextState.turnOnSequencerState~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|currState.turnOnSequencerState\, adc2|adc_mega_0|ADC_CTRL|currState.turnOnSequencerState, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|sequencer_on~0\, adc2|adc_mega_0|ADC_CTRL|sequencer_on~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|sequencer_on\, adc2|adc_mega_0|ADC_CTRL|sequencer_on, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|Selector1~0\, adc2|adc_mega_0|ADC_CTRL|Selector1~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]~8\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]~8, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_ready\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_ready, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|valid_req~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|valid_req~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_valid\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_valid, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector11~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector11~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector11~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector11~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~2\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.GETCMD_W~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.GETCMD_W~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD_W\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD_W, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector8~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector8~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PRE_CONV\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PRE_CONV, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector7~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector7~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|eoc_hl~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|eoc_hl~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector9~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector9~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|arc_to_conv\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|arc_to_conv, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|adc_pll|auto_generated|pll1\, adc2|adc_mega_0|ADC_CTRL|adc_pll|auto_generated|pll1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector0~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector0~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.IDLE\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.IDLE, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector1~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector1~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]~24\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]~24, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[1]~10\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[1]~10, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[1]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[2]~12\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[2]~12, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[2]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[3]~14\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[3]~14, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[3]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[3], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[4]~16\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[4]~16, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[4]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[4], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[5]~18\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[5]~18, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[5]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[5], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[6]~20\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[6]~20, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[6]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[6], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[7]~22\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[7]~22, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[7]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[7], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector2~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector2~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector18~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector18~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~2\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~3\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr14~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr14~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr16~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr16~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector18~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector18~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|usr_pwd\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|usr_pwd, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|usr_pwd~_wirecell\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|usr_pwd~_wirecell, adc_try4, 1
instance = comp, \~GND\, ~GND, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel_nxt[0]~2\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel_nxt[0]~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel_nxt[2]~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel_nxt[2]~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel_nxt[1]~3\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel_nxt[1]~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel[1]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel_nxt[2]~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel_nxt[2]~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel[2]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|slot_sel[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~3\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~4\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~4, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel[2]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector14~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector14~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|clk_dft_synch_dly\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|clk_dft_synch_dly, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector3~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector3~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector3~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector3~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~4\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~4, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~5\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~5, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[2]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector13~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector13~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_CH\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_CH, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector4~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector4~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector13~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector13~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[3]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[3], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector16~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector16~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~2\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel[1]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_channel[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector15~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector15~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[1]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr4~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr4~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr3~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr3~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr2~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr2~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr1~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr1~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr0~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|WideOr0~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|adcblock_instance|primitive_instance\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|adcblock_instance|primitive_instance, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector5~2\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector5~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector5~3\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector5~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector17~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector17~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|soc\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|soc, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|eoc_synch_dly\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|eoc_synch_dly, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV_DLY1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV_DLY1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|conv_dly1_s_flp\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|conv_dly1_s_flp, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|load_rsp\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|load_rsp, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_valid\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_valid, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_eop~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_eop~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_eop\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_eop, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|s_eop~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|s_eop~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|s_eop\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|s_eop, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|irq~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|irq~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|irq\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|irq, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|Selector1~1\, adc2|adc_mega_0|ADC_CTRL|Selector1~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|currState.pendingConversionState\, adc2|adc_mega_0|ADC_CTRL|currState.pendingConversionState, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|Selector2~0\, adc2|adc_mega_0|ADC_CTRL|Selector2~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|currState.readConversionState\, adc2|adc_mega_0|ADC_CTRL|currState.readConversionState, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|ram_rd_en_flp~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|ram_rd_en_flp~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|ram_rd_en_flp\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|ram_rd_en_flp, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[0]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[0]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|load_dout~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|load_dout~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[0]~6\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[0]~6, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|set_eop\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|set_eop, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[1]~8\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[1]~8, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[1]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[2]~10\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[2]~10, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[2]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[3]~12\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[3]~12, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[3]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[3], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[4]~14\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[4]~14, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[4]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[4], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[5]~16\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[5]~16, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[5]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[5], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|sample_store_address[0]~0\, adc2|adc_mega_0|ADC_CTRL|sample_store_address[0]~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|sample_store_address[1]~1\, adc2|adc_mega_0|ADC_CTRL|sample_store_address[1]~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|sample_store_address[2]~2\, adc2|adc_mega_0|ADC_CTRL|sample_store_address[2]~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|sample_store_address[3]~3\, adc2|adc_mega_0|ADC_CTRL|sample_store_address[3]~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[1]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[1]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[1]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~11\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~11, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[1]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[2]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[2]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[2]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~10\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~10, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[2]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[3]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[3]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[3]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[3], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~9\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~9, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[3]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[3], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[4]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[4]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[4]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[4], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~8\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~8, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[4]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[4], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[5]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[5]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[5]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[5], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~7\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~7, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[5]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[5], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[6]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[6]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[6]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[6], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~6\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~6, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[6]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[6], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[7]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[7]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[7]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[7], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~5\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~5, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[7]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[7], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[8]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[8], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[8]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[8], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[9]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[9]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[9]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[9], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~3\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[9]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[9], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[10]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[10]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[10]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[10], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~4\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~4, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[10]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[10], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[11]~feeder\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[11]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[11]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[11], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~2\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[11]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[11], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|u_ss_ram|altsyncram_component|auto_generated|ram_block1a0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|u_ss_ram|altsyncram_component|auto_generated|ram_block1a0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[10]~4\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[10]~4, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[10]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[10], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[10]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[10]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[3]~0\, adc2|adc_mega_0|ADC_CTRL|reading0[3]~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[3]~1\, adc2|adc_mega_0|ADC_CTRL|reading0[3]~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[10]\, adc2|adc_mega_0|ADC_CTRL|reading0[10], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~5\, adc2|adc_mega_0|CH0~5, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[10]\, adc2|adc_mega_0|CH0[10], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[8]~1\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[8]~1, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[8]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[8], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[8]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[8]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[8]\, adc2|adc_mega_0|ADC_CTRL|reading0[8], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~2\, adc2|adc_mega_0|CH0~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[8]\, adc2|adc_mega_0|CH0[8], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[7]~5\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[7]~5, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[7]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[7], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[7]\, adc2|adc_mega_0|ADC_CTRL|reading0[7], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~6\, adc2|adc_mega_0|CH0~6, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[7]\, adc2|adc_mega_0|CH0[7], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[6]~6\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[6]~6, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[6]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[6], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[6]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[6]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[6]\, adc2|adc_mega_0|ADC_CTRL|reading0[6], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~7\, adc2|adc_mega_0|CH0~7, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[6]\, adc2|adc_mega_0|CH0[6], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[9]~3\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[9]~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[9]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[9], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[9]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[9]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[9]\, adc2|adc_mega_0|ADC_CTRL|reading0[9], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~4\, adc2|adc_mega_0|CH0~4, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[9]\, adc2|adc_mega_0|CH0[9], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[5]~7\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[5]~7, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[5]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[5], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[5]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[5]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[5]\, adc2|adc_mega_0|ADC_CTRL|reading0[5], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~8\, adc2|adc_mega_0|CH0~8, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[5]\, adc2|adc_mega_0|CH0[5], adc_try4, 1
instance = comp, \bcd_conversion|z~69\, bcd_conversion|z~69, adc_try4, 1
instance = comp, \bcd_conversion|z~70\, bcd_conversion|z~70, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[11]~2\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[11]~2, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[11]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[11], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[11]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[11]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[11]\, adc2|adc_mega_0|ADC_CTRL|reading0[11], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~3\, adc2|adc_mega_0|CH0~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[11]\, adc2|adc_mega_0|CH0[11], adc_try4, 1
instance = comp, \bcd_conversion|z~68\, bcd_conversion|z~68, adc_try4, 1
instance = comp, \bcd_conversion|z~40\, bcd_conversion|z~40, adc_try4, 1
instance = comp, \bcd_conversion|LessThan0~0\, bcd_conversion|LessThan0~0, adc_try4, 1
instance = comp, \bcd_conversion|z~20\, bcd_conversion|z~20, adc_try4, 1
instance = comp, \bcd_conversion|z~18\, bcd_conversion|z~18, adc_try4, 1
instance = comp, \bcd_conversion|z~19\, bcd_conversion|z~19, adc_try4, 1
instance = comp, \bcd_conversion|z~41\, bcd_conversion|z~41, adc_try4, 1
instance = comp, \bcd_conversion|bcd[14]~23\, bcd_conversion|bcd[14]~23, adc_try4, 1
instance = comp, \bcd_conversion|z~23\, bcd_conversion|z~23, adc_try4, 1
instance = comp, \bcd_conversion|z~22\, bcd_conversion|z~22, adc_try4, 1
instance = comp, \bcd_conversion|z~21\, bcd_conversion|z~21, adc_try4, 1
instance = comp, \bcd_conversion|z~39\, bcd_conversion|z~39, adc_try4, 1
instance = comp, \bcd_conversion|z~56\, bcd_conversion|z~56, adc_try4, 1
instance = comp, \bcd_conversion|z~66\, bcd_conversion|z~66, adc_try4, 1
instance = comp, \bcd_conversion|z~64\, bcd_conversion|z~64, adc_try4, 1
instance = comp, \bcd_conversion|z~73\, bcd_conversion|z~73, adc_try4, 1
instance = comp, \bcd_conversion|z~74\, bcd_conversion|z~74, adc_try4, 1
instance = comp, \bcd_conversion|z~71\, bcd_conversion|z~71, adc_try4, 1
instance = comp, \bcd_conversion|z~72\, bcd_conversion|z~72, adc_try4, 1
instance = comp, \bcd_conversion|z~65\, bcd_conversion|z~65, adc_try4, 1
instance = comp, \bcd_conversion|z~26\, bcd_conversion|z~26, adc_try4, 1
instance = comp, \bcd_conversion|z~25\, bcd_conversion|z~25, adc_try4, 1
instance = comp, \bcd_conversion|z~24\, bcd_conversion|z~24, adc_try4, 1
instance = comp, \bcd_conversion|z~67\, bcd_conversion|z~67, adc_try4, 1
instance = comp, \bcd_conversion|z~55\, bcd_conversion|z~55, adc_try4, 1
instance = comp, \bcd_conversion|z~58\, bcd_conversion|z~58, adc_try4, 1
instance = comp, \bcd_conversion|z~63\, bcd_conversion|z~63, adc_try4, 1
instance = comp, \bcd_conversion|z~43\, bcd_conversion|z~43, adc_try4, 1
instance = comp, \bcd_conversion|z~44\, bcd_conversion|z~44, adc_try4, 1
instance = comp, \bcd_conversion|z~42\, bcd_conversion|z~42, adc_try4, 1
instance = comp, \bcd_conversion|z~28\, bcd_conversion|z~28, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[4]~8\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[4]~8, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[4]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[4], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[4]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[4]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[4]\, adc2|adc_mega_0|ADC_CTRL|reading0[4], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~9\, adc2|adc_mega_0|CH0~9, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[4]\, adc2|adc_mega_0|CH0[4], adc_try4, 1
instance = comp, \bcd_conversion|z~29\, bcd_conversion|z~29, adc_try4, 1
instance = comp, \bcd_conversion|z~27\, bcd_conversion|z~27, adc_try4, 1
instance = comp, \bcd_conversion|z~45\, bcd_conversion|z~45, adc_try4, 1
instance = comp, \bcd_conversion|z~54\, bcd_conversion|z~54, adc_try4, 1
instance = comp, \bcd_conversion|z~59\, bcd_conversion|z~59, adc_try4, 1
instance = comp, \bcd_conversion|LessThan14~0\, bcd_conversion|LessThan14~0, adc_try4, 1
instance = comp, \bcd_conversion|z~57\, bcd_conversion|z~57, adc_try4, 1
instance = comp, \bcd_conversion|z~60\, bcd_conversion|z~60, adc_try4, 1
instance = comp, \bcd_conversion|z~61\, bcd_conversion|z~61, adc_try4, 1
instance = comp, \bcd_conversion|z~48\, bcd_conversion|z~48, adc_try4, 1
instance = comp, \bcd_conversion|z~47\, bcd_conversion|z~47, adc_try4, 1
instance = comp, \bcd_conversion|z~46\, bcd_conversion|z~46, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[3]~9\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[3]~9, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[3]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[3], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[3]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[3]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[3]\, adc2|adc_mega_0|ADC_CTRL|reading0[3], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~10\, adc2|adc_mega_0|CH0~10, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[3]\, adc2|adc_mega_0|CH0[3], adc_try4, 1
instance = comp, \bcd_conversion|z~30\, bcd_conversion|z~30, adc_try4, 1
instance = comp, \bcd_conversion|z~32\, bcd_conversion|z~32, adc_try4, 1
instance = comp, \bcd_conversion|z~31\, bcd_conversion|z~31, adc_try4, 1
instance = comp, \bcd_conversion|z~49\, bcd_conversion|z~49, adc_try4, 1
instance = comp, \bcd_conversion|z~62\, bcd_conversion|z~62, adc_try4, 1
instance = comp, \bcd_conversion|bcd[12]~27\, bcd_conversion|bcd[12]~27, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[1]~11\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[1]~11, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[1]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[1]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[1]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[1]\, adc2|adc_mega_0|ADC_CTRL|reading0[1], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~12\, adc2|adc_mega_0|CH0~12, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[1]~feeder\, adc2|adc_mega_0|CH0[1]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[1]\, adc2|adc_mega_0|CH0[1], adc_try4, 1
instance = comp, \bcd_conversion|z~35\, bcd_conversion|z~35, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[2]~10\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[2]~10, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[2]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[2]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[2]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[2]\, adc2|adc_mega_0|ADC_CTRL|reading0[2], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~11\, adc2|adc_mega_0|CH0~11, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[2]\, adc2|adc_mega_0|CH0[2], adc_try4, 1
instance = comp, \bcd_conversion|z~34\, bcd_conversion|z~34, adc_try4, 1
instance = comp, \bcd_conversion|z~33\, bcd_conversion|z~33, adc_try4, 1
instance = comp, \bcd_conversion|z~36\, bcd_conversion|z~36, adc_try4, 1
instance = comp, \bcd_conversion|z~38\, bcd_conversion|z~38, adc_try4, 1
instance = comp, \bcd_conversion|z~37\, bcd_conversion|z~37, adc_try4, 1
instance = comp, \bcd_conversion|bcd[4]~18\, bcd_conversion|bcd[4]~18, adc_try4, 1
instance = comp, \Mux3~0\, Mux3~0, adc_try4, 1
instance = comp, \i2cSlave|data_valid_reg~feeder\, i2cSlave|data_valid_reg~feeder, adc_try4, 1
instance = comp, \i2cSlave|data_valid_reg\, i2cSlave|data_valid_reg, adc_try4, 1
instance = comp, \data_to_master[4]\, data_to_master[4], adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[4]~4\, i2cSlave|data_to_master_reg[4]~4, adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[0]~0\, i2cSlave|data_to_master_reg[0]~0, adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[4]\, i2cSlave|data_to_master_reg[4], adc_try4, 1
instance = comp, \bcd_conversion|z~50\, bcd_conversion|z~50, adc_try4, 1
instance = comp, \bcd_conversion|z~52\, bcd_conversion|z~52, adc_try4, 1
instance = comp, \bcd_conversion|z~51\, bcd_conversion|z~51, adc_try4, 1
instance = comp, \bcd_conversion|z~53\, bcd_conversion|z~53, adc_try4, 1
instance = comp, \bcd_conversion|bcd[5]~19\, bcd_conversion|bcd[5]~19, adc_try4, 1
instance = comp, \bcd_conversion|bcd[13]~28\, bcd_conversion|bcd[13]~28, adc_try4, 1
instance = comp, \Mux2~0\, Mux2~0, adc_try4, 1
instance = comp, \data_to_master[5]\, data_to_master[5], adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[5]\, i2cSlave|data_to_master_reg[5], adc_try4, 1
instance = comp, \bcd_conversion|bcd[14]~3\, bcd_conversion|bcd[14]~3, adc_try4, 1
instance = comp, \bcd_conversion|bcd[14]~29\, bcd_conversion|bcd[14]~29, adc_try4, 1
instance = comp, \bcd_conversion|bcd[6]~20\, bcd_conversion|bcd[6]~20, adc_try4, 1
instance = comp, \Mux1~0\, Mux1~0, adc_try4, 1
instance = comp, \data_to_master[6]\, data_to_master[6], adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[6]~3\, i2cSlave|data_to_master_reg[6]~3, adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[6]\, i2cSlave|data_to_master_reg[6], adc_try4, 1
instance = comp, \bcd_conversion|bcd[7]~21\, bcd_conversion|bcd[7]~21, adc_try4, 1
instance = comp, \Mux0~2\, Mux0~2, adc_try4, 1
instance = comp, \data_to_master[7]\, data_to_master[7], adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[7]\, i2cSlave|data_to_master_reg[7], adc_try4, 1
instance = comp, \i2cSlave|Mux0~2\, i2cSlave|Mux0~2, adc_try4, 1
instance = comp, \i2cSlave|Mux0~3\, i2cSlave|Mux0~3, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[0]~0\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[0]~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[0]\, adc2|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[0]~feeder\, adc2|adc_mega_0|ADC_CTRL|reading0[0]~feeder, adc_try4, 1
instance = comp, \adc2|adc_mega_0|ADC_CTRL|reading0[0]\, adc2|adc_mega_0|ADC_CTRL|reading0[0], adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0~0\, adc2|adc_mega_0|CH0~0, adc_try4, 1
instance = comp, \adc2|adc_mega_0|CH0[0]\, adc2|adc_mega_0|CH0[0], adc_try4, 1
instance = comp, \bcd_conversion|bcd[8]~22\, bcd_conversion|bcd[8]~22, adc_try4, 1
instance = comp, \Mux7~0\, Mux7~0, adc_try4, 1
instance = comp, \data_to_master[0]\, data_to_master[0], adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[0]~2\, i2cSlave|data_to_master_reg[0]~2, adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[0]\, i2cSlave|data_to_master_reg[0], adc_try4, 1
instance = comp, \bcd_conversion|bcd[9]~24\, bcd_conversion|bcd[9]~24, adc_try4, 1
instance = comp, \bcd_conversion|bcd[1]~15\, bcd_conversion|bcd[1]~15, adc_try4, 1
instance = comp, \Mux6~0\, Mux6~0, adc_try4, 1
instance = comp, \data_to_master[1]\, data_to_master[1], adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[1]\, i2cSlave|data_to_master_reg[1], adc_try4, 1
instance = comp, \bcd_conversion|bcd[11]~26\, bcd_conversion|bcd[11]~26, adc_try4, 1
instance = comp, \bcd_conversion|bcd[3]~17\, bcd_conversion|bcd[3]~17, adc_try4, 1
instance = comp, \Mux4~0\, Mux4~0, adc_try4, 1
instance = comp, \data_to_master[3]\, data_to_master[3], adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[3]\, i2cSlave|data_to_master_reg[3], adc_try4, 1
instance = comp, \bcd_conversion|bcd[10]~25\, bcd_conversion|bcd[10]~25, adc_try4, 1
instance = comp, \bcd_conversion|bcd[2]~16\, bcd_conversion|bcd[2]~16, adc_try4, 1
instance = comp, \Mux5~0\, Mux5~0, adc_try4, 1
instance = comp, \data_to_master[2]\, data_to_master[2], adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[2]~1\, i2cSlave|data_to_master_reg[2]~1, adc_try4, 1
instance = comp, \i2cSlave|data_to_master_reg[2]\, i2cSlave|data_to_master_reg[2], adc_try4, 1
instance = comp, \i2cSlave|Mux0~0\, i2cSlave|Mux0~0, adc_try4, 1
instance = comp, \i2cSlave|Mux0~1\, i2cSlave|Mux0~1, adc_try4, 1
instance = comp, \i2cSlave|Mux0~4\, i2cSlave|Mux0~4, adc_try4, 1
instance = comp, \i2cSlave|sda_o_reg\, i2cSlave|sda_o_reg, adc_try4, 1
instance = comp, \i2cSlave|sda_wen_reg~0\, i2cSlave|sda_wen_reg~0, adc_try4, 1
instance = comp, \i2cSlave|sda_wen_reg\, i2cSlave|sda_wen_reg, adc_try4, 1
instance = comp, \d_0|Mux6~0\, d_0|Mux6~0, adc_try4, 1
instance = comp, \d_0|Mux5~0\, d_0|Mux5~0, adc_try4, 1
instance = comp, \d_0|Mux4~0\, d_0|Mux4~0, adc_try4, 1
instance = comp, \d_0|Mux3~0\, d_0|Mux3~0, adc_try4, 1
instance = comp, \d_0|Mux2~0\, d_0|Mux2~0, adc_try4, 1
instance = comp, \d_0|Mux1~0\, d_0|Mux1~0, adc_try4, 1
instance = comp, \d_0|Mux0~0\, d_0|Mux0~0, adc_try4, 1
instance = comp, \d_1|Mux6~0\, d_1|Mux6~0, adc_try4, 1
instance = comp, \d_1|Mux5~0\, d_1|Mux5~0, adc_try4, 1
instance = comp, \d_1|Mux4~0\, d_1|Mux4~0, adc_try4, 1
instance = comp, \d_1|Mux3~0\, d_1|Mux3~0, adc_try4, 1
instance = comp, \d_1|Mux2~0\, d_1|Mux2~0, adc_try4, 1
instance = comp, \d_1|Mux1~0\, d_1|Mux1~0, adc_try4, 1
instance = comp, \d_1|Mux0~0\, d_1|Mux0~0, adc_try4, 1
instance = comp, \d_2|Mux6~0\, d_2|Mux6~0, adc_try4, 1
instance = comp, \d_2|Mux5~0\, d_2|Mux5~0, adc_try4, 1
instance = comp, \d_2|Mux4~0\, d_2|Mux4~0, adc_try4, 1
instance = comp, \d_2|Mux3~0\, d_2|Mux3~0, adc_try4, 1
instance = comp, \d_2|Mux2~0\, d_2|Mux2~0, adc_try4, 1
instance = comp, \d_2|Mux1~0\, d_2|Mux1~0, adc_try4, 1
instance = comp, \d_2|Mux0~0\, d_2|Mux0~0, adc_try4, 1
instance = comp, \d_3|Mux6~2\, d_3|Mux6~2, adc_try4, 1
instance = comp, \d_3|Mux5~2\, d_3|Mux5~2, adc_try4, 1
instance = comp, \d_3|Mux4~2\, d_3|Mux4~2, adc_try4, 1
instance = comp, \d_3|Mux3~2\, d_3|Mux3~2, adc_try4, 1
instance = comp, \d_3|Mux2~2\, d_3|Mux2~2, adc_try4, 1
instance = comp, \d_3|Mux1~2\, d_3|Mux1~2, adc_try4, 1
instance = comp, \d_3|Mux0~2\, d_3|Mux0~2, adc_try4, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, adc_try4, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, adc_try4, 1
