// Mem file initialization records.
//
// SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
// Vivado v2018.2 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Thursday October 08, 2020 - 09:40:27 am, from:
//
//     Map file     - /home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/bd/system/system.bmm
//     Data file(s) - /home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf
//
// Address space 'i_system_wrapper_system_i_sys_mb.i_system_wrapper_system_i_sys_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
