# Chapter 4: UVM ê¸°ë³¸ ì»´í¬ë„ŒíŠ¸

> **í•™ìŠµ ëª©í‘œ**
> - `uvm_object`ì™€ `uvm_component`ì˜ ì°¨ì´ë¥¼ ì´í•´í•œë‹¤
> - UVM Factory íŒ¨í„´ì˜ ë™ì‘ ì›ë¦¬ë¥¼ ì´í•´í•˜ê³ , `type_id::create()`ë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆë‹¤
> - Phase ë©”ì»¤ë‹ˆì¦˜ì˜ ì‹¤í–‰ ìˆœì„œë¥¼ ì´í•´í•˜ê³ , ê° Phaseì˜ ì—­í• ì„ ì•ˆë‹¤
> - `` `uvm_component_utils ``ì™€ `` `uvm_object_utils `` ë§¤í¬ë¡œì˜ ì—­í• ì„ ì•ˆë‹¤
> - ê°„ë‹¨í•œ UVM ì»´í¬ë„ŒíŠ¸ë¥¼ ì§ì ‘ ì‘ì„±í•˜ê³  ì‹¤í–‰í•  ìˆ˜ ìˆë‹¤

> **ì„ ìˆ˜ ì§€ì‹**: Chapter 3ì—ì„œ ë°°ìš´ í´ë˜ìŠ¤(class), ìƒì†(extends), ë‹¤í˜•ì„±(virtual), ìƒì„±ì(new)ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. íŠ¹íˆ "ë¶€ëª¨ í´ë˜ìŠ¤ë¥¼ extendsë¡œ í™•ì¥í•œë‹¤"ëŠ” ê°œë…ì´ í•µì‹¬ì…ë‹ˆë‹¤.

---

## 4.1 UVM í´ë˜ìŠ¤ ê³„ì¸µ êµ¬ì¡°

> **ì´ ì ˆì˜ ëª©í‘œ**: UVMì˜ ëª¨ë“  í´ë˜ìŠ¤ê°€ í•˜ë‚˜ì˜ ê³„ì¸µ íŠ¸ë¦¬ì—ì„œ ì‹œì‘í•œë‹¤ëŠ” ê²ƒì„ ì´í•´í•˜ê³ , `uvm_object`ì™€ `uvm_component`ì˜ ì°¨ì´ë¥¼ ëª…í™•íˆ êµ¬ë¶„í•©ë‹ˆë‹¤.

### 4.1.1 UVMì€ ê±°ëŒ€í•œ í´ë˜ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬

Chapter 3ì—ì„œ classì™€ extendsë¥¼ ë°°ì› ìŠµë‹ˆë‹¤. UVMì€ ì´ ê¸°ëŠ¥ì„ ì‚¬ìš©í•˜ì—¬ ë§Œë“¤ì–´ì§„ **ê±°ëŒ€í•œ í´ë˜ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬**ì…ë‹ˆë‹¤. UVMì„ ì²˜ìŒ ë°°ìš¸ ë•Œ ì••ë„ë‹¹í•˜ëŠ” ì´ìœ ëŠ” í´ë˜ìŠ¤ê°€ ìˆ˜ë°± ê°œì´ê¸° ë•Œë¬¸ì¸ë°, ì‹¤ì œë¡œ ìš°ë¦¬ê°€ ì§ì ‘ ë‹¤ë£¨ëŠ” í´ë˜ìŠ¤ëŠ” 10ê°œ ë¯¸ë§Œì…ë‹ˆë‹¤.

í•µì‹¬ë§Œ ë³´ë©´ UVMì˜ í´ë˜ìŠ¤ ê³„ì¸µì€ ë§¤ìš° ë‹¨ìˆœí•©ë‹ˆë‹¤:

```
uvm_void                          â† ìµœìƒìœ„ (ê±°ì˜ ì‚¬ìš© ì•ˆ í•¨)
  â””â”€ uvm_object                   â† ëª¨ë“  UVM í´ë˜ìŠ¤ì˜ ê¸°ë°˜
       â”œâ”€ uvm_transaction         â† ë°ì´í„°ë¥¼ ë‹´ëŠ” í´ë˜ìŠ¤ë“¤
       â”‚    â””â”€ uvm_sequence_item  â† íŠ¸ëœì­ì…˜ (Chapter 6)
       â”‚
       â”œâ”€ uvm_sequence            â† ì‹œí€€ìŠ¤ (Chapter 6)
       â”‚
       â””â”€ uvm_component           â† í…ŒìŠ¤íŠ¸ë²¤ì¹˜ êµ¬ì¡°ë¥¼ ë§Œë“œëŠ” í´ë˜ìŠ¤ë“¤
            â”œâ”€ uvm_test            â† í…ŒìŠ¤íŠ¸ (Chapter 1-2ì—ì„œ ì‚¬ìš©!)
            â”œâ”€ uvm_env             â† í™˜ê²½
            â”œâ”€ uvm_agent           â† ì—ì´ì „íŠ¸
            â”œâ”€ uvm_driver          â† ë“œë¼ì´ë²„ (Chapter 7)
            â”œâ”€ uvm_monitor         â† ëª¨ë‹ˆí„° (Chapter 7)
            â”œâ”€ uvm_sequencer       â† ì‹œí€€ì„œ (Chapter 6)
            â””â”€ uvm_scoreboard      â† ìŠ¤ì½”ì–´ë³´ë“œ (Chapter 8)
```

> **ì°¸ê³ **: ìœ„ ê³„ì¸µë„ëŠ” í•™ìŠµì— í•„ìš”í•œ í•µì‹¬ í´ë˜ìŠ¤ë§Œ í‘œì‹œí•œ ê²ƒì…ë‹ˆë‹¤. ì‹¤ì œ UVM ë¼ì´ë¸ŒëŸ¬ë¦¬ì—ëŠ” ì¤‘ê°„ ë‹¨ê³„ì˜ í´ë˜ìŠ¤(uvm_sequence_base, uvm_driver #(REQ,RSP) ë“±)ê°€ ë” ìˆì§€ë§Œ, ì‚¬ìš©ë²•ì€ ë™ì¼í•˜ë¯€ë¡œ ì§€ê¸ˆì€ ì´ êµ¬ì¡°ë§Œ ê¸°ì–µí•˜ë©´ ì¶©ë¶„í•©ë‹ˆë‹¤.

> **í•µì‹¬**: ëª¨ë“  UVM í´ë˜ìŠ¤ëŠ” `uvm_object`ì—ì„œ ì‹œì‘í•©ë‹ˆë‹¤. ê·¸ë¦¬ê³  í¬ê²Œ ë‘ ê°€ì§€ë¡œ ë‚˜ë‰©ë‹ˆë‹¤:
> - **uvm_object ê³„ì—´**: ë°ì´í„°ë¥¼ ë‹´ëŠ” ìš©ë„ (íŠ¸ëœì­ì…˜, ì‹œí€€ìŠ¤)
> - **uvm_component ê³„ì—´**: í…ŒìŠ¤íŠ¸ë²¤ì¹˜ êµ¬ì¡°ë¥¼ ë§Œë“œëŠ” ìš©ë„ (í…ŒìŠ¤íŠ¸, ë“œë¼ì´ë²„ ë“±)

### 4.1.2 uvm_objectì™€ uvm_componentì˜ ì°¨ì´

ì´ ë‘˜ì˜ ì°¨ì´ê°€ UVMì„ ì´í•´í•˜ëŠ” ì²« ë²ˆì§¸ ê´€ë¬¸ì…ë‹ˆë‹¤:

| ë¹„êµ í•­ëª© | `uvm_object` | `uvm_component` |
|-----------|-------------|-----------------|
| **ì—­í• ** | ë°ì´í„°ë¥¼ ë‹´ëŠ” ê·¸ë¦‡ | í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì˜ ë¼ˆëŒ€(êµ¬ì¡°) |
| **ë¹„ìœ ** | íƒë°° ìƒì (ë§Œë“¤ê³  ë²„ë¦¼) | ê±´ë¬¼ì˜ ë°© (í•œ ë²ˆ ì§“ê³  ê³„ì† ì‚¬ìš©) |
| **ìƒëª… ì£¼ê¸°** | í•„ìš”í•  ë•Œ ìƒì„±, ì‚¬ìš© í›„ ì†Œë©¸ | ì‹œë®¬ë ˆì´ì…˜ ì‹œì‘ ì‹œ ìƒì„±, ëê¹Œì§€ ìœ ì§€ |
| **ë¶€ëª¨-ìì‹ ê´€ê³„** | ì—†ìŒ | ìˆìŒ (íŠ¸ë¦¬ êµ¬ì¡°) |
| **Phase** | ì—†ìŒ | ìˆìŒ (build â†’ connect â†’ run) |
| **ìƒì„±ì** | `new(string name)` | `new(string name, uvm_component parent)` |
| **ëŒ€í‘œ ì˜ˆì‹œ** | íŠ¸ëœì­ì…˜, ì‹œí€€ìŠ¤ | ë“œë¼ì´ë²„, ëª¨ë‹ˆí„°, í™˜ê²½ |

```
uvm_object (íƒë°° ìƒì)              uvm_component (ê±´ë¬¼ì˜ ë°©)
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  ì‹œë®¬ë ˆì´ì…˜ ì¤‘     â”‚              â”‚  ì‹œë®¬ë ˆì´ì…˜ ì‹œì‘ ì‹œ â”‚
â”‚  ìˆ˜ë°±~ìˆ˜ì²œ ê°œ ìƒì„± â”‚              â”‚  í•œ ë²ˆë§Œ ìƒì„±      â”‚
â”‚  ì‚¬ìš© í›„ ë²„ë ¤ì§   â”‚              â”‚  ëê¹Œì§€ ìœ ì§€       â”‚
â”‚                  â”‚              â”‚  ë¶€ëª¨-ìì‹ íŠ¸ë¦¬     â”‚
â”‚  ì˜ˆ: íŒ¨í‚· ë°ì´í„°  â”‚              â”‚  ì˜ˆ: ë“œë¼ì´ë²„      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

> **ê¸°ì–µí•˜ì„¸ìš”**: "**ë°ì´í„°ëŠ” object, êµ¬ì¡°ëŠ” component**". íƒë°° ìƒì(object)ëŠ” ë§¤ë²ˆ ìƒˆë¡œ ë§Œë“¤ì§€ë§Œ, íƒë°° ì‹œìŠ¤í…œì˜ ë¶„ë¥˜ê¸°(component)ëŠ” í•œ ë²ˆ ì„¤ì¹˜í•˜ê³  ê³„ì† ì‚¬ìš©í•©ë‹ˆë‹¤.

### 4.1.3 ìƒì„±ìì˜ ì°¨ì´ â€” parentê°€ í•µì‹¬

Chapter 3ì—ì„œ ë°°ìš´ `new()`ë¥¼ UVMì—ì„œëŠ” ì•½ê°„ ë‹¤ë¥´ê²Œ ì‚¬ìš©í•©ë‹ˆë‹¤:

```systemverilog
// uvm_object ê³„ì—´: ì´ë¦„ë§Œ í•„ìš”
class my_transaction extends uvm_sequence_item;
  function new(string name = "my_transaction");
    super.new(name);        // ì´ë¦„ë§Œ ì „ë‹¬
  endfunction
endclass

// uvm_component ê³„ì—´: ì´ë¦„ + ë¶€ëª¨(parent) í•„ìš”
class my_driver extends uvm_driver;
  function new(string name, uvm_component parent);
    super.new(name, parent);  // ì´ë¦„ê³¼ ë¶€ëª¨ ì „ë‹¬
  endfunction
endclass
```

`uvm_component`ì— `parent`ê°€ í•„ìš”í•œ ì´ìœ ëŠ” **ì»´í¬ë„ŒíŠ¸ íŠ¸ë¦¬**ë¥¼ ë§Œë“¤ê¸° ìœ„í•´ì„œì…ë‹ˆë‹¤:

```
uvm_test_top (í…ŒìŠ¤íŠ¸)                  â† íŠ¸ë¦¬ì˜ ìµœìƒìœ„
  â””â”€ env (í™˜ê²½)                        â† parent = uvm_test_top
       â””â”€ agent (ì—ì´ì „íŠ¸)             â† parent = env
            â”œâ”€ driver (ë“œë¼ì´ë²„)       â† parent = agent
            â”œâ”€ monitor (ëª¨ë‹ˆí„°)        â† parent = agent
            â””â”€ sequencer (ì‹œí€€ì„œ)      â† parent = agent
```

> **UVMê³¼ì˜ ì—°ê²°**: Chapter 1-2ì—ì„œ `class hello_test extends uvm_test`ë¥¼ ì‘ì„±í–ˆì„ ë•Œ, UVMì´ ë‚´ë¶€ì ìœ¼ë¡œ `hello_test`ë¥¼ íŠ¸ë¦¬ì˜ ìµœìƒìœ„ì— ë°°ì¹˜í–ˆìŠµë‹ˆë‹¤. Chapter 5ì—ì„œ ì‹¤ì œ í™˜ê²½(env), ì—ì´ì „íŠ¸(agent)ë¥¼ ì¶”ê°€í•˜ë©´ ì´ íŠ¸ë¦¬ê°€ í™•ì¥ë©ë‹ˆë‹¤.

### 4.1.4 ì‹¤ìŠµ: uvm_component ê¸°ë³¸ ì˜ˆì œ

Chapter 1-2ì—ì„œ ì´ë¯¸ `uvm_test`ë¥¼ ì‚¬ìš©í•´ë´¤ìŠµë‹ˆë‹¤. ì´ë²ˆì—ëŠ” `uvm_component`ë¥¼ ì§ì ‘ ë§Œë“¤ì–´ë´…ì‹œë‹¤:

**[ì˜ˆì œ 4-1] ê°„ë‹¨í•œ uvm_component ì‘ì„±**

```systemverilog
// íŒŒì¼: testbench.sv (EDA Playground)
// [ì˜ˆì œ 4-1] uvm_component ê¸°ë³¸ ì‚¬ìš©
// ëª©ì : uvm_component ìƒì„±, ë¶€ëª¨-ìì‹ ê´€ê³„, ê¸°ë³¸ Phase ì´í•´
// ì‹œë®¬ë ˆì´í„° ì„¤ì •: SystemVerilog, UVM 1.2 (Chapter 2ì™€ ë™ì¼)

`include "uvm_macros.svh"
import uvm_pkg::*;

// â”€â”€ ì»¤ìŠ¤í…€ ì»´í¬ë„ŒíŠ¸ ì •ì˜ â”€â”€
// uvm_componentë¥¼ extendsí•˜ì—¬ ë‚˜ë§Œì˜ ì»´í¬ë„ŒíŠ¸ë¥¼ ë§Œë“­ë‹ˆë‹¤
class my_component extends uvm_component;

  // â­ Factory ë“±ë¡ ë§¤í¬ë¡œ (4.2ì ˆì—ì„œ ìì„¸íˆ ì„¤ëª…)
  // ì§€ê¸ˆì€ "ì´ ì¤„ì´ ìˆì–´ì•¼ UVMì´ ì´ í´ë˜ìŠ¤ë¥¼ ì¸ì‹í•œë‹¤" ì •ë„ë¡œ ì´í•´í•˜ì„¸ìš”
  `uvm_component_utils(my_component)

  // ìƒì„±ì: ì´ë¦„ê³¼ ë¶€ëª¨ë¥¼ ë°›ìŠµë‹ˆë‹¤
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  // build_phase: ì‹œë®¬ë ˆì´ì…˜ ì‹œì‘ ì „, í•˜ìœ„ ì»´í¬ë„ŒíŠ¸ë¥¼ ìƒì„±í•˜ëŠ” ë‹¨ê³„
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);  // âš ï¸ ë°˜ë“œì‹œ í˜¸ì¶œ! (ì•„ë˜ ì„¤ëª… ì°¸ì¡°)
    `uvm_info(get_type_name(), "build_phase ì‹¤í–‰ë¨", UVM_MEDIUM)
  endfunction

  // connect_phase: ì»´í¬ë„ŒíŠ¸ ê°„ ì—°ê²°ì„ ì„¤ì •í•˜ëŠ” ë‹¨ê³„
  virtual function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    `uvm_info(get_type_name(), "connect_phase ì‹¤í–‰ë¨", UVM_MEDIUM)
  endfunction

  // run_phase: ì‹¤ì œ ì‹œë®¬ë ˆì´ì…˜ì´ ì‹¤í–‰ë˜ëŠ” ë‹¨ê³„
  virtual task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    `uvm_info(get_type_name(), "run_phase ì‹œì‘!", UVM_MEDIUM)
    #100;
    `uvm_info(get_type_name(), "run_phase ì™„ë£Œ!", UVM_MEDIUM)
    phase.drop_objection(this);
  endtask

endclass

// â”€â”€ í…ŒìŠ¤íŠ¸ í´ë˜ìŠ¤ â”€â”€
class my_test extends uvm_test;
  `uvm_component_utils(my_test)

  my_component comp;  // í•˜ìœ„ ì»´í¬ë„ŒíŠ¸ í•¸ë“¤ ì„ ì–¸

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  // build_phaseì—ì„œ í•˜ìœ„ ì»´í¬ë„ŒíŠ¸ ìƒì„±
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    // â­ Factoryë¥¼ í†µí•œ ìƒì„± (4.2ì ˆì—ì„œ ìì„¸íˆ ì„¤ëª…)
    comp = my_component::type_id::create("comp", this);
    `uvm_info(get_type_name(), "my_componentë¥¼ ìƒì„±í–ˆìŠµë‹ˆë‹¤!", UVM_MEDIUM)
  endfunction

endclass

// â”€â”€ ì‹¤í–‰ â”€â”€
module top;
  initial begin
    run_test("my_test");
  end
endmodule
```

**ì˜ˆìƒ ì¶œë ¥**:
```
UVM_INFO @ 0: uvm_test_top [my_test] my_componentë¥¼ ìƒì„±í–ˆìŠµë‹ˆë‹¤!
UVM_INFO @ 0: uvm_test_top.comp [my_component] build_phase ì‹¤í–‰ë¨
UVM_INFO @ 0: uvm_test_top.comp [my_component] connect_phase ì‹¤í–‰ë¨
UVM_INFO @ 0: uvm_test_top.comp [my_component] run_phase ì‹œì‘!
UVM_INFO @ 100: uvm_test_top.comp [my_component] run_phase ì™„ë£Œ!
```

> **ê´€ì°° í¬ì¸íŠ¸**: ì¶œë ¥ì—ì„œ `uvm_test_top.comp`ë¼ëŠ” ê²½ë¡œì— ì£¼ëª©í•˜ì„¸ìš”. `uvm_test_top`ì€ UVMì´ ìë™ìœ¼ë¡œ ë§Œë“œëŠ” ìµœìƒìœ„ ì´ë¦„ì´ê³ , `comp`ëŠ” ìš°ë¦¬ê°€ `create("comp", this)`ì—ì„œ ì§€ì •í•œ ì´ë¦„ì…ë‹ˆë‹¤. ì´ê²ƒì´ ì»´í¬ë„ŒíŠ¸ íŠ¸ë¦¬ì˜ ê²½ë¡œì…ë‹ˆë‹¤.

> **ì°¸ê³ **: ì˜ˆìƒ ì¶œë ¥ì˜ ì„¸ë¶€ í˜•ì‹(íƒ€ì„ìŠ¤íƒ¬í”„, ì¤„ ë²ˆí˜¸ ë“±)ì€ ì‹œë®¬ë ˆì´í„°ì— ë”°ë¼ ë‹¤ë¥¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤. `[my_component] build_phase ì‹¤í–‰ë¨` ê°™ì€ í•µì‹¬ ë©”ì‹œì§€ê°€ ìˆœì„œëŒ€ë¡œ ë‚˜ì˜¤ë©´ ì •ìƒì…ë‹ˆë‹¤.

> **ì¤‘ìš”: super.build_phase(phase)ë¥¼ ë°˜ë“œì‹œ í˜¸ì¶œí•˜ì„¸ìš”**
> ìœ„ ì½”ë“œì—ì„œ `super.build_phase(phase);`ë¥¼ ë¹ ëœ¨ë¦¬ë©´ ì–´ë–»ê²Œ ë ê¹Œìš”? ê²‰ë³´ê¸°ì—ëŠ” ë™ì‘í•˜ëŠ” ê²ƒ ê°™ì§€ë§Œ, Chapter 5ì—ì„œ ë°°ìš¸ `uvm_config_db`(ì„¤ì •ê°’ ì „ë‹¬ ê¸°ëŠ¥)ê°€ ì œëŒ€ë¡œ ë™ì‘í•˜ì§€ ì•Šê²Œ ë©ë‹ˆë‹¤. UVMì˜ build_phaseëŠ” ë¶€ëª¨ í´ë˜ìŠ¤ì—ì„œ ì¤‘ìš”í•œ ì´ˆê¸°í™” ì‘ì—…ì„ í•˜ë¯€ë¡œ, **ëª¨ë“  Phase í•¨ìˆ˜ì˜ ì²« ì¤„ì— `super.xxx_phase(phase);`ë¥¼ í˜¸ì¶œí•˜ëŠ” ìŠµê´€**ì„ ë“¤ì´ì„¸ìš”.

---

## 4.2 Factory íŒ¨í„´ â€” new() ëŒ€ì‹  create()ë¥¼ ì“°ëŠ” ì´ìœ 

> **ì´ ì ˆì˜ ëª©í‘œ**: UVM Factoryì˜ í•„ìš”ì„±ì„ ì´í•´í•˜ê³ , `type_id::create()`ë¡œ ê°ì²´ë¥¼ ìƒì„±í•˜ëŠ” ë°©ë²•ì„ ìµí™ë‹ˆë‹¤.

### 4.2.1 ë¨¼ì € new()ë¡œ ë§Œë“¤ì–´ë³´ë©´?

Chapter 3ì—ì„œ ê°ì²´ë¥¼ ë§Œë“¤ ë•Œ `new()`ë¥¼ ì‚¬ìš©í–ˆìŠµë‹ˆë‹¤. UVMì—ì„œë„ `new()`ë¡œ ë§Œë“¤ ìˆ˜ ìˆê¸´ í•©ë‹ˆë‹¤:

```systemverilog
// âŒ ì§ì ‘ new()ë¡œ ìƒì„± (ë™ì‘í•˜ì§€ë§Œ ê¶Œì¥í•˜ì§€ ì•ŠìŒ)
function void build_phase(uvm_phase phase);
  super.build_phase(phase);
  comp = new("comp", this);  // ì§ì ‘ ìƒì„±
endfunction
```

ì´ ì½”ë“œëŠ” ë™ì‘í•©ë‹ˆë‹¤. ê·¸ëŸ°ë° ì™œ UVMì—ì„œëŠ” `new()` ëŒ€ì‹  ë” ë³µì¡í•´ ë³´ì´ëŠ” `type_id::create()`ë¥¼ ì“¸ê¹Œìš”?

### 4.2.2 new()ì˜ ë¬¸ì œ â€” êµì²´ê°€ ì•ˆ ëœë‹¤

ì‹¤ë¬´ ì‹œë‚˜ë¦¬ì˜¤ë¡œ ì´í•´í•´ë´…ì‹œë‹¤:

> **ì‹œë‚˜ë¦¬ì˜¤**: ë‹¹ì‹ ì€ UART ê²€ì¦ í™˜ê²½ì„ ë§Œë“¤ì—ˆìŠµë‹ˆë‹¤. ê¸°ë³¸ ë“œë¼ì´ë²„(`uart_driver`)ê°€ ì˜ ë™ì‘í•©ë‹ˆë‹¤. ê·¸ëŸ°ë° ì–´ëŠ ë‚  íŒ€ì¥ì´ ë§í•©ë‹ˆë‹¤: "ì—ëŸ¬ ì£¼ì… ê¸°ëŠ¥ì´ ìˆëŠ” ë“œë¼ì´ë²„(`error_uart_driver`)ë¡œ ë°”ê¿”ì„œ í…ŒìŠ¤íŠ¸í•´ë´."

**new()ë¥¼ ì‚¬ìš©í–ˆë‹¤ë©´:**

```systemverilog
class uart_agent extends uvm_agent;
  uart_driver drv;

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    drv = new("drv", this);  // uart_driverë¡œ ê³ ì •!
  endfunction
endclass
```

`error_uart_driver`ë¡œ êµì²´í•˜ë ¤ë©´ ì´ ì½”ë“œë¥¼ **ì§ì ‘ ìˆ˜ì •**í•´ì•¼ í•©ë‹ˆë‹¤:

```systemverilog
// âŒ ì½”ë“œ ì§ì ‘ ìˆ˜ì • í•„ìš”
drv = new("drv", this);  // ì´ ì¤„ì„ ì°¾ì•„ì„œ
// ì•„ë˜ë¡œ ë³€ê²½
error_drv = new("drv", this);  // ì´ë ‡ê²Œ ë°”ê¿”ì•¼ í•¨
```

í”„ë¡œì íŠ¸ê°€ ì»¤ì§€ë©´ ìˆ˜ì‹­ ê°œì˜ íŒŒì¼ì„ ìˆ˜ì •í•´ì•¼ í•  ìˆ˜ë„ ìˆìŠµë‹ˆë‹¤!

### 4.2.3 Factoryì˜ í•´ê²°ì±… â€” ì½”ë“œ ìˆ˜ì • ì—†ì´ êµì²´

Factoryë¥¼ ì‚¬ìš©í•˜ë©´ **ì½”ë“œë¥¼ í•œ ì¤„ë„ ìˆ˜ì •í•˜ì§€ ì•Šê³ ** ì»´í¬ë„ŒíŠ¸ë¥¼ êµì²´í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```systemverilog
class uart_agent extends uvm_agent;
  uart_driver drv;

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    drv = uart_driver::type_id::create("drv", this);  // Factoryë¥¼ í†µí•œ ìƒì„±
  endfunction
endclass
```

êµì²´í•  ë•ŒëŠ” **í…ŒìŠ¤íŠ¸ í´ë˜ìŠ¤ì—ì„œ í•œ ì¤„ë§Œ ì¶”ê°€**í•˜ë©´ ë©ë‹ˆë‹¤. í™˜ê²½ ì½”ë“œ(`uart_agent`)ëŠ” ì „í˜€ ìˆ˜ì •í•  í•„ìš”ê°€ ì—†ìŠµë‹ˆë‹¤. ì´ê²ƒì´ Factoryì˜ í•µì‹¬ ê°€ì¹˜ì…ë‹ˆë‹¤.

> **ë¯¸ë¦¬ë³´ê¸°**: Factory override(êµì²´)ì˜ êµ¬ì²´ì ì¸ ì½”ë“œì™€ ì‚¬ìš©ë²•ì€ ì´í›„ ì±•í„°ì—ì„œ ì‹¤ìŠµí•©ë‹ˆë‹¤. ì§€ê¸ˆì€ "create()ë¥¼ ì“°ë©´ ë‚˜ì¤‘ì— ì½”ë“œ ìˆ˜ì • ì—†ì´ êµì²´í•  ìˆ˜ ìˆë‹¤"ëŠ” ê²ƒë§Œ ê¸°ì–µí•˜ì„¸ìš”.

> **ë¹„ìœ **: Factory = **ìë™ì°¨ ì¡°ë¦½ ê³µì¥ì˜ ë¶€í’ˆ êµì²´ ì‹œìŠ¤í…œ**
> - `new()` = ë¶€í’ˆì„ ì§ì ‘ ìš©ì ‘ (êµì²´í•˜ë ¤ë©´ ìš©ì ‘ì„ ëœ¯ì–´ì•¼ í•¨)
> - `create()` = ë¶€í’ˆì„ ê·œê²©í™”ëœ ìŠ¬ë¡¯ì— ë¼ì›€ (ê°™ì€ ê·œê²©ì´ë©´ ë‹¤ë¥¸ ë¶€í’ˆìœ¼ë¡œ ë°”ë¡œ êµì²´ ê°€ëŠ¥)

```
new() ë°©ì‹:                            Factory (create) ë°©ì‹:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  uart_agent â”‚                        â”‚  uart_agent â”‚
â”‚             â”‚  ì½”ë“œ ìˆ˜ì • í•„ìš”!        â”‚             â”‚  ì½”ë“œ ìˆ˜ì • ì—†ìŒ!
â”‚  drv = new()â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’        â”‚  drv=create()â”‚â”€â”€â†’ Factory â”€â”€â†’ ì‹¤ì œ ê°ì²´
â”‚  (ê³ ì •ë¨)   â”‚  error_drv=new()       â”‚  (Factoryì— â”‚    â†‘
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                        â”‚   ìš”ì²­ë§Œ í•¨) â”‚    â”‚ override ì„¤ì •
                                       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
                                                    set_type_override()
```

> **ì‹¤ë¬´ íŒ**: íŒ¹ë¦¬ìŠ¤ì—ì„œ ê²€ì¦ í™˜ê²½ì„ ë§Œë“¤ë©´, í”„ë¡œì íŠ¸ ëë‚  ë•Œê¹Œì§€ ìˆ˜ì‹­ ë²ˆì˜ ë³€ê²½ì´ ìƒê¹ë‹ˆë‹¤. Factoryë¥¼ ì‚¬ìš©í•˜ë©´ í™˜ê²½ ì½”ë“œë¥¼ ìˆ˜ì •í•˜ì§€ ì•Šê³  í…ŒìŠ¤íŠ¸ í´ë˜ìŠ¤ì—ì„œë§Œ êµì²´í•  ìˆ˜ ìˆì–´ì„œ, ì½”ë“œ ì•ˆì •ì„±ì´ í¬ê²Œ ë†’ì•„ì§‘ë‹ˆë‹¤.

> **ë©´ì ‘ ë¹ˆì¶œ**: "UVM Factory íŒ¨í„´ì„ ì„¤ëª…í•˜ì„¸ìš”"ëŠ” ê²€ì¦ ì—”ì§€ë‹ˆì–´ ë©´ì ‘ì—ì„œ ê°€ì¥ ìì£¼ ë‚˜ì˜¤ëŠ” ì§ˆë¬¸ ì¤‘ í•˜ë‚˜ì…ë‹ˆë‹¤. "ì½”ë“œ ìˆ˜ì • ì—†ì´ ì»´í¬ë„ŒíŠ¸ë¥¼ êµì²´í•  ìˆ˜ ìˆê²Œ í•´ì£¼ëŠ” ë©”ì»¤ë‹ˆì¦˜"ì´ë¼ê³  ë‹µí•˜ë©´ ë©ë‹ˆë‹¤.

### 4.2.4 Factory ì‚¬ìš©ë²• 3ë‹¨ê³„

Factoryë¥¼ ì‚¬ìš©í•˜ë ¤ë©´ 3ê°€ì§€ê°€ í•„ìš”í•©ë‹ˆë‹¤:

**1ë‹¨ê³„: Factoryì— ë“±ë¡ (ë§¤í¬ë¡œ)**

```systemverilog
class my_driver extends uvm_driver;
  `uvm_component_utils(my_driver)    // uvm_component ê³„ì—´
  // ...
endclass

class my_transaction extends uvm_sequence_item;
  `uvm_object_utils(my_transaction)  // uvm_object ê³„ì—´
  // ...
endclass
```

| ë§¤í¬ë¡œ | ëŒ€ìƒ | ìš©ë„ |
|--------|------|------|
| `` `uvm_component_utils `` | `uvm_component`ë¥¼ extendsí•œ í´ë˜ìŠ¤ | ì»´í¬ë„ŒíŠ¸ë¥¼ Factoryì— ë“±ë¡ |
| `` `uvm_object_utils `` | `uvm_object`ë¥¼ extendsí•œ í´ë˜ìŠ¤ | ë°ì´í„° ê°ì²´ë¥¼ Factoryì— ë“±ë¡ |

> **ê¸°ì–µí•˜ì„¸ìš”**: "componentì—ëŠ” `uvm_component_utils`, objectì—ëŠ” `uvm_object_utils`." ë§¤í¬ë¡œ ì´ë¦„ì´ ì§ê´€ì ì´ë¼ ì™¸ìš°ê¸° ì‰½ìŠµë‹ˆë‹¤.

**2ë‹¨ê³„: í‘œì¤€ ìƒì„±ì ì‘ì„±**

```systemverilog
// uvm_component ê³„ì—´: ë°˜ë“œì‹œ ì´ í˜•íƒœ
function new(string name, uvm_component parent);
  super.new(name, parent);
endfunction

// uvm_object ê³„ì—´: ë°˜ë“œì‹œ ì´ í˜•íƒœ
function new(string name = "my_transaction");
  super.new(name);
endfunction
```

> **ì£¼ì˜**: ìƒì„±ìì˜ í˜•íƒœ(íŒŒë¼ë¯¸í„°)ë¥¼ ì§€í‚¤ì§€ ì•Šìœ¼ë©´ Factoryê°€ ê°ì²´ë¥¼ ë§Œë“¤ ìˆ˜ ì—†ì–´ì„œ ì—ëŸ¬ê°€ ë°œìƒí•©ë‹ˆë‹¤. ì´ê²ƒì€ UVMì˜ ê·œì¹™ì…ë‹ˆë‹¤.

**3ë‹¨ê³„: create()ë¡œ ìƒì„±**

```systemverilog
// uvm_component ìƒì„± (ë¶€ëª¨ ì§€ì •)
my_driver drv;
drv = my_driver::type_id::create("drv", this);

// uvm_object ìƒì„± (ë¶€ëª¨ ì—†ìŒ)
my_transaction txn;
txn = my_transaction::type_id::create("txn");
```

> **íŒ¨í„´ ì •ë¦¬**: `í´ë˜ìŠ¤ëª…::type_id::create("ì¸ìŠ¤í„´ìŠ¤ì´ë¦„", ë¶€ëª¨)` â€” ì´ íŒ¨í„´ì€ UVM ì½”ë“œì—ì„œ ìˆ˜ë°± ë²ˆ ë‚˜ì˜µë‹ˆë‹¤. "í´ë˜ìŠ¤ì´ë¦„ ì½œë¡ ì½œë¡  type_id ì½œë¡ ì½œë¡  create"ë¡œ ì™¸ì›Œë‘ì„¸ìš”.

### 4.2.5 Factory ë§¤í¬ë¡œê°€ í•˜ëŠ” ì¼

`` `uvm_component_utils(my_driver) ``ê°€ ë’¤ì—ì„œ í•˜ëŠ” ì¼ì„ ê°„ë‹¨íˆ ì„¤ëª…í•˜ë©´:

1. **Factoryì— ë“±ë¡**: "my_driverë¼ëŠ” í´ë˜ìŠ¤ê°€ ìˆë‹¤"ê³  ì•Œë ¤ì¤Œ
2. **type_id ìƒì„±**: `my_driver::type_id::create()`ë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆê²Œ í•¨
3. **get_type_name() ì œê³µ**: ë¡œê·¸ì— í´ë˜ìŠ¤ ì´ë¦„ì´ í‘œì‹œë¨

> **ì‹¤ë¬´ ì°¸ê³ **: ë§¤í¬ë¡œì˜ ë‚´ë¶€ ë™ì‘ì€ ë³µì¡í•˜ì§€ë§Œ, ì‚¬ìš©ë²•ì€ ê°„ë‹¨í•©ë‹ˆë‹¤. "class ë°”ë¡œ ë‹¤ìŒ ì¤„ì— ë§¤í¬ë¡œë¥¼ ë„£ê³ , í‘œì¤€ ìƒì„±ìë¥¼ ì‘ì„±í•˜ê³ , create()ë¡œ ìƒì„±í•œë‹¤" â€” ì´ 3ë‹¨ê³„ë§Œ ê¸°ì–µí•˜ë©´ ë©ë‹ˆë‹¤.

### 4.2.6 í”í•œ ì‹¤ìˆ˜: ë§¤í¬ë¡œë¥¼ ë¹ ëœ¨ë¦¬ë©´?

```systemverilog
class my_driver extends uvm_driver;
  // `uvm_component_utils(my_driver)  â† ì´ ì¤„ì„ ë¹ ëœ¨ë¦¬ë©´!

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction
endclass
```

```
ì—ëŸ¬ ë©”ì‹œì§€:
** Fatal: (SIGSEGV) Bad handle or reference.
ë˜ëŠ”
UVM_FATAL @ 0: reporter [NOFACTORY] ...
```

**í•´ê²°**: class ì„ ì–¸ ë°”ë¡œ ë‹¤ìŒ ì¤„ì— ë§¤í¬ë¡œë¥¼ ì¶”ê°€í•˜ì„¸ìš”. UVM ì½”ë“œë¥¼ ì‘ì„±í•  ë•Œ ìŠµê´€ì ìœ¼ë¡œ "class ì„ ì–¸ â†’ ë§¤í¬ë¡œ â†’ ìƒì„±ì" ìˆœì„œë¥¼ ë”°ë¥´ë©´ ì‹¤ìˆ˜ë¥¼ ë°©ì§€í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

### 4.2.7 Factory ì‹¤ìŠµ ì˜ˆì œ

**[ì˜ˆì œ 4-2] Factory ë“±ë¡ê³¼ create() ì‚¬ìš©**

```systemverilog
// íŒŒì¼: testbench.sv (EDA Playground)
// [ì˜ˆì œ 4-2] Factory íŒ¨í„´ ê¸°ë³¸ ì‹¤ìŠµ
// ëª©ì : `uvm_component_utils, `uvm_object_utils, type_id::create() ì‚¬ìš©ë²• ì´í•´

`include "uvm_macros.svh"
import uvm_pkg::*;

// â”€â”€ uvm_object ê³„ì—´: íŠ¸ëœì­ì…˜ â”€â”€
class simple_txn extends uvm_sequence_item;
  `uvm_object_utils(simple_txn)     // â­ object ê³„ì—´ ë§¤í¬ë¡œ

  rand bit [7:0] addr;
  rand bit [31:0] data;

  function new(string name = "simple_txn");
    super.new(name);               // object: ì´ë¦„ë§Œ ì „ë‹¬
  endfunction

  // convert2string(): íŠ¸ëœì­ì…˜ì˜ ë‚´ìš©ì„ í•œ ì¤„ì˜ ë¬¸ìì—´ë¡œ ë³€í™˜í•˜ëŠ” í•¨ìˆ˜
  // ë””ë²„ê¹…í•  ë•Œ `uvm_infoë¡œ "ì´ íŠ¸ëœì­ì…˜ì— ë¬´ìŠ¨ ê°’ì´ ë“¤ì–´ìˆëŠ”ì§€" í™•ì¸í•˜ë ¤ë©´ í•„ìˆ˜!
  // UVMì˜ ê´€ë¡€ì ì¸ í•¨ìˆ˜ëª…ì´ë¯€ë¡œ ì´ ì´ë¦„ì„ ì‚¬ìš©í•©ë‹ˆë‹¤
  virtual function string convert2string();
    return $sformatf("addr=0x%02h, data=0x%08h", addr, data);
  endfunction
endclass

// â”€â”€ uvm_component ê³„ì—´: ê°„ë‹¨í•œ í”„ë¡œë“€ì„œ â”€â”€
class simple_producer extends uvm_component;
  `uvm_component_utils(simple_producer)  // â­ component ê³„ì—´ ë§¤í¬ë¡œ

  function new(string name, uvm_component parent);
    super.new(name, parent);       // component: ì´ë¦„ + ë¶€ëª¨ ì „ë‹¬
  endfunction

  virtual task run_phase(uvm_phase phase);
    simple_txn txn;
    phase.raise_objection(this);

    // Factoryë¡œ íŠ¸ëœì­ì…˜(uvm_object) ìƒì„±
    txn = simple_txn::type_id::create("txn");

    // ëœë¤í™” (Chapter 3ì—ì„œ ë°°ìš´ ë‚´ìš©!)
    if (!txn.randomize())
      `uvm_fatal(get_type_name(), "ëœë¤í™” ì‹¤íŒ¨!")

    `uvm_info(get_type_name(),
      $sformatf("íŠ¸ëœì­ì…˜ ìƒì„±: %s", txn.convert2string()), UVM_MEDIUM)

    #50;
    phase.drop_objection(this);
  endtask
endclass

// â”€â”€ í…ŒìŠ¤íŠ¸ â”€â”€
class factory_test extends uvm_test;
  `uvm_component_utils(factory_test)

  simple_producer producer;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    producer = simple_producer::type_id::create("producer", this);
  endfunction
endclass

// â”€â”€ ì‹¤í–‰ â”€â”€
module top;
  initial begin
    run_test("factory_test");
  end
endmodule
```

**ì˜ˆìƒ ì¶œë ¥**:
```
UVM_INFO @ 0: uvm_test_top.producer [simple_producer] íŠ¸ëœì­ì…˜ ìƒì„±: addr=0x1a, data=0x3f2c80a4
```

> **í™•ì¸í•´ë³´ì„¸ìš”**: (1) `uvm_test_top.producer`ë¼ëŠ” ì»´í¬ë„ŒíŠ¸ ê²½ë¡œê°€ ë³´ì´ë‚˜ìš”? (2) ì‹¤í–‰í•  ë•Œë§ˆë‹¤ addrê³¼ data ê°’ì´ ë°”ë€Œë‚˜ìš”? â€” ë°”ë€ë‹¤ë©´ ëœë¤í™”ê°€ ì •ìƒ ë™ì‘í•˜ëŠ” ê²ƒì…ë‹ˆë‹¤.

---

## 4.3 Phase ë©”ì»¤ë‹ˆì¦˜ â€” ì‹œë®¬ë ˆì´ì…˜ì˜ ìˆœì„œ ê´€ë¦¬

> **ì´ ì ˆì˜ ëª©í‘œ**: UVM Phaseì˜ ì‹¤í–‰ ìˆœì„œë¥¼ ì´í•´í•˜ê³ , ê° Phaseì—ì„œ í•´ì•¼ í•˜ëŠ” ì¼ê³¼ í•˜ì§€ ë§ì•„ì•¼ í•˜ëŠ” ì¼ì„ êµ¬ë¶„í•©ë‹ˆë‹¤.

### 4.3.1 Phaseê°€ í•„ìš”í•œ ì´ìœ 

ì¼ë°˜ì ì¸ Verilog í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì—ì„œëŠ” `initial begin ... end` ì•ˆì— ëª¨ë“  ê²ƒì„ ë„£ì—ˆìŠµë‹ˆë‹¤. ê°„ë‹¨í•œ DUTì—ì„œëŠ” ë¬¸ì œì—†ì§€ë§Œ, ë³µì¡í•œ ê²€ì¦ í™˜ê²½ì—ì„œëŠ” ìˆœì„œê°€ ì¤‘ìš”í•©ë‹ˆë‹¤:

```
ë¬¸ì œ ìƒí™©:
1. ë“œë¼ì´ë²„ê°€ ë°ì´í„°ë¥¼ ë³´ë‚´ë ¤ë©´ â†’ ë¨¼ì € ì‹œí€€ì„œì™€ ì—°ê²°ë˜ì–´ì•¼ í•¨
2. ì‹œí€€ì„œì™€ ì—°ê²°í•˜ë ¤ë©´ â†’ ë¨¼ì € ì‹œí€€ì„œê°€ ìƒì„±ë˜ì–´ì•¼ í•¨
3. ì‹œí€€ì„œê°€ ìƒì„±ë˜ë ¤ë©´ â†’ ë¨¼ì € ì—ì´ì „íŠ¸ê°€ ìƒì„±ë˜ì–´ì•¼ í•¨

â†’ ìƒì„± â†’ ì—°ê²° â†’ ì‹¤í–‰ ìˆœì„œë¥¼ ê°•ì œí•  ë°©ë²•ì´ í•„ìš”!
```

UVM PhaseëŠ” ì´ ìˆœì„œë¥¼ **ìë™ìœ¼ë¡œ ê´€ë¦¬**í•©ë‹ˆë‹¤. "ëª¨ë“  ì»´í¬ë„ŒíŠ¸ì˜ build_phaseê°€ ëë‚˜ì•¼ connect_phaseê°€ ì‹œì‘ëœë‹¤"ëŠ” ê²ƒì„ UVMì´ ë³´ì¥í•©ë‹ˆë‹¤.

### 4.3.2 í•µì‹¬ Phase 3ê°€ì§€

UVMì—ëŠ” ì—¬ëŸ¬ Phaseê°€ ìˆì§€ë§Œ, ì²˜ìŒì— ì•Œì•„ì•¼ í•  ê²ƒì€ **3ê°€ì§€**ì…ë‹ˆë‹¤:

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              build_phase                     â”‚
â”‚  "ê±´ì„¤ ë‹¨ê³„" â€” ì»´í¬ë„ŒíŠ¸ë¥¼ ë§Œë“­ë‹ˆë‹¤            â”‚
â”‚  â€¢ í•˜ìœ„ ì»´í¬ë„ŒíŠ¸ ìƒì„± (create)                â”‚
â”‚  â€¢ ì„¤ì •ê°’ ì ìš© (config_db â†’ Ch.5)            â”‚
â”‚  ğŸ“Œ ìœ„ì—ì„œ ì•„ë˜ë¡œ: test â†’ env â†’ agent â†’ drv   â”‚
â”‚  ğŸ“Œ function (ì‹œê°„ ì†Œëª¨ ì—†ìŒ)                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚              connect_phase                   â”‚
â”‚  "ë°°ì„  ë‹¨ê³„" â€” ì»´í¬ë„ŒíŠ¸ë¥¼ ì—°ê²°í•©ë‹ˆë‹¤           â”‚
â”‚  â€¢ TLM í¬íŠ¸ ì—°ê²° (Chapter 7)                 â”‚
â”‚  â€¢ ì•„ë˜ì—ì„œ ìœ„ë¡œ: drv â†’ agent â†’ env â†’ test   â”‚
â”‚  ğŸ“Œ function (ì‹œê°„ ì†Œëª¨ ì—†ìŒ)                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚              run_phase                       â”‚
â”‚  "ê°€ë™ ë‹¨ê³„" â€” ì‹¤ì œ ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰            â”‚
â”‚  â€¢ ì‹œí€€ìŠ¤ ì‹¤í–‰, ë°ì´í„° ì£¼ê³ ë°›ê¸°               â”‚
â”‚  â€¢ ëª¨ë“  ì»´í¬ë„ŒíŠ¸ê°€ ë™ì‹œì— ì‹¤í–‰                â”‚
â”‚  ğŸ“Œ task (ì‹œê°„ ì†Œëª¨ ìˆìŒ â€” #100, @clk ë“±)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

> **ë¹„ìœ **: ê³µì¥ì„ ë– ì˜¬ë ¤ë³´ì„¸ìš”:
> 1. **build_phase** = ê¸°ê³„ ì„¤ì¹˜ (ì»¨ë² ì´ì–´, ë¡œë´‡íŒ” ë°°ì¹˜)
> 2. **connect_phase** = ë°°ì„  ì—°ê²° (ì „ì„ , íŒŒì´í”„ ì—°ê²°)
> 3. **run_phase** = ê³µì¥ ê°€ë™! (ì œí’ˆ ìƒì‚° ì‹œì‘)
>
> ê¸°ê³„ë¥¼ ì„¤ì¹˜í•˜ê¸° ì „ì— ê³µì¥ì„ ê°€ë™í•  ìˆ˜ ì—†ê³ , ë°°ì„  ì—†ì´ ê¸°ê³„ê°€ ë™ì‘í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤. UVM Phaseê°€ ì´ ìˆœì„œë¥¼ ë³´ì¥í•©ë‹ˆë‹¤.

### 4.3.3 Phaseì˜ ì‹¤í–‰ ìˆœì„œ ìƒì„¸

UVMì˜ ì „ì²´ Phase ìˆœì„œëŠ” ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤. **êµµì€ ê¸€ì”¨** 3ê°€ì§€ë§Œ ë¨¼ì € ê¸°ì–µí•˜ì„¸ìš”:

| ìˆœì„œ | Phase | ì¢…ë¥˜ | ì—­í•  | ì¤‘ìš”ë„ |
|------|-------|------|------|--------|
| 1 | **build_phase** | function | ì»´í¬ë„ŒíŠ¸ ìƒì„± | í•„ìˆ˜ |
| 2 | **connect_phase** | function | í¬íŠ¸ ì—°ê²° | í•„ìˆ˜ |
| 3 | end_of_elaboration_phase | function | êµ¬ì¡° ì™„ì„± í™•ì¸ | ì„ íƒ |
| 4 | start_of_simulation_phase | function | ì‹œë®¬ë ˆì´ì…˜ ì‹œì‘ ì•Œë¦¼ | ì„ íƒ |
| 5 | **run_phase** | task | ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰ | í•„ìˆ˜ |
| 6 | extract_phase | function | ê²°ê³¼ ì¶”ì¶œ | ì„ íƒ |
| 7 | check_phase | function | ê²°ê³¼ í™•ì¸ | ì„ íƒ |
| 8 | report_phase | function | ë³´ê³ ì„œ ì¶œë ¥ | ì„ íƒ |

> **í•µì‹¬**: build â†’ connect â†’ run, ì´ 3ê°œë§Œ ê¸°ì–µí•˜ì„¸ìš”. ë‚˜ë¨¸ì§€ PhaseëŠ” í•„ìš”í•  ë•Œ ë°°ì›ë‹ˆë‹¤.

### 4.3.4 build_phaseì˜ ì‹¤í–‰ ìˆœì„œ â€” ìœ„ì—ì„œ ì•„ë˜ë¡œ

build_phaseëŠ” ë‹¤ë¥¸ Phaseì™€ ë‹¬ë¦¬ **ìœ„ì—ì„œ ì•„ë˜ë¡œ(Top-Down)** ì‹¤í–‰ë©ë‹ˆë‹¤. ì´ìœ ëŠ” ê°„ë‹¨í•©ë‹ˆë‹¤: ë¶€ëª¨ê°€ ë¨¼ì € ìƒì„±ë˜ì–´ì•¼ ìì‹ì„ ë§Œë“¤ ìˆ˜ ìˆìœ¼ë‹ˆê¹Œìš”.

```
build_phase ì‹¤í–‰ ìˆœì„œ (Top-Down):

  uvm_test_top (my_test)     â† 1ë²ˆì§¸ ì‹¤í–‰
       â”‚
       â””â”€ env                â† 2ë²ˆì§¸ ì‹¤í–‰
            â”‚
            â””â”€ agent         â† 3ë²ˆì§¸ ì‹¤í–‰
                 â”‚
                 â”œâ”€ driver   â† 4ë²ˆì§¸ ì‹¤í–‰
                 â”œâ”€ monitor  â† 5ë²ˆì§¸ ì‹¤í–‰
                 â””â”€ sequencerâ† 6ë²ˆì§¸ ì‹¤í–‰
```

ë‹¤ë¥¸ Phase(connect, run ë“±)ëŠ” **ì•„ë˜ì—ì„œ ìœ„ë¡œ(Bottom-Up)** ì‹¤í–‰ë©ë‹ˆë‹¤:

```
connect_phase ì‹¤í–‰ ìˆœì„œ (Bottom-Up):

  uvm_test_top (my_test)     â† 6ë²ˆì§¸ ì‹¤í–‰
       â”‚
       â””â”€ env                â† 5ë²ˆì§¸ ì‹¤í–‰
            â”‚
            â””â”€ agent         â† 4ë²ˆì§¸ ì‹¤í–‰
                 â”‚
                 â”œâ”€ driver   â† 1ë²ˆì§¸ ì‹¤í–‰
                 â”œâ”€ monitor  â† 2ë²ˆì§¸ ì‹¤í–‰
                 â””â”€ sequencerâ† 3ë²ˆì§¸ ì‹¤í–‰
```

> **ê¸°ì–µí•˜ì„¸ìš”**: "buildëŠ” ìœ„ì—ì„œ ì•„ë˜(ë¶€ëª¨ ë¨¼ì €), ë‚˜ë¨¸ì§€ëŠ” ì•„ë˜ì—ì„œ ìœ„(ìì‹ ë¨¼ì €)." ë©´ì ‘ì—ì„œë„ ìì£¼ ë‚˜ì˜¤ëŠ” ì§ˆë¬¸ì…ë‹ˆë‹¤.

### 4.3.5 Phaseì—ì„œ í•˜ë©´ ì•ˆ ë˜ëŠ” ê²ƒ

| Phase | í•´ì•¼ í•  ì¼ | í•˜ë©´ ì•ˆ ë˜ëŠ” ì¼ |
|-------|-----------|---------------|
| build_phase | `create()`ë¡œ ì»´í¬ë„ŒíŠ¸ ìƒì„± | í¬íŠ¸ ì—°ê²° (ì•„ì§ ìƒì„± ì•ˆ ëœ ì»´í¬ë„ŒíŠ¸ì™€ ì—°ê²° ì‹œë„) |
| connect_phase | í¬íŠ¸/export ì—°ê²° | ìƒˆ ì»´í¬ë„ŒíŠ¸ ìƒì„± (buildì—ì„œ í•´ì•¼ í•¨) |
| run_phase | ì‹œí€€ìŠ¤ ì‹¤í–‰, ë°ì´í„° ì „ì†¡ | ì»´í¬ë„ŒíŠ¸ ìƒì„± ë˜ëŠ” ì—°ê²° (ì´ë¯¸ ëë‚œ ë‹¨ê³„) |

```systemverilog
// âŒ ì˜ëª»ëœ ì˜ˆ: connect_phaseì—ì„œ ì»´í¬ë„ŒíŠ¸ ìƒì„±
virtual function void connect_phase(uvm_phase phase);
  super.connect_phase(phase);
  drv = my_driver::type_id::create("drv", this);  // ì—¬ê¸°ì„œ í•˜ë©´ ì•ˆ ë¨!
endfunction

// âœ… ì˜¬ë°”ë¥¸ ì˜ˆ: build_phaseì—ì„œ ìƒì„±, connect_phaseì—ì„œ ì—°ê²°
virtual function void build_phase(uvm_phase phase);
  super.build_phase(phase);
  drv = my_driver::type_id::create("drv", this);  // ìƒì„±ì€ ì—¬ê¸°ì„œ!
endfunction

virtual function void connect_phase(uvm_phase phase);
  super.connect_phase(phase);
  // ì—°ê²°ì€ ì—¬ê¸°ì„œ! (Chapter 7ì—ì„œ ìì„¸íˆ ë°°ì›€)
endfunction
```

### 4.3.6 run_phaseì™€ objection â€” ì‹œë®¬ë ˆì´ì…˜ ì¢…ë£Œ ì¡°ê±´

Chapter 1-2ì—ì„œ `raise_objection`ê³¼ `drop_objection`ì„ ì‚¬ìš©í–ˆìŠµë‹ˆë‹¤. ì´ì œ ì™œ í•„ìš”í•œì§€ ì •í™•íˆ ì´í•´í•©ì‹œë‹¤:

```systemverilog
virtual task run_phase(uvm_phase phase);
  phase.raise_objection(this);   // "ì•„ì§ í•  ì¼ì´ ìˆì–´ìš”!" (ì‹œë®¬ë ˆì´ì…˜ ìœ ì§€)

  // ... ì‹¤ì œ ì‘ì—… ...

  phase.drop_objection(this);    // "ë‹¤ ëë‚¬ì–´ìš”!" (ì¢…ë£Œí•´ë„ ë¨)
endtask
```

> **ë¹„ìœ **: objection = **ë¹„í–‰ê¸° ì¶œë°œ ì „ ìŠ¹ê° íƒ‘ìŠ¹**
> - `raise_objection` = "ì•„ì§ íƒ‘ìŠ¹ ì¤‘ì…ë‹ˆë‹¤!" (ë¬¸ ë‹«ì§€ ë§ˆì„¸ìš”)
> - `drop_objection` = "ëª¨ë‘ íƒ‘ìŠ¹ ì™„ë£Œ!" (ì¶œë°œí•´ë„ ë©ë‹ˆë‹¤)
> - ì•„ë¬´ë„ raiseí•˜ì§€ ì•Šìœ¼ë©´ UVMì€ "í•  ì¼ì´ ì—†ë‹¤"ê³  íŒë‹¨í•˜ê³  ì¦‰ì‹œ ì¢…ë£Œí•©ë‹ˆë‹¤.

**í”í•œ ì‹¤ìˆ˜: raise_objectionì„ ë¹ ëœ¨ë¦¬ë©´?**

```systemverilog
virtual task run_phase(uvm_phase phase);
  // phase.raise_objection(this);  â† ë¹ ëœ¨ë¦¼!
  #100;
  `uvm_info(get_type_name(), "ì´ ë©”ì‹œì§€ëŠ” ì ˆëŒ€ ì¶œë ¥ ì•ˆ ë¨!", UVM_MEDIUM)
  // phase.drop_objection(this);
endtask
```

```
ê²°ê³¼: run_phaseê°€ ì‹œì‘ë˜ìë§ˆì ì‹œë®¬ë ˆì´ì…˜ì´ ì¢…ë£Œë¨
â†’ #100 ì´ì „ì— ì´ë¯¸ ëë‚˜ë²„ë¦¼
```

> **ì£¼ì˜**: objectionì€ run_phaseì—ì„œë§Œ í•„ìš”í•©ë‹ˆë‹¤. build_phaseì™€ connect_phaseëŠ” functionì´ë¯€ë¡œ ì‹œê°„ ê°œë…ì´ ì—†ê³ , UVMì´ ìë™ìœ¼ë¡œ ê´€ë¦¬í•©ë‹ˆë‹¤.

### 4.3.7 Phase ì‹¤ìŠµ: ì‹¤í–‰ ìˆœì„œ í™•ì¸

**[ì˜ˆì œ 4-3] Phase ì‹¤í–‰ ìˆœì„œ ê´€ì°°í•˜ê¸°**

```systemverilog
// íŒŒì¼: testbench.sv (EDA Playground)
// [ì˜ˆì œ 4-3] Phase ì‹¤í–‰ ìˆœì„œ ê´€ì°°
// ëª©ì : build â†’ connect â†’ run ìˆœì„œì™€ Top-Down/Bottom-Up í™•ì¸

`include "uvm_macros.svh"
import uvm_pkg::*;

// â”€â”€ ìì‹ ì»´í¬ë„ŒíŠ¸ â”€â”€
class child_comp extends uvm_component;
  `uvm_component_utils(child_comp)

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    `uvm_info(get_name(), "build_phase ì‹¤í–‰", UVM_MEDIUM)
  endfunction

  virtual function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    `uvm_info(get_name(), "connect_phase ì‹¤í–‰", UVM_MEDIUM)
  endfunction

  virtual task run_phase(uvm_phase phase);
    `uvm_info(get_name(), "run_phase ì‹œì‘", UVM_MEDIUM)
  endtask
endclass

// â”€â”€ ë¶€ëª¨ ì»´í¬ë„ŒíŠ¸ â”€â”€
class parent_comp extends uvm_component;
  `uvm_component_utils(parent_comp)

  child_comp child_a;
  child_comp child_b;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    `uvm_info(get_name(), "build_phase ì‹¤í–‰", UVM_MEDIUM)
    child_a = child_comp::type_id::create("child_a", this);
    child_b = child_comp::type_id::create("child_b", this);
  endfunction

  virtual function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    `uvm_info(get_name(), "connect_phase ì‹¤í–‰", UVM_MEDIUM)
  endfunction

  virtual task run_phase(uvm_phase phase);
    `uvm_info(get_name(), "run_phase ì‹œì‘", UVM_MEDIUM)
  endtask
endclass

// â”€â”€ í…ŒìŠ¤íŠ¸ â”€â”€
class phase_test extends uvm_test;
  `uvm_component_utils(phase_test)

  parent_comp parent;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    `uvm_info(get_name(), "build_phase ì‹¤í–‰", UVM_MEDIUM)
    parent = parent_comp::type_id::create("parent", this);
  endfunction

  virtual function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    `uvm_info(get_name(), "connect_phase ì‹¤í–‰", UVM_MEDIUM)
  endfunction

  virtual task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    `uvm_info(get_name(), "run_phase ì‹œì‘", UVM_MEDIUM)
    #10;
    `uvm_info(get_name(), "run_phase ì™„ë£Œ", UVM_MEDIUM)
    phase.drop_objection(this);
  endtask
endclass

module top;
  initial begin
    run_test("phase_test");
  end
endmodule
```

**ì˜ˆìƒ ì¶œë ¥**:
```
UVM_INFO @ 0: uvm_test_top [uvm_test_top] build_phase ì‹¤í–‰
UVM_INFO @ 0: uvm_test_top.parent [parent] build_phase ì‹¤í–‰
UVM_INFO @ 0: uvm_test_top.parent.child_a [child_a] build_phase ì‹¤í–‰
UVM_INFO @ 0: uvm_test_top.parent.child_b [child_b] build_phase ì‹¤í–‰
UVM_INFO @ 0: uvm_test_top.parent.child_a [child_a] connect_phase ì‹¤í–‰
UVM_INFO @ 0: uvm_test_top.parent.child_b [child_b] connect_phase ì‹¤í–‰
UVM_INFO @ 0: uvm_test_top.parent [parent] connect_phase ì‹¤í–‰
UVM_INFO @ 0: uvm_test_top [uvm_test_top] connect_phase ì‹¤í–‰
UVM_INFO @ 0: uvm_test_top [uvm_test_top] run_phase ì‹œì‘
UVM_INFO @ 0: uvm_test_top.parent [parent] run_phase ì‹œì‘
UVM_INFO @ 0: uvm_test_top.parent.child_a [child_a] run_phase ì‹œì‘
UVM_INFO @ 0: uvm_test_top.parent.child_b [child_b] run_phase ì‹œì‘
UVM_INFO @ 10: uvm_test_top [uvm_test_top] run_phase ì™„ë£Œ
```

> **ê´€ì°° í¬ì¸íŠ¸**:
> 1. **build_phase**: test â†’ parent â†’ child_a â†’ child_b (ìœ„ì—ì„œ ì•„ë˜)
> 2. **connect_phase**: child_a â†’ child_b â†’ parent â†’ test (ì•„ë˜ì—ì„œ ìœ„)
> 3. **run_phase**: ëª¨ë“  ì»´í¬ë„ŒíŠ¸ê°€ ë™ì‹œ ì‹œì‘ (@ 0), testë§Œ #10 í›„ ì™„ë£Œ

---

## 4.4 ì¢…í•©: UVM ì»´í¬ë„ŒíŠ¸ ì‘ì„± íŒ¨í„´

> **ì´ ì ˆì˜ ëª©í‘œ**: ì§€ê¸ˆê¹Œì§€ ë°°ìš´ ë‚´ìš©ì„ ì¢…í•©í•˜ì—¬, UVM ì»´í¬ë„ŒíŠ¸ë¥¼ ì‘ì„±í•  ë•Œì˜ í‘œì¤€ íŒ¨í„´ì„ ì •ë¦¬í•©ë‹ˆë‹¤.

### 4.4.1 UVM ì»´í¬ë„ŒíŠ¸ ì‘ì„± í…œí”Œë¦¿

ëª¨ë“  UVM ì»´í¬ë„ŒíŠ¸ëŠ” ì´ íŒ¨í„´ì„ ë”°ë¦…ë‹ˆë‹¤:

```systemverilog
class í´ë˜ìŠ¤ì´ë¦„ extends ë¶€ëª¨_UVM_í´ë˜ìŠ¤;
  // 1. Factory ë“±ë¡
  `uvm_component_utils(í´ë˜ìŠ¤ì´ë¦„)

  // 2. í•˜ìœ„ ì»´í¬ë„ŒíŠ¸ í•¸ë“¤ ì„ ì–¸
  í•˜ìœ„ì»´í¬ë„ŒíŠ¸_íƒ€ì… í•¸ë“¤ì´ë¦„;

  // 3. í‘œì¤€ ìƒì„±ì
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  // 4. build_phase: í•˜ìœ„ ì»´í¬ë„ŒíŠ¸ ìƒì„±
  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    í•¸ë“¤ì´ë¦„ = í•˜ìœ„ì»´í¬ë„ŒíŠ¸_íƒ€ì…::type_id::create("ì´ë¦„", this);
  endfunction

  // 5. connect_phase: í¬íŠ¸ ì—°ê²° (Chapter 7ì—ì„œ ë°°ì›€)
  virtual function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    // ì—°ê²° ì½”ë“œ
  endfunction

  // 6. run_phase: ì‹œë®¬ë ˆì´ì…˜ ë¡œì§ (í•„ìš”í•œ ê²½ìš°ë§Œ)
  virtual task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    // ì‹œë®¬ë ˆì´ì…˜ ì½”ë“œ
    phase.drop_objection(this);
  endtask
endclass
```

### 4.4.2 uvm_object ì‘ì„± í…œí”Œë¦¿

ë°ì´í„° í´ë˜ìŠ¤(íŠ¸ëœì­ì…˜ ë“±)ëŠ” ì´ íŒ¨í„´ì„ ë”°ë¦…ë‹ˆë‹¤:

```systemverilog
class í´ë˜ìŠ¤ì´ë¦„ extends uvm_sequence_item;
  // 1. Factory ë“±ë¡ (objectìš©!)
  `uvm_object_utils(í´ë˜ìŠ¤ì´ë¦„)

  // 2. ë°ì´í„° í•„ë“œ ì„ ì–¸
  rand bit [7:0] addr;
  rand bit [31:0] data;

  // 3. ì œì•½ ì¡°ê±´
  constraint addr_c {
    addr inside {[0:255]};
  }

  // 4. í‘œì¤€ ìƒì„±ì
  function new(string name = "í´ë˜ìŠ¤ì´ë¦„");
    super.new(name);
  endfunction

  // 5. ë¬¸ìì—´ ë³€í™˜ (ë””ë²„ê¹…ìš©)
  virtual function string convert2string();
    return $sformatf("addr=0x%02h, data=0x%08h", addr, data);
  endfunction
endclass
```

### 4.4.3 ì¢…í•© ì‹¤ìŠµ: ë¯¸ë‹ˆ ê²€ì¦ í™˜ê²½

ì§€ê¸ˆê¹Œì§€ ë°°ìš´ ëª¨ë“  ê²ƒì„ í•©ì³ì„œ ë¯¸ë‹ˆ ê²€ì¦ í™˜ê²½ì„ ë§Œë“¤ì–´ë´…ì‹œë‹¤. ì•„ì§ DUT ì—°ê²° ì—†ì´ **êµ¬ì¡°ë§Œ** ë§Œë“œëŠ” ê²ƒì´ ëª©í‘œì…ë‹ˆë‹¤:

**[ì˜ˆì œ 4-4] ë¯¸ë‹ˆ UVM í™˜ê²½ êµ¬ì¡°**

```systemverilog
// íŒŒì¼: testbench.sv (EDA Playground)
// [ì˜ˆì œ 4-4] ë¯¸ë‹ˆ UVM ê²€ì¦ í™˜ê²½ êµ¬ì¡°
// ëª©ì : test â†’ env â†’ agent â†’ (driver, monitor) íŠ¸ë¦¬ êµ¬ì¡° ë§Œë“¤ê¸°
// DUT ì—°ê²° ì—†ì´ êµ¬ì¡°ë§Œ í™•ì¸

`include "uvm_macros.svh"
import uvm_pkg::*;

// â”€â”€ íŠ¸ëœì­ì…˜ (uvm_object) â”€â”€
class simple_txn extends uvm_sequence_item;
  `uvm_object_utils(simple_txn)

  rand bit [7:0]  addr;
  rand bit [31:0] data;
  rand bit        rw;     // 0: Read, 1: Write

  constraint addr_c { addr inside {[0:127]}; }
  constraint rw_c   { rw dist {0 := 3, 1 := 7}; }  // ì“°ê¸° 70%

  function new(string name = "simple_txn");
    super.new(name);
  endfunction

  virtual function string convert2string();
    return $sformatf("addr=0x%02h, data=0x%08h, %s",
                     addr, data, rw ? "WR" : "RD");
  endfunction
endclass

// â”€â”€ ë“œë¼ì´ë²„ (uvm_component) â”€â”€
class simple_driver extends uvm_component;
  `uvm_component_utils(simple_driver)

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    `uvm_info(get_type_name(), "ë“œë¼ì´ë²„ ìƒì„± ì™„ë£Œ", UVM_MEDIUM)
  endfunction

  virtual task run_phase(uvm_phase phase);
    `uvm_info(get_type_name(), "ë“œë¼ì´ë²„ ëŒ€ê¸° ì¤‘... (Chapter 7ì—ì„œ êµ¬í˜„)", UVM_MEDIUM)
  endtask
endclass

// â”€â”€ ëª¨ë‹ˆí„° (uvm_component) â”€â”€
class simple_monitor extends uvm_component;
  `uvm_component_utils(simple_monitor)

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    `uvm_info(get_type_name(), "ëª¨ë‹ˆí„° ìƒì„± ì™„ë£Œ", UVM_MEDIUM)
  endfunction

  virtual task run_phase(uvm_phase phase);
    `uvm_info(get_type_name(), "ëª¨ë‹ˆí„° ê´€ì°° ì¤‘... (Chapter 7ì—ì„œ êµ¬í˜„)", UVM_MEDIUM)
  endtask
endclass

// â”€â”€ ì—ì´ì „íŠ¸ (uvm_component) â”€â”€
class simple_agent extends uvm_agent;
  `uvm_component_utils(simple_agent)

  simple_driver  drv;
  simple_monitor mon;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    drv = simple_driver::type_id::create("drv", this);
    mon = simple_monitor::type_id::create("mon", this);
    `uvm_info(get_type_name(), "ì—ì´ì „íŠ¸: ë“œë¼ì´ë²„ + ëª¨ë‹ˆí„° ìƒì„±", UVM_MEDIUM)
  endfunction
endclass

// â”€â”€ í™˜ê²½ (uvm_component) â”€â”€
class simple_env extends uvm_env;
  `uvm_component_utils(simple_env)

  simple_agent agent;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    agent = simple_agent::type_id::create("agent", this);
    `uvm_info(get_type_name(), "í™˜ê²½: ì—ì´ì „íŠ¸ ìƒì„±", UVM_MEDIUM)
  endfunction
endclass

// â”€â”€ í…ŒìŠ¤íŠ¸ (ìµœìƒìœ„) â”€â”€
class mini_test extends uvm_test;
  `uvm_component_utils(mini_test)

  simple_env env;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    env = simple_env::type_id::create("env", this);
    `uvm_info(get_type_name(), "í…ŒìŠ¤íŠ¸: í™˜ê²½ ìƒì„±", UVM_MEDIUM)
  endfunction

  virtual task run_phase(uvm_phase phase);
    simple_txn txn;
    phase.raise_objection(this);

    `uvm_info(get_type_name(), "=== ë¯¸ë‹ˆ ê²€ì¦ í™˜ê²½ ê°€ë™! ===", UVM_MEDIUM)

    // íŠ¸ëœì­ì…˜ 3ê°œ ìƒì„±í•˜ì—¬ ì¶œë ¥
    repeat(3) begin
      txn = simple_txn::type_id::create("txn");
      if (!txn.randomize())
        `uvm_fatal(get_type_name(), "ëœë¤í™” ì‹¤íŒ¨!")
      `uvm_info(get_type_name(),
        $sformatf("ìƒì„±ëœ íŠ¸ëœì­ì…˜: %s", txn.convert2string()), UVM_MEDIUM)
    end

    // ì»´í¬ë„ŒíŠ¸ íŠ¸ë¦¬ ì¶œë ¥ (UVM ë‚´ì¥ ê¸°ëŠ¥)
    `uvm_info(get_type_name(), "=== ì»´í¬ë„ŒíŠ¸ íŠ¸ë¦¬ ===", UVM_MEDIUM)
    uvm_top.print_topology();

    phase.drop_objection(this);
  endtask
endclass

module top;
  initial begin
    run_test("mini_test");
  end
endmodule
```

**ì˜ˆìƒ ì¶œë ¥**:
```
UVM_INFO @ 0: uvm_test_top [mini_test] í…ŒìŠ¤íŠ¸: í™˜ê²½ ìƒì„±
UVM_INFO @ 0: uvm_test_top.env [simple_env] í™˜ê²½: ì—ì´ì „íŠ¸ ìƒì„±
UVM_INFO @ 0: uvm_test_top.env.agent [simple_agent] ì—ì´ì „íŠ¸: ë“œë¼ì´ë²„ + ëª¨ë‹ˆí„° ìƒì„±
UVM_INFO @ 0: uvm_test_top.env.agent.drv [simple_driver] ë“œë¼ì´ë²„ ìƒì„± ì™„ë£Œ
UVM_INFO @ 0: uvm_test_top.env.agent.mon [simple_monitor] ëª¨ë‹ˆí„° ìƒì„± ì™„ë£Œ
UVM_INFO @ 0: uvm_test_top [mini_test] === ë¯¸ë‹ˆ ê²€ì¦ í™˜ê²½ ê°€ë™! ===
UVM_INFO @ 0: uvm_test_top [mini_test] ìƒì„±ëœ íŠ¸ëœì­ì…˜: addr=0x1a, data=0x3f2c80a4, WR
UVM_INFO @ 0: uvm_test_top [mini_test] ìƒì„±ëœ íŠ¸ëœì­ì…˜: addr=0x42, data=0x0000beef, RD
UVM_INFO @ 0: uvm_test_top [mini_test] ìƒì„±ëœ íŠ¸ëœì­ì…˜: addr=0x05, data=0x12345678, WR
UVM_INFO @ 0: uvm_test_top [mini_test] === ì»´í¬ë„ŒíŠ¸ íŠ¸ë¦¬ ===

--------------------------------------
Name          Type           Size  Value
--------------------------------------
uvm_test_top  mini_test      -     @...
  env         simple_env     -     @...
    agent     simple_agent   -     @...
      drv     simple_driver  -     @...
      mon     simple_monitor -     @...
--------------------------------------
```

> **ê´€ì°° í¬ì¸íŠ¸**:
> 1. build_phase ì‹¤í–‰ ìˆœì„œ: test â†’ env â†’ agent â†’ drv, mon (ìœ„ì—ì„œ ì•„ë˜)
> 2. ì»´í¬ë„ŒíŠ¸ ê²½ë¡œ: `uvm_test_top.env.agent.drv` â€” íŠ¸ë¦¬ êµ¬ì¡°ê°€ ëª…í™•í•©ë‹ˆë‹¤
> 3. `print_topology()`ë¡œ ì „ì²´ êµ¬ì¡°ë¥¼ í•œëˆˆì— í™•ì¸í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤
> 4. íŠ¸ëœì­ì…˜ì€ ëœë¤í™”ë¡œ ë§¤ë²ˆ ë‹¤ë¥¸ ê°’ì´ ìƒì„±ë©ë‹ˆë‹¤

> **ì„±ì·¨ê° í¬ì¸íŠ¸**: ì¶•í•˜í•©ë‹ˆë‹¤! ë°©ê¸ˆ ì‹¤ë¬´ì—ì„œ ì‚¬ìš©í•˜ëŠ” ê²ƒê³¼ ë™ì¼í•œ êµ¬ì¡°ì˜ UVM ê²€ì¦ í™˜ê²½ ë¼ˆëŒ€ë¥¼ ë§Œë“¤ì—ˆìŠµë‹ˆë‹¤. test â†’ env â†’ agent â†’ driver/monitor â€” ì´ êµ¬ì¡°ë¥¼ ê¸°ë°˜ìœ¼ë¡œ Chapter 5ì—ì„œ ì²« ì™„ì „í•œ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ë§Œë“¤ê²Œ ë©ë‹ˆë‹¤.

---

## 4.5 ì²´í¬í¬ì¸íŠ¸

### ì…€í”„ ì²´í¬

ì•„ë˜ ì§ˆë¬¸ì— ë‹µí•  ìˆ˜ ìˆë‹¤ë©´ ì´ ì±•í„°ë¥¼ ì¶©ë¶„íˆ ì´í•´í•œ ê²ƒì…ë‹ˆë‹¤:

1. `uvm_object`ì™€ `uvm_component`ì˜ ê°€ì¥ í° ì°¨ì´ì  2ê°€ì§€ëŠ”?

<details>
<summary>ì •ë‹µ í™•ì¸</summary>

(1) uvm_componentëŠ” ë¶€ëª¨-ìì‹ ê´€ê³„(íŠ¸ë¦¬ êµ¬ì¡°)ê°€ ìˆì§€ë§Œ uvm_objectëŠ” ì—†ìŠµë‹ˆë‹¤.
(2) uvm_componentëŠ” Phase(build, connect, run)ê°€ ìˆì§€ë§Œ uvm_objectëŠ” ì—†ìŠµë‹ˆë‹¤.
ì¶”ê°€: uvm_componentì˜ ìƒì„±ìì—ëŠ” parent íŒŒë¼ë¯¸í„°ê°€ í•„ìš”í•©ë‹ˆë‹¤.
</details>

2. UVMì—ì„œ `new()` ëŒ€ì‹  `type_id::create()`ë¥¼ ì‚¬ìš©í•˜ëŠ” ì´ìœ ëŠ”?

<details>
<summary>ì •ë‹µ í™•ì¸</summary>

Factory íŒ¨í„´ì„ í†µí•´ ì½”ë“œ ìˆ˜ì • ì—†ì´ ì»´í¬ë„ŒíŠ¸ë¥¼ êµì²´í•  ìˆ˜ ìˆê²Œ í•˜ê¸° ìœ„í•´ì„œì…ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´, ê¸°ë³¸ ë“œë¼ì´ë²„ë¥¼ ì—ëŸ¬ ì£¼ì… ë“œë¼ì´ë²„ë¡œ êµì²´í•  ë•Œ, create()ë¥¼ ì‚¬ìš©í–ˆìœ¼ë©´ í…ŒìŠ¤íŠ¸ í´ë˜ìŠ¤ì—ì„œ set_type_override() í•œ ì¤„ë¡œ êµì²´ ê°€ëŠ¥í•˜ì§€ë§Œ, new()ë¥¼ ì‚¬ìš©í–ˆìœ¼ë©´ í™˜ê²½ ì½”ë“œë¥¼ ì§ì ‘ ìˆ˜ì •í•´ì•¼ í•©ë‹ˆë‹¤.
</details>

3. `` `uvm_component_utils ``ì™€ `` `uvm_object_utils ``ëŠ” ê°ê° ì–¸ì œ ì‚¬ìš©í•˜ëŠ”ê°€?

<details>
<summary>ì •ë‹µ í™•ì¸</summary>

`uvm_component_utils`ëŠ” uvm_componentë¥¼ ìƒì†í•œ í´ë˜ìŠ¤(test, env, agent, driver, monitor ë“±)ì— ì‚¬ìš©í•©ë‹ˆë‹¤.
`uvm_object_utils`ëŠ” uvm_objectë¥¼ ìƒì†í•œ í´ë˜ìŠ¤(transaction, sequence ë“±)ì— ì‚¬ìš©í•©ë‹ˆë‹¤.
ë‘˜ ë‹¤ Factoryì— í´ë˜ìŠ¤ë¥¼ ë“±ë¡í•˜ì—¬ type_id::create()ë¡œ ìƒì„±í•  ìˆ˜ ìˆê²Œ í•´ì¤ë‹ˆë‹¤.
</details>

4. build_phase, connect_phase, run_phaseì˜ ì‹¤í–‰ ìˆœì„œì™€ ê°ê°ì˜ ì—­í• ì€?

<details>
<summary>ì •ë‹µ í™•ì¸</summary>

ì‹¤í–‰ ìˆœì„œ: build_phase â†’ connect_phase â†’ run_phase
- build_phase: í•˜ìœ„ ì»´í¬ë„ŒíŠ¸ë¥¼ create()ë¡œ ìƒì„±í•˜ëŠ” ë‹¨ê³„. ìœ„ì—ì„œ ì•„ë˜ë¡œ(Top-Down) ì‹¤í–‰
- connect_phase: í¬íŠ¸ë¥¼ ì—°ê²°í•˜ëŠ” ë‹¨ê³„. ì•„ë˜ì—ì„œ ìœ„ë¡œ(Bottom-Up) ì‹¤í–‰
- run_phase: ì‹¤ì œ ì‹œë®¬ë ˆì´ì…˜ì´ ë™ì‘í•˜ëŠ” ë‹¨ê³„. ëª¨ë“  ì»´í¬ë„ŒíŠ¸ê°€ ë™ì‹œ ì‹¤í–‰. taskì´ë¯€ë¡œ ì‹œê°„ ì†Œëª¨ ê°€ëŠ¥ (#, @)
</details>

5. `raise_objection()`ê³¼ `drop_objection()`ì€ ì™œ í•„ìš”í•œê°€?

<details>
<summary>ì •ë‹µ í™•ì¸</summary>

run_phaseì—ì„œ ì‹œë®¬ë ˆì´ì…˜ì˜ ì¢…ë£Œ ì‹œì ì„ ì œì–´í•˜ê¸° ìœ„í•´ì„œì…ë‹ˆë‹¤. raise_objectionì€ "ì•„ì§ í•  ì¼ì´ ë‚¨ì•˜ìœ¼ë‹ˆ ì¢…ë£Œí•˜ì§€ ë§ˆì„¸ìš”"ì´ê³ , drop_objectionì€ "í•  ì¼ì„ ë§ˆì³¤ìŠµë‹ˆë‹¤"ì…ë‹ˆë‹¤. ì•„ë¬´ë„ raiseí•˜ì§€ ì•Šìœ¼ë©´ UVMì€ í•  ì¼ì´ ì—†ë‹¤ê³  íŒë‹¨í•˜ì—¬ ì¦‰ì‹œ ì¢…ë£Œí•©ë‹ˆë‹¤.
</details>

6. build_phaseê°€ Top-Downìœ¼ë¡œ ì‹¤í–‰ë˜ëŠ” ì´ìœ ëŠ”?

<details>
<summary>ì •ë‹µ í™•ì¸</summary>

ë¶€ëª¨ ì»´í¬ë„ŒíŠ¸ê°€ ë¨¼ì € ìƒì„±ë˜ì–´ì•¼ ìì‹ ì»´í¬ë„ŒíŠ¸ë¥¼ ë§Œë“¤ ìˆ˜ ìˆê¸° ë•Œë¬¸ì…ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´, envì˜ build_phaseì—ì„œ agentë¥¼ create()í•˜ë¯€ë¡œ, envê°€ ë¨¼ì € buildë˜ì–´ì•¼ agentë¥¼ ë§Œë“¤ ìˆ˜ ìˆìŠµë‹ˆë‹¤. ë°˜ë©´ connect_phaseëŠ” ì•„ë˜ì—ì„œ ìœ„ë¡œ(Bottom-Up) ì‹¤í–‰ë©ë‹ˆë‹¤ â€” ìì‹ì´ ë¨¼ì € ì¤€ë¹„ë˜ì–´ì•¼ ë¶€ëª¨ê°€ ì—°ê²°í•  ìˆ˜ ìˆìœ¼ë‹ˆê¹Œìš”.
</details>

### ì—°ìŠµë¬¸ì œ

**[ì‹¤ìŠµ 4-1] ì»´í¬ë„ŒíŠ¸ ì¶”ê°€í•˜ê¸° (ì‰¬ì›€)** â€” ì•½ 10ë¶„

[ì˜ˆì œ 4-4]ì˜ `simple_agent`ì— `simple_sequencer`(uvm_sequencerë¥¼ extends) ì»´í¬ë„ŒíŠ¸ë¥¼ ì¶”ê°€í•˜ì„¸ìš”. build_phaseì—ì„œ ìƒì„±í•˜ê³ , ì¶œë ¥ì—ì„œ ì»´í¬ë„ŒíŠ¸ íŠ¸ë¦¬ì— ë‚˜íƒ€ë‚˜ëŠ”ì§€ í™•ì¸í•˜ì„¸ìš”.

<details>
<summary>íŒíŠ¸</summary>

`class simple_sequencer extends uvm_sequencer;`ë¡œ ë§Œë“¤ê³ , agentì˜ build_phaseì—ì„œ `sqr = simple_sequencer::type_id::create("sqr", this);`ë¡œ ìƒì„±í•©ë‹ˆë‹¤.
</details>

<details>
<summary>ëª¨ë²” ë‹µì•ˆ</summary>

```systemverilog
// simple_monitor í´ë˜ìŠ¤ ì•„ë˜ì— ì¶”ê°€
class simple_sequencer extends uvm_sequencer;
  `uvm_component_utils(simple_sequencer)

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    `uvm_info(get_type_name(), "ì‹œí€€ì„œ ìƒì„± ì™„ë£Œ", UVM_MEDIUM)
  endfunction
endclass

// simple_agent í´ë˜ìŠ¤ ìˆ˜ì •
class simple_agent extends uvm_agent;
  `uvm_component_utils(simple_agent)

  simple_driver    drv;
  simple_monitor   mon;
  simple_sequencer sqr;  // ì¶”ê°€!

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    drv = simple_driver::type_id::create("drv", this);
    mon = simple_monitor::type_id::create("mon", this);
    sqr = simple_sequencer::type_id::create("sqr", this);  // ì¶”ê°€!
    `uvm_info(get_type_name(), "ì—ì´ì „íŠ¸: ë“œë¼ì´ë²„ + ëª¨ë‹ˆí„° + ì‹œí€€ì„œ ìƒì„±", UVM_MEDIUM)
  endfunction
endclass
```
</details>

**[ì‹¤ìŠµ 4-2] íŠ¸ëœì­ì…˜ í™•ì¥í•˜ê¸° (ë³´í†µ)** â€” ì•½ 15ë¶„

`simple_txn`ì„ ìƒì†í•˜ì—¬ `error_txn` í´ë˜ìŠ¤ë¥¼ ë§Œë“œì„¸ìš”. `rand bit inject_error` í•„ë“œë¥¼ ì¶”ê°€í•˜ê³ , `convert2string()`ì„ ì˜¤ë²„ë¼ì´ë“œí•˜ì—¬ ì—ëŸ¬ ì—¬ë¶€ë„ ì¶œë ¥ë˜ê²Œ í•˜ì„¸ìš”. `mini_test`ì˜ run_phaseì—ì„œ `error_txn`ì„ ìƒì„±í•˜ì—¬ ì¶œë ¥í•˜ì„¸ìš”.

<details>
<summary>íŒíŠ¸</summary>

`class error_txn extends simple_txn;`ë¡œ ì‹œì‘í•˜ê³ , `` `uvm_object_utils(error_txn) ``ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. ìƒì„±ì€ `error_txn::type_id::create("txn")`ìœ¼ë¡œ í•©ë‹ˆë‹¤.
</details>

<details>
<summary>ëª¨ë²” ë‹µì•ˆ</summary>

```systemverilog
class error_txn extends simple_txn;
  `uvm_object_utils(error_txn)

  rand bit inject_error;

  constraint error_c {
    inject_error dist { 1 := 2, 0 := 8 };  // 20% ì—ëŸ¬ ì£¼ì…
  }

  function new(string name = "error_txn");
    super.new(name);
  endfunction

  virtual function string convert2string();
    string base_str = super.convert2string();
    return $sformatf("%s, error=%s", base_str,
                     inject_error ? "YES" : "NO");
  endfunction
endclass

// mini_testì˜ run_phaseì—ì„œ:
error_txn etxn;
repeat(5) begin
  etxn = error_txn::type_id::create("etxn");
  if (!etxn.randomize())
    `uvm_fatal(get_type_name(), "ëœë¤í™” ì‹¤íŒ¨!")
  `uvm_info(get_type_name(),
    $sformatf("ì—ëŸ¬ íŠ¸ëœì­ì…˜: %s", etxn.convert2string()), UVM_MEDIUM)
end
```
</details>

**[ì‹¤ìŠµ 4-3] Phase ìˆœì„œ ì˜ˆì¸¡ (ë„ì „)** â€” ì•½ 10ë¶„

ì•„ë˜ êµ¬ì¡°ì—ì„œ build_phaseì™€ connect_phaseì˜ ì‹¤í–‰ ìˆœì„œë¥¼ ì˜ˆì¸¡í•˜ì„¸ìš”:

```
test
  â”œâ”€â”€ env1
  â”‚    â””â”€â”€ agent_a
  â”‚         â”œâ”€â”€ drv_a
  â”‚         â””â”€â”€ mon_a
  â””â”€â”€ env2
       â””â”€â”€ agent_b
            â””â”€â”€ drv_b
```

<details>
<summary>ì •ë‹µ í™•ì¸</summary>

**build_phase (Top-Down)**:
1. test
2. env1
3. agent_a
4. drv_a
5. mon_a
6. env2
7. agent_b
8. drv_b

**connect_phase (Bottom-Up)**:
1. drv_a
2. mon_a
3. agent_a
4. env1
5. drv_b
6. agent_b
7. env2
8. test

ì°¸ê³ : ê°™ì€ ë ˆë²¨ì˜ í˜•ì œ ì»´í¬ë„ŒíŠ¸(env1ê³¼ env2, drv_aì™€ mon_a)ì˜ ìˆœì„œëŠ” ìƒì„± ìˆœì„œì— ë”°ë¼ ë‹¬ë¼ì§ˆ ìˆ˜ ìˆì§€ë§Œ, ë¶€ëª¨-ìì‹ ê°„ì˜ Top-Down/Bottom-Up ì›ì¹™ì€ í•­ìƒ ìœ ì§€ë©ë‹ˆë‹¤.
</details>

### í”í•œ ì—ëŸ¬ì™€ í•´ê²°ë²•

| ì—ëŸ¬ ë©”ì‹œì§€ | ì›ì¸ | í•´ê²° |
|------------|------|------|
| `UVM_FATAL ... [NOFACTORY]` | `uvm_component_utils` ë˜ëŠ” `uvm_object_utils` ëˆ„ë½ | class ë‹¤ìŒ ì¤„ì— ë§¤í¬ë¡œ ì¶”ê°€ |
| `Bad handle or reference (SIGSEGV)` | create() ì—†ì´ ì»´í¬ë„ŒíŠ¸ ì‚¬ìš© | build_phaseì—ì„œ create()ë¡œ ìƒì„± |
| run_phaseê°€ ì¦‰ì‹œ ì¢…ë£Œ | raise_objection() ëˆ„ë½ | run_phase ì‹œì‘ ì‹œ raise_objection() ì¶”ê°€ |
| `connect_phaseì—ì„œ null ì°¸ì¡°` | build_phaseì—ì„œ create() ì•ˆ í•¨ | build_phaseì—ì„œ ë¨¼ì € ìƒì„± í™•ì¸ |
| `uvm_component_utils ëŒ€ì‹  uvm_object_utils ì‚¬ìš©` | componentì— object ë§¤í¬ë¡œ ì‚¬ìš© | í´ë˜ìŠ¤ê°€ ìƒì†í•œ ë¶€ëª¨ í™•ì¸ í›„ ì˜¬ë°”ë¥¸ ë§¤í¬ë¡œ ì„ íƒ |

### ìš©ì–´ ì •ë¦¬

| í•œê¸€ ìš©ì–´ | ì˜ì–´ | ì„¤ëª… |
|-----------|------|------|
| íŒ©í† ë¦¬ | Factory | ê°ì²´ ìƒì„±ì„ ê´€ë¦¬í•˜ëŠ” ë©”ì»¤ë‹ˆì¦˜. type_id::create()ë¡œ ì‚¬ìš© |
| í˜ì´ì¦ˆ | Phase | ì‹œë®¬ë ˆì´ì…˜ ë‹¨ê³„ë¥¼ ê´€ë¦¬í•˜ëŠ” ë©”ì»¤ë‹ˆì¦˜. build â†’ connect â†’ run |
| ì»´í¬ë„ŒíŠ¸ | Component | í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì˜ êµ¬ì¡°ë¥¼ ì´ë£¨ëŠ” í´ë˜ìŠ¤ (uvm_component ìƒì†) |
| ì˜¤ë¸Œì íŠ¸ | Object | ë°ì´í„°ë¥¼ ë‹´ëŠ” í´ë˜ìŠ¤ (uvm_object ìƒì†) |
| ì»´í¬ë„ŒíŠ¸ íŠ¸ë¦¬ | Component Tree | ë¶€ëª¨-ìì‹ ê´€ê³„ë¡œ ì´ë£¨ì–´ì§„ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ê³„ì¸µ êµ¬ì¡° |
| ì˜¤ë¸Œì ì…˜ | Objection | run_phase ì¢…ë£Œ ì‹œì ì„ ì œì–´í•˜ëŠ” ë©”ì»¤ë‹ˆì¦˜ |
| ë§¤í¬ë¡œ | Macro | ì»´íŒŒì¼ëŸ¬ê°€ ì „ì²˜ë¦¬í•˜ëŠ” ì½”ë“œ ì¹˜í™˜. `uvm_component_utils ë“± |
| í† í´ë¡œì§€ | Topology | ì»´í¬ë„ŒíŠ¸ íŠ¸ë¦¬ì˜ ì „ì²´ êµ¬ì¡°. print_topology()ë¡œ ì¶œë ¥ |
| ì˜¤ë²„ë¼ì´ë“œ | Override | Factoryë¥¼ í†µí•´ í•œ í´ë˜ìŠ¤ë¥¼ ë‹¤ë¥¸ í´ë˜ìŠ¤ë¡œ êµì²´í•˜ëŠ” ê¸°ëŠ¥ |

### ë‹¤ìŒ ì±•í„° ë¯¸ë¦¬ë³´ê¸°

> Chapter 5ì—ì„œëŠ” ë‹¤ìŒ ë‚´ìš©ì„ í•™ìŠµí•©ë‹ˆë‹¤:
> - ì‹¤ì œ DUT(ê°„ë‹¨í•œ ì¹´ìš´í„°)ì™€ ì—°ê²°í•˜ëŠ” ì™„ì „í•œ UVM í…ŒìŠ¤íŠ¸ë²¤ì¹˜ êµ¬ì¶•
> - `uvm_config_db`ë¡œ ì„¤ì •ê°’ì„ ì „ë‹¬í•˜ëŠ” ë°©ë²•
> - Virtual Interfaceë¥¼ í†µí•œ DUT-í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì—°ê²°
> - ì²« ë²ˆì§¸ **ì™„ì „í•œ** ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰
>
> ì´ ì±•í„°ì—ì„œ ë§Œë“  test â†’ env â†’ agent â†’ driver/monitor êµ¬ì¡°ê°€ Chapter 5ì˜ ê¸°ë°˜ì…ë‹ˆë‹¤!
