
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.048528                       # Number of seconds simulated
sim_ticks                                 48527626500                       # Number of ticks simulated
final_tick                               2239743844500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141279                       # Simulator instruction rate (inst/s)
host_op_rate                                   245816                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               68559205                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209092                       # Number of bytes of host memory used
host_seconds                                   707.82                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     173993442                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              4480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data              2944                       # Number of bytes read from this memory
system.physmem.bytes_read::total                 7424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4480                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                 70                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                 46                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   116                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst                92319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                60666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  152985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           92319                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              92319                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               92319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               60666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 152985                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        110.921896                       # Cycle average of tags in use
system.l2.total_refs                                1                       # Total number of references to valid blocks.
system.l2.sampled_refs                            111                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.009009                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst              69.944419                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              40.977477                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.004269                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.002501                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.006770                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       1                       # number of ReadReq hits
system.l2.demand_hits::cpu.data                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                    1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 70                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 41                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   111                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data                5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  46                       # number of demand (read+write) misses
system.l2.demand_misses::total                    116                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 70                       # number of overall misses
system.l2.overall_misses::cpu.data                 46                       # number of overall misses
system.l2.overall_misses::total                   116                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      3773000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      2204500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         5977500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data       268000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        268000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       3773000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       2472500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          6245500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      3773000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      2472500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         6245500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               70                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data               42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                70                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                47                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  117                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               70                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               47                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 117                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.991071                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991453                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991453                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst        53900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53768.292683                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53851.351351                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data        53600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        53600                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        53900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data        53750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53840.517241                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        53900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data        53750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53840.517241                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst            70                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              111                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               116                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              116                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      2919000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      1706500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      4625500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data       207000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       207000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      2919000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      1913500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      4832500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      2919000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      1913500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      4832500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.991071                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991453                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst        41700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41621.951220                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41671.171171                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        41400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        41400                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        41700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41597.826087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41659.482759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        41700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41597.826087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41659.482759                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                34100472                       # Number of BP lookups
system.cpu.branchPred.condPredicted          34100472                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2673115                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23987693                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                23477603                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.873535                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         97055253                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           30999561                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      153115521                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    34100472                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23477603                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      47738430                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                11574215                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                9415412                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  29740660                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                896875                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           97051267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.790665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.336424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 49942826     51.46%     51.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2312745      2.38%     53.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4082235      4.21%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6925627      7.14%     65.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2365134      2.44%     67.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3561509      3.67%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1904206      1.96%     73.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  6765743      6.97%     80.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19191242     19.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             97051267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.351351                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.577612                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 35002913                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7610319                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  43748893                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1791271                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8897864                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              262032292                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8897864                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 38418036                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  189623                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  42122986                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7422752                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              252926261                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    54                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5115380                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                905124                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents           856869                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           337819506                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             630049292                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        630049292                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             232636631                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                105182655                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14810711                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21609545                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6803729                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            359668                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           284448                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  233896429                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 217274389                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            272466                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        57869391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     73512546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      97051267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.238759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.953310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27974212     28.82%     28.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12499258     12.88%     41.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12902753     13.29%     55.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            18326277     18.88%     73.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10768176     11.10%     84.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7834650      8.07%     93.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5556213      5.73%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1110262      1.14%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               79466      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        97051267                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1604304     99.61%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3913      0.24%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2394      0.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            284511      0.13%      0.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190362295     87.61%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20592197      9.48%     97.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6035386      2.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              217274389                       # Type of FU issued
system.cpu.iq.rate                           2.238667                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1610611                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007413                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          533483122                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         291769098                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    209722094                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              218600489                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           995665                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4047865                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        69361                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3338                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1847310                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8897864                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     128                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    22                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           233896429                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            239765                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21609545                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6803729                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3338                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2285919                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       976638                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3262557                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             211189546                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              20048004                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6084843                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     25649559                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 24326767                       # Number of branches executed
system.cpu.iew.exec_stores                    5601555                       # Number of stores executed
system.cpu.iew.exec_rate                     2.175972                       # Inst execution rate
system.cpu.iew.wb_sent                      210478407                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     209722094                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 157475630                       # num instructions producing a value
system.cpu.iew.wb_consumers                 257723293                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.160853                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.611026                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        59902850                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts           2673115                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     88153403                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.973758                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.234382                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28811382     32.68%     32.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19263181     21.85%     54.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12669735     14.37%     68.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11558543     13.11%     82.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4153987      4.71%     86.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4018917      4.56%     91.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1248543      1.42%     92.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       919549      1.04%     93.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5509566      6.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     88153403                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              173993442                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       22518084                       # Number of memory references committed
system.cpu.commit.loads                      17561666                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   21060097                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 173487667                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               5509566                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    316540129                       # The number of ROB reads
system.cpu.rob.rob_writes                   476726532                       # The number of ROB writes
system.cpu.timesIdled                              58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            3986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     173993442                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.970553                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.970553                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.030341                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.030341                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                432677395                       # number of integer regfile reads
system.cpu.int_regfile_writes               278158101                       # number of integer regfile writes
system.cpu.misc_regfile_reads                75446106                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 69.944402                       # Cycle average of tags in use
system.cpu.icache.total_refs                 29740555                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     70                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               424865.071429                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      69.944402                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.068305                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.068305                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     29740555                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29740555                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      29740555                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29740555                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     29740555                       # number of overall hits
system.cpu.icache.overall_hits::total        29740555                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          105                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           105                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          105                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            105                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          105                       # number of overall misses
system.cpu.icache.overall_misses::total           105                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      5259500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5259500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      5259500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5259500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      5259500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5259500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     29740660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29740660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     29740660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29740660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     29740660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29740660                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50090.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50090.476190                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50090.476190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50090.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50090.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50090.476190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           70                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           70                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           70                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      3843500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3843500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      3843500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3843500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      3843500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3843500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54907.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54907.142857                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54907.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54907.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54907.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54907.142857                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.tagsinuse                 46.865986                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 23808820                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                     47                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               506570.638298                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data      46.865986                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.045768                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.045768                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     18852407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18852407                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4956413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4956413                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      23808820                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23808820                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     23808820                       # number of overall hits
system.cpu.dcache.overall_hits::total        23808820                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           110                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            115                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          115                       # number of overall misses
system.cpu.dcache.overall_misses::total           115                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      4971000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4971000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data       283000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       283000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      5254000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5254000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      5254000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5254000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     18852517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18852517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4956418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4956418                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     23808935                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23808935                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     23808935                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23808935                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 45190.909091                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45190.909091                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        56600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        56600                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 45686.956522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45686.956522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 45686.956522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45686.956522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           68                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           68                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           68                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           42                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           47                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      2257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2257000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       273000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       273000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      2530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      2530000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2530000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53738.095238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53738.095238                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        54600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54600                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53829.787234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53829.787234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53829.787234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53829.787234                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
