   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f4_discovery_audio_codec.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_SetPriorityGrouping:
  24              	.LFB93:
  25              		.file 1 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\CMSIS\\Include/core_cm4.h"
   1:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /**************************************************************************//**
   2:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @version  V2.10
   5:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @date     19. July 2011
   6:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *
   7:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @note
   8:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *
  10:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @par
  11:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *
  15:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @par
  16:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *
  22:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  23:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if defined ( __ICCARM__ )
  24:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
  26:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  27:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
  28:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  extern "C" {
  29:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
  30:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  31:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  34:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  35:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  37:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   It consists of:
  39:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  40:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      - Cortex-M Core Register Definitions
  41:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      - Cortex-M functions
  42:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      - Cortex-M instructions
  43:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      - Cortex-M SIMD instructions
  44:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  45:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   access to the Cortex-M Core
  47:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
  48:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  49:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   
  52:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  55:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    
  58:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  61:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
  62:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  63:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  64:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*******************************************************************************
  65:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *                 CMSIS definitions
  66:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  67:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - CMSIS version number
  70:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Cortex-M core
  71:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Cortex-M core Revision Number
  72:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
  73:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
  74:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  75:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  76:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  80:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  82:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  83:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if   defined ( __CC_ARM )
  84:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  87:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  88:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  91:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
  92:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  95:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
  96:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  99:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 100:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 101:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if defined ( __CC_ARM )
 103:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 106:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #else
 107:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 109:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #endif
 110:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #else
 111:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 112:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 113:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 114:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 115:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #if defined __ARMVFP__
 116:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 118:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #else
 119:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 121:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #endif
 122:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #else
 123:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 124:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 125:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 126:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
 127:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 130:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #else
 131:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 133:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #endif
 134:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #else
 135:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 136:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 137:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 138:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
 139:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 141:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 142:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 143:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 148:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 150:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 152:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 155:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* check device defines and use defaults */
 156:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __CM4_REV
 158:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __CM4_REV               0x0000
 159:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 161:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 162:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 163:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_PRESENT             0
 164:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 166:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 167:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 168:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __MPU_PRESENT             0
 169:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 171:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 172:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 176:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 177:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 181:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 182:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 183:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
 185:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #else
 187:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 189:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 192:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 194:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 195:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 196:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*******************************************************************************
 197:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *                 Register Abstraction
 198:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
 199:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Core Register contain:
 201:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core Register
 202:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core NVIC Register
 203:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core SCB Register
 204:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core SysTick Register
 205:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core Debug Register
 206:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core MPU Register
 207:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core FPU Register
 208:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** */
 209:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 210:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 214:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 215:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 216:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 218:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef union
 219:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 220:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   struct
 221:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 222:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #else
 225:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 229:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } APSR_Type;
 237:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 238:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 239:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 241:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef union
 242:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 243:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   struct
 244:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 245:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } IPSR_Type;
 250:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 251:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 252:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 254:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef union
 255:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 256:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   struct
 257:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 258:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #else
 262:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 266:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } xPSR_Type;
 276:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 277:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 278:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 280:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef union
 281:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 282:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   struct
 283:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 284:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } CONTROL_Type;
 291:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 292:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 294:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 295:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 299:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 300:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 301:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 303:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 304:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 305:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[24];
 307:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RSERVED1[24];
 309:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[24];
 311:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED3[24];
 313:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED4[56];
 315:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED5[644];
 317:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** }  NVIC_Type;
 319:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 320:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 324:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 326:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 327:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 331:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 332:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 333:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 335:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 336:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 337:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[5];
 357:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } SCB_Type;
 359:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 360:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 361:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 364:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 367:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 370:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 373:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 376:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 380:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 383:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 386:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 389:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 392:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 395:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 398:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 401:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 404:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 407:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 411:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 415:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 418:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 421:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 424:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 427:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 430:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 433:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB System Control Register Definitions */
 434:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 437:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 440:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 443:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 447:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 450:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 453:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 456:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 459:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 462:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 466:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 469:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 472:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 475:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 478:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 481:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 484:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 487:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 490:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 493:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 496:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 499:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 502:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 505:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 509:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 512:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 515:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 519:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 522:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 525:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 529:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 532:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 535:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 538:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 541:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 543:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 544:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 548:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 549:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 550:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 552:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 553:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 554:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 555:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } SCnSCB_Type;
 558:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 559:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 563:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 567:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 570:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 573:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 576:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 579:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 581:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 582:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 586:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 587:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 588:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 590:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 591:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 592:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } SysTick_Type;
 597:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 598:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 602:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 605:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 608:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 611:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 612:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 615:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SysTick Current Register Definitions */
 616:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 619:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 623:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 626:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 629:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 631:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 632:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 636:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 637:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 638:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 640:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 641:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 642:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __O  union
 643:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 644:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[864];
 649:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED1[15];
 651:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[15];
 653:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } ITM_Type;
 655:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 656:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 660:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 664:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 667:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 670:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 673:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 676:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 679:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 682:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 685:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 688:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 690:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 691:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 696:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 697:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 698:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 700:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 701:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 702:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } MPU_Type;
 714:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 715:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Type Register */
 716:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 719:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 722:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 725:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Control Register */
 726:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 729:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 732:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 735:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Region Number Register */
 736:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 739:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Region Base Address Register */
 740:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 743:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 746:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 749:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 753:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 756:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 759:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 762:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 764:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 765:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 766:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 771:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 772:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 773:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 775:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 776:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 777:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 778:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } FPU_Type;
 784:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 785:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Control Register */
 786:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 789:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 792:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 795:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 798:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 801:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 804:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 807:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 810:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 813:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Address Register */
 814:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 817:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 821:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 824:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 827:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 830:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 0 */
 831:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 834:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 837:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 840:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 843:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 846:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 849:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 852:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 855:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 1 */
 856:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 859:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 862:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 865:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 868:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 870:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 871:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 872:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 876:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 877:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 878:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 880:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 881:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 882:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } CoreDebug_Type;
 887:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 888:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Debug Halting Control and Status Register */
 889:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 892:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 895:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 898:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 901:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 904:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 907:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 910:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 913:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 916:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 919:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 922:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 925:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Debug Core Register Selector Register */
 926:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 929:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 932:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 936:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 939:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 942:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 945:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 948:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 951:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 954:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 957:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 960:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 963:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 966:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 969:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 972:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 974:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 975:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 977:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 978:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 979:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 987:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 994:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 998:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 999:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
1003:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1004:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} */
1005:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1006:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1007:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1008:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*******************************************************************************
1009:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *                Hardware Abstraction Layer
1010:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
1011:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Core Function Interface contains:
1013:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core NVIC Functions
1014:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core SysTick Functions
1015:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core Debug Functions
1016:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core Register Access Functions
1017:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** */
1018:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1019:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1020:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1021:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
1025:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
1026:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1027:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Set Priority Grouping
1028:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1029:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Only values from 0..7 are used.
1032:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1033:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1035:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
1037:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
  26              		.loc 1 1038 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
1039:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t reg_value;
1040:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
  42              		.loc 1 1040 0
  43 0008 7B68     		ldr	r3, [r7, #4]
  44 000a 03F00703 		and	r3, r3, #7
  45 000e FB60     		str	r3, [r7, #12]
1041:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1042:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  46              		.loc 1 1042 0
  47 0010 4FF46D43 		mov	r3, #60672
  48 0014 CEF20003 		movt	r3, 57344
  49 0018 DB68     		ldr	r3, [r3, #12]
  50 001a BB60     		str	r3, [r7, #8]
1043:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
  51              		.loc 1 1043 0
  52 001c BA68     		ldr	r2, [r7, #8]
  53 001e 4FF6FF03 		movw	r3, #63743
  54 0022 1340     		ands	r3, r3, r2
  55 0024 BB60     		str	r3, [r7, #8]
1044:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
  56              		.loc 1 1046 0
  57 0026 FB68     		ldr	r3, [r7, #12]
  58 0028 4FEA0322 		lsl	r2, r3, #8
1045:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  59              		.loc 1 1045 0
  60 002c BB68     		ldr	r3, [r7, #8]
  61 002e 1343     		orrs	r3, r3, r2
1044:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
  62              		.loc 1 1044 0
  63 0030 43F0BE63 		orr	r3, r3, #99614720
  64 0034 43F42023 		orr	r3, r3, #655360
  65 0038 BB60     		str	r3, [r7, #8]
1047:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
  66              		.loc 1 1047 0
  67 003a 4FF46D43 		mov	r3, #60672
  68 003e CEF20003 		movt	r3, 57344
  69 0042 BA68     		ldr	r2, [r7, #8]
  70 0044 DA60     		str	r2, [r3, #12]
1048:D:\Elektronik\Projekte\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** }
  71              		.loc 1 1048 0
  72 0046 07F11407 		add	r7, r7, #20
  73 004a BD46     		mov	sp, r7
  74 004c 80BC     		pop	{r7}
  75 004e 7047     		bx	lr
  76              		.cfi_endproc
  77              	.LFE93:
  79              		.comm	DMA_InitStructure,60,4
  80              		.comm	AUDIO_MAL_DMA_InitStructure,60,4
  81              		.global	AudioTotalSize
  82              		.section	.data.AudioTotalSize,"aw",%progbits
  83              		.align	2
  86              	AudioTotalSize:
  87 0000 FFFF0000 		.word	65535
  88              		.global	AudioRemSize
  89              		.section	.data.AudioRemSize,"aw",%progbits
  90              		.align	2
  93              	AudioRemSize:
  94 0000 FFFF0000 		.word	65535
  95              		.comm	CurrentPos,4,4
  96              		.global	CODECTimeout
  97              		.section	.data.CODECTimeout,"aw",%progbits
  98              		.align	2
 101              	CODECTimeout:
 102 0000 00C01200 		.word	1228800
 103              		.global	OutputDev
 104              		.section	.bss.OutputDev,"aw",%nobits
 107              	OutputDev:
 108 0000 00       		.space	1
 109              		.global	CurrAudioInterface
 110              		.section	.data.CurrAudioInterface,"aw",%progbits
 111              		.align	2
 114              	CurrAudioInterface:
 115 0000 01000000 		.word	1
 116              		.global	AUDIO_MAL_DMA_CLOCK
 117              		.section	.data.AUDIO_MAL_DMA_CLOCK,"aw",%progbits
 118              		.align	2
 121              	AUDIO_MAL_DMA_CLOCK:
 122 0000 00002000 		.word	2097152
 123              		.global	AUDIO_MAL_DMA_STREAM
 124              		.section	.data.AUDIO_MAL_DMA_STREAM,"aw",%progbits
 125              		.align	2
 128              	AUDIO_MAL_DMA_STREAM:
 129 0000 B8600240 		.word	1073897656
 130              		.global	AUDIO_MAL_DMA_DREG
 131              		.section	.data.AUDIO_MAL_DMA_DREG,"aw",%progbits
 132              		.align	2
 135              	AUDIO_MAL_DMA_DREG:
 136 0000 0C3C0040 		.word	1073757196
 137              		.global	AUDIO_MAL_DMA_CHANNEL
 138              		.section	.bss.AUDIO_MAL_DMA_CHANNEL,"aw",%nobits
 139              		.align	2
 142              	AUDIO_MAL_DMA_CHANNEL:
 143 0000 00000000 		.space	4
 144              		.global	AUDIO_MAL_DMA_IRQ
 145              		.section	.data.AUDIO_MAL_DMA_IRQ,"aw",%progbits
 146              		.align	2
 149              	AUDIO_MAL_DMA_IRQ:
 150 0000 2F000000 		.word	47
 151              		.global	AUDIO_MAL_DMA_FLAG_TC
 152              		.section	.data.AUDIO_MAL_DMA_FLAG_TC,"aw",%progbits
 153              		.align	2
 156              	AUDIO_MAL_DMA_FLAG_TC:
 157 0000 00000028 		.word	671088640
 158              		.global	AUDIO_MAL_DMA_FLAG_HT
 159              		.section	.data.AUDIO_MAL_DMA_FLAG_HT,"aw",%progbits
 160              		.align	2
 163              	AUDIO_MAL_DMA_FLAG_HT:
 164 0000 00000024 		.word	603979776
 165              		.global	AUDIO_MAL_DMA_FLAG_FE
 166              		.section	.data.AUDIO_MAL_DMA_FLAG_FE,"aw",%progbits
 167              		.align	2
 170              	AUDIO_MAL_DMA_FLAG_FE:
 171 0000 00004020 		.word	541065216
 172              		.global	AUDIO_MAL_DMA_FLAG_TE
 173              		.section	.data.AUDIO_MAL_DMA_FLAG_TE,"aw",%progbits
 174              		.align	2
 177              	AUDIO_MAL_DMA_FLAG_TE:
 178 0000 00000022 		.word	570425344
 179              		.global	AUDIO_MAL_DMA_FLAG_DME
 180              		.section	.data.AUDIO_MAL_DMA_FLAG_DME,"aw",%progbits
 181              		.align	2
 184              	AUDIO_MAL_DMA_FLAG_DME:
 185 0000 00000021 		.word	553648128
 186              		.text
 187              		.align	2
 188              		.global	EVAL_AUDIO_SetAudioInterface
 189              		.thumb
 190              		.thumb_func
 192              	EVAL_AUDIO_SetAudioInterface:
 193              	.LFB110:
 194              		.file 2 "../STM32F4-Discovery/stm32f4_discovery_audio_codec.c"
   1:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
   2:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   ******************************************************************************
   3:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @file    stm32f4_discovery_audio_codec.c
   4:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @author  MCD Application Team
   5:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @version V1.1.0
   6:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @date    28-October-2011
   7:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief   This file includes the low layer driver for CS43L22 Audio Codec
   8:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          available on STM32F4-Discovery Kit.  
   9:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   ******************************************************************************
  10:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @attention
  11:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *
  12:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  13:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  14:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  15:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  16:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  17:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  18:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *
  19:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  20:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   ******************************************************************************  
  21:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
  22:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  23:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*=================================================================================================
  24:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                              User NOTES
  25:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 1. How To use this driver:
  26:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** --------------------------
  27:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - This driver supports STM32F4xx devices on STM32F4-Discovery Kit.
  28:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  29:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - Configure the options in file stm32f4_discovery_audio_codec.h in the section CONFIGURATION.
  30:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       Refer to the sections 2 and 3 to have more details on the possible configurations.
  31:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  32:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - Call the function EVAL_AUDIO_Init(
  33:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     OutputDevice: physical output mode (OUTPUT_DEVICE_SPEAKER, 
  34:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                  OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_AUTO or 
  35:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                  OUTPUT_DEVICE_BOTH)
  36:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     Volume: initial volume to be set (0 is min (mute), 100 is max (
  37:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     AudioFreq: Audio frequency in Hz (8000, 16000, 22500, 32000 ...
  38:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     this parameter is relative to the audio file/stream type.
  39:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                    )
  40:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       This function configures all the hardware required for the audio application (codec, I2C, I2S
  41:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       GPIOs, DMA and interrupt if needed). This function returns 0 if configuration is OK.
  42:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       if the returned value is different from 0 or the function is stuck then the communication wit
  43:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       the codec (try to un-plug the power or reset device in this case).
  44:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       + OUTPUT_DEVICE_SPEAKER: only speaker will be set as output for the audio stream.
  45:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       + OUTPUT_DEVICE_HEADPHONE: only headphones will be set as output for the audio stream.
  46:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       + OUTPUT_DEVICE_AUTO: Selection of output device is made through external switch (implemented
  47:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****          into the audio jack on the evaluation board). When the Headphone is connected it is used
  48:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****          as output. When the headphone is disconnected from the audio jack, the output is
  49:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****          automatically switched to Speaker.
  50:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       + OUTPUT_DEVICE_BOTH: both Speaker and Headphone are used as outputs for the audio stream
  51:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****          at the same time.
  52:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  53:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - Call the function EVAL_AUDIO_Play(
  54:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                   pBuffer: pointer to the audio data file address
  55:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                   Size: size of the buffer to be sent in Bytes
  56:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                  )
  57:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       to start playing (for the first time) from the audio file/stream.
  58:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  59:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - Call the function EVAL_AUDIO_PauseResume(
  60:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                          Cmd: AUDIO_PAUSE (or 0) to pause playing or AUDIO_RESUME (
  61:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                any value different from 0) to resume playing.
  62:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                          )
  63:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        Note. After calling EVAL_AUDIO_PauseResume() function for pause, only EVAL_AUDIO_PauseResume
  64:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****           for resume (it is not allowed to call EVAL_AUDIO_Play() in this case).
  65:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        Note. This function should be called only when the audio file is played or paused (not stopp
  66:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  67:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - For each mode, you may need to implement the relative callback functions into your code.
  68:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       The Callback functions are named EVAL_AUDIO_XXX_CallBack() and only their prototypes are decl
  69:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       the stm32f4_discovery_audio_codec.h file. (refer to the example for more details on the callb
  70:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  71:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - To Stop playing, to modify the volume level or to mute, use the functions
  72:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        EVAL_AUDIO_Stop(), EVAL_AUDIO_VolumeCtl() and EVAL_AUDIO_Mute().
  73:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  74:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - The driver API and the callback functions are at the end of the stm32f4_discovery_audio_codec.
  75:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  
  76:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  77:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  Driver architecture:
  78:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  --------------------
  79:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  This driver is composed of three main layers:
  80:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    o High Audio Layer: consists of the function API exported in the stm32f4_discovery_audio_codec.h
  81:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      (EVAL_AUDIO_Init(), EVAL_AUDIO_Play() ...)
  82:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    o Codec Control layer: consists of the functions API controlling the audio codec (CS43L22) and 
  83:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      included as local functions in file stm32f4_discovery_audio_codec.c (Codec_Init(), Codec_Play(
  84:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    o Media Access Layer (MAL): which consists of functions allowing to access the media containing/
  85:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      providing the audio file/stream. These functions are also included as local functions into
  86:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      the stm32f4_discovery_audio_codec.c file (Audio_MAL_Init(), Audio_MAL_Play() ...)
  87:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Each set of functions (layer) may be implemented independently of the others and customized when 
  88:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   needed.    
  89:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  90:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 2. Modes description:
  91:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** ---------------------
  92:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + AUDIO_MAL_MODE_NORMAL : is suitable when the audio file is in a memory location.
  93:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + AUDIO_MAL_MODE_CIRCULAR: is suitable when the audio data are read either from a 
  94:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         memory location or from a device at real time (double buffer could be used).
  95:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  96:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 3. DMA interrupts description:
  97:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** ------------------------------
  98:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + EVAL_AUDIO_IT_TC_ENABLE: Enable this define to use the DMA end of transfer interrupt.
  99:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         then, a callback should be implemented by user to perform specific actions
 100:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         when the DMA has finished the transfer.
 101:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + EVAL_AUDIO_IT_HT_ENABLE: Enable this define to use the DMA end of half transfer interrupt.
 102:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         then, a callback should be implemented by user to perform specific actions
 103:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         when the DMA has reached the half of the buffer transfer (generally, it is useful 
 104:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         to load the first half of buffer while DMA is loading from the second half).
 105:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + EVAL_AUDIO_IT_ER_ENABLE: Enable this define to manage the cases of error on DMA transfer.
 106:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 107:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 4. Known Limitations:
 108:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** ---------------------
 109:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    1- When using the Speaker, if the audio file quality is not high enough, the speaker output
 110:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       may produce high and uncomfortable noise level. To avoid this issue, to use speaker
 111:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       output properly, try to increase audio file sampling rate (typically higher than 48KHz).
 112:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       This operation will lead to larger file size.
 113:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    2- Communication with the audio codec (through I2C) may be corrupted if it is interrupted by som
 114:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       user interrupt routines (in this case, interrupts could be disabled just before the start of 
 115:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       communication then re-enabled when it is over). Note that this communication is only done at
 116:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       the configuration phase (EVAL_AUDIO_Init() or EVAL_AUDIO_Stop()) and when Volume control modi
 117:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       performed (EVAL_AUDIO_VolumeCtl() or EVAL_AUDIO_Mute()). When the audio data is played, no co
 118:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       required with the audio codec.
 119:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   3- Parsing of audio file is not implemented (in order to determine audio file properties: Mono/St
 120:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      File size, Audio Frequency, Audio Data header size ...). The configuration is fixed for the gi
 121:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   4- Mono audio streaming is not supported (in order to play mono audio streams, each data should b
 122:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      on the I2S or should be duplicated on the source buffer. Or convert the stream in stereo befor
 123:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   5- Supports only 16-bit audio data size.
 124:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** ===================================================================================================
 125:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 126:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 127:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Includes ------------------------------------------------------------------*/
 128:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #include "stm32f4_discovery_audio_codec.h"
 129:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 130:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @addtogroup Utilities
 131:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 132:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 133:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 134:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @addtogroup STM32F4_DISCOVERY
 135:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 136:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 137:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 138:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @addtogroup STM32F4_DISCOVERY_AUDIO_CODEC
 139:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief       This file includes the low layer driver for CS43L22 Audio Codec
 140:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *              available on STM32F4-Discovery Kit.
 141:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 142:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 143:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 144:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Types
 145:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 146:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 147:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 148:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 149:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 150:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 151:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Defines
 152:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 153:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 154:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 155:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Mask for the bit EN of the I2S CFGR register */
 156:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #define I2S_ENABLE_MASK                 0x0400
 157:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 158:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Delay for the Codec to be correctly reset */
 159:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #define CODEC_RESET_DELAY               0x4FFF
 160:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 161:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Codec audio Standards */
 162:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef I2S_STANDARD_PHILLIPS
 163:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define  CODEC_STANDARD                0x04
 164:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define I2S_STANDARD                   I2S_Standard_Phillips         
 165:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(I2S_STANDARD_MSB)
 166:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define  CODEC_STANDARD                0x00
 167:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define I2S_STANDARD                   I2S_Standard_MSB    
 168:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(I2S_STANDARD_LSB)
 169:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define  CODEC_STANDARD                0x08
 170:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define I2S_STANDARD                   I2S_Standard_LSB    
 171:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else 
 172:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #error "Error: No audio communication standard selected !"
 173:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* I2S_STANDARD */
 174:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 175:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* The 7 bits Codec address (sent through I2C interface) */
 176:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #define CODEC_ADDRESS                   0x94  /* b00100111 */
 177:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 178:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 179:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 180:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 181:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Macros
 182:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 183:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 184:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 185:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 186:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 187:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 188:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Variables
 189:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 190:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 191:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* This structure is declared global because it is handled by two different functions */
 192:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** DMA_InitTypeDef DMA_InitStructure; 
 193:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** DMA_InitTypeDef AUDIO_MAL_DMA_InitStructure;
 194:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 195:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t AudioTotalSize = 0xFFFF; /* This variable holds the total size of the audio file */
 196:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t AudioRemSize   = 0xFFFF; /* This variable holds the remaining data in audio file */
 197:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint16_t *CurrentPos ;             /* This variable holds the current position of audio pointer */
 198:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 199:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** __IO uint32_t  CODECTimeout = CODEC_LONG_TIMEOUT;   
 200:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** __IO uint8_t OutputDev = 0;
 201:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 202:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 203:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** __IO uint32_t CurrAudioInterface = AUDIO_INTERFACE_I2S; //AUDIO_INTERFACE_DAC
 204:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 205:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 206:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 207:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 208:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Function_Prototypes
 209:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 210:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 211:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 212:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 213:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 214:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 215:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Functions
 216:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 217:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 218:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_IRQHandler(void);
 219:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*-----------------------------------
 220:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                            Audio Codec functions 
 221:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     ------------------------------------------*/
 222:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* High Layer codec functions */
 223:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq);
 224:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_DeInit(void);
 225:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Play(void);
 226:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_PauseResume(uint32_t Cmd);
 227:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Stop(uint32_t Cmd);
 228:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_VolumeCtrl(uint8_t Volume);
 229:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Mute(uint32_t Cmd);
 230:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Low layer codec functions */
 231:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_CtrlInterface_Init(void);
 232:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_CtrlInterface_DeInit(void);
 233:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_AudioInterface_Init(uint32_t AudioFreq);
 234:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_AudioInterface_DeInit(void);
 235:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_Reset(void);
 236:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue);
 237:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //static uint32_t Codec_ReadRegister(uint8_t RegisterAddr);
 238:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_GPIO_Init(void);
 239:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_GPIO_DeInit(void);
 240:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Delay(__IO uint32_t nCount);
 241:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*----------------------------------------------------------------------------*/
 242:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 243:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*-----------------------------------
 244:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                    MAL (Media Access Layer) functions 
 245:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     ------------------------------------------*/
 246:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Peripherals configuration functions */
 247:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Audio_MAL_Init(void);
 248:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Audio_MAL_DeInit(void);
 249:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Audio_MAL_PauseResume(uint32_t Cmd, uint32_t Addr);
 250:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Audio_MAL_Stop(void);
 251:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*----------------------------------------------------------------------------*/
 252:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 253:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  /* DMA Stream definitions */
 254:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_CLOCK    = AUDIO_I2S_DMA_CLOCK;
 255:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  DMA_Stream_TypeDef * AUDIO_MAL_DMA_STREAM   = AUDIO_I2S_DMA_STREAM ;       
 256:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_DREG     = AUDIO_I2S_DMA_DREG;
 257:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_CHANNEL  = AUDIO_I2S_DMA_CHANNEL;
 258:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_IRQ      = AUDIO_I2S_DMA_IRQ  ;
 259:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_TC  = AUDIO_I2S_DMA_FLAG_TC;
 260:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_HT  = AUDIO_I2S_DMA_FLAG_HT;
 261:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_FE  = AUDIO_I2S_DMA_FLAG_FE;
 262:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_TE  = AUDIO_I2S_DMA_FLAG_TE;
 263:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_DME = AUDIO_I2S_DMA_FLAG_DME;
 264:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 265:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 266:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Set the current audio interface (I2S or DAC).
 267:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Interface: AUDIO_INTERFACE_I2S or AUDIO_INTERFACE_DAC
 268:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
 269:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 270:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void EVAL_AUDIO_SetAudioInterface(uint32_t Interface)
 271:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {    
 195              		.loc 2 271 0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 8
 198              		@ frame_needed = 1, uses_anonymous_args = 0
 199              		@ link register save eliminated.
 200 0050 80B4     		push	{r7}
 201              	.LCFI3:
 202              		.cfi_def_cfa_offset 4
 203              		.cfi_offset 7, -4
 204 0052 83B0     		sub	sp, sp, #12
 205              	.LCFI4:
 206              		.cfi_def_cfa_offset 16
 207 0054 00AF     		add	r7, sp, #0
 208              	.LCFI5:
 209              		.cfi_def_cfa_register 7
 210 0056 7860     		str	r0, [r7, #4]
 272:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CurrAudioInterface = Interface;
 211              		.loc 2 272 0
 212 0058 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 213 005c C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 214 0060 7A68     		ldr	r2, [r7, #4]
 215 0062 1A60     		str	r2, [r3, #0]
 273:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 274:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 216              		.loc 2 274 0
 217 0064 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 218 0068 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 219 006c 1B68     		ldr	r3, [r3, #0]
 220 006e 012B     		cmp	r3, #1
 221 0070 4AD1     		bne	.L3
 275:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 276:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DMA Stream definitions */
 277:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_CLOCK    = AUDIO_I2S_DMA_CLOCK;
 222              		.loc 2 277 0
 223 0072 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CLOCK
 224 0076 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CLOCK
 225 007a 4FF40012 		mov	r2, #2097152
 226 007e 1A60     		str	r2, [r3, #0]
 278:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_STREAM   = AUDIO_I2S_DMA_STREAM;        
 227              		.loc 2 278 0
 228 0080 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 229 0084 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 230 0088 46F2B802 		movw	r2, #24760
 231 008c C4F20202 		movt	r2, 16386
 232 0090 1A60     		str	r2, [r3, #0]
 279:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_DREG     = AUDIO_I2S_DMA_DREG;
 233              		.loc 2 279 0
 234 0092 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_DREG
 235 0096 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_DREG
 236 009a 43F60C42 		movw	r2, #15372
 237 009e C4F20002 		movt	r2, 16384
 238 00a2 1A60     		str	r2, [r3, #0]
 280:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_CHANNEL  = AUDIO_I2S_DMA_CHANNEL;
 239              		.loc 2 280 0
 240 00a4 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CHANNEL
 241 00a8 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CHANNEL
 242 00ac 4FF00002 		mov	r2, #0
 243 00b0 1A60     		str	r2, [r3, #0]
 281:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_IRQ      = AUDIO_I2S_DMA_IRQ  ;
 244              		.loc 2 281 0
 245 00b2 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_IRQ
 246 00b6 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_IRQ
 247 00ba 4FF02F02 		mov	r2, #47
 248 00be 1A60     		str	r2, [r3, #0]
 282:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_TC  = AUDIO_I2S_DMA_FLAG_TC;
 249              		.loc 2 282 0
 250 00c0 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 251 00c4 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 252 00c8 4FF02052 		mov	r2, #671088640
 253 00cc 1A60     		str	r2, [r3, #0]
 283:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_HT  = AUDIO_I2S_DMA_FLAG_HT;
 254              		.loc 2 283 0
 255 00ce 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_HT
 256 00d2 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_HT
 257 00d6 4FF01052 		mov	r2, #603979776
 258 00da 1A60     		str	r2, [r3, #0]
 284:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_FE  = AUDIO_I2S_DMA_FLAG_FE;
 259              		.loc 2 284 0
 260 00dc 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_FE
 261 00e0 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_FE
 262 00e4 4FF00152 		mov	r2, #541065216
 263 00e8 1A60     		str	r2, [r3, #0]
 285:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_TE  = AUDIO_I2S_DMA_FLAG_TE;
 264              		.loc 2 285 0
 265 00ea 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TE
 266 00ee C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TE
 267 00f2 4FF00852 		mov	r2, #570425344
 268 00f6 1A60     		str	r2, [r3, #0]
 286:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_DME = AUDIO_I2S_DMA_FLAG_DME;
 269              		.loc 2 286 0
 270 00f8 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_DME
 271 00fc C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_DME
 272 0100 4FF00452 		mov	r2, #553648128
 273 0104 1A60     		str	r2, [r3, #0]
 274 0106 56E0     		b	.L2
 275              	.L3:
 287:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 288:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else if (Interface == AUDIO_INTERFACE_DAC)
 276              		.loc 2 288 0
 277 0108 7B68     		ldr	r3, [r7, #4]
 278 010a 022B     		cmp	r3, #2
 279 010c 53D1     		bne	.L2
 289:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 290:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DMA Stream definitions */
 291:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_CLOCK    = AUDIO_DAC_DMA_CLOCK;
 280              		.loc 2 291 0
 281 010e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CLOCK
 282 0112 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CLOCK
 283 0116 4FF40012 		mov	r2, #2097152
 284 011a 1A60     		str	r2, [r3, #0]
 292:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_STREAM   = AUDIO_DAC_DMA_STREAM;        
 285              		.loc 2 292 0
 286 011c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 287 0120 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 288 0124 46F21002 		movw	r2, #24592
 289 0128 C4F20202 		movt	r2, 16386
 290 012c 1A60     		str	r2, [r3, #0]
 293:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_DREG     = AUDIO_DAC_DMA_DREG;
 291              		.loc 2 293 0
 292 012e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_DREG
 293 0132 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_DREG
 294 0136 47F20C42 		movw	r2, #29708
 295 013a C4F20002 		movt	r2, 16384
 296 013e 1A60     		str	r2, [r3, #0]
 294:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_CHANNEL  = AUDIO_DAC_DMA_CHANNEL;
 297              		.loc 2 294 0
 298 0140 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CHANNEL
 299 0144 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CHANNEL
 300 0148 4FF00002 		mov	r2, #0
 301 014c 1A60     		str	r2, [r3, #0]
 295:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_IRQ      = AUDIO_DAC_DMA_IRQ  ;
 302              		.loc 2 295 0
 303 014e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_IRQ
 304 0152 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_IRQ
 305 0156 4FF00B02 		mov	r2, #11
 306 015a 1A60     		str	r2, [r3, #0]
 296:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_TC  = AUDIO_DAC_DMA_FLAG_TC;
 307              		.loc 2 296 0
 308 015c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 309 0160 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 310 0164 4FF02002 		mov	r2, #32
 311 0168 C1F20002 		movt	r2, 4096
 312 016c 1A60     		str	r2, [r3, #0]
 297:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_HT  = AUDIO_DAC_DMA_FLAG_HT;
 313              		.loc 2 297 0
 314 016e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_HT
 315 0172 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_HT
 316 0176 4FF01002 		mov	r2, #16
 317 017a C1F20002 		movt	r2, 4096
 318 017e 1A60     		str	r2, [r3, #0]
 298:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_FE  = AUDIO_DAC_DMA_FLAG_FE;
 319              		.loc 2 298 0
 320 0180 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_FE
 321 0184 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_FE
 322 0188 4FF00102 		mov	r2, #1
 323 018c C1F28002 		movt	r2, 4224
 324 0190 1A60     		str	r2, [r3, #0]
 299:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_TE  = AUDIO_DAC_DMA_FLAG_TE;
 325              		.loc 2 299 0
 326 0192 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TE
 327 0196 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TE
 328 019a 4FF00802 		mov	r2, #8
 329 019e C1F20002 		movt	r2, 4096
 330 01a2 1A60     		str	r2, [r3, #0]
 300:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_DME = AUDIO_DAC_DMA_FLAG_DME;    
 331              		.loc 2 300 0
 332 01a4 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_DME
 333 01a8 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_DME
 334 01ac 4FF00402 		mov	r2, #4
 335 01b0 C1F28002 		movt	r2, 4224
 336 01b4 1A60     		str	r2, [r3, #0]
 337              	.L2:
 301:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 302:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 338              		.loc 2 302 0
 339 01b6 07F10C07 		add	r7, r7, #12
 340 01ba BD46     		mov	sp, r7
 341 01bc 80BC     		pop	{r7}
 342 01be 7047     		bx	lr
 343              		.cfi_endproc
 344              	.LFE110:
 346              		.align	2
 347              		.global	EVAL_AUDIO_Init
 348              		.thumb
 349              		.thumb_func
 351              	EVAL_AUDIO_Init:
 352              	.LFB111:
 303:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 304:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 305:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Configure the audio peripherals.
 306:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  OutputDevice: OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
 307:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 308:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 309:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  AudioFreq: Audio frequency used to play the audio stream.
 310:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 311:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 312:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
 313:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {    
 353              		.loc 2 313 0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
 356              		@ frame_needed = 1, uses_anonymous_args = 0
 357 01c0 80B5     		push	{r7, lr}
 358              	.LCFI6:
 359              		.cfi_def_cfa_offset 8
 360              		.cfi_offset 14, -4
 361              		.cfi_offset 7, -8
 362 01c2 82B0     		sub	sp, sp, #8
 363              	.LCFI7:
 364              		.cfi_def_cfa_offset 16
 365 01c4 00AF     		add	r7, sp, #0
 366              	.LCFI8:
 367              		.cfi_def_cfa_register 7
 368 01c6 0B46     		mov	r3, r1
 369 01c8 3A60     		str	r2, [r7, #0]
 370 01ca 0246     		mov	r2, r0	@ movhi
 371 01cc FA80     		strh	r2, [r7, #6]	@ movhi
 372 01ce 7B71     		strb	r3, [r7, #5]
 314:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Perform low layer Codec initialization */
 315:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Codec_Init(OutputDevice, VOLUME_CONVERT(Volume), AudioFreq) != 0)
 373              		.loc 2 315 0
 374 01d0 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 375 01d2 642B     		cmp	r3, #100
 376 01d4 11D8     		bhi	.L6
 377              		.loc 2 315 0 is_stmt 0 discriminator 1
 378 01d6 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 379 01d8 1346     		mov	r3, r2
 380 01da 4FEA0323 		lsl	r3, r3, #8
 381 01de 9A1A     		subs	r2, r3, r2
 382 01e0 48F21F53 		movw	r3, #34079
 383 01e4 C5F2EB13 		movt	r3, 20971
 384 01e8 83FB0213 		smull	r1, r3, r3, r2
 385 01ec 4FEA6311 		asr	r1, r3, #5
 386 01f0 4FEAE273 		asr	r3, r2, #31
 387 01f4 CB1A     		subs	r3, r1, r3
 388 01f6 DBB2     		uxtb	r3, r3
 389 01f8 01E0     		b	.L7
 390              	.L6:
 391              		.loc 2 315 0 discriminator 2
 392 01fa 4FF06403 		mov	r3, #100
 393              	.L7:
 394              		.loc 2 315 0 discriminator 3
 395 01fe FA88     		ldrh	r2, [r7, #6]
 396 0200 1046     		mov	r0, r2
 397 0202 1946     		mov	r1, r3
 398 0204 3A68     		ldr	r2, [r7, #0]
 399 0206 00F0B9F9 		bl	Codec_Init
 400 020a 0346     		mov	r3, r0
 401 020c 002B     		cmp	r3, #0
 402 020e 02D0     		beq	.L8
 316:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 317:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 1;                
 403              		.loc 2 317 0 is_stmt 1
 404 0210 4FF00103 		mov	r3, #1
 405 0214 03E0     		b	.L9
 406              	.L8:
 318:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 319:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
 320:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {    
 321:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* I2S data transfer preparation:
 322:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
 323:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Audio_MAL_Init();
 407              		.loc 2 323 0
 408 0216 00F0B5FE 		bl	Audio_MAL_Init
 324:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 325:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Return 0 when all operations are OK */
 326:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 0;
 409              		.loc 2 326 0
 410 021a 4FF00003 		mov	r3, #0
 411              	.L9:
 327:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 328:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 412              		.loc 2 328 0
 413 021e 1846     		mov	r0, r3
 414 0220 07F10807 		add	r7, r7, #8
 415 0224 BD46     		mov	sp, r7
 416 0226 80BD     		pop	{r7, pc}
 417              		.cfi_endproc
 418              	.LFE111:
 420              		.align	2
 421              		.global	EVAL_AUDIO_DeInit
 422              		.thumb
 423              		.thumb_func
 425              	EVAL_AUDIO_DeInit:
 426              	.LFB112:
 329:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 330:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 331:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Deinitializes all the resources used by the codec (those initialized
 332:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         by EVAL_AUDIO_Init() function). 
 333:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 334:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 335:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 336:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_DeInit(void)
 337:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 427              		.loc 2 337 0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 1, uses_anonymous_args = 0
 431 0228 80B5     		push	{r7, lr}
 432              	.LCFI9:
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 14, -4
 435              		.cfi_offset 7, -8
 436 022a 00AF     		add	r7, sp, #0
 437              	.LCFI10:
 438              		.cfi_def_cfa_register 7
 338:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DeInitialize the Media layer */
 339:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Audio_MAL_DeInit();
 439              		.loc 2 339 0
 440 022c 00F0A4FF 		bl	Audio_MAL_DeInit
 340:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 341:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DeInitialize Codec */  
 342:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_DeInit();  
 441              		.loc 2 342 0
 442 0230 00F078FA 		bl	Codec_DeInit
 343:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 344:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return 0;
 443              		.loc 2 344 0
 444 0234 4FF00003 		mov	r3, #0
 345:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 445              		.loc 2 345 0
 446 0238 1846     		mov	r0, r3
 447 023a 80BD     		pop	{r7, pc}
 448              		.cfi_endproc
 449              	.LFE112:
 451              		.align	2
 452              		.global	EVAL_AUDIO_Play
 453              		.thumb
 454              		.thumb_func
 456              	EVAL_AUDIO_Play:
 457              	.LFB113:
 346:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 347:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 348:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Starts playing audio stream from a data buffer for a determined size. 
 349:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  pBuffer: Pointer to the buffer 
 350:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Size: Number of audio data BYTES.
 351:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 352:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 353:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_Play(int16_t* pBuffer, uint32_t Size)
 354:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 458              		.loc 2 354 0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 8
 461              		@ frame_needed = 1, uses_anonymous_args = 0
 462 023c 80B5     		push	{r7, lr}
 463              	.LCFI11:
 464              		.cfi_def_cfa_offset 8
 465              		.cfi_offset 14, -4
 466              		.cfi_offset 7, -8
 467 023e 82B0     		sub	sp, sp, #8
 468              	.LCFI12:
 469              		.cfi_def_cfa_offset 16
 470 0240 00AF     		add	r7, sp, #0
 471              	.LCFI13:
 472              		.cfi_def_cfa_register 7
 473 0242 7860     		str	r0, [r7, #4]
 474 0244 3960     		str	r1, [r7, #0]
 355:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Set the total number of data to be played (count in half-word) */
 356:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   AudioTotalSize = Size;
 475              		.loc 2 356 0
 476 0246 40F20003 		movw	r3, #:lower16:AudioTotalSize
 477 024a C0F20003 		movt	r3, #:upper16:AudioTotalSize
 478 024e 3A68     		ldr	r2, [r7, #0]
 479 0250 1A60     		str	r2, [r3, #0]
 357:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 358:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call the audio Codec Play function */
 359:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_Play();
 480              		.loc 2 359 0
 481 0252 00F085FA 		bl	Codec_Play
 360:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 361:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Update the Media layer and enable it for play */  
 362:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Audio_MAL_Play((uint32_t)pBuffer, Size);
 482              		.loc 2 362 0
 483 0256 7B68     		ldr	r3, [r7, #4]
 484 0258 1846     		mov	r0, r3
 485 025a 3968     		ldr	r1, [r7, #0]
 486 025c FFF7FEFF 		bl	Audio_MAL_Play
 363:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 364:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Update the remaining number of data to be played */
 365:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   // Size/2 was bull shit caused overflow
 366:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   AudioRemSize = (Size) - DMA_MAX(AudioTotalSize);
 487              		.loc 2 366 0
 488 0260 40F20003 		movw	r3, #:lower16:AudioTotalSize
 489 0264 C0F20003 		movt	r3, #:upper16:AudioTotalSize
 490 0268 1A68     		ldr	r2, [r3, #0]
 491 026a 4FF6FF73 		movw	r3, #65535
 492 026e 9A42     		cmp	r2, r3
 493 0270 38BF     		it	cc
 494 0272 1346     		movcc	r3, r2
 495 0274 3A68     		ldr	r2, [r7, #0]
 496 0276 D21A     		subs	r2, r2, r3
 497 0278 40F20003 		movw	r3, #:lower16:AudioRemSize
 498 027c C0F20003 		movt	r3, #:upper16:AudioRemSize
 499 0280 1A60     		str	r2, [r3, #0]
 367:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 368:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Update the current audio pointer position */
 369:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CurrentPos = (uint16_t*)pBuffer + DMA_MAX(AudioTotalSize);
 500              		.loc 2 369 0
 501 0282 40F20003 		movw	r3, #:lower16:AudioTotalSize
 502 0286 C0F20003 		movt	r3, #:upper16:AudioTotalSize
 503 028a 1A68     		ldr	r2, [r3, #0]
 504 028c 4FF6FF73 		movw	r3, #65535
 505 0290 9A42     		cmp	r2, r3
 506 0292 38BF     		it	cc
 507 0294 1346     		movcc	r3, r2
 508 0296 4FEA4303 		lsl	r3, r3, #1
 509 029a 7A68     		ldr	r2, [r7, #4]
 510 029c D218     		adds	r2, r2, r3
 511 029e 40F20003 		movw	r3, #:lower16:CurrentPos
 512 02a2 C0F20003 		movt	r3, #:upper16:CurrentPos
 513 02a6 1A60     		str	r2, [r3, #0]
 370:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 371:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return 0;
 514              		.loc 2 371 0
 515 02a8 4FF00003 		mov	r3, #0
 372:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 516              		.loc 2 372 0
 517 02ac 1846     		mov	r0, r3
 518 02ae 07F10807 		add	r7, r7, #8
 519 02b2 BD46     		mov	sp, r7
 520 02b4 80BD     		pop	{r7, pc}
 521              		.cfi_endproc
 522              	.LFE113:
 524 02b6 00BF     		.align	2
 525              		.global	EVAL_AUDIO_PauseResume
 526              		.thumb
 527              		.thumb_func
 529              	EVAL_AUDIO_PauseResume:
 530              	.LFB114:
 373:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 374:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 375:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  This function Pauses or Resumes the audio file stream. In case
 376:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         of using DMA, the DMA Pause feature is used. In all cases the I2S 
 377:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         peripheral is disabled. 
 378:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * 
 379:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @WARNING When calling EVAL_AUDIO_PauseResume() function for pause, only
 380:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          this function should be called for resume (use of EVAL_AUDIO_Play() 
 381:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          function for resume could lead to unexpected behavior).
 382:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * 
 383:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
 384:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         from 0) to resume. 
 385:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 386:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 387:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_PauseResume(uint32_t Cmd)
 388:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {    
 531              		.loc 2 388 0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 8
 534              		@ frame_needed = 1, uses_anonymous_args = 0
 535 02b8 80B5     		push	{r7, lr}
 536              	.LCFI14:
 537              		.cfi_def_cfa_offset 8
 538              		.cfi_offset 14, -4
 539              		.cfi_offset 7, -8
 540 02ba 82B0     		sub	sp, sp, #8
 541              	.LCFI15:
 542              		.cfi_def_cfa_offset 16
 543 02bc 00AF     		add	r7, sp, #0
 544              	.LCFI16:
 545              		.cfi_def_cfa_register 7
 546 02be 7860     		str	r0, [r7, #4]
 389:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call the Audio Codec Pause/Resume function */
 390:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Codec_PauseResume(Cmd) != 0)
 547              		.loc 2 390 0
 548 02c0 7868     		ldr	r0, [r7, #4]
 549 02c2 00F055FA 		bl	Codec_PauseResume
 550 02c6 0346     		mov	r3, r0
 551 02c8 002B     		cmp	r3, #0
 552 02ca 02D0     		beq	.L13
 391:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 392:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 1;
 553              		.loc 2 392 0
 554 02cc 4FF00103 		mov	r3, #1
 555 02d0 06E0     		b	.L14
 556              	.L13:
 393:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 394:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
 395:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 396:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Call the Media layer pause/resume function */
 397:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Audio_MAL_PauseResume(Cmd, 0);
 557              		.loc 2 397 0
 558 02d2 7868     		ldr	r0, [r7, #4]
 559 02d4 4FF00001 		mov	r1, #0
 560 02d8 00F0E6FF 		bl	Audio_MAL_PauseResume
 398:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 399:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Return 0 if all operations are OK */
 400:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 0;
 561              		.loc 2 400 0
 562 02dc 4FF00003 		mov	r3, #0
 563              	.L14:
 401:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 402:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 564              		.loc 2 402 0
 565 02e0 1846     		mov	r0, r3
 566 02e2 07F10807 		add	r7, r7, #8
 567 02e6 BD46     		mov	sp, r7
 568 02e8 80BD     		pop	{r7, pc}
 569              		.cfi_endproc
 570              	.LFE114:
 572 02ea 00BF     		.align	2
 573              		.global	EVAL_AUDIO_Stop
 574              		.thumb
 575              		.thumb_func
 577              	EVAL_AUDIO_Stop:
 578              	.LFB115:
 403:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 404:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 405:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Stops audio playing and Power down the Audio Codec. 
 406:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Option: could be one of the following parameters 
 407:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *           - CODEC_PDWN_SW: for software power off (by writing registers). 
 408:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                            Then no need to reconfigure the Codec after power on.
 409:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
 410:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                            Then need to reconfigure the Codec after power on.  
 411:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 412:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 413:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_Stop(uint32_t Option)
 414:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 579              		.loc 2 414 0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 8
 582              		@ frame_needed = 1, uses_anonymous_args = 0
 583 02ec 80B5     		push	{r7, lr}
 584              	.LCFI17:
 585              		.cfi_def_cfa_offset 8
 586              		.cfi_offset 14, -4
 587              		.cfi_offset 7, -8
 588 02ee 82B0     		sub	sp, sp, #8
 589              	.LCFI18:
 590              		.cfi_def_cfa_offset 16
 591 02f0 00AF     		add	r7, sp, #0
 592              	.LCFI19:
 593              		.cfi_def_cfa_register 7
 594 02f2 7860     		str	r0, [r7, #4]
 415:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call Audio Codec Stop function */
 416:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Codec_Stop(Option) != 0)
 595              		.loc 2 416 0
 596 02f4 7868     		ldr	r0, [r7, #4]
 597 02f6 00F07FFA 		bl	Codec_Stop
 598 02fa 0346     		mov	r3, r0
 599 02fc 002B     		cmp	r3, #0
 600 02fe 02D0     		beq	.L16
 417:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 418:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 1;
 601              		.loc 2 418 0
 602 0300 4FF00103 		mov	r3, #1
 603 0304 0DE0     		b	.L17
 604              	.L16:
 419:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 420:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
 421:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 422:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Call Media layer Stop function */
 423:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Audio_MAL_Stop();
 605              		.loc 2 423 0
 606 0306 01F017F8 		bl	Audio_MAL_Stop
 424:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 425:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Update the remaining data number */
 426:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AudioRemSize = AudioTotalSize;    
 607              		.loc 2 426 0
 608 030a 40F20003 		movw	r3, #:lower16:AudioTotalSize
 609 030e C0F20003 		movt	r3, #:upper16:AudioTotalSize
 610 0312 1A68     		ldr	r2, [r3, #0]
 611 0314 40F20003 		movw	r3, #:lower16:AudioRemSize
 612 0318 C0F20003 		movt	r3, #:upper16:AudioRemSize
 613 031c 1A60     		str	r2, [r3, #0]
 427:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 428:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Return 0 when all operations are correctly done */
 429:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 0;
 614              		.loc 2 429 0
 615 031e 4FF00003 		mov	r3, #0
 616              	.L17:
 430:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 431:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 617              		.loc 2 431 0
 618 0322 1846     		mov	r0, r3
 619 0324 07F10807 		add	r7, r7, #8
 620 0328 BD46     		mov	sp, r7
 621 032a 80BD     		pop	{r7, pc}
 622              		.cfi_endproc
 623              	.LFE115:
 625              		.align	2
 626              		.global	EVAL_AUDIO_VolumeCtl
 627              		.thumb
 628              		.thumb_func
 630              	EVAL_AUDIO_VolumeCtl:
 631              	.LFB116:
 432:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 433:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 434:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Controls the current audio volume level. 
 435:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
 436:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         Mute and 100 for Max volume level).
 437:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 438:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 439:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_VolumeCtl(uint8_t Volume)
 440:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 632              		.loc 2 440 0
 633              		.cfi_startproc
 634              		@ args = 0, pretend = 0, frame = 8
 635              		@ frame_needed = 1, uses_anonymous_args = 0
 636 032c 80B5     		push	{r7, lr}
 637              	.LCFI20:
 638              		.cfi_def_cfa_offset 8
 639              		.cfi_offset 14, -4
 640              		.cfi_offset 7, -8
 641 032e 82B0     		sub	sp, sp, #8
 642              	.LCFI21:
 643              		.cfi_def_cfa_offset 16
 644 0330 00AF     		add	r7, sp, #0
 645              	.LCFI22:
 646              		.cfi_def_cfa_register 7
 647 0332 0346     		mov	r3, r0
 648 0334 FB71     		strb	r3, [r7, #7]
 441:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call the codec volume control function with converted volume value */
 442:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return (Codec_VolumeCtrl(VOLUME_CONVERT(Volume)));
 649              		.loc 2 442 0
 650 0336 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 651 0338 642B     		cmp	r3, #100
 652 033a 11D8     		bhi	.L19
 653              		.loc 2 442 0 is_stmt 0 discriminator 1
 654 033c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 655 033e 1346     		mov	r3, r2
 656 0340 4FEA0323 		lsl	r3, r3, #8
 657 0344 9A1A     		subs	r2, r3, r2
 658 0346 48F21F53 		movw	r3, #34079
 659 034a C5F2EB13 		movt	r3, 20971
 660 034e 83FB0213 		smull	r1, r3, r3, r2
 661 0352 4FEA6311 		asr	r1, r3, #5
 662 0356 4FEAE273 		asr	r3, r2, #31
 663 035a CB1A     		subs	r3, r1, r3
 664 035c DBB2     		uxtb	r3, r3
 665 035e 01E0     		b	.L20
 666              	.L19:
 667              		.loc 2 442 0 discriminator 2
 668 0360 4FF06403 		mov	r3, #100
 669              	.L20:
 670              		.loc 2 442 0 discriminator 3
 671 0364 1846     		mov	r0, r3
 672 0366 00F07FFA 		bl	Codec_VolumeCtrl
 673 036a 0346     		mov	r3, r0
 443:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 674              		.loc 2 443 0 is_stmt 1 discriminator 3
 675 036c 1846     		mov	r0, r3
 676 036e 07F10807 		add	r7, r7, #8
 677 0372 BD46     		mov	sp, r7
 678 0374 80BD     		pop	{r7, pc}
 679              		.cfi_endproc
 680              	.LFE116:
 682 0376 00BF     		.align	2
 683              		.global	EVAL_AUDIO_Mute
 684              		.thumb
 685              		.thumb_func
 687              	EVAL_AUDIO_Mute:
 688              	.LFB117:
 444:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 445:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 446:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Enables or disables the MUTE mode by software 
 447:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Command: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to 
 448:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         unmute the codec and restore previous volume level.
 449:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 450:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 451:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_Mute(uint32_t Cmd)
 452:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 689              		.loc 2 452 0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 8
 692              		@ frame_needed = 1, uses_anonymous_args = 0
 693 0378 80B5     		push	{r7, lr}
 694              	.LCFI23:
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 14, -4
 697              		.cfi_offset 7, -8
 698 037a 82B0     		sub	sp, sp, #8
 699              	.LCFI24:
 700              		.cfi_def_cfa_offset 16
 701 037c 00AF     		add	r7, sp, #0
 702              	.LCFI25:
 703              		.cfi_def_cfa_register 7
 704 037e 7860     		str	r0, [r7, #4]
 453:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call the Codec Mute function */
 454:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return (Codec_Mute(Cmd));
 705              		.loc 2 454 0
 706 0380 7868     		ldr	r0, [r7, #4]
 707 0382 00F0B7FA 		bl	Codec_Mute
 708 0386 0346     		mov	r3, r0
 455:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 709              		.loc 2 455 0
 710 0388 1846     		mov	r0, r3
 711 038a 07F10807 		add	r7, r7, #8
 712 038e BD46     		mov	sp, r7
 713 0390 80BD     		pop	{r7, pc}
 714              		.cfi_endproc
 715              	.LFE117:
 717 0392 00BF     		.align	2
 718              		.thumb
 719              		.thumb_func
 721              	Audio_MAL_IRQHandler:
 722              	.LFB118:
 456:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 457:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 458:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  This function handles main Media layer interrupt. 
 459:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 460:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 461:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 462:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_IRQHandler(void)
 463:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {    
 723              		.loc 2 463 0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 0
 726              		@ frame_needed = 1, uses_anonymous_args = 0
 727 0394 80B5     		push	{r7, lr}
 728              	.LCFI26:
 729              		.cfi_def_cfa_offset 8
 730              		.cfi_offset 14, -4
 731              		.cfi_offset 7, -8
 732 0396 00AF     		add	r7, sp, #0
 733              	.LCFI27:
 734              		.cfi_def_cfa_register 7
 464:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifndef AUDIO_MAL_MODE_NORMAL
 465:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint16_t *pAddr = (uint16_t *)CurrentPos;
 466:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t Size = AudioRemSize;
 467:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_MODE_NORMAL */
 468:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 469:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TC_EN
 470:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Transfer complete interrupt */
 471:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 735              		.loc 2 471 0
 736 0398 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 737 039c C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 738 03a0 1A68     		ldr	r2, [r3, #0]
 739 03a2 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 740 03a6 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 741 03aa 1B68     		ldr	r3, [r3, #0]
 742 03ac 1046     		mov	r0, r2
 743 03ae 1946     		mov	r1, r3
 744 03b0 FFF7FEFF 		bl	DMA_GetFlagStatus
 745 03b4 0346     		mov	r3, r0
 746 03b6 002B     		cmp	r3, #0
 747 03b8 00F0AB80 		beq	.L22
 472:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {         
 473:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #ifdef AUDIO_MAL_MODE_NORMAL
 474:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Check if the end of file has been reached */
 475:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if (AudioRemSize > 0)
 748              		.loc 2 475 0
 749 03bc 40F20003 		movw	r3, #:lower16:AudioRemSize
 750 03c0 C0F20003 		movt	r3, #:upper16:AudioRemSize
 751 03c4 1B68     		ldr	r3, [r3, #0]
 752 03c6 002B     		cmp	r3, #0
 753 03c8 00F08180 		beq	.L24
 476:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     {      
 477:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Wait the DMA Stream to be effectively disabled */
 478:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 754              		.loc 2 478 0
 755 03cc 00BF     		nop
 756              	.L25:
 757              		.loc 2 478 0 is_stmt 0 discriminator 1
 758 03ce 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 759 03d2 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 760 03d6 1B68     		ldr	r3, [r3, #0]
 761 03d8 1846     		mov	r0, r3
 762 03da FFF7FEFF 		bl	DMA_GetCmdStatus
 763 03de 0346     		mov	r3, r0
 764 03e0 002B     		cmp	r3, #0
 765 03e2 F4D1     		bne	.L25
 479:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       {}
 480:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 481:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Clear the Interrupt flag */
 482:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 766              		.loc 2 482 0 is_stmt 1
 767 03e4 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 768 03e8 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 769 03ec 1A68     		ldr	r2, [r3, #0]
 770 03ee 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 771 03f2 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 772 03f6 1B68     		ldr	r3, [r3, #0]
 773 03f8 1046     		mov	r0, r2
 774 03fa 1946     		mov	r1, r3
 775 03fc FFF7FEFF 		bl	DMA_ClearFlag
 483:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****            
 484:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Re-Configure the buffer address and size */
 485:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 776              		.loc 2 485 0
 777 0400 40F20003 		movw	r3, #:lower16:CurrentPos
 778 0404 C0F20003 		movt	r3, #:upper16:CurrentPos
 779 0408 1B68     		ldr	r3, [r3, #0]
 780 040a 1A46     		mov	r2, r3
 781 040c 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 782 0410 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 783 0414 9A60     		str	r2, [r3, #8]
 486:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 784              		.loc 2 486 0
 785 0416 40F20003 		movw	r3, #:lower16:AudioRemSize
 786 041a C0F20003 		movt	r3, #:upper16:AudioRemSize
 787 041e 1A68     		ldr	r2, [r3, #0]
 788 0420 4FF6FF73 		movw	r3, #65535
 789 0424 9A42     		cmp	r2, r3
 790 0426 28BF     		it	cs
 791 0428 1A46     		movcs	r2, r3
 792 042a 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 793 042e C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 794 0432 1A61     		str	r2, [r3, #16]
 487:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****             
 488:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Configure the DMA Stream with the new parameters */
 489:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 795              		.loc 2 489 0
 796 0434 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 797 0438 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 798 043c 1B68     		ldr	r3, [r3, #0]
 799 043e 1846     		mov	r0, r3
 800 0440 40F20001 		movw	r1, #:lower16:DMA_InitStructure
 801 0444 C0F20001 		movt	r1, #:upper16:DMA_InitStructure
 802 0448 FFF7FEFF 		bl	DMA_Init
 490:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 491:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Enable the I2S DMA Stream*/
 492:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 803              		.loc 2 492 0
 804 044c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 805 0450 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 806 0454 1B68     		ldr	r3, [r3, #0]
 807 0456 1846     		mov	r0, r3
 808 0458 4FF00101 		mov	r1, #1
 809 045c FFF7FEFF 		bl	DMA_Cmd
 493:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 494:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Update the current pointer position */
 495:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       CurrentPos += DMA_MAX(AudioRemSize);        
 810              		.loc 2 495 0
 811 0460 40F20003 		movw	r3, #:lower16:CurrentPos
 812 0464 C0F20003 		movt	r3, #:upper16:CurrentPos
 813 0468 1A68     		ldr	r2, [r3, #0]
 814 046a 40F20003 		movw	r3, #:lower16:AudioRemSize
 815 046e C0F20003 		movt	r3, #:upper16:AudioRemSize
 816 0472 1968     		ldr	r1, [r3, #0]
 817 0474 4FF6FF73 		movw	r3, #65535
 818 0478 9942     		cmp	r1, r3
 819 047a 38BF     		it	cc
 820 047c 0B46     		movcc	r3, r1
 821 047e 4FEA4303 		lsl	r3, r3, #1
 822 0482 D218     		adds	r2, r2, r3
 823 0484 40F20003 		movw	r3, #:lower16:CurrentPos
 824 0488 C0F20003 		movt	r3, #:upper16:CurrentPos
 825 048c 1A60     		str	r2, [r3, #0]
 496:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 497:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Update the remaining number of data to be played */
 498:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       AudioRemSize -= DMA_MAX(AudioRemSize);   
 826              		.loc 2 498 0
 827 048e 40F20003 		movw	r3, #:lower16:AudioRemSize
 828 0492 C0F20003 		movt	r3, #:upper16:AudioRemSize
 829 0496 1A68     		ldr	r2, [r3, #0]
 830 0498 40F20003 		movw	r3, #:lower16:AudioRemSize
 831 049c C0F20003 		movt	r3, #:upper16:AudioRemSize
 832 04a0 1968     		ldr	r1, [r3, #0]
 833 04a2 4FF6FF73 		movw	r3, #65535
 834 04a6 9942     		cmp	r1, r3
 835 04a8 38BF     		it	cc
 836 04aa 0B46     		movcc	r3, r1
 837 04ac D21A     		subs	r2, r2, r3
 838 04ae 40F20003 		movw	r3, #:lower16:AudioRemSize
 839 04b2 C0F20003 		movt	r3, #:upper16:AudioRemSize
 840 04b6 1A60     		str	r2, [r3, #0]
 499:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         /* Enable the I2S DMA Stream*/
 500:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 841              		.loc 2 500 0
 842 04b8 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 843 04bc C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 844 04c0 1B68     		ldr	r3, [r3, #0]
 845 04c2 1846     		mov	r0, r3
 846 04c4 4FF00101 		mov	r1, #1
 847 04c8 FFF7FEFF 		bl	DMA_Cmd
 848 04cc 21E0     		b	.L22
 849              	.L24:
 501:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     }
 502:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     else
 503:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     {
 504:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Disable the I2S DMA Stream*/
 505:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 850              		.loc 2 505 0
 851 04ce 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 852 04d2 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 853 04d6 1B68     		ldr	r3, [r3, #0]
 854 04d8 1846     		mov	r0, r3
 855 04da 4FF00001 		mov	r1, #0
 856 04de FFF7FEFF 		bl	DMA_Cmd
 506:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 507:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Clear the Interrupt flag */
 508:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 857              		.loc 2 508 0
 858 04e2 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 859 04e6 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 860 04ea 1A68     		ldr	r2, [r3, #0]
 861 04ec 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 862 04f0 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 863 04f4 1B68     		ldr	r3, [r3, #0]
 864 04f6 1046     		mov	r0, r2
 865 04f8 1946     		mov	r1, r3
 866 04fa FFF7FEFF 		bl	DMA_ClearFlag
 509:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 510:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Manage the remaining file size and new address offset: This function 
 511:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h
 512:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 867              		.loc 2 512 0
 868 04fe 40F20003 		movw	r3, #:lower16:CurrentPos
 869 0502 C0F20003 		movt	r3, #:upper16:CurrentPos
 870 0506 1B68     		ldr	r3, [r3, #0]
 871 0508 1846     		mov	r0, r3
 872 050a 4FF00001 		mov	r1, #0
 873 050e FFF7FEFF 		bl	EVAL_AUDIO_TransferComplete_CallBack
 874              	.L22:
 513:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     }
 514:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 515:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #elif defined(AUDIO_MAL_MODE_CIRCULAR)
 516:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Manage the remaining file size and new address offset: This function 
 517:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.
 518:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     EVAL_AUDIO_TransferComplete_CallBack(pAddr, Size);    
 519:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 520:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Clear the Interrupt flag */
 521:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);
 522:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #endif /* AUDIO_MAL_MODE_NORMAL */  
 523:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 524:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TC_EN */
 525:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 526:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_HT_EN  
 527:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Half Transfer complete interrupt */
 528:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_HT) != RESET)
 529:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 530:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Manage the remaining file size and new address offset: This function 
 531:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.
 532:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     EVAL_AUDIO_HalfTransfer_CallBack((uint32_t)pAddr, Size);    
 533:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    
 534:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Clear the Interrupt flag */
 535:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_HT);    
 536:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 537:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_HT_EN */
 538:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 539:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TE_EN  
 540:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* FIFO Error interrupt */
 541:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if ((DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE) != RESET) || \
 542:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_FE) != RESET) || \
 543:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_DME) != RESET))
 544:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 545:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 546:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Manage the error generated on DMA FIFO: This function 
 547:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.
 548:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     EVAL_AUDIO_Error_CallBack((uint32_t*)&pAddr);    
 549:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 550:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Clear the Interrupt flag */
 551:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
 552:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                         AUDIO_MAL_DMA_FLAG_DME);
 553:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }  
 554:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TE_EN */
 555:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 875              		.loc 2 555 0
 876 0512 80BD     		pop	{r7, pc}
 877              		.cfi_endproc
 878              	.LFE118:
 880              		.align	2
 881              		.global	DMA1_Stream7_IRQHandler
 882              		.thumb
 883              		.thumb_func
 885              	DMA1_Stream7_IRQHandler:
 886              	.LFB119:
 556:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 557:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 558:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  This function handles main I2S interrupt. 
 559:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 560:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 561:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 562:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void Audio_MAL_I2S_IRQHandler(void)
 563:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 887              		.loc 2 563 0
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 0
 890              		@ frame_needed = 1, uses_anonymous_args = 0
 891 0514 80B5     		push	{r7, lr}
 892              	.LCFI28:
 893              		.cfi_def_cfa_offset 8
 894              		.cfi_offset 14, -4
 895              		.cfi_offset 7, -8
 896 0516 00AF     		add	r7, sp, #0
 897              	.LCFI29:
 898              		.cfi_def_cfa_register 7
 564:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Audio_MAL_IRQHandler();
 899              		.loc 2 564 0
 900 0518 FFF73CFF 		bl	Audio_MAL_IRQHandler
 565:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 901              		.loc 2 565 0
 902 051c 80BD     		pop	{r7, pc}
 903              		.cfi_endproc
 904              	.LFE119:
 906 051e 00BF     		.align	2
 907              		.global	DMA1_Stream0_IRQHandler
 908              		.thumb
 909              		.thumb_func
 911              	DMA1_Stream0_IRQHandler:
 912              	.LFB120:
 566:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 567:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 568:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  This function handles main DAC interrupt. 
 569:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 570:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 571:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 572:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void Audio_MAL_DAC_IRQHandler(void)
 573:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 913              		.loc 2 573 0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 1, uses_anonymous_args = 0
 917 0520 80B5     		push	{r7, lr}
 918              	.LCFI30:
 919              		.cfi_def_cfa_offset 8
 920              		.cfi_offset 14, -4
 921              		.cfi_offset 7, -8
 922 0522 00AF     		add	r7, sp, #0
 923              	.LCFI31:
 924              		.cfi_def_cfa_register 7
 574:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Audio_MAL_IRQHandler();
 925              		.loc 2 574 0
 926 0524 FFF736FF 		bl	Audio_MAL_IRQHandler
 575:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 927              		.loc 2 575 0
 928 0528 80BD     		pop	{r7, pc}
 929              		.cfi_endproc
 930              	.LFE120:
 932 052a 00BF     		.align	2
 933              		.global	SPI3_IRQHandler
 934              		.thumb
 935              		.thumb_func
 937              	SPI3_IRQHandler:
 938              	.LFB121:
 576:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 577:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 578:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  I2S interrupt management
 579:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 580:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
 581:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 582:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void Audio_I2S_IRQHandler(void)
 583:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 939              		.loc 2 583 0
 940              		.cfi_startproc
 941              		@ args = 0, pretend = 0, frame = 0
 942              		@ frame_needed = 1, uses_anonymous_args = 0
 943 052c 80B5     		push	{r7, lr}
 944              	.LCFI32:
 945              		.cfi_def_cfa_offset 8
 946              		.cfi_offset 14, -4
 947              		.cfi_offset 7, -8
 948 052e 00AF     		add	r7, sp, #0
 949              	.LCFI33:
 950              		.cfi_def_cfa_register 7
 584:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Check on the I2S TXE flag */  
 585:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 951              		.loc 2 585 0
 952 0530 4FF47050 		mov	r0, #15360
 953 0534 C4F20000 		movt	r0, 16384
 954 0538 4FF00201 		mov	r1, #2
 955 053c FFF7FEFF 		bl	SPI_I2S_GetFlagStatus
 956 0540 0346     		mov	r3, r0
 957 0542 002B     		cmp	r3, #0
 958 0544 18D0     		beq	.L28
 586:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   { 
 587:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 959              		.loc 2 587 0
 960 0546 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 961 054a C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 962 054e 1B68     		ldr	r3, [r3, #0]
 963 0550 022B     		cmp	r3, #2
 964 0552 07D1     		bne	.L30
 588:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     {
 589:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Wirte data to the DAC interface */
 590:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 965              		.loc 2 590 0
 966 0554 FFF7FEFF 		bl	EVAL_AUDIO_GetSampleCallBack
 967 0558 0346     		mov	r3, r0
 968 055a 4FF00400 		mov	r0, #4
 969 055e 1946     		mov	r1, r3
 970 0560 FFF7FEFF 		bl	DAC_SetChannel1Data
 971              	.L30:
 591:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     }
 592:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 593:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Send dummy data on I2S to avoid the underrun condition */
 594:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 972              		.loc 2 594 0
 973 0564 FFF7FEFF 		bl	EVAL_AUDIO_GetSampleCallBack
 974 0568 0346     		mov	r3, r0
 975 056a 4FF47050 		mov	r0, #15360
 976 056e C4F20000 		movt	r0, 16384
 977 0572 1946     		mov	r1, r3
 978 0574 FFF7FEFF 		bl	SPI_I2S_SendData
 979              	.L28:
 595:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 596:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 980              		.loc 2 596 0
 981 0578 80BD     		pop	{r7, pc}
 982              		.cfi_endproc
 983              	.LFE121:
 985 057a 00BF     		.align	2
 986              		.thumb
 987              		.thumb_func
 989              	Codec_Init:
 990              	.LFB122:
 597:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*========================
 598:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 599:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                 CS43L22 Audio Codec Control Functions
 600:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                 ==============================*/
 601:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 602:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Initializes the audio codec and all related interfaces (control 
 603:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         interface: I2C and audio interface: I2S)
 604:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  OutputDevice: can be OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
 605:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 606:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 607:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  AudioFreq: Audio frequency used to play the audio stream.
 608:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 609:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 610:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
 611:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 991              		.loc 2 611 0
 992              		.cfi_startproc
 993              		@ args = 0, pretend = 0, frame = 16
 994              		@ frame_needed = 1, uses_anonymous_args = 0
 995 057c 80B5     		push	{r7, lr}
 996              	.LCFI34:
 997              		.cfi_def_cfa_offset 8
 998              		.cfi_offset 14, -4
 999              		.cfi_offset 7, -8
 1000 057e 84B0     		sub	sp, sp, #16
 1001              	.LCFI35:
 1002              		.cfi_def_cfa_offset 24
 1003 0580 00AF     		add	r7, sp, #0
 1004              	.LCFI36:
 1005              		.cfi_def_cfa_register 7
 1006 0582 0B46     		mov	r3, r1
 1007 0584 3A60     		str	r2, [r7, #0]
 1008 0586 0246     		mov	r2, r0	@ movhi
 1009 0588 FA80     		strh	r2, [r7, #6]	@ movhi
 1010 058a 7B71     		strb	r3, [r7, #5]
 612:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0; 
 1011              		.loc 2 612 0
 1012 058c 4FF00003 		mov	r3, #0
 1013 0590 FB60     		str	r3, [r7, #12]
 613:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 614:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Configure the Codec related IOs */
 615:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_GPIO_Init();   
 1014              		.loc 2 615 0
 1015 0592 00F0AFFB 		bl	Codec_GPIO_Init
 616:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 617:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Reset the Codec Registers */
 618:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_Reset();
 1016              		.loc 2 618 0
 1017 0596 00F0D7F9 		bl	Codec_Reset
 619:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 620:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Initialize the Control interface of the Audio Codec */
 621:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_CtrlInterface_Init();     
 1018              		.loc 2 621 0
 1019 059a 00F003FB 		bl	Codec_CtrlInterface_Init
 622:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 623:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Keep Codec powered OFF */
 624:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x02, 0x01);  
 1020              		.loc 2 624 0
 1021 059e 4FF00200 		mov	r0, #2
 1022 05a2 4FF00101 		mov	r1, #1
 1023 05a6 00F0EBF9 		bl	Codec_WriteRegister
 1024 05aa 0346     		mov	r3, r0
 1025 05ac FA68     		ldr	r2, [r7, #12]
 1026 05ae D318     		adds	r3, r2, r3
 1027 05b0 FB60     		str	r3, [r7, #12]
 625:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 626:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x04, 0xAF); /* SPK always OFF & HP always ON */
 1028              		.loc 2 626 0
 1029 05b2 4FF00400 		mov	r0, #4
 1030 05b6 4FF0AF01 		mov	r1, #175
 1031 05ba 00F0E1F9 		bl	Codec_WriteRegister
 1032 05be 0346     		mov	r3, r0
 1033 05c0 FA68     		ldr	r2, [r7, #12]
 1034 05c2 D318     		adds	r3, r2, r3
 1035 05c4 FB60     		str	r3, [r7, #12]
 627:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   OutputDev = 0xAF;
 1036              		.loc 2 627 0
 1037 05c6 40F20003 		movw	r3, #:lower16:OutputDev
 1038 05ca C0F20003 		movt	r3, #:upper16:OutputDev
 1039 05ce 4FF0AF02 		mov	r2, #175
 1040 05d2 1A70     		strb	r2, [r3, #0]
 628:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 629:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Clock configuration: Auto detection */  
 630:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x05, 0x81);
 1041              		.loc 2 630 0
 1042 05d4 4FF00500 		mov	r0, #5
 1043 05d8 4FF08101 		mov	r1, #129
 1044 05dc 00F0D0F9 		bl	Codec_WriteRegister
 1045 05e0 0346     		mov	r3, r0
 1046 05e2 FA68     		ldr	r2, [r7, #12]
 1047 05e4 D318     		adds	r3, r2, r3
 1048 05e6 FB60     		str	r3, [r7, #12]
 631:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 632:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Set the Slave Mode and the audio Standard */  
 633:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x06, CODEC_STANDARD);
 1049              		.loc 2 633 0
 1050 05e8 4FF00600 		mov	r0, #6
 1051 05ec 4FF00401 		mov	r1, #4
 1052 05f0 00F0C6F9 		bl	Codec_WriteRegister
 1053 05f4 0346     		mov	r3, r0
 1054 05f6 FA68     		ldr	r2, [r7, #12]
 1055 05f8 D318     		adds	r3, r2, r3
 1056 05fa FB60     		str	r3, [r7, #12]
 634:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 635:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Set the Master volume */
 636:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_VolumeCtrl(Volume);
 1057              		.loc 2 636 0
 1058 05fc 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1059 05fe 1846     		mov	r0, r3
 1060 0600 00F032F9 		bl	Codec_VolumeCtrl
 637:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 638:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 1061              		.loc 2 638 0
 1062 0604 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 1063 0608 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 1064 060c 1B68     		ldr	r3, [r3, #0]
 1065 060e 022B     		cmp	r3, #2
 1066 0610 31D1     		bne	.L32
 639:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 640:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the PassThrough on AIN1A and AIN1B */
 641:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x08, 0x01);
 1067              		.loc 2 641 0
 1068 0612 4FF00800 		mov	r0, #8
 1069 0616 4FF00101 		mov	r1, #1
 1070 061a 00F0B1F9 		bl	Codec_WriteRegister
 1071 061e 0346     		mov	r3, r0
 1072 0620 FA68     		ldr	r2, [r7, #12]
 1073 0622 D318     		adds	r3, r2, r3
 1074 0624 FB60     		str	r3, [r7, #12]
 642:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x09, 0x01);
 1075              		.loc 2 642 0
 1076 0626 4FF00900 		mov	r0, #9
 1077 062a 4FF00101 		mov	r1, #1
 1078 062e 00F0A7F9 		bl	Codec_WriteRegister
 1079 0632 0346     		mov	r3, r0
 1080 0634 FA68     		ldr	r2, [r7, #12]
 1081 0636 D318     		adds	r3, r2, r3
 1082 0638 FB60     		str	r3, [r7, #12]
 643:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 644:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Route the analog input to the HP line */
 645:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x0E, 0xC0);
 1083              		.loc 2 645 0
 1084 063a 4FF00E00 		mov	r0, #14
 1085 063e 4FF0C001 		mov	r1, #192
 1086 0642 00F09DF9 		bl	Codec_WriteRegister
 1087 0646 0346     		mov	r3, r0
 1088 0648 FA68     		ldr	r2, [r7, #12]
 1089 064a D318     		adds	r3, r2, r3
 1090 064c FB60     		str	r3, [r7, #12]
 646:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 647:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the Passthough volume */
 648:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x14, 0x00);
 1091              		.loc 2 648 0
 1092 064e 4FF01400 		mov	r0, #20
 1093 0652 4FF00001 		mov	r1, #0
 1094 0656 00F093F9 		bl	Codec_WriteRegister
 1095 065a 0346     		mov	r3, r0
 1096 065c FA68     		ldr	r2, [r7, #12]
 1097 065e D318     		adds	r3, r2, r3
 1098 0660 FB60     		str	r3, [r7, #12]
 649:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x15, 0x00);
 1099              		.loc 2 649 0
 1100 0662 4FF01500 		mov	r0, #21
 1101 0666 4FF00001 		mov	r1, #0
 1102 066a 00F089F9 		bl	Codec_WriteRegister
 1103 066e 0346     		mov	r3, r0
 1104 0670 FA68     		ldr	r2, [r7, #12]
 1105 0672 D318     		adds	r3, r2, r3
 1106 0674 FB60     		str	r3, [r7, #12]
 1107              	.L32:
 650:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 651:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 652:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Power on the Codec */
 653:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x02, 0x9E);  
 1108              		.loc 2 653 0
 1109 0676 4FF00200 		mov	r0, #2
 1110 067a 4FF09E01 		mov	r1, #158
 1111 067e 00F07FF9 		bl	Codec_WriteRegister
 1112 0682 0346     		mov	r3, r0
 1113 0684 FA68     		ldr	r2, [r7, #12]
 1114 0686 D318     		adds	r3, r2, r3
 1115 0688 FB60     		str	r3, [r7, #12]
 654:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 655:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Additional configuration for the CODEC. These configurations are done to reduce
 656:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       the time needed for the Codec to power off. If these configurations are removed, 
 657:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       then a long delay should be added between powering off the Codec and switching 
 658:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       off the I2S peripheral MCLK clock (which is the operating clock for Codec).
 659:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       If this delay is not inserted, then the codec will not shut down properly and
 660:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       it results in high noise after shut down. */
 661:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 662:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the analog soft ramp */
 663:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x0A, 0x00);
 1116              		.loc 2 663 0
 1117 068a 4FF00A00 		mov	r0, #10
 1118 068e 4FF00001 		mov	r1, #0
 1119 0692 00F075F9 		bl	Codec_WriteRegister
 1120 0696 0346     		mov	r3, r0
 1121 0698 FA68     		ldr	r2, [r7, #12]
 1122 069a D318     		adds	r3, r2, r3
 1123 069c FB60     		str	r3, [r7, #12]
 664:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface != AUDIO_INTERFACE_DAC)
 1124              		.loc 2 664 0
 1125 069e 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 1126 06a2 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 1127 06a6 1B68     		ldr	r3, [r3, #0]
 1128 06a8 022B     		cmp	r3, #2
 1129 06aa 09D0     		beq	.L33
 665:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {  
 666:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Disable the digital soft ramp */
 667:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x0E, 0x04);
 1130              		.loc 2 667 0
 1131 06ac 4FF00E00 		mov	r0, #14
 1132 06b0 4FF00401 		mov	r1, #4
 1133 06b4 00F064F9 		bl	Codec_WriteRegister
 1134 06b8 0346     		mov	r3, r0
 1135 06ba FA68     		ldr	r2, [r7, #12]
 1136 06bc D318     		adds	r3, r2, r3
 1137 06be FB60     		str	r3, [r7, #12]
 1138              	.L33:
 668:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 669:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the limiter attack level */
 670:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x27, 0x00);
 1139              		.loc 2 670 0
 1140 06c0 4FF02700 		mov	r0, #39
 1141 06c4 4FF00001 		mov	r1, #0
 1142 06c8 00F05AF9 		bl	Codec_WriteRegister
 1143 06cc 0346     		mov	r3, r0
 1144 06ce FA68     		ldr	r2, [r7, #12]
 1145 06d0 D318     		adds	r3, r2, r3
 1146 06d2 FB60     		str	r3, [r7, #12]
 671:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Adjust Bass and Treble levels */
 672:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x1F, 0x0F);
 1147              		.loc 2 672 0
 1148 06d4 4FF01F00 		mov	r0, #31
 1149 06d8 4FF00F01 		mov	r1, #15
 1150 06dc 00F050F9 		bl	Codec_WriteRegister
 1151 06e0 0346     		mov	r3, r0
 1152 06e2 FA68     		ldr	r2, [r7, #12]
 1153 06e4 D318     		adds	r3, r2, r3
 1154 06e6 FB60     		str	r3, [r7, #12]
 673:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Adjust PCM volume level */
 674:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x1A, 0x0A);
 1155              		.loc 2 674 0
 1156 06e8 4FF01A00 		mov	r0, #26
 1157 06ec 4FF00A01 		mov	r1, #10
 1158 06f0 00F046F9 		bl	Codec_WriteRegister
 1159 06f4 0346     		mov	r3, r0
 1160 06f6 FA68     		ldr	r2, [r7, #12]
 1161 06f8 D318     		adds	r3, r2, r3
 1162 06fa FB60     		str	r3, [r7, #12]
 675:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x1B, 0x0A);
 1163              		.loc 2 675 0
 1164 06fc 4FF01B00 		mov	r0, #27
 1165 0700 4FF00A01 		mov	r1, #10
 1166 0704 00F03CF9 		bl	Codec_WriteRegister
 1167 0708 0346     		mov	r3, r0
 1168 070a FA68     		ldr	r2, [r7, #12]
 1169 070c D318     		adds	r3, r2, r3
 1170 070e FB60     		str	r3, [r7, #12]
 676:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 677:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Configure the I2S peripheral */
 678:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_AudioInterface_Init(AudioFreq);  
 1171              		.loc 2 678 0
 1172 0710 3868     		ldr	r0, [r7, #0]
 1173 0712 00F085FA 		bl	Codec_AudioInterface_Init
 679:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 680:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Return communication control value */
 681:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;  
 1174              		.loc 2 681 0
 1175 0716 FB68     		ldr	r3, [r7, #12]
 682:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1176              		.loc 2 682 0
 1177 0718 1846     		mov	r0, r3
 1178 071a 07F11007 		add	r7, r7, #16
 1179 071e BD46     		mov	sp, r7
 1180 0720 80BD     		pop	{r7, pc}
 1181              		.cfi_endproc
 1182              	.LFE122:
 1184 0722 00BF     		.align	2
 1185              		.thumb
 1186              		.thumb_func
 1188              	Codec_DeInit:
 1189              	.LFB123:
 683:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 684:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 685:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restore the audio codec state to default state and free all used 
 686:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         resources.
 687:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 688:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 689:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 690:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_DeInit(void)
 691:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1190              		.loc 2 691 0
 1191              		.cfi_startproc
 1192              		@ args = 0, pretend = 0, frame = 8
 1193              		@ frame_needed = 1, uses_anonymous_args = 0
 1194 0724 80B5     		push	{r7, lr}
 1195              	.LCFI37:
 1196              		.cfi_def_cfa_offset 8
 1197              		.cfi_offset 14, -4
 1198              		.cfi_offset 7, -8
 1199 0726 82B0     		sub	sp, sp, #8
 1200              	.LCFI38:
 1201              		.cfi_def_cfa_offset 16
 1202 0728 00AF     		add	r7, sp, #0
 1203              	.LCFI39:
 1204              		.cfi_def_cfa_register 7
 692:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0; 
 1205              		.loc 2 692 0
 1206 072a 4FF00003 		mov	r3, #0
 1207 072e 7B60     		str	r3, [r7, #4]
 693:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 694:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Reset the Codec Registers */
 695:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_Reset();  
 1208              		.loc 2 695 0
 1209 0730 00F00AF9 		bl	Codec_Reset
 696:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 697:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Keep Codec powered OFF */
 698:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x02, 0x01);    
 1210              		.loc 2 698 0
 1211 0734 4FF00200 		mov	r0, #2
 1212 0738 4FF00101 		mov	r1, #1
 1213 073c 00F020F9 		bl	Codec_WriteRegister
 1214 0740 0346     		mov	r3, r0
 1215 0742 7A68     		ldr	r2, [r7, #4]
 1216 0744 D318     		adds	r3, r2, r3
 1217 0746 7B60     		str	r3, [r7, #4]
 699:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 700:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize all use GPIOs */
 701:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_GPIO_DeInit();
 1218              		.loc 2 701 0
 1219 0748 00F0AAFB 		bl	Codec_GPIO_DeInit
 702:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 703:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the Codec control interface */
 704:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_CtrlInterface_DeInit();
 1220              		.loc 2 704 0
 1221 074c 00F062FA 		bl	Codec_CtrlInterface_DeInit
 705:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 706:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize the Codec audio interface (I2S) */
 707:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_AudioInterface_DeInit(); 
 1222              		.loc 2 707 0
 1223 0750 00F0B8FA 		bl	Codec_AudioInterface_DeInit
 708:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 709:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Return communication control value */
 710:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;  
 1224              		.loc 2 710 0
 1225 0754 7B68     		ldr	r3, [r7, #4]
 711:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1226              		.loc 2 711 0
 1227 0756 1846     		mov	r0, r3
 1228 0758 07F10807 		add	r7, r7, #8
 1229 075c BD46     		mov	sp, r7
 1230 075e 80BD     		pop	{r7, pc}
 1231              		.cfi_endproc
 1232              	.LFE123:
 1234              		.align	2
 1235              		.thumb
 1236              		.thumb_func
 1238              	Codec_Play:
 1239              	.LFB124:
 712:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 713:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 714:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Start the audio Codec play feature.
 715:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @note   For this codec no Play options are required.
 716:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 717:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 718:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 719:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Play(void)
 720:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1240              		.loc 2 720 0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 0
 1243              		@ frame_needed = 1, uses_anonymous_args = 0
 1244              		@ link register save eliminated.
 1245 0760 80B4     		push	{r7}
 1246              	.LCFI40:
 1247              		.cfi_def_cfa_offset 4
 1248              		.cfi_offset 7, -4
 1249 0762 00AF     		add	r7, sp, #0
 1250              	.LCFI41:
 1251              		.cfi_def_cfa_register 7
 721:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* 
 722:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      No actions required on Codec level for play command
 723:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      */  
 724:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 725:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Return communication control value */
 726:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return 0;  
 1252              		.loc 2 726 0
 1253 0764 4FF00003 		mov	r3, #0
 727:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1254              		.loc 2 727 0
 1255 0768 1846     		mov	r0, r3
 1256 076a BD46     		mov	sp, r7
 1257 076c 80BC     		pop	{r7}
 1258 076e 7047     		bx	lr
 1259              		.cfi_endproc
 1260              	.LFE124:
 1262              		.align	2
 1263              		.thumb
 1264              		.thumb_func
 1266              	Codec_PauseResume:
 1267              	.LFB125:
 728:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 729:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 730:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Pauses and resumes playing on the audio codec.
 731:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
 732:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         from 0) to resume. 
 733:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 734:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 735:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_PauseResume(uint32_t Cmd)
 736:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1268              		.loc 2 736 0
 1269              		.cfi_startproc
 1270              		@ args = 0, pretend = 0, frame = 16
 1271              		@ frame_needed = 1, uses_anonymous_args = 0
 1272 0770 80B5     		push	{r7, lr}
 1273              	.LCFI42:
 1274              		.cfi_def_cfa_offset 8
 1275              		.cfi_offset 14, -4
 1276              		.cfi_offset 7, -8
 1277 0772 84B0     		sub	sp, sp, #16
 1278              	.LCFI43:
 1279              		.cfi_def_cfa_offset 24
 1280 0774 00AF     		add	r7, sp, #0
 1281              	.LCFI44:
 1282              		.cfi_def_cfa_register 7
 1283 0776 7860     		str	r0, [r7, #4]
 737:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0;   
 1284              		.loc 2 737 0
 1285 0778 4FF00003 		mov	r3, #0
 1286 077c FB60     		str	r3, [r7, #12]
 738:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 739:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Pause the audio file playing */
 740:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Cmd == AUDIO_PAUSE)
 1287              		.loc 2 740 0
 1288 077e 7B68     		ldr	r3, [r7, #4]
 1289 0780 002B     		cmp	r3, #0
 1290 0782 12D1     		bne	.L37
 741:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   { 
 742:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Mute the output first */
 743:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_Mute(AUDIO_MUTE_ON);
 1291              		.loc 2 743 0
 1292 0784 4FF00100 		mov	r0, #1
 1293 0788 00F0B4F8 		bl	Codec_Mute
 1294 078c 0346     		mov	r3, r0
 1295 078e FA68     		ldr	r2, [r7, #12]
 1296 0790 D318     		adds	r3, r2, r3
 1297 0792 FB60     		str	r3, [r7, #12]
 744:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 745:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Put the Codec in Power save mode */    
 746:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x02, 0x01);    
 1298              		.loc 2 746 0
 1299 0794 4FF00200 		mov	r0, #2
 1300 0798 4FF00101 		mov	r1, #1
 1301 079c 00F0F0F8 		bl	Codec_WriteRegister
 1302 07a0 0346     		mov	r3, r0
 1303 07a2 FA68     		ldr	r2, [r7, #12]
 1304 07a4 D318     		adds	r3, r2, r3
 1305 07a6 FB60     		str	r3, [r7, #12]
 1306 07a8 20E0     		b	.L38
 1307              	.L37:
 747:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 748:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else /* AUDIO_RESUME */
 749:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 750:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Unmute the output first */
 751:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_Mute(AUDIO_MUTE_OFF);
 1308              		.loc 2 751 0
 1309 07aa 4FF00000 		mov	r0, #0
 1310 07ae 00F0A1F8 		bl	Codec_Mute
 1311 07b2 0346     		mov	r3, r0
 1312 07b4 FA68     		ldr	r2, [r7, #12]
 1313 07b6 D318     		adds	r3, r2, r3
 1314 07b8 FB60     		str	r3, [r7, #12]
 752:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 753:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x04, OutputDev);
 1315              		.loc 2 753 0
 1316 07ba 40F20003 		movw	r3, #:lower16:OutputDev
 1317 07be C0F20003 		movt	r3, #:upper16:OutputDev
 1318 07c2 1B78     		ldrb	r3, [r3, #0]
 1319 07c4 DBB2     		uxtb	r3, r3
 1320 07c6 4FF00400 		mov	r0, #4
 1321 07ca 1946     		mov	r1, r3
 1322 07cc 00F0D8F8 		bl	Codec_WriteRegister
 1323 07d0 0346     		mov	r3, r0
 1324 07d2 FA68     		ldr	r2, [r7, #12]
 1325 07d4 D318     		adds	r3, r2, r3
 1326 07d6 FB60     		str	r3, [r7, #12]
 754:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 755:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Exit the Power save mode */
 756:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x02, 0x9E); 
 1327              		.loc 2 756 0
 1328 07d8 4FF00200 		mov	r0, #2
 1329 07dc 4FF09E01 		mov	r1, #158
 1330 07e0 00F0CEF8 		bl	Codec_WriteRegister
 1331 07e4 0346     		mov	r3, r0
 1332 07e6 FA68     		ldr	r2, [r7, #12]
 1333 07e8 D318     		adds	r3, r2, r3
 1334 07ea FB60     		str	r3, [r7, #12]
 1335              	.L38:
 757:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 758:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 759:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;
 1336              		.loc 2 759 0
 1337 07ec FB68     		ldr	r3, [r7, #12]
 760:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1338              		.loc 2 760 0
 1339 07ee 1846     		mov	r0, r3
 1340 07f0 07F11007 		add	r7, r7, #16
 1341 07f4 BD46     		mov	sp, r7
 1342 07f6 80BD     		pop	{r7, pc}
 1343              		.cfi_endproc
 1344              	.LFE125:
 1346              		.align	2
 1347              		.thumb
 1348              		.thumb_func
 1350              	Codec_Stop:
 1351              	.LFB126:
 761:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 762:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 763:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Stops audio Codec playing. It powers down the codec.
 764:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  CodecPdwnMode: selects the  power down mode.
 765:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          - CODEC_PDWN_SW: only mutes the audio codec. When resuming from this 
 766:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                           mode the codec keeps the previous initialization
 767:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                           (no need to re-Initialize the codec registers).
 768:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          - CODEC_PDWN_HW: Physically power down the codec. When resuming from this
 769:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                           mode, the codec is set to default configuration 
 770:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                           (user should re-Initialize the codec in order to 
 771:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                            play again the audio stream).
 772:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 773:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 774:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Stop(uint32_t CodecPdwnMode)
 775:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1352              		.loc 2 775 0
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 16
 1355              		@ frame_needed = 1, uses_anonymous_args = 0
 1356 07f8 80B5     		push	{r7, lr}
 1357              	.LCFI45:
 1358              		.cfi_def_cfa_offset 8
 1359              		.cfi_offset 14, -4
 1360              		.cfi_offset 7, -8
 1361 07fa 84B0     		sub	sp, sp, #16
 1362              	.LCFI46:
 1363              		.cfi_def_cfa_offset 24
 1364 07fc 00AF     		add	r7, sp, #0
 1365              	.LCFI47:
 1366              		.cfi_def_cfa_register 7
 1367 07fe 7860     		str	r0, [r7, #4]
 776:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0;   
 1368              		.loc 2 776 0
 1369 0800 4FF00003 		mov	r3, #0
 1370 0804 FB60     		str	r3, [r7, #12]
 777:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 778:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Mute the output first */
 779:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_Mute(AUDIO_MUTE_ON);
 1371              		.loc 2 779 0
 1372 0806 4FF00100 		mov	r0, #1
 1373 080a 00F073F8 		bl	Codec_Mute
 780:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 781:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CodecPdwnMode == CODEC_PDWN_SW)
 1374              		.loc 2 781 0
 1375 080e 7B68     		ldr	r3, [r7, #4]
 1376 0810 022B     		cmp	r3, #2
 1377 0812 0AD1     		bne	.L40
 782:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {    
 783:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
 784:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x02, 0x9F);
 1378              		.loc 2 784 0
 1379 0814 4FF00200 		mov	r0, #2
 1380 0818 4FF09F01 		mov	r1, #159
 1381 081c 00F0B0F8 		bl	Codec_WriteRegister
 1382 0820 0346     		mov	r3, r0
 1383 0822 FA68     		ldr	r2, [r7, #12]
 1384 0824 D318     		adds	r3, r2, r3
 1385 0826 FB60     		str	r3, [r7, #12]
 1386 0828 17E0     		b	.L41
 1387              	.L40:
 785:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 786:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else /* CODEC_PDWN_HW */
 787:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   { 
 788:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Power down the DAC components */
 789:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x02, 0x9F);
 1388              		.loc 2 789 0
 1389 082a 4FF00200 		mov	r0, #2
 1390 082e 4FF09F01 		mov	r1, #159
 1391 0832 00F0A5F8 		bl	Codec_WriteRegister
 1392 0836 0346     		mov	r3, r0
 1393 0838 FA68     		ldr	r2, [r7, #12]
 1394 083a D318     		adds	r3, r2, r3
 1395 083c FB60     		str	r3, [r7, #12]
 790:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 791:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Wait at least 100us */
 792:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Delay(0xFFF);
 1396              		.loc 2 792 0
 1397 083e 40F6FF70 		movw	r0, #4095
 1398 0842 00F089FB 		bl	Delay
 793:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 794:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Reset The pin */
 795:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_RESET);
 1399              		.loc 2 795 0
 1400 0846 4FF44060 		mov	r0, #3072
 1401 084a C4F20200 		movt	r0, 16386
 1402 084e 4FF01001 		mov	r1, #16
 1403 0852 4FF00002 		mov	r2, #0
 1404 0856 FFF7FEFF 		bl	GPIO_WriteBit
 1405              	.L41:
 796:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 797:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 798:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;    
 1406              		.loc 2 798 0
 1407 085a FB68     		ldr	r3, [r7, #12]
 799:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1408              		.loc 2 799 0
 1409 085c 1846     		mov	r0, r3
 1410 085e 07F11007 		add	r7, r7, #16
 1411 0862 BD46     		mov	sp, r7
 1412 0864 80BD     		pop	{r7, pc}
 1413              		.cfi_endproc
 1414              	.LFE126:
 1416 0866 00BF     		.align	2
 1417              		.thumb
 1418              		.thumb_func
 1420              	Codec_VolumeCtrl:
 1421              	.LFB127:
 800:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 801:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 802:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Sets higher or lower the codec volume level.
 803:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Volume: a byte value from 0 to 255 (refer to codec registers 
 804:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         description for more details).
 805:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 806:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 807:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_VolumeCtrl(uint8_t Volume)
 808:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1422              		.loc 2 808 0
 1423              		.cfi_startproc
 1424              		@ args = 0, pretend = 0, frame = 16
 1425              		@ frame_needed = 1, uses_anonymous_args = 0
 1426 0868 80B5     		push	{r7, lr}
 1427              	.LCFI48:
 1428              		.cfi_def_cfa_offset 8
 1429              		.cfi_offset 14, -4
 1430              		.cfi_offset 7, -8
 1431 086a 84B0     		sub	sp, sp, #16
 1432              	.LCFI49:
 1433              		.cfi_def_cfa_offset 24
 1434 086c 00AF     		add	r7, sp, #0
 1435              	.LCFI50:
 1436              		.cfi_def_cfa_register 7
 1437 086e 0346     		mov	r3, r0
 1438 0870 FB71     		strb	r3, [r7, #7]
 809:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0;
 1439              		.loc 2 809 0
 1440 0872 4FF00003 		mov	r3, #0
 1441 0876 FB60     		str	r3, [r7, #12]
 810:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 811:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Volume > 0xE6)
 1442              		.loc 2 811 0
 1443 0878 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1444 087a E62B     		cmp	r3, #230
 1445 087c 1AD9     		bls	.L43
 812:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 813:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the Master volume */
 814:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x20, Volume - 0xE7); 
 1446              		.loc 2 814 0
 1447 087e FB79     		ldrb	r3, [r7, #7]
 1448 0880 03F11903 		add	r3, r3, #25
 1449 0884 DBB2     		uxtb	r3, r3
 1450 0886 4FF02000 		mov	r0, #32
 1451 088a 1946     		mov	r1, r3
 1452 088c 00F078F8 		bl	Codec_WriteRegister
 1453 0890 0346     		mov	r3, r0
 1454 0892 FA68     		ldr	r2, [r7, #12]
 1455 0894 D318     		adds	r3, r2, r3
 1456 0896 FB60     		str	r3, [r7, #12]
 815:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x21, Volume - 0xE7);     
 1457              		.loc 2 815 0
 1458 0898 FB79     		ldrb	r3, [r7, #7]
 1459 089a 03F11903 		add	r3, r3, #25
 1460 089e DBB2     		uxtb	r3, r3
 1461 08a0 4FF02100 		mov	r0, #33
 1462 08a4 1946     		mov	r1, r3
 1463 08a6 00F06BF8 		bl	Codec_WriteRegister
 1464 08aa 0346     		mov	r3, r0
 1465 08ac FA68     		ldr	r2, [r7, #12]
 1466 08ae D318     		adds	r3, r2, r3
 1467 08b0 FB60     		str	r3, [r7, #12]
 1468 08b2 19E0     		b	.L44
 1469              	.L43:
 816:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 817:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
 818:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 819:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the Master volume */
 820:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x20, Volume + 0x19); 
 1470              		.loc 2 820 0
 1471 08b4 FB79     		ldrb	r3, [r7, #7]
 1472 08b6 03F11903 		add	r3, r3, #25
 1473 08ba DBB2     		uxtb	r3, r3
 1474 08bc 4FF02000 		mov	r0, #32
 1475 08c0 1946     		mov	r1, r3
 1476 08c2 00F05DF8 		bl	Codec_WriteRegister
 1477 08c6 0346     		mov	r3, r0
 1478 08c8 FA68     		ldr	r2, [r7, #12]
 1479 08ca D318     		adds	r3, r2, r3
 1480 08cc FB60     		str	r3, [r7, #12]
 821:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x21, Volume + 0x19); 
 1481              		.loc 2 821 0
 1482 08ce FB79     		ldrb	r3, [r7, #7]
 1483 08d0 03F11903 		add	r3, r3, #25
 1484 08d4 DBB2     		uxtb	r3, r3
 1485 08d6 4FF02100 		mov	r0, #33
 1486 08da 1946     		mov	r1, r3
 1487 08dc 00F050F8 		bl	Codec_WriteRegister
 1488 08e0 0346     		mov	r3, r0
 1489 08e2 FA68     		ldr	r2, [r7, #12]
 1490 08e4 D318     		adds	r3, r2, r3
 1491 08e6 FB60     		str	r3, [r7, #12]
 1492              	.L44:
 822:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 823:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 824:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;  
 1493              		.loc 2 824 0
 1494 08e8 FB68     		ldr	r3, [r7, #12]
 825:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1495              		.loc 2 825 0
 1496 08ea 1846     		mov	r0, r3
 1497 08ec 07F11007 		add	r7, r7, #16
 1498 08f0 BD46     		mov	sp, r7
 1499 08f2 80BD     		pop	{r7, pc}
 1500              		.cfi_endproc
 1501              	.LFE127:
 1503              		.align	2
 1504              		.thumb
 1505              		.thumb_func
 1507              	Codec_Mute:
 1508              	.LFB128:
 826:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 827:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 828:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Enables or disables the mute feature on the audio codec.
 829:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
 830:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *             mute mode.
 831:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 832:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 833:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Mute(uint32_t Cmd)
 834:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1509              		.loc 2 834 0
 1510              		.cfi_startproc
 1511              		@ args = 0, pretend = 0, frame = 16
 1512              		@ frame_needed = 1, uses_anonymous_args = 0
 1513 08f4 80B5     		push	{r7, lr}
 1514              	.LCFI51:
 1515              		.cfi_def_cfa_offset 8
 1516              		.cfi_offset 14, -4
 1517              		.cfi_offset 7, -8
 1518 08f6 84B0     		sub	sp, sp, #16
 1519              	.LCFI52:
 1520              		.cfi_def_cfa_offset 24
 1521 08f8 00AF     		add	r7, sp, #0
 1522              	.LCFI53:
 1523              		.cfi_def_cfa_register 7
 1524 08fa 7860     		str	r0, [r7, #4]
 835:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0;  
 1525              		.loc 2 835 0
 1526 08fc 4FF00003 		mov	r3, #0
 1527 0900 FB60     		str	r3, [r7, #12]
 836:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 837:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Set the Mute mode */
 838:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Cmd == AUDIO_MUTE_ON)
 1528              		.loc 2 838 0
 1529 0902 7B68     		ldr	r3, [r7, #4]
 1530 0904 012B     		cmp	r3, #1
 1531 0906 0AD1     		bne	.L46
 839:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 840:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x04, 0xFF);
 1532              		.loc 2 840 0
 1533 0908 4FF00400 		mov	r0, #4
 1534 090c 4FF0FF01 		mov	r1, #255
 1535 0910 00F036F8 		bl	Codec_WriteRegister
 1536 0914 0346     		mov	r3, r0
 1537 0916 FA68     		ldr	r2, [r7, #12]
 1538 0918 D318     		adds	r3, r2, r3
 1539 091a FB60     		str	r3, [r7, #12]
 1540 091c 0EE0     		b	.L47
 1541              	.L46:
 841:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 842:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else /* AUDIO_MUTE_OFF Disable the Mute */
 843:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 844:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x04, OutputDev);
 1542              		.loc 2 844 0
 1543 091e 40F20003 		movw	r3, #:lower16:OutputDev
 1544 0922 C0F20003 		movt	r3, #:upper16:OutputDev
 1545 0926 1B78     		ldrb	r3, [r3, #0]
 1546 0928 DBB2     		uxtb	r3, r3
 1547 092a 4FF00400 		mov	r0, #4
 1548 092e 1946     		mov	r1, r3
 1549 0930 00F026F8 		bl	Codec_WriteRegister
 1550 0934 0346     		mov	r3, r0
 1551 0936 FA68     		ldr	r2, [r7, #12]
 1552 0938 D318     		adds	r3, r2, r3
 1553 093a FB60     		str	r3, [r7, #12]
 1554              	.L47:
 845:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 846:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 847:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter; 
 1555              		.loc 2 847 0
 1556 093c FB68     		ldr	r3, [r7, #12]
 848:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1557              		.loc 2 848 0
 1558 093e 1846     		mov	r0, r3
 1559 0940 07F11007 		add	r7, r7, #16
 1560 0944 BD46     		mov	sp, r7
 1561 0946 80BD     		pop	{r7, pc}
 1562              		.cfi_endproc
 1563              	.LFE128:
 1565              		.align	2
 1566              		.thumb
 1567              		.thumb_func
 1569              	Codec_Reset:
 1570              	.LFB129:
 849:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 850:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 851:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Resets the audio codec. It restores the default configuration of the 
 852:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         codec (this function shall be called before initializing the codec).
 853:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @note   This function calls an external driver function: The IO Expander driver.
 854:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 855:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
 856:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 857:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_Reset(void)
 858:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1571              		.loc 2 858 0
 1572              		.cfi_startproc
 1573              		@ args = 0, pretend = 0, frame = 0
 1574              		@ frame_needed = 1, uses_anonymous_args = 0
 1575 0948 80B5     		push	{r7, lr}
 1576              	.LCFI54:
 1577              		.cfi_def_cfa_offset 8
 1578              		.cfi_offset 14, -4
 1579              		.cfi_offset 7, -8
 1580 094a 00AF     		add	r7, sp, #0
 1581              	.LCFI55:
 1582              		.cfi_def_cfa_register 7
 859:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Power Down the codec */
 860:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_RESET);
 1583              		.loc 2 860 0
 1584 094c 4FF44060 		mov	r0, #3072
 1585 0950 C4F20200 		movt	r0, 16386
 1586 0954 4FF01001 		mov	r1, #16
 1587 0958 4FF00002 		mov	r2, #0
 1588 095c FFF7FEFF 		bl	GPIO_WriteBit
 861:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 862:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* wait for a delay to insure registers erasing */
 863:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Delay(CODEC_RESET_DELAY); 
 1589              		.loc 2 863 0
 1590 0960 44F6FF70 		movw	r0, #20479
 1591 0964 00F0F8FA 		bl	Delay
 864:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 865:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Power on the codec */
 866:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_SET);
 1592              		.loc 2 866 0
 1593 0968 4FF44060 		mov	r0, #3072
 1594 096c C4F20200 		movt	r0, 16386
 1595 0970 4FF01001 		mov	r1, #16
 1596 0974 4FF00102 		mov	r2, #1
 1597 0978 FFF7FEFF 		bl	GPIO_WriteBit
 867:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1598              		.loc 2 867 0
 1599 097c 80BD     		pop	{r7, pc}
 1600              		.cfi_endproc
 1601              	.LFE129:
 1603 097e 00BF     		.align	2
 1604              		.thumb
 1605              		.thumb_func
 1607              	Codec_WriteRegister:
 1608              	.LFB130:
 868:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 869:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 870:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Writes a Byte to a given register into the audio codec through the 
 871:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****             control interface (I2C)
 872:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  RegisterAddr: The address (location) of the register to be written.
 873:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  RegisterValue: the Byte value to be written into destination register.
 874:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 875:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 876:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue)
 877:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1609              		.loc 2 877 0
 1610              		.cfi_startproc
 1611              		@ args = 0, pretend = 0, frame = 16
 1612              		@ frame_needed = 1, uses_anonymous_args = 0
 1613 0980 80B5     		push	{r7, lr}
 1614              	.LCFI56:
 1615              		.cfi_def_cfa_offset 8
 1616              		.cfi_offset 14, -4
 1617              		.cfi_offset 7, -8
 1618 0982 84B0     		sub	sp, sp, #16
 1619              	.LCFI57:
 1620              		.cfi_def_cfa_offset 24
 1621 0984 00AF     		add	r7, sp, #0
 1622              	.LCFI58:
 1623              		.cfi_def_cfa_register 7
 1624 0986 0246     		mov	r2, r0
 1625 0988 0B46     		mov	r3, r1
 1626 098a FA71     		strb	r2, [r7, #7]
 1627 098c BB71     		strb	r3, [r7, #6]
 878:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t result = 0;
 1628              		.loc 2 878 0
 1629 098e 4FF00003 		mov	r3, #0
 1630 0992 FB60     		str	r3, [r7, #12]
 879:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 880:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< While the bus is busy */
 881:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_LONG_TIMEOUT;
 1631              		.loc 2 881 0
 1632 0994 40F20003 		movw	r3, #:lower16:CODECTimeout
 1633 0998 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1634 099c 4FF49612 		mov	r2, #1228800
 1635 09a0 1A60     		str	r2, [r3, #0]
 882:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 1636              		.loc 2 882 0
 1637 09a2 16E0     		b	.L50
 1638              	.L52:
 883:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 884:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1639              		.loc 2 884 0
 1640 09a4 40F20003 		movw	r3, #:lower16:CODECTimeout
 1641 09a8 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1642 09ac 1B68     		ldr	r3, [r3, #0]
 1643 09ae 002B     		cmp	r3, #0
 1644 09b0 14BF     		ite	ne
 1645 09b2 0022     		movne	r2, #0
 1646 09b4 0122     		moveq	r2, #1
 1647 09b6 D2B2     		uxtb	r2, r2
 1648 09b8 03F1FF31 		add	r1, r3, #-1
 1649 09bc 40F20003 		movw	r3, #:lower16:CODECTimeout
 1650 09c0 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1651 09c4 1960     		str	r1, [r3, #0]
 1652 09c6 002A     		cmp	r2, #0
 1653 09c8 03D0     		beq	.L50
 1654              		.loc 2 884 0 is_stmt 0 discriminator 1
 1655 09ca FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1656 09ce 0346     		mov	r3, r0
 1657 09d0 E3E0     		b	.L51
 1658              	.L50:
 882:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 1659              		.loc 2 882 0 is_stmt 1 discriminator 1
 1660 09d2 4FF4A840 		mov	r0, #21504
 1661 09d6 C4F20000 		movt	r0, 16384
 1662 09da 4FF40031 		mov	r1, #131072
 1663 09de FFF7FEFF 		bl	I2C_GetFlagStatus
 1664 09e2 0346     		mov	r3, r0
 1665 09e4 002B     		cmp	r3, #0
 1666 09e6 DDD1     		bne	.L52
 885:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 886:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 887:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Start the config sequence */
 888:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_GenerateSTART(CODEC_I2C, ENABLE);
 1667              		.loc 2 888 0
 1668 09e8 4FF4A840 		mov	r0, #21504
 1669 09ec C4F20000 		movt	r0, 16384
 1670 09f0 4FF00101 		mov	r1, #1
 1671 09f4 FFF7FEFF 		bl	I2C_GenerateSTART
 889:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 890:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Test on EV5 and clear it */
 891:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 1672              		.loc 2 891 0
 1673 09f8 40F20003 		movw	r3, #:lower16:CODECTimeout
 1674 09fc C0F20003 		movt	r3, #:upper16:CODECTimeout
 1675 0a00 4FF48052 		mov	r2, #4096
 1676 0a04 1A60     		str	r2, [r3, #0]
 892:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 1677              		.loc 2 892 0
 1678 0a06 16E0     		b	.L53
 1679              	.L54:
 893:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 894:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1680              		.loc 2 894 0
 1681 0a08 40F20003 		movw	r3, #:lower16:CODECTimeout
 1682 0a0c C0F20003 		movt	r3, #:upper16:CODECTimeout
 1683 0a10 1B68     		ldr	r3, [r3, #0]
 1684 0a12 002B     		cmp	r3, #0
 1685 0a14 14BF     		ite	ne
 1686 0a16 0022     		movne	r2, #0
 1687 0a18 0122     		moveq	r2, #1
 1688 0a1a D2B2     		uxtb	r2, r2
 1689 0a1c 03F1FF31 		add	r1, r3, #-1
 1690 0a20 40F20003 		movw	r3, #:lower16:CODECTimeout
 1691 0a24 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1692 0a28 1960     		str	r1, [r3, #0]
 1693 0a2a 002A     		cmp	r2, #0
 1694 0a2c 03D0     		beq	.L53
 1695              		.loc 2 894 0 is_stmt 0 discriminator 1
 1696 0a2e FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1697 0a32 0346     		mov	r3, r0
 1698 0a34 B1E0     		b	.L51
 1699              	.L53:
 892:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 1700              		.loc 2 892 0 is_stmt 1 discriminator 1
 1701 0a36 4FF4A840 		mov	r0, #21504
 1702 0a3a C4F20000 		movt	r0, 16384
 1703 0a3e 4FF00101 		mov	r1, #1
 1704 0a42 C0F20301 		movt	r1, 3
 1705 0a46 FFF7FEFF 		bl	I2C_CheckEvent
 1706 0a4a 0346     		mov	r3, r0
 1707 0a4c 002B     		cmp	r3, #0
 1708 0a4e DBD0     		beq	.L54
 895:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 896:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 897:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Transmit the slave address and enable writing operation */
 898:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 1709              		.loc 2 898 0
 1710 0a50 4FF4A840 		mov	r0, #21504
 1711 0a54 C4F20000 		movt	r0, 16384
 1712 0a58 4FF09401 		mov	r1, #148
 1713 0a5c 4FF00002 		mov	r2, #0
 1714 0a60 FFF7FEFF 		bl	I2C_Send7bitAddress
 899:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 900:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Test on EV6 and clear it */
 901:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 1715              		.loc 2 901 0
 1716 0a64 40F20003 		movw	r3, #:lower16:CODECTimeout
 1717 0a68 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1718 0a6c 4FF48052 		mov	r2, #4096
 1719 0a70 1A60     		str	r2, [r3, #0]
 902:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 1720              		.loc 2 902 0
 1721 0a72 16E0     		b	.L55
 1722              	.L56:
 903:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 904:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1723              		.loc 2 904 0
 1724 0a74 40F20003 		movw	r3, #:lower16:CODECTimeout
 1725 0a78 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1726 0a7c 1B68     		ldr	r3, [r3, #0]
 1727 0a7e 002B     		cmp	r3, #0
 1728 0a80 14BF     		ite	ne
 1729 0a82 0022     		movne	r2, #0
 1730 0a84 0122     		moveq	r2, #1
 1731 0a86 D2B2     		uxtb	r2, r2
 1732 0a88 03F1FF31 		add	r1, r3, #-1
 1733 0a8c 40F20003 		movw	r3, #:lower16:CODECTimeout
 1734 0a90 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1735 0a94 1960     		str	r1, [r3, #0]
 1736 0a96 002A     		cmp	r2, #0
 1737 0a98 03D0     		beq	.L55
 1738              		.loc 2 904 0 is_stmt 0 discriminator 1
 1739 0a9a FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1740 0a9e 0346     		mov	r3, r0
 1741 0aa0 7BE0     		b	.L51
 1742              	.L55:
 902:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 1743              		.loc 2 902 0 is_stmt 1 discriminator 1
 1744 0aa2 4FF4A840 		mov	r0, #21504
 1745 0aa6 C4F20000 		movt	r0, 16384
 1746 0aaa 4FF08201 		mov	r1, #130
 1747 0aae C0F20701 		movt	r1, 7
 1748 0ab2 FFF7FEFF 		bl	I2C_CheckEvent
 1749 0ab6 0346     		mov	r3, r0
 1750 0ab8 002B     		cmp	r3, #0
 1751 0aba DBD0     		beq	.L56
 905:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 906:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 907:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Transmit the first address for write operation */
 908:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_SendData(CODEC_I2C, RegisterAddr);
 1752              		.loc 2 908 0
 1753 0abc FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1754 0abe 4FF4A840 		mov	r0, #21504
 1755 0ac2 C4F20000 		movt	r0, 16384
 1756 0ac6 1946     		mov	r1, r3
 1757 0ac8 FFF7FEFF 		bl	I2C_SendData
 909:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 910:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Test on EV8 and clear it */
 911:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 1758              		.loc 2 911 0
 1759 0acc 40F20003 		movw	r3, #:lower16:CODECTimeout
 1760 0ad0 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1761 0ad4 4FF48052 		mov	r2, #4096
 1762 0ad8 1A60     		str	r2, [r3, #0]
 912:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 1763              		.loc 2 912 0
 1764 0ada 16E0     		b	.L57
 1765              	.L58:
 913:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 914:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1766              		.loc 2 914 0
 1767 0adc 40F20003 		movw	r3, #:lower16:CODECTimeout
 1768 0ae0 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1769 0ae4 1B68     		ldr	r3, [r3, #0]
 1770 0ae6 002B     		cmp	r3, #0
 1771 0ae8 14BF     		ite	ne
 1772 0aea 0022     		movne	r2, #0
 1773 0aec 0122     		moveq	r2, #1
 1774 0aee D2B2     		uxtb	r2, r2
 1775 0af0 03F1FF31 		add	r1, r3, #-1
 1776 0af4 40F20003 		movw	r3, #:lower16:CODECTimeout
 1777 0af8 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1778 0afc 1960     		str	r1, [r3, #0]
 1779 0afe 002A     		cmp	r2, #0
 1780 0b00 03D0     		beq	.L57
 1781              		.loc 2 914 0 is_stmt 0 discriminator 1
 1782 0b02 FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1783 0b06 0346     		mov	r3, r0
 1784 0b08 47E0     		b	.L51
 1785              	.L57:
 912:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 1786              		.loc 2 912 0 is_stmt 1 discriminator 1
 1787 0b0a 4FF4A840 		mov	r0, #21504
 1788 0b0e C4F20000 		movt	r0, 16384
 1789 0b12 4FF08001 		mov	r1, #128
 1790 0b16 C0F20701 		movt	r1, 7
 1791 0b1a FFF7FEFF 		bl	I2C_CheckEvent
 1792 0b1e 0346     		mov	r3, r0
 1793 0b20 002B     		cmp	r3, #0
 1794 0b22 DBD0     		beq	.L58
 915:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 916:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 917:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Prepare the register value to be sent */
 918:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_SendData(CODEC_I2C, RegisterValue);
 1795              		.loc 2 918 0
 1796 0b24 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1797 0b26 4FF4A840 		mov	r0, #21504
 1798 0b2a C4F20000 		movt	r0, 16384
 1799 0b2e 1946     		mov	r1, r3
 1800 0b30 FFF7FEFF 		bl	I2C_SendData
 919:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 920:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< Wait till all data have been physically transferred on the bus */
 921:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_LONG_TIMEOUT;
 1801              		.loc 2 921 0
 1802 0b34 40F20003 		movw	r3, #:lower16:CODECTimeout
 1803 0b38 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1804 0b3c 4FF49612 		mov	r2, #1228800
 1805 0b40 1A60     		str	r2, [r3, #0]
 922:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 1806              		.loc 2 922 0
 1807 0b42 14E0     		b	.L59
 1808              	.L60:
 923:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 924:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) Codec_TIMEOUT_UserCallback();
 1809              		.loc 2 924 0
 1810 0b44 40F20003 		movw	r3, #:lower16:CODECTimeout
 1811 0b48 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1812 0b4c 1B68     		ldr	r3, [r3, #0]
 1813 0b4e 002B     		cmp	r3, #0
 1814 0b50 14BF     		ite	ne
 1815 0b52 0022     		movne	r2, #0
 1816 0b54 0122     		moveq	r2, #1
 1817 0b56 D2B2     		uxtb	r2, r2
 1818 0b58 03F1FF31 		add	r1, r3, #-1
 1819 0b5c 40F20003 		movw	r3, #:lower16:CODECTimeout
 1820 0b60 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1821 0b64 1960     		str	r1, [r3, #0]
 1822 0b66 002A     		cmp	r2, #0
 1823 0b68 01D0     		beq	.L59
 1824              		.loc 2 924 0 is_stmt 0 discriminator 1
 1825 0b6a FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1826              	.L59:
 922:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 1827              		.loc 2 922 0 is_stmt 1 discriminator 1
 1828 0b6e 4FF4A840 		mov	r0, #21504
 1829 0b72 C4F20000 		movt	r0, 16384
 1830 0b76 4FF00401 		mov	r1, #4
 1831 0b7a C1F20001 		movt	r1, 4096
 1832 0b7e FFF7FEFF 		bl	I2C_GetFlagStatus
 1833 0b82 0346     		mov	r3, r0
 1834 0b84 002B     		cmp	r3, #0
 1835 0b86 DDD0     		beq	.L60
 925:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 926:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 927:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* End the configuration sequence */
 928:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_GenerateSTOP(CODEC_I2C, ENABLE);  
 1836              		.loc 2 928 0
 1837 0b88 4FF4A840 		mov	r0, #21504
 1838 0b8c C4F20000 		movt	r0, 16384
 1839 0b90 4FF00101 		mov	r1, #1
 1840 0b94 FFF7FEFF 		bl	I2C_GenerateSTOP
 929:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 930:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef VERIFY_WRITTENDATA
 931:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Verify that the data has been correctly written */  
 932:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   result = (Codec_ReadRegister(RegisterAddr) == RegisterValue)? 0:1;
 933:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* VERIFY_WRITTENDATA */
 934:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 935:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Return the verifying value: 0 (Passed) or 1 (Failed) */
 936:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return result;  
 1841              		.loc 2 936 0
 1842 0b98 FB68     		ldr	r3, [r7, #12]
 1843              	.L51:
 937:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1844              		.loc 2 937 0
 1845 0b9a 1846     		mov	r0, r3
 1846 0b9c 07F11007 		add	r7, r7, #16
 1847 0ba0 BD46     		mov	sp, r7
 1848 0ba2 80BD     		pop	{r7, pc}
 1849              		.cfi_endproc
 1850              	.LFE130:
 1852              		.align	2
 1853              		.thumb
 1854              		.thumb_func
 1856              	Codec_CtrlInterface_Init:
 1857              	.LFB131:
 938:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 939:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 940:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Reads and returns the value of an audio codec register through the
 941:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         control interface (I2C).
 942:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  RegisterAddr: Address of the register to be read.
 943:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval Value of the register to be read or dummy value if the communication
 944:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         fails.
 945:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 946:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //static uint32_t Codec_ReadRegister(uint8_t RegisterAddr)
 947:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //{
 948:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  uint32_t result = 0;
 949:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 950:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /*!< While the bus is busy */
 951:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  CODECTimeout = CODEC_LONG_TIMEOUT;
 952:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 953:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  {
 954:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 955:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  }
 956:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 957:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Start the config sequence */
 958:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 959:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 960:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Test on EV5 and clear it */
 961:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  CODECTimeout = CODEC_FLAG_TIMEOUT;
 962:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 963:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  {
 964:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 965:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  }
 966:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 967:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Transmit the slave address and enable writing operation */
 968:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 969:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 970:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Test on EV6 and clear it */
 971:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  CODECTimeout = CODEC_FLAG_TIMEOUT;
 972:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 973:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  {
 974:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 975:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  }
 976:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 977:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Transmit the register address to be read */
 978:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  I2C_SendData(CODEC_I2C, RegisterAddr);
 979:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 980:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Test on EV8 and clear it */
 981:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  CODECTimeout = CODEC_FLAG_TIMEOUT;
 982:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 983:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  {
 984:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 985:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  }
 986:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 987:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /*!< Send START condition a second time */
 988:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  I2C_GenerateSTART(CODEC_I2C, ENABLE);
 989:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 990:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /*!< Test on EV5 and clear it (cleared by reading SR1 then writing to DR) */
 991:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  CODECTimeout = CODEC_FLAG_TIMEOUT;
 992:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 993:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  {
 994:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 995:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  }
 996:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
 997:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /*!< Send Codec address for read */
 998:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Receiver);
 999:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1000:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Wait on ADDR flag to be set (ADDR is still not cleared at this level */
1001:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  CODECTimeout = CODEC_FLAG_TIMEOUT;
1002:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
1003:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  {
1004:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
1005:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  }
1006:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1007:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /*!< Disable Acknowledgment */
1008:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  I2C_AcknowledgeConfig(CODEC_I2C, DISABLE);
1009:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1010:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Clear ADDR register by reading SR1 then SR2 register (SR1 has already been read) */
1011:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  (void)CODEC_I2C->SR2;
1012:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1013:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /*!< Send STOP Condition */
1014:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  I2C_GenerateSTOP(CODEC_I2C, ENABLE);
1015:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1016:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Wait for the byte to be received */
1017:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  CODECTimeout = CODEC_FLAG_TIMEOUT;
1018:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
1019:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  {
1020:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
1021:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  }
1022:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1023:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /*!< Read the byte received from the Codec */
1024:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  result = I2C_ReceiveData(CODEC_I2C);
1025:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1026:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Wait to make sure that STOP flag has been cleared */
1027:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  CODECTimeout = CODEC_FLAG_TIMEOUT;
1028:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  while(CODEC_I2C->CR1 & I2C_CR1_STOP)
1029:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  {
1030:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //    if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
1031:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  }
1032:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1033:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /*!< Re-Enable Acknowledgment to be ready for another reception */
1034:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  I2C_AcknowledgeConfig(CODEC_I2C, ENABLE);
1035:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1036:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Clear AF flag for next communication */
1037:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  I2C_ClearFlag(CODEC_I2C, I2C_FLAG_AF);
1038:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //
1039:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  /* Return the byte read from Codec */
1040:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //  return result;
1041:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** //}
1042:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1043:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1044:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Initializes the Audio Codec control interface (I2C).
1045:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1046:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1047:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1048:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_CtrlInterface_Init(void)
1049:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1858              		.loc 2 1049 0
 1859              		.cfi_startproc
 1860              		@ args = 0, pretend = 0, frame = 16
 1861              		@ frame_needed = 1, uses_anonymous_args = 0
 1862 0ba4 80B5     		push	{r7, lr}
 1863              	.LCFI59:
 1864              		.cfi_def_cfa_offset 8
 1865              		.cfi_offset 14, -4
 1866              		.cfi_offset 7, -8
 1867 0ba6 84B0     		sub	sp, sp, #16
 1868              	.LCFI60:
 1869              		.cfi_def_cfa_offset 24
 1870 0ba8 00AF     		add	r7, sp, #0
 1871              	.LCFI61:
 1872              		.cfi_def_cfa_register 7
1050:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitTypeDef I2C_InitStructure;
1051:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1052:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable the CODEC_I2C peripheral clock */
1053:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_APB1PeriphClockCmd(CODEC_I2C_CLK, ENABLE);
 1873              		.loc 2 1053 0
 1874 0baa 4FF40010 		mov	r0, #2097152
 1875 0bae 4FF00101 		mov	r1, #1
 1876 0bb2 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1054:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1055:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2C peripheral configuration */
1056:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_DeInit(CODEC_I2C);
 1877              		.loc 2 1056 0
 1878 0bb6 4FF4A840 		mov	r0, #21504
 1879 0bba C4F20000 		movt	r0, 16384
 1880 0bbe FFF7FEFF 		bl	I2C_DeInit
1057:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 1881              		.loc 2 1057 0
 1882 0bc2 4FF00003 		mov	r3, #0
 1883 0bc6 BB80     		strh	r3, [r7, #4]	@ movhi
1058:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 1884              		.loc 2 1058 0
 1885 0bc8 4BF6FF73 		movw	r3, #49151
 1886 0bcc FB80     		strh	r3, [r7, #6]	@ movhi
1059:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_OwnAddress1 = 0x33;
 1887              		.loc 2 1059 0
 1888 0bce 4FF03303 		mov	r3, #51
 1889 0bd2 3B81     		strh	r3, [r7, #8]	@ movhi
1060:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 1890              		.loc 2 1060 0
 1891 0bd4 4FF48063 		mov	r3, #1024
 1892 0bd8 7B81     		strh	r3, [r7, #10]	@ movhi
1061:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 1893              		.loc 2 1061 0
 1894 0bda 4FF48043 		mov	r3, #16384
 1895 0bde BB81     		strh	r3, [r7, #12]	@ movhi
1062:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
 1896              		.loc 2 1062 0
 1897 0be0 48F2A063 		movw	r3, #34464
 1898 0be4 C0F20103 		movt	r3, 1
 1899 0be8 3B60     		str	r3, [r7, #0]
1063:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable the I2C peripheral */
1064:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_Cmd(CODEC_I2C, ENABLE);  
 1900              		.loc 2 1064 0
 1901 0bea 4FF4A840 		mov	r0, #21504
 1902 0bee C4F20000 		movt	r0, 16384
 1903 0bf2 4FF00101 		mov	r1, #1
 1904 0bf6 FFF7FEFF 		bl	I2C_Cmd
1065:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_Init(CODEC_I2C, &I2C_InitStructure);
 1905              		.loc 2 1065 0
 1906 0bfa 3B46     		mov	r3, r7
 1907 0bfc 4FF4A840 		mov	r0, #21504
 1908 0c00 C4F20000 		movt	r0, 16384
 1909 0c04 1946     		mov	r1, r3
 1910 0c06 FFF7FEFF 		bl	I2C_Init
1066:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1911              		.loc 2 1066 0
 1912 0c0a 07F11007 		add	r7, r7, #16
 1913 0c0e BD46     		mov	sp, r7
 1914 0c10 80BD     		pop	{r7, pc}
 1915              		.cfi_endproc
 1916              	.LFE131:
 1918 0c12 00BF     		.align	2
 1919              		.thumb
 1920              		.thumb_func
 1922              	Codec_CtrlInterface_DeInit:
 1923              	.LFB132:
1067:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1068:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1069:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restore the Audio Codec control interface to its default state.
1070:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         This function doesn't de-initialize the I2C because the I2C peripheral
1071:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         may be used by other modules.
1072:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1073:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1074:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1075:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_CtrlInterface_DeInit(void)
1076:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1924              		.loc 2 1076 0
 1925              		.cfi_startproc
 1926              		@ args = 0, pretend = 0, frame = 0
 1927              		@ frame_needed = 1, uses_anonymous_args = 0
 1928              		@ link register save eliminated.
 1929 0c14 80B4     		push	{r7}
 1930              	.LCFI62:
 1931              		.cfi_def_cfa_offset 4
 1932              		.cfi_offset 7, -4
 1933 0c16 00AF     		add	r7, sp, #0
 1934              	.LCFI63:
 1935              		.cfi_def_cfa_register 7
1077:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the I2C peripheral */ /* This step is not done here because 
1078:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      the I2C interface can be used by other modules */
1079:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* I2C_DeInit(CODEC_I2C); */
1080:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1936              		.loc 2 1080 0
 1937 0c18 BD46     		mov	sp, r7
 1938 0c1a 80BC     		pop	{r7}
 1939 0c1c 7047     		bx	lr
 1940              		.cfi_endproc
 1941              	.LFE132:
 1943 0c1e 00BF     		.align	2
 1944              		.thumb
 1945              		.thumb_func
 1947              	Codec_AudioInterface_Init:
 1948              	.LFB133:
1081:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1082:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1083:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Initializes the Audio Codec audio interface (I2S)
1084:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @note   This function assumes that the I2S input clock (through PLL_R in 
1085:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         Devices RevA/Z and through dedicated PLLI2S_R in Devices RevB/Y)
1086:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         is already configured and ready to be used.    
1087:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
1088:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1089:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1090:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_AudioInterface_Init(uint32_t AudioFreq)
1091:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1949              		.loc 2 1091 0
 1950              		.cfi_startproc
 1951              		@ args = 0, pretend = 0, frame = 40
 1952              		@ frame_needed = 1, uses_anonymous_args = 0
 1953 0c20 80B5     		push	{r7, lr}
 1954              	.LCFI64:
 1955              		.cfi_def_cfa_offset 8
 1956              		.cfi_offset 14, -4
 1957              		.cfi_offset 7, -8
 1958 0c22 8AB0     		sub	sp, sp, #40
 1959              	.LCFI65:
 1960              		.cfi_def_cfa_offset 48
 1961 0c24 00AF     		add	r7, sp, #0
 1962              	.LCFI66:
 1963              		.cfi_def_cfa_register 7
 1964 0c26 7860     		str	r0, [r7, #4]
1092:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitTypeDef I2S_InitStructure;
1093:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitTypeDef  DAC_InitStructure;
1094:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1095:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable the CODEC_I2S peripheral clock */
1096:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, ENABLE);
 1965              		.loc 2 1096 0
 1966 0c28 4FF40040 		mov	r0, #32768
 1967 0c2c 4FF00101 		mov	r1, #1
 1968 0c30 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1097:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1098:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2S peripheral configuration */
1099:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   SPI_I2S_DeInit(CODEC_I2S);
 1969              		.loc 2 1099 0
 1970 0c34 4FF47050 		mov	r0, #15360
 1971 0c38 C4F20000 		movt	r0, 16384
 1972 0c3c FFF7FEFF 		bl	SPI_I2S_DeInit
1100:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_AudioFreq = AudioFreq;
 1973              		.loc 2 1100 0
 1974 0c40 7B68     		ldr	r3, [r7, #4]
 1975 0c42 3B62     		str	r3, [r7, #32]
1101:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_Standard = I2S_STANDARD;
 1976              		.loc 2 1101 0
 1977 0c44 4FF00003 		mov	r3, #0
 1978 0c48 7B83     		strh	r3, [r7, #26]	@ movhi
1102:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_DataFormat = I2S_DataFormat_16b;
 1979              		.loc 2 1102 0
 1980 0c4a 4FF00003 		mov	r3, #0
 1981 0c4e BB83     		strh	r3, [r7, #28]	@ movhi
1103:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_CPOL = I2S_CPOL_Low;
 1982              		.loc 2 1103 0
 1983 0c50 4FF00003 		mov	r3, #0
 1984 0c54 BB84     		strh	r3, [r7, #36]	@ movhi
1104:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef DAC_USE_I2S_DMA
1105:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
1106:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {  
1107:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     I2S_InitStructure.I2S_Mode = I2S_Mode_MasterRx;
1108:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1109:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1110:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1111:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1112:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    I2S_InitStructure.I2S_Mode = I2S_Mode_MasterTx;
 1985              		.loc 2 1112 0
 1986 0c56 4FF40073 		mov	r3, #512
 1987 0c5a 3B83     		strh	r3, [r7, #24]	@ movhi
1113:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif
1114:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef DAC_USE_I2S_DMA
1115:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1116:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* DAC_USE_I2S_DMA */
1117:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef CODEC_MCLK_ENABLED
1118:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Enable;
 1988              		.loc 2 1118 0
 1989 0c5c 4FF40073 		mov	r3, #512
 1990 0c60 FB83     		strh	r3, [r7, #30]	@ movhi
1119:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(CODEC_MCLK_DISABLED)
1120:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Disable;
1121:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1122:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #error "No selection for the MCLK output has been defined !"
1123:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* CODEC_MCLK_ENABLED */
1124:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1125:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Initialize the I2S peripheral with the structure above */
1126:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_Init(CODEC_I2S, &I2S_InitStructure);
 1991              		.loc 2 1126 0
 1992 0c62 07F11803 		add	r3, r7, #24
 1993 0c66 4FF47050 		mov	r0, #15360
 1994 0c6a C4F20000 		movt	r0, 16384
 1995 0c6e 1946     		mov	r1, r3
 1996 0c70 FFF7FEFF 		bl	I2S_Init
1127:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1128:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1129:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Configure the DAC interface */
1130:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 1997              		.loc 2 1130 0
 1998 0c74 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 1999 0c78 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 2000 0c7c 1B68     		ldr	r3, [r3, #0]
 2001 0c7e 022B     		cmp	r3, #2
 2002 0c80 1BD1     		bne	.L63
1131:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {    
1132:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DAC Periph clock enable */
1133:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 2003              		.loc 2 1133 0
 2004 0c82 4FF00050 		mov	r0, #536870912
 2005 0c86 4FF00101 		mov	r1, #1
 2006 0c8a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1134:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1135:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DAC channel1 Configuration */
1136:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 2007              		.loc 2 1136 0
 2008 0c8e 4FF00003 		mov	r3, #0
 2009 0c92 BB60     		str	r3, [r7, #8]
1137:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
 2010              		.loc 2 1137 0
 2011 0c94 4FF00003 		mov	r3, #0
 2012 0c98 FB60     		str	r3, [r7, #12]
1138:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 2013              		.loc 2 1138 0
 2014 0c9a 4FF00003 		mov	r3, #0
 2015 0c9e 7B61     		str	r3, [r7, #20]
1139:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 2016              		.loc 2 1139 0
 2017 0ca0 07F10803 		add	r3, r7, #8
 2018 0ca4 4FF00000 		mov	r0, #0
 2019 0ca8 1946     		mov	r1, r3
 2020 0caa FFF7FEFF 		bl	DAC_Init
1140:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1141:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable DAC Channel1 */
1142:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);  
 2021              		.loc 2 1142 0
 2022 0cae 4FF00000 		mov	r0, #0
 2023 0cb2 4FF00101 		mov	r1, #1
 2024 0cb6 FFF7FEFF 		bl	DAC_Cmd
 2025              	.L63:
1143:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1144:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1145:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* The I2S peripheral will be enabled only in the EVAL_AUDIO_Play() function 
1146:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        or by user functions if DMA mode not enabled */  
1147:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2026              		.loc 2 1147 0
 2027 0cba 07F12807 		add	r7, r7, #40
 2028 0cbe BD46     		mov	sp, r7
 2029 0cc0 80BD     		pop	{r7, pc}
 2030              		.cfi_endproc
 2031              	.LFE133:
 2033 0cc2 00BF     		.align	2
 2034              		.thumb
 2035              		.thumb_func
 2037              	Codec_AudioInterface_DeInit:
 2038              	.LFB134:
1148:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1149:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1150:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restores the Audio Codec audio interface to its default state.
1151:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1152:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1153:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1154:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_AudioInterface_DeInit(void)
1155:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2039              		.loc 2 1155 0
 2040              		.cfi_startproc
 2041              		@ args = 0, pretend = 0, frame = 0
 2042              		@ frame_needed = 1, uses_anonymous_args = 0
 2043 0cc4 80B5     		push	{r7, lr}
 2044              	.LCFI67:
 2045              		.cfi_def_cfa_offset 8
 2046              		.cfi_offset 14, -4
 2047              		.cfi_offset 7, -8
 2048 0cc6 00AF     		add	r7, sp, #0
 2049              	.LCFI68:
 2050              		.cfi_def_cfa_register 7
1156:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the CODEC_I2S peripheral (in case it hasn't already been disabled) */
1157:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_Cmd(CODEC_I2S, DISABLE);
 2051              		.loc 2 1157 0
 2052 0cc8 4FF47050 		mov	r0, #15360
 2053 0ccc C4F20000 		movt	r0, 16384
 2054 0cd0 4FF00001 		mov	r1, #0
 2055 0cd4 FFF7FEFF 		bl	I2S_Cmd
1158:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1159:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize the CODEC_I2S peripheral */
1160:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   SPI_I2S_DeInit(CODEC_I2S);
 2056              		.loc 2 1160 0
 2057 0cd8 4FF47050 		mov	r0, #15360
 2058 0cdc C4F20000 		movt	r0, 16384
 2059 0ce0 FFF7FEFF 		bl	SPI_I2S_DeInit
1161:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1162:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the CODEC_I2S peripheral clock */
1163:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, DISABLE); 
 2060              		.loc 2 1163 0
 2061 0ce4 4FF40040 		mov	r0, #32768
 2062 0ce8 4FF00001 		mov	r1, #0
 2063 0cec FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1164:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2064              		.loc 2 1164 0
 2065 0cf0 80BD     		pop	{r7, pc}
 2066              		.cfi_endproc
 2067              	.LFE134:
 2069 0cf2 00BF     		.align	2
 2070              		.thumb
 2071              		.thumb_func
 2073              	Codec_GPIO_Init:
 2074              	.LFB135:
1165:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1166:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1167:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief Initializes IOs used by the Audio Codec (on the control and audio 
1168:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *        interfaces).
1169:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1170:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1171:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1172:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_GPIO_Init(void)
1173:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2075              		.loc 2 1173 0
 2076              		.cfi_startproc
 2077              		@ args = 0, pretend = 0, frame = 8
 2078              		@ frame_needed = 1, uses_anonymous_args = 0
 2079 0cf4 80B5     		push	{r7, lr}
 2080              	.LCFI69:
 2081              		.cfi_def_cfa_offset 8
 2082              		.cfi_offset 14, -4
 2083              		.cfi_offset 7, -8
 2084 0cf6 82B0     		sub	sp, sp, #8
 2085              	.LCFI70:
 2086              		.cfi_def_cfa_offset 16
 2087 0cf8 00AF     		add	r7, sp, #0
 2088              	.LCFI71:
 2089              		.cfi_def_cfa_register 7
1174:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitTypeDef GPIO_InitStructure;
1175:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1176:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable Reset GPIO Clock */
1177:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_AHB1PeriphClockCmd(AUDIO_RESET_GPIO_CLK,ENABLE);
 2090              		.loc 2 1177 0
 2091 0cfa 4FF00800 		mov	r0, #8
 2092 0cfe 4FF00101 		mov	r1, #1
 2093 0d02 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1178:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1179:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Audio reset pin configuration -------------------------------------------------*/
1180:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = AUDIO_RESET_PIN; 
 2094              		.loc 2 1180 0
 2095 0d06 4FF01003 		mov	r3, #16
 2096 0d0a 3B60     		str	r3, [r7, #0]
1181:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 2097              		.loc 2 1181 0
 2098 0d0c 4FF00103 		mov	r3, #1
 2099 0d10 3B71     		strb	r3, [r7, #4]
1182:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2100              		.loc 2 1182 0
 2101 0d12 4FF00203 		mov	r3, #2
 2102 0d16 7B71     		strb	r3, [r7, #5]
1183:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 2103              		.loc 2 1183 0
 2104 0d18 4FF00003 		mov	r3, #0
 2105 0d1c BB71     		strb	r3, [r7, #6]
1184:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 2106              		.loc 2 1184 0
 2107 0d1e 4FF00003 		mov	r3, #0
 2108 0d22 FB71     		strb	r3, [r7, #7]
1185:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStructure);    
 2109              		.loc 2 1185 0
 2110 0d24 3B46     		mov	r3, r7
 2111 0d26 4FF44060 		mov	r0, #3072
 2112 0d2a C4F20200 		movt	r0, 16386
 2113 0d2e 1946     		mov	r1, r3
 2114 0d30 FFF7FEFF 		bl	GPIO_Init
1186:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1187:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable I2S and I2C GPIO clocks */
1188:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_AHB1PeriphClockCmd(CODEC_I2C_GPIO_CLOCK | CODEC_I2S_GPIO_CLOCK, ENABLE);
 2115              		.loc 2 1188 0
 2116 0d34 4FF00700 		mov	r0, #7
 2117 0d38 4FF00101 		mov	r1, #1
 2118 0d3c FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1189:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1190:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2C SCL and SDA pins configuration -------------------------------------*/
1191:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2C_SCL_PIN | CODEC_I2C_SDA_PIN; 
 2119              		.loc 2 1191 0
 2120 0d40 4FF41073 		mov	r3, #576
 2121 0d44 3B60     		str	r3, [r7, #0]
1192:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 2122              		.loc 2 1192 0
 2123 0d46 4FF00203 		mov	r3, #2
 2124 0d4a 3B71     		strb	r3, [r7, #4]
1193:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2125              		.loc 2 1193 0
 2126 0d4c 4FF00203 		mov	r3, #2
 2127 0d50 7B71     		strb	r3, [r7, #5]
1194:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 2128              		.loc 2 1194 0
 2129 0d52 4FF00103 		mov	r3, #1
 2130 0d56 BB71     		strb	r3, [r7, #6]
1195:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 2131              		.loc 2 1195 0
 2132 0d58 4FF00003 		mov	r3, #0
 2133 0d5c FB71     		strb	r3, [r7, #7]
1196:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2C_GPIO, &GPIO_InitStructure);     
 2134              		.loc 2 1196 0
 2135 0d5e 3B46     		mov	r3, r7
 2136 0d60 4FF48060 		mov	r0, #1024
 2137 0d64 C4F20200 		movt	r0, 16386
 2138 0d68 1946     		mov	r1, r3
 2139 0d6a FFF7FEFF 		bl	GPIO_Init
1197:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Connect pins to I2C peripheral */
1198:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SCL_PINSRC, CODEC_I2C_GPIO_AF);  
 2140              		.loc 2 1198 0
 2141 0d6e 4FF48060 		mov	r0, #1024
 2142 0d72 C4F20200 		movt	r0, 16386
 2143 0d76 4FF00601 		mov	r1, #6
 2144 0d7a 4FF00402 		mov	r2, #4
 2145 0d7e FFF7FEFF 		bl	GPIO_PinAFConfig
1199:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SDA_PINSRC, CODEC_I2C_GPIO_AF);  
 2146              		.loc 2 1199 0
 2147 0d82 4FF48060 		mov	r0, #1024
 2148 0d86 C4F20200 		movt	r0, 16386
 2149 0d8a 4FF00901 		mov	r1, #9
 2150 0d8e 4FF00402 		mov	r2, #4
 2151 0d92 FFF7FEFF 		bl	GPIO_PinAFConfig
1200:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1201:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2S pins configuration: WS, SCK and SD pins -----------------------------*/
1202:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2S_SCK_PIN | CODEC_I2S_SD_PIN; 
 2152              		.loc 2 1202 0
 2153 0d96 4FF4A053 		mov	r3, #5120
 2154 0d9a 3B60     		str	r3, [r7, #0]
1203:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 2155              		.loc 2 1203 0
 2156 0d9c 4FF00203 		mov	r3, #2
 2157 0da0 3B71     		strb	r3, [r7, #4]
1204:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2158              		.loc 2 1204 0
 2159 0da2 4FF00203 		mov	r3, #2
 2160 0da6 7B71     		strb	r3, [r7, #5]
1205:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 2161              		.loc 2 1205 0
 2162 0da8 4FF00003 		mov	r3, #0
 2163 0dac BB71     		strb	r3, [r7, #6]
1206:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 2164              		.loc 2 1206 0
 2165 0dae 4FF00003 		mov	r3, #0
 2166 0db2 FB71     		strb	r3, [r7, #7]
1207:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);
 2167              		.loc 2 1207 0
 2168 0db4 3B46     		mov	r3, r7
 2169 0db6 4FF40060 		mov	r0, #2048
 2170 0dba C4F20200 		movt	r0, 16386
 2171 0dbe 1946     		mov	r1, r3
 2172 0dc0 FFF7FEFF 		bl	GPIO_Init
1208:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1209:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Connect pins to I2S peripheral  */
1210:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_WS_GPIO, CODEC_I2S_WS_PINSRC, CODEC_I2S_GPIO_AF);  
 2173              		.loc 2 1210 0
 2174 0dc4 4FF00000 		mov	r0, #0
 2175 0dc8 C4F20200 		movt	r0, 16386
 2176 0dcc 4FF00401 		mov	r1, #4
 2177 0dd0 4FF00602 		mov	r2, #6
 2178 0dd4 FFF7FEFF 		bl	GPIO_PinAFConfig
1211:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SCK_PINSRC, CODEC_I2S_GPIO_AF);
 2179              		.loc 2 1211 0
 2180 0dd8 4FF40060 		mov	r0, #2048
 2181 0ddc C4F20200 		movt	r0, 16386
 2182 0de0 4FF00A01 		mov	r1, #10
 2183 0de4 4FF00602 		mov	r2, #6
 2184 0de8 FFF7FEFF 		bl	GPIO_PinAFConfig
1212:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1213:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface != AUDIO_INTERFACE_DAC) 
 2185              		.loc 2 1213 0
 2186 0dec 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 2187 0df0 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 2188 0df4 1B68     		ldr	r3, [r3, #0]
 2189 0df6 022B     		cmp	r3, #2
 2190 0df8 15D0     		beq	.L67
1214:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1215:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_InitStructure.GPIO_Pin = CODEC_I2S_WS_PIN ;
 2191              		.loc 2 1215 0
 2192 0dfa 4FF01003 		mov	r3, #16
 2193 0dfe 3B60     		str	r3, [r7, #0]
1216:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
 2194              		.loc 2 1216 0
 2195 0e00 3B46     		mov	r3, r7
 2196 0e02 4FF00000 		mov	r0, #0
 2197 0e06 C4F20200 		movt	r0, 16386
 2198 0e0a 1946     		mov	r1, r3
 2199 0e0c FFF7FEFF 		bl	GPIO_Init
1217:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SD_PINSRC, CODEC_I2S_GPIO_AF);
 2200              		.loc 2 1217 0
 2201 0e10 4FF40060 		mov	r0, #2048
 2202 0e14 C4F20200 		movt	r0, 16386
 2203 0e18 4FF00C01 		mov	r1, #12
 2204 0e1c 4FF00602 		mov	r2, #6
 2205 0e20 FFF7FEFF 		bl	GPIO_PinAFConfig
 2206 0e24 16E0     		b	.L68
 2207              	.L67:
1218:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1219:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1220:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1221:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* GPIOA clock enable (to be used with DAC) */
1222:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 2208              		.loc 2 1222 0
 2209 0e26 4FF00100 		mov	r0, #1
 2210 0e2a 4FF00101 		mov	r1, #1
 2211 0e2e FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1223:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    
1224:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DAC channel 1 & 2 (DAC_OUT1 = PA.4) configuration */
1225:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 2212              		.loc 2 1225 0
 2213 0e32 4FF01003 		mov	r3, #16
 2214 0e36 3B60     		str	r3, [r7, #0]
1226:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 2215              		.loc 2 1226 0
 2216 0e38 4FF00303 		mov	r3, #3
 2217 0e3c 3B71     		strb	r3, [r7, #4]
1227:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 2218              		.loc 2 1227 0
 2219 0e3e 4FF00003 		mov	r3, #0
 2220 0e42 FB71     		strb	r3, [r7, #7]
1228:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_Init(GPIOA, &GPIO_InitStructure);
 2221              		.loc 2 1228 0
 2222 0e44 3B46     		mov	r3, r7
 2223 0e46 4FF00000 		mov	r0, #0
 2224 0e4a C4F20200 		movt	r0, 16386
 2225 0e4e 1946     		mov	r1, r3
 2226 0e50 FFF7FEFF 		bl	GPIO_Init
 2227              	.L68:
1229:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1230:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1231:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef CODEC_MCLK_ENABLED
1232:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2S pins configuration: MCK pin */
1233:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2S_MCK_PIN; 
 2228              		.loc 2 1233 0
 2229 0e54 4FF08003 		mov	r3, #128
 2230 0e58 3B60     		str	r3, [r7, #0]
1234:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 2231              		.loc 2 1234 0
 2232 0e5a 4FF00203 		mov	r3, #2
 2233 0e5e 3B71     		strb	r3, [r7, #4]
1235:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2234              		.loc 2 1235 0
 2235 0e60 4FF00203 		mov	r3, #2
 2236 0e64 7B71     		strb	r3, [r7, #5]
1236:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 2237              		.loc 2 1236 0
 2238 0e66 4FF00003 		mov	r3, #0
 2239 0e6a BB71     		strb	r3, [r7, #6]
1237:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 2240              		.loc 2 1237 0
 2241 0e6c 4FF00003 		mov	r3, #0
 2242 0e70 FB71     		strb	r3, [r7, #7]
1238:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_MCK_GPIO, &GPIO_InitStructure);   
 2243              		.loc 2 1238 0
 2244 0e72 3B46     		mov	r3, r7
 2245 0e74 4FF40060 		mov	r0, #2048
 2246 0e78 C4F20200 		movt	r0, 16386
 2247 0e7c 1946     		mov	r1, r3
 2248 0e7e FFF7FEFF 		bl	GPIO_Init
1239:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Connect pins to I2S peripheral  */
1240:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_MCK_GPIO, CODEC_I2S_MCK_PINSRC, CODEC_I2S_GPIO_AF); 
 2249              		.loc 2 1240 0
 2250 0e82 4FF40060 		mov	r0, #2048
 2251 0e86 C4F20200 		movt	r0, 16386
 2252 0e8a 4FF00701 		mov	r1, #7
 2253 0e8e 4FF00602 		mov	r2, #6
 2254 0e92 FFF7FEFF 		bl	GPIO_PinAFConfig
1241:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* CODEC_MCLK_ENABLED */ 
1242:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2255              		.loc 2 1242 0
 2256 0e96 07F10807 		add	r7, r7, #8
 2257 0e9a BD46     		mov	sp, r7
 2258 0e9c 80BD     		pop	{r7, pc}
 2259              		.cfi_endproc
 2260              	.LFE135:
 2262 0e9e 00BF     		.align	2
 2263              		.thumb
 2264              		.thumb_func
 2266              	Codec_GPIO_DeInit:
 2267              	.LFB136:
1243:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1244:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1245:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restores the IOs used by the Audio Codec interface to their default state.
1246:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1247:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1248:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1249:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_GPIO_DeInit(void)
1250:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2268              		.loc 2 1250 0
 2269              		.cfi_startproc
 2270              		@ args = 0, pretend = 0, frame = 8
 2271              		@ frame_needed = 1, uses_anonymous_args = 0
 2272 0ea0 80B5     		push	{r7, lr}
 2273              	.LCFI72:
 2274              		.cfi_def_cfa_offset 8
 2275              		.cfi_offset 14, -4
 2276              		.cfi_offset 7, -8
 2277 0ea2 82B0     		sub	sp, sp, #8
 2278              	.LCFI73:
 2279              		.cfi_def_cfa_offset 16
 2280 0ea4 00AF     		add	r7, sp, #0
 2281              	.LCFI74:
 2282              		.cfi_def_cfa_register 7
1251:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitTypeDef GPIO_InitStructure;
1252:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1253:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize all the GPIOs used by the driver */
1254:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin =  CODEC_I2S_SCK_PIN | CODEC_I2S_SD_PIN;
 2283              		.loc 2 1254 0
 2284 0ea6 4FF4A053 		mov	r3, #5120
 2285 0eaa 3B60     		str	r3, [r7, #0]
1255:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 2286              		.loc 2 1255 0
 2287 0eac 4FF00003 		mov	r3, #0
 2288 0eb0 3B71     		strb	r3, [r7, #4]
1256:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 2289              		.loc 2 1256 0
 2290 0eb2 4FF00003 		mov	r3, #0
 2291 0eb6 7B71     		strb	r3, [r7, #5]
1257:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 2292              		.loc 2 1257 0
 2293 0eb8 4FF00003 		mov	r3, #0
 2294 0ebc BB71     		strb	r3, [r7, #6]
1258:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 2295              		.loc 2 1258 0
 2296 0ebe 4FF00003 		mov	r3, #0
 2297 0ec2 FB71     		strb	r3, [r7, #7]
1259:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);  
 2298              		.loc 2 1259 0
 2299 0ec4 3B46     		mov	r3, r7
 2300 0ec6 4FF40060 		mov	r0, #2048
 2301 0eca C4F20200 		movt	r0, 16386
 2302 0ece 1946     		mov	r1, r3
 2303 0ed0 FFF7FEFF 		bl	GPIO_Init
1260:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1261:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2S_WS_PIN ;
 2304              		.loc 2 1261 0
 2305 0ed4 4FF01003 		mov	r3, #16
 2306 0ed8 3B60     		str	r3, [r7, #0]
1262:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
 2307              		.loc 2 1262 0
 2308 0eda 3B46     		mov	r3, r7
 2309 0edc 4FF00000 		mov	r0, #0
 2310 0ee0 C4F20200 		movt	r0, 16386
 2311 0ee4 1946     		mov	r1, r3
 2312 0ee6 FFF7FEFF 		bl	GPIO_Init
1263:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      
1264:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disconnect pins from I2S peripheral  */
1265:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_WS_GPIO, CODEC_I2S_WS_PINSRC, 0x00);  
 2313              		.loc 2 1265 0
 2314 0eea 4FF00000 		mov	r0, #0
 2315 0eee C4F20200 		movt	r0, 16386
 2316 0ef2 4FF00401 		mov	r1, #4
 2317 0ef6 4FF00002 		mov	r2, #0
 2318 0efa FFF7FEFF 		bl	GPIO_PinAFConfig
1266:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SCK_PINSRC, 0x00);
 2319              		.loc 2 1266 0
 2320 0efe 4FF40060 		mov	r0, #2048
 2321 0f02 C4F20200 		movt	r0, 16386
 2322 0f06 4FF00A01 		mov	r1, #10
 2323 0f0a 4FF00002 		mov	r2, #0
 2324 0f0e FFF7FEFF 		bl	GPIO_PinAFConfig
1267:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SD_PINSRC, 0x00);  
 2325              		.loc 2 1267 0
 2326 0f12 4FF40060 		mov	r0, #2048
 2327 0f16 C4F20200 		movt	r0, 16386
 2328 0f1a 4FF00C01 		mov	r1, #12
 2329 0f1e 4FF00002 		mov	r2, #0
 2330 0f22 FFF7FEFF 		bl	GPIO_PinAFConfig
1268:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1269:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef CODEC_MCLK_ENABLED
1270:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2S pins deinitialization: MCK pin */
1271:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2S_MCK_PIN; 
 2331              		.loc 2 1271 0
 2332 0f26 4FF08003 		mov	r3, #128
 2333 0f2a 3B60     		str	r3, [r7, #0]
1272:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_MCK_GPIO, &GPIO_InitStructure);   
 2334              		.loc 2 1272 0
 2335 0f2c 3B46     		mov	r3, r7
 2336 0f2e 4FF40060 		mov	r0, #2048
 2337 0f32 C4F20200 		movt	r0, 16386
 2338 0f36 1946     		mov	r1, r3
 2339 0f38 FFF7FEFF 		bl	GPIO_Init
1273:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disconnect pins from I2S peripheral  */
1274:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_MCK_GPIO, CODEC_I2S_MCK_PINSRC, CODEC_I2S_GPIO_AF); 
 2340              		.loc 2 1274 0
 2341 0f3c 4FF40060 		mov	r0, #2048
 2342 0f40 C4F20200 		movt	r0, 16386
 2343 0f44 4FF00701 		mov	r1, #7
 2344 0f48 4FF00602 		mov	r2, #6
 2345 0f4c FFF7FEFF 		bl	GPIO_PinAFConfig
1275:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* CODEC_MCLK_ENABLED */    
1276:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2346              		.loc 2 1276 0
 2347 0f50 07F10807 		add	r7, r7, #8
 2348 0f54 BD46     		mov	sp, r7
 2349 0f56 80BD     		pop	{r7, pc}
 2350              		.cfi_endproc
 2351              	.LFE136:
 2353              		.align	2
 2354              		.thumb
 2355              		.thumb_func
 2357              	Delay:
 2358              	.LFB137:
1277:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1278:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1279:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Inserts a delay time (not accurate timing).
1280:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  nCount: specifies the delay time length.
1281:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1282:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1283:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Delay( __IO uint32_t nCount)
1284:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2359              		.loc 2 1284 0
 2360              		.cfi_startproc
 2361              		@ args = 0, pretend = 0, frame = 8
 2362              		@ frame_needed = 1, uses_anonymous_args = 0
 2363              		@ link register save eliminated.
 2364 0f58 80B4     		push	{r7}
 2365              	.LCFI75:
 2366              		.cfi_def_cfa_offset 4
 2367              		.cfi_offset 7, -4
 2368 0f5a 83B0     		sub	sp, sp, #12
 2369              	.LCFI76:
 2370              		.cfi_def_cfa_offset 16
 2371 0f5c 00AF     		add	r7, sp, #0
 2372              	.LCFI77:
 2373              		.cfi_def_cfa_register 7
 2374 0f5e 7860     		str	r0, [r7, #4]
1285:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   for (; nCount != 0; nCount--);
 2375              		.loc 2 1285 0
 2376 0f60 03E0     		b	.L71
 2377              	.L72:
 2378              		.loc 2 1285 0 is_stmt 0 discriminator 2
 2379 0f62 7B68     		ldr	r3, [r7, #4]
 2380 0f64 03F1FF33 		add	r3, r3, #-1
 2381 0f68 7B60     		str	r3, [r7, #4]
 2382              	.L71:
 2383              		.loc 2 1285 0 discriminator 1
 2384 0f6a 7B68     		ldr	r3, [r7, #4]
 2385 0f6c 002B     		cmp	r3, #0
 2386 0f6e F8D1     		bne	.L72
1286:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2387              		.loc 2 1286 0 is_stmt 1
 2388 0f70 07F10C07 		add	r7, r7, #12
 2389 0f74 BD46     		mov	sp, r7
 2390 0f76 80BC     		pop	{r7}
 2391 0f78 7047     		bx	lr
 2392              		.cfi_endproc
 2393              	.LFE137:
 2395 0f7a 00BF     		.align	2
 2396              		.global	Codec_TIMEOUT_UserCallback
 2397              		.thumb
 2398              		.thumb_func
 2400              	Codec_TIMEOUT_UserCallback:
 2401              	.LFB138:
1287:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1288:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef USE_DEFAULT_TIMEOUT_CALLBACK
1289:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1290:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Basic management of the timeout situation.
1291:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1292:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1293:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1294:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t Codec_TIMEOUT_UserCallback(void)
1295:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2402              		.loc 2 1295 0
 2403              		.cfi_startproc
 2404              		@ args = 0, pretend = 0, frame = 0
 2405              		@ frame_needed = 1, uses_anonymous_args = 0
 2406              		@ link register save eliminated.
 2407 0f7c 80B4     		push	{r7}
 2408              	.LCFI78:
 2409              		.cfi_def_cfa_offset 4
 2410              		.cfi_offset 7, -4
 2411 0f7e 00AF     		add	r7, sp, #0
 2412              	.LCFI79:
 2413              		.cfi_def_cfa_register 7
 2414              	.L74:
1296:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Block communication and all processes */
1297:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (1)
1298:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {   
1299:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 2415              		.loc 2 1299 0 discriminator 1
 2416 0f80 FEE7     		b	.L74
 2417              		.cfi_endproc
 2418              	.LFE138:
 2420 0f82 00BF     		.align	2
 2421              		.thumb
 2422              		.thumb_func
 2424              	Audio_MAL_Init:
 2425              	.LFB139:
1300:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return 0;
1301:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
1302:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* USE_DEFAULT_TIMEOUT_CALLBACK */
1303:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*========================
1304:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1305:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                 Audio MAL Interface Control Functions
1306:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1307:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                 ==============================*/
1308:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1309:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1310:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Initializes and prepares the Media to perform audio data transfer 
1311:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         from Media to the I2S peripheral.
1312:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1313:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1314:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1315:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_Init(void)  
1316:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 2426              		.loc 2 1316 0
 2427              		.cfi_startproc
 2428              		@ args = 0, pretend = 0, frame = 8
 2429              		@ frame_needed = 1, uses_anonymous_args = 0
 2430 0f84 80B5     		push	{r7, lr}
 2431              	.LCFI80:
 2432              		.cfi_def_cfa_offset 8
 2433              		.cfi_offset 14, -4
 2434              		.cfi_offset 7, -8
 2435 0f86 82B0     		sub	sp, sp, #8
 2436              	.LCFI81:
 2437              		.cfi_def_cfa_offset 16
 2438 0f88 00AF     		add	r7, sp, #0
 2439              	.LCFI82:
 2440              		.cfi_def_cfa_register 7
1317:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1318:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef I2S_INTERRUPT  
1319:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitTypeDef   NVIC_InitStructure;
1320:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1321:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannel = SPI3_IRQn;
1322:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
1323:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelSubPriority =0;
1324:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
1325:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_Init(&NVIC_InitStructure);
1326:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1327:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   SPI_I2S_ITConfig(SPI3, SPI_I2S_IT_TXE, ENABLE);
1328:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1329:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_Cmd(SPI3, ENABLE); 
1330:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else  
1331:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_
1332:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitTypeDef NVIC_InitStructure;
1333:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif
1334:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1335:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 2441              		.loc 2 1335 0
 2442 0f8a 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 2443 0f8e C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 2444 0f92 1B68     		ldr	r3, [r3, #0]
 2445 0f94 012B     		cmp	r3, #1
 2446 0f96 40F0BC80 		bne	.L76
1336:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1337:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the DMA clock */
1338:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     RCC_AHB1PeriphClockCmd(AUDIO_MAL_DMA_CLOCK, ENABLE); 
 2447              		.loc 2 1338 0
 2448 0f9a 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CLOCK
 2449 0f9e C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CLOCK
 2450 0fa2 1B68     		ldr	r3, [r3, #0]
 2451 0fa4 1846     		mov	r0, r3
 2452 0fa6 4FF00101 		mov	r1, #1
 2453 0faa FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1339:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1340:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the DMA Stream */
1341:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 2454              		.loc 2 1341 0
 2455 0fae 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2456 0fb2 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2457 0fb6 1B68     		ldr	r3, [r3, #0]
 2458 0fb8 1846     		mov	r0, r3
 2459 0fba 4FF00001 		mov	r1, #0
 2460 0fbe FFF7FEFF 		bl	DMA_Cmd
1342:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_DeInit(AUDIO_MAL_DMA_STREAM);
 2461              		.loc 2 1342 0
 2462 0fc2 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2463 0fc6 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2464 0fca 1B68     		ldr	r3, [r3, #0]
 2465 0fcc 1846     		mov	r0, r3
 2466 0fce FFF7FEFF 		bl	DMA_DeInit
1343:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the parameters to be configured */
1344:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Channel = AUDIO_MAL_DMA_CHANNEL;  
 2467              		.loc 2 1344 0
 2468 0fd2 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CHANNEL
 2469 0fd6 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CHANNEL
 2470 0fda 1A68     		ldr	r2, [r3, #0]
 2471 0fdc 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2472 0fe0 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2473 0fe4 1A60     		str	r2, [r3, #0]
1345:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralBaseAddr = AUDIO_MAL_DMA_DREG;
 2474              		.loc 2 1345 0
 2475 0fe6 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_DREG
 2476 0fea C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_DREG
 2477 0fee 1A68     		ldr	r2, [r3, #0]
 2478 0ff0 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2479 0ff4 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2480 0ff8 5A60     		str	r2, [r3, #4]
1346:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)0;      /* This field will be configured in p
 2481              		.loc 2 1346 0
 2482 0ffa 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2483 0ffe C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2484 1002 4FF00002 		mov	r2, #0
 2485 1006 9A60     		str	r2, [r3, #8]
1347:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 2486              		.loc 2 1347 0
 2487 1008 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2488 100c C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2489 1010 4FF04002 		mov	r2, #64
 2490 1014 DA60     		str	r2, [r3, #12]
1348:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_BufferSize = (uint32_t)0xFFFE;      /* This field will be configured in p
 2491              		.loc 2 1348 0
 2492 1016 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2493 101a C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2494 101e 4FF6FE72 		movw	r2, #65534
 2495 1022 1A61     		str	r2, [r3, #16]
1349:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 2496              		.loc 2 1349 0
 2497 1024 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2498 1028 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2499 102c 4FF00002 		mov	r2, #0
 2500 1030 5A61     		str	r2, [r3, #20]
1350:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 2501              		.loc 2 1350 0
 2502 1032 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2503 1036 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2504 103a 4FF48062 		mov	r2, #1024
 2505 103e 9A61     		str	r2, [r3, #24]
1351:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralDataSize = AUDIO_MAL_DMA_PERIPH_DATA_SIZE;
 2506              		.loc 2 1351 0
 2507 1040 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2508 1044 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2509 1048 4FF40062 		mov	r2, #2048
 2510 104c DA61     		str	r2, [r3, #28]
1352:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryDataSize = AUDIO_MAL_DMA_MEM_DATA_SIZE; 
 2511              		.loc 2 1352 0
 2512 104e 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2513 1052 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2514 1056 4FF40052 		mov	r2, #8192
 2515 105a 1A62     		str	r2, [r3, #32]
1353:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_MODE_NORMAL
1354:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 2516              		.loc 2 1354 0
 2517 105c 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2518 1060 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2519 1064 4FF00002 		mov	r2, #0
 2520 1068 5A62     		str	r2, [r3, #36]
1355:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(AUDIO_MAL_MODE_CIRCULAR)
1356:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
1357:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1358:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #error "AUDIO_MAL_MODE_NORMAL or AUDIO_MAL_MODE_CIRCULAR should be selected !!"
1359:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_MODE_NORMAL */  
1360:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 2521              		.loc 2 1360 0
 2522 106a 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2523 106e C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2524 1072 4FF40032 		mov	r2, #131072
 2525 1076 9A62     		str	r2, [r3, #40]
1361:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;         
 2526              		.loc 2 1361 0
 2527 1078 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2528 107c C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2529 1080 4FF00002 		mov	r2, #0
 2530 1084 DA62     		str	r2, [r3, #44]
1362:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 2531              		.loc 2 1362 0
 2532 1086 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2533 108a C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2534 108e 4FF00002 		mov	r2, #0
 2535 1092 1A63     		str	r2, [r3, #48]
1363:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 2536              		.loc 2 1363 0
 2537 1094 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2538 1098 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2539 109c 4FF00002 		mov	r2, #0
 2540 10a0 5A63     		str	r2, [r3, #52]
1364:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;  
 2541              		.loc 2 1364 0
 2542 10a2 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2543 10a6 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2544 10aa 4FF00002 		mov	r2, #0
 2545 10ae 9A63     		str	r2, [r3, #56]
1365:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);  
 2546              		.loc 2 1365 0
 2547 10b0 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2548 10b4 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2549 10b8 1B68     		ldr	r3, [r3, #0]
 2550 10ba 1846     		mov	r0, r3
 2551 10bc 40F20001 		movw	r1, #:lower16:DMA_InitStructure
 2552 10c0 C0F20001 		movt	r1, #:upper16:DMA_InitStructure
 2553 10c4 FFF7FEFF 		bl	DMA_Init
1366:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1367:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the selected DMA interrupts (selected in "stm32f4_discovery_eval_audio_codec.h" defin
1368:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TC_EN
1369:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TC, ENABLE);
 2554              		.loc 2 1369 0
 2555 10c8 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2556 10cc C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2557 10d0 1B68     		ldr	r3, [r3, #0]
 2558 10d2 1846     		mov	r0, r3
 2559 10d4 4FF01001 		mov	r1, #16
 2560 10d8 4FF00102 		mov	r2, #1
 2561 10dc FFF7FEFF 		bl	DMA_ITConfig
1370:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TC_EN */
1371:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_HT_EN
1372:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_HT, ENABLE);
1373:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_HT_EN */
1374:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TE_EN
1375:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TE | DMA_IT_FE | DMA_IT_DME, ENABLE);
1376:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TE_EN */
1377:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1378:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_
1379:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* I2S DMA IRQ Channel configuration */
1380:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_SetPriorityGrouping(NVIC_PriorityGroup_4);		//added for FreeRTOS support in Tansfercomplet
 2562              		.loc 2 1380 0
 2563 10e0 4FF44070 		mov	r0, #768
 2564 10e4 FEF78CFF 		bl	NVIC_SetPriorityGrouping
1381:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1382:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
 2565              		.loc 2 1382 0
 2566 10e8 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_IRQ
 2567 10ec C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_IRQ
 2568 10f0 1B68     		ldr	r3, [r3, #0]
 2569 10f2 DBB2     		uxtb	r3, r3
 2570 10f4 3B71     		strb	r3, [r7, #4]
1383:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 2571              		.loc 2 1383 0
 2572 10f6 4FF00D03 		mov	r3, #13
 2573 10fa 7B71     		strb	r3, [r7, #5]
1384:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 2574              		.loc 2 1384 0
 2575 10fc 4FF00003 		mov	r3, #0
 2576 1100 BB71     		strb	r3, [r7, #6]
1385:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 2577              		.loc 2 1385 0
 2578 1102 4FF00103 		mov	r3, #1
 2579 1106 FB71     		strb	r3, [r7, #7]
1386:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_Init(&NVIC_InitStructure);
 2580              		.loc 2 1386 0
 2581 1108 07F10403 		add	r3, r7, #4
 2582 110c 1846     		mov	r0, r3
 2583 110e FFF7FEFF 		bl	NVIC_Init
 2584              	.L76:
1387:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif     
1388:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1389:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1390:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef DAC_USE_I2S_DMA
1391:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1392:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1393:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the DMA clock */
1394:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     RCC_AHB1PeriphClockCmd(AUDIO_MAL_DMA_CLOCK, ENABLE); 
1395:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1396:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the DMA Stream */
1397:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
1398:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_DeInit(AUDIO_MAL_DMA_STREAM);
1399:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the parameters to be configured */
1400:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Channel = AUDIO_MAL_DMA_CHANNEL;  
1401:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralBaseAddr = AUDIO_MAL_DMA_DREG;
1402:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)0;      /* This field will be configured in p
1403:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
1404:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_BufferSize = (uint32_t)0xFFFE;      /* This field will be configured in p
1405:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
1406:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
1407:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralDataSize = AUDIO_MAL_DMA_PERIPH_DATA_SIZE;
1408:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryDataSize = AUDIO_MAL_DMA_MEM_DATA_SIZE; 
1409:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_MODE_NORMAL
1410:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
1411:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(AUDIO_MAL_MODE_CIRCULAR)
1412:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
1413:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1414:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #error "AUDIO_MAL_MODE_NORMAL or AUDIO_MAL_MODE_CIRCULAR should be selected !!"
1415:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_MODE_NORMAL */  
1416:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Priority = DMA_Priority_High;
1417:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;         
1418:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
1419:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
1420:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;  
1421:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);  
1422:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1423:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the selected DMA interrupts (selected in "stm32f4_discovery_eval_audio_codec.h" defin
1424:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TC_EN
1425:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TC, ENABLE);
1426:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TC_EN */
1427:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_HT_EN
1428:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_HT, ENABLE);
1429:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_HT_EN */
1430:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TE_EN
1431:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TE | DMA_IT_FE | DMA_IT_DME, ENABLE);
1432:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TE_EN */
1433:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1434:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_
1435:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* I2S DMA IRQ Channel configuration */
1436:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
1437:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
1438:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
1439:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
1440:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_Init(&NVIC_InitStructure);
1441:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif 
1442:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1443:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* DAC_USE_I2S_DMA */
1444:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1445:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 2585              		.loc 2 1445 0
 2586 1112 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 2587 1116 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 2588 111a 1B68     		ldr	r3, [r3, #0]
 2589 111c 012B     		cmp	r3, #1
 2590 111e 0AD1     		bne	.L77
1446:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1447:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA request */
1448:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);  
 2591              		.loc 2 1448 0
 2592 1120 4FF47050 		mov	r0, #15360
 2593 1124 C4F20000 		movt	r0, 16384
 2594 1128 4FF00201 		mov	r1, #2
 2595 112c 4FF00102 		mov	r2, #1
 2596 1130 FFF7FEFF 		bl	SPI_I2S_DMACmd
 2597 1134 1CE0     		b	.L75
 2598              	.L77:
1449:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1450:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1451:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1452:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the STM32 DAC to geenrate audio analog signal */
1453:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_Config();
 2599              		.loc 2 1453 0
 2600 1136 FFF7FEFF 		bl	DAC_Config
1454:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1455:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifndef DAC_USE_I2S_DMA
1456:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S interrupt used to write into the DAC register */
1457:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_ITConfig(SPI3, SPI_I2S_IT_TXE, ENABLE);
 2601              		.loc 2 1457 0
 2602 113a 4FF47050 		mov	r0, #15360
 2603 113e C4F20000 		movt	r0, 16384
 2604 1142 4FF07101 		mov	r1, #113
 2605 1146 4FF00102 		mov	r2, #1
 2606 114a FFF7FEFF 		bl	SPI_I2S_ITConfig
1458:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1459:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* I2S DMA IRQ Channel configuration */
1460:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannel = CODEC_I2S_IRQ;
 2607              		.loc 2 1460 0
 2608 114e 4FF03303 		mov	r3, #51
 2609 1152 3B71     		strb	r3, [r7, #4]
1461:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 2610              		.loc 2 1461 0
 2611 1154 4FF00D03 		mov	r3, #13
 2612 1158 7B71     		strb	r3, [r7, #5]
1462:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 2613              		.loc 2 1462 0
 2614 115a 4FF00003 		mov	r3, #0
 2615 115e BB71     		strb	r3, [r7, #6]
1463:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 2616              		.loc 2 1463 0
 2617 1160 4FF00103 		mov	r3, #1
 2618 1164 FB71     		strb	r3, [r7, #7]
1464:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_Init(&NVIC_InitStructure); 
 2619              		.loc 2 1464 0
 2620 1166 07F10403 		add	r3, r7, #4
 2621 116a 1846     		mov	r0, r3
 2622 116c FFF7FEFF 		bl	NVIC_Init
 2623              	.L75:
1465:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1466:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA request */
1467:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Rx, ENABLE);   
1468:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* DAC_USE_I2S_DMA */
1469:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1470:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif
1471:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2624              		.loc 2 1471 0
 2625 1170 07F10807 		add	r7, r7, #8
 2626 1174 BD46     		mov	sp, r7
 2627 1176 80BD     		pop	{r7, pc}
 2628              		.cfi_endproc
 2629              	.LFE139:
 2631              		.align	2
 2632              		.thumb
 2633              		.thumb_func
 2635              	Audio_MAL_DeInit:
 2636              	.LFB140:
1472:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1473:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1474:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restore default state of the used Media.
1475:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1476:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1477:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1478:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_DeInit(void)  
1479:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {   
 2637              		.loc 2 1479 0
 2638              		.cfi_startproc
 2639              		@ args = 0, pretend = 0, frame = 8
 2640              		@ frame_needed = 1, uses_anonymous_args = 0
 2641 1178 80B5     		push	{r7, lr}
 2642              	.LCFI83:
 2643              		.cfi_def_cfa_offset 8
 2644              		.cfi_offset 14, -4
 2645              		.cfi_offset 7, -8
 2646 117a 82B0     		sub	sp, sp, #8
 2647              	.LCFI84:
 2648              		.cfi_def_cfa_offset 16
 2649 117c 00AF     		add	r7, sp, #0
 2650              	.LCFI85:
 2651              		.cfi_def_cfa_register 7
1480:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_
1481:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitTypeDef NVIC_InitStructure;  
1482:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1483:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize the NVIC interrupt for the I2S DMA Stream */
1484:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
 2652              		.loc 2 1484 0
 2653 117e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_IRQ
 2654 1182 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_IRQ
 2655 1186 1B68     		ldr	r3, [r3, #0]
 2656 1188 DBB2     		uxtb	r3, r3
 2657 118a 3B71     		strb	r3, [r7, #4]
1485:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 2658              		.loc 2 1485 0
 2659 118c 4FF00D03 		mov	r3, #13
 2660 1190 7B71     		strb	r3, [r7, #5]
1486:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 2661              		.loc 2 1486 0
 2662 1192 4FF00003 		mov	r3, #0
 2663 1196 BB71     		strb	r3, [r7, #6]
1487:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
 2664              		.loc 2 1487 0
 2665 1198 4FF00003 		mov	r3, #0
 2666 119c FB71     		strb	r3, [r7, #7]
1488:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_Init(&NVIC_InitStructure);  
 2667              		.loc 2 1488 0
 2668 119e 07F10403 		add	r3, r7, #4
 2669 11a2 1846     		mov	r0, r3
 2670 11a4 FFF7FEFF 		bl	NVIC_Init
1489:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif 
1490:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1491:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the DMA stream before the deinit */
1492:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 2671              		.loc 2 1492 0
 2672 11a8 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2673 11ac C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2674 11b0 1B68     		ldr	r3, [r3, #0]
 2675 11b2 1846     		mov	r0, r3
 2676 11b4 4FF00001 		mov	r1, #0
 2677 11b8 FFF7FEFF 		bl	DMA_Cmd
1493:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1494:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Dinitialize the DMA Stream */
1495:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DMA_DeInit(AUDIO_MAL_DMA_STREAM);
 2678              		.loc 2 1495 0
 2679 11bc 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2680 11c0 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2681 11c4 1B68     		ldr	r3, [r3, #0]
 2682 11c6 1846     		mov	r0, r3
 2683 11c8 FFF7FEFF 		bl	DMA_DeInit
1496:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1497:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* 
1498:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      The DMA clock is not disabled, since it can be used by other streams 
1499:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                                           */ 
1500:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2684              		.loc 2 1500 0
 2685 11cc 07F10807 		add	r7, r7, #8
 2686 11d0 BD46     		mov	sp, r7
 2687 11d2 80BD     		pop	{r7, pc}
 2688              		.cfi_endproc
 2689              	.LFE140:
 2691              		.align	2
 2692              		.global	Audio_MAL_Play
 2693              		.thumb
 2694              		.thumb_func
 2696              	Audio_MAL_Play:
 2697              	.LFB141:
1501:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1502:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1503:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Starts playing audio stream from the audio Media.
1504:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1505:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1506:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1507:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void Audio_MAL_Play(uint32_t Addr, uint32_t Size)
1508:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {         
 2698              		.loc 2 1508 0
 2699              		.cfi_startproc
 2700              		@ args = 0, pretend = 0, frame = 8
 2701              		@ frame_needed = 1, uses_anonymous_args = 0
 2702 11d4 80B5     		push	{r7, lr}
 2703              	.LCFI86:
 2704              		.cfi_def_cfa_offset 8
 2705              		.cfi_offset 14, -4
 2706              		.cfi_offset 7, -8
 2707 11d6 82B0     		sub	sp, sp, #8
 2708              	.LCFI87:
 2709              		.cfi_def_cfa_offset 16
 2710 11d8 00AF     		add	r7, sp, #0
 2711              	.LCFI88:
 2712              		.cfi_def_cfa_register 7
 2713 11da 7860     		str	r0, [r7, #4]
 2714 11dc 3960     		str	r1, [r7, #0]
1509:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 2715              		.loc 2 1509 0
 2716 11de 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 2717 11e2 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 2718 11e6 1B68     		ldr	r3, [r3, #0]
 2719 11e8 012B     		cmp	r3, #1
 2720 11ea 24D1     		bne	.L81
1510:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1511:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the buffer address and size */
1512:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 2721              		.loc 2 1512 0
 2722 11ec 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2723 11f0 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2724 11f4 7A68     		ldr	r2, [r7, #4]
 2725 11f6 9A60     		str	r2, [r3, #8]
1513:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_BufferSize = (uint32_t)Size/2;
 2726              		.loc 2 1513 0
 2727 11f8 3B68     		ldr	r3, [r7, #0]
 2728 11fa 4FEA5302 		lsr	r2, r3, #1
 2729 11fe 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2730 1202 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2731 1206 1A61     		str	r2, [r3, #16]
1514:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1515:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the DMA Stream with the new parameters */
1516:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 2732              		.loc 2 1516 0
 2733 1208 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2734 120c C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2735 1210 1B68     		ldr	r3, [r3, #0]
 2736 1212 1846     		mov	r0, r3
 2737 1214 40F20001 		movw	r1, #:lower16:DMA_InitStructure
 2738 1218 C0F20001 		movt	r1, #:upper16:DMA_InitStructure
 2739 121c FFF7FEFF 		bl	DMA_Init
1517:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1518:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA Stream*/
1519:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);   
 2740              		.loc 2 1519 0
 2741 1220 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2742 1224 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2743 1228 1B68     		ldr	r3, [r3, #0]
 2744 122a 1846     		mov	r0, r3
 2745 122c 4FF00101 		mov	r1, #1
 2746 1230 FFF7FEFF 		bl	DMA_Cmd
 2747 1234 21E0     		b	.L82
 2748              	.L81:
1520:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1521:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifndef DAC_USE_I2S_DMA
1522:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1523:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1524:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the buffer address and size */
1525:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 2749              		.loc 2 1525 0
 2750 1236 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2751 123a C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2752 123e 7A68     		ldr	r2, [r7, #4]
 2753 1240 9A60     		str	r2, [r3, #8]
1526:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_BufferSize = (uint32_t)Size;
 2754              		.loc 2 1526 0
 2755 1242 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2756 1246 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2757 124a 3A68     		ldr	r2, [r7, #0]
 2758 124c 1A61     		str	r2, [r3, #16]
1527:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1528:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the DMA Stream with the new parameters */
1529:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 2759              		.loc 2 1529 0
 2760 124e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2761 1252 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2762 1256 1B68     		ldr	r3, [r3, #0]
 2763 1258 1846     		mov	r0, r3
 2764 125a 40F20001 		movw	r1, #:lower16:DMA_InitStructure
 2765 125e C0F20001 		movt	r1, #:upper16:DMA_InitStructure
 2766 1262 FFF7FEFF 		bl	DMA_Init
1530:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1531:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA Stream*/
1532:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);
 2767              		.loc 2 1532 0
 2768 1266 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2769 126a C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2770 126e 1B68     		ldr	r3, [r3, #0]
 2771 1270 1846     		mov	r0, r3
 2772 1272 4FF00101 		mov	r1, #1
 2773 1276 FFF7FEFF 		bl	DMA_Cmd
 2774              	.L82:
1533:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1534:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* DAC_USE_I2S_DMA */
1535:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1536:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* If the I2S peripheral is still not enabled, enable it */
1537:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
 2775              		.loc 2 1537 0
 2776 127a 4FF47053 		mov	r3, #15360
 2777 127e C4F20003 		movt	r3, 16384
 2778 1282 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2779 1284 9BB2     		uxth	r3, r3
 2780 1286 03F48063 		and	r3, r3, #1024
 2781 128a 002B     		cmp	r3, #0
 2782 128c 07D1     		bne	.L80
1538:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1539:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     I2S_Cmd(CODEC_I2S, ENABLE);
 2783              		.loc 2 1539 0
 2784 128e 4FF47050 		mov	r0, #15360
 2785 1292 C4F20000 		movt	r0, 16384
 2786 1296 4FF00101 		mov	r1, #1
 2787 129a FFF7FEFF 		bl	I2S_Cmd
 2788              	.L80:
1540:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1541:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2789              		.loc 2 1541 0
 2790 129e 07F10807 		add	r7, r7, #8
 2791 12a2 BD46     		mov	sp, r7
 2792 12a4 80BD     		pop	{r7, pc}
 2793              		.cfi_endproc
 2794              	.LFE141:
 2796 12a6 00BF     		.align	2
 2797              		.thumb
 2798              		.thumb_func
 2800              	Audio_MAL_PauseResume:
 2801              	.LFB142:
1542:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1543:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1544:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Pauses or Resumes the audio stream playing from the Media.
1545:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
1546:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *              from 0) to resume. 
1547:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Addr: Address from/at which the audio stream should resume/pause.
1548:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1549:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1550:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_PauseResume(uint32_t Cmd, uint32_t Addr)
1551:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2802              		.loc 2 1551 0
 2803              		.cfi_startproc
 2804              		@ args = 0, pretend = 0, frame = 8
 2805              		@ frame_needed = 1, uses_anonymous_args = 0
 2806 12a8 80B5     		push	{r7, lr}
 2807              	.LCFI89:
 2808              		.cfi_def_cfa_offset 8
 2809              		.cfi_offset 14, -4
 2810              		.cfi_offset 7, -8
 2811 12aa 82B0     		sub	sp, sp, #8
 2812              	.LCFI90:
 2813              		.cfi_def_cfa_offset 16
 2814 12ac 00AF     		add	r7, sp, #0
 2815              	.LCFI91:
 2816              		.cfi_def_cfa_register 7
 2817 12ae 7860     		str	r0, [r7, #4]
 2818 12b0 3960     		str	r1, [r7, #0]
1552:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Pause the audio file playing */
1553:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Cmd == AUDIO_PAUSE)
 2819              		.loc 2 1553 0
 2820 12b2 7B68     		ldr	r3, [r7, #4]
 2821 12b4 002B     		cmp	r3, #0
 2822 12b6 14D1     		bne	.L85
1554:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {   
1555:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Disable the I2S DMA request */
1556:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, DISABLE);
 2823              		.loc 2 1556 0
 2824 12b8 4FF47050 		mov	r0, #15360
 2825 12bc C4F20000 		movt	r0, 16384
 2826 12c0 4FF00201 		mov	r1, #2
 2827 12c4 4FF00002 		mov	r2, #0
 2828 12c8 FFF7FEFF 		bl	SPI_I2S_DMACmd
1557:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1558:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Pause the I2S DMA Stream 
1559:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         Note. For the STM32F40x devices, the DMA implements a pause feature, 
1560:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               by disabling the stream, all configuration is preserved and data 
1561:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               transfer is paused till the next enable of the stream.
1562:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               This feature is not available on STM32F40x devices. */
1563:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 2829              		.loc 2 1563 0
 2830 12cc 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2831 12d0 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2832 12d4 1B68     		ldr	r3, [r3, #0]
 2833 12d6 1846     		mov	r0, r3
 2834 12d8 4FF00001 		mov	r1, #0
 2835 12dc FFF7FEFF 		bl	DMA_Cmd
 2836 12e0 25E0     		b	.L84
 2837              	.L85:
1564:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1565:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else /* AUDIO_RESUME */
1566:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1567:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA request */
1568:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);
 2838              		.loc 2 1568 0
 2839 12e2 4FF47050 		mov	r0, #15360
 2840 12e6 C4F20000 		movt	r0, 16384
 2841 12ea 4FF00201 		mov	r1, #2
 2842 12ee 4FF00102 		mov	r2, #1
 2843 12f2 FFF7FEFF 		bl	SPI_I2S_DMACmd
1569:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1570:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Resume the I2S DMA Stream 
1571:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         Note. For the STM32F40x devices, the DMA implements a pause feature, 
1572:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               by disabling the stream, all configuration is preserved and data 
1573:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               transfer is paused till the next enable of the stream.
1574:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               This feature is not available on STM32F40x devices. */
1575:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);
 2844              		.loc 2 1575 0
 2845 12f6 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2846 12fa C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2847 12fe 1B68     		ldr	r3, [r3, #0]
 2848 1300 1846     		mov	r0, r3
 2849 1302 4FF00101 		mov	r1, #1
 2850 1306 FFF7FEFF 		bl	DMA_Cmd
1576:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1577:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* If the I2S peripheral is still not enabled, enable it */
1578:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
 2851              		.loc 2 1578 0
 2852 130a 4FF47053 		mov	r3, #15360
 2853 130e C4F20003 		movt	r3, 16384
 2854 1312 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2855 1314 9BB2     		uxth	r3, r3
 2856 1316 03F48063 		and	r3, r3, #1024
 2857 131a 002B     		cmp	r3, #0
 2858 131c 07D1     		bne	.L84
1579:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     {
1580:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       I2S_Cmd(CODEC_I2S, ENABLE);
 2859              		.loc 2 1580 0
 2860 131e 4FF47050 		mov	r0, #15360
 2861 1322 C4F20000 		movt	r0, 16384
 2862 1326 4FF00101 		mov	r1, #1
 2863 132a FFF7FEFF 		bl	I2S_Cmd
 2864              	.L84:
1581:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     }    
1582:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   } 
1583:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2865              		.loc 2 1583 0
 2866 132e 07F10807 		add	r7, r7, #8
 2867 1332 BD46     		mov	sp, r7
 2868 1334 80BD     		pop	{r7, pc}
 2869              		.cfi_endproc
 2870              	.LFE142:
 2872 1336 00BF     		.align	2
 2873              		.thumb
 2874              		.thumb_func
 2876              	Audio_MAL_Stop:
 2877              	.LFB143:
1584:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1585:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1586:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Stops audio stream playing on the used Media.
1587:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1588:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1589:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1590:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_Stop(void)
1591:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {   
 2878              		.loc 2 1591 0
 2879              		.cfi_startproc
 2880              		@ args = 0, pretend = 0, frame = 0
 2881              		@ frame_needed = 1, uses_anonymous_args = 0
 2882 1338 80B5     		push	{r7, lr}
 2883              	.LCFI92:
 2884              		.cfi_def_cfa_offset 8
 2885              		.cfi_offset 14, -4
 2886              		.cfi_offset 7, -8
 2887 133a 00AF     		add	r7, sp, #0
 2888              	.LCFI93:
 2889              		.cfi_def_cfa_register 7
1592:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Stop the Transfer on the I2S side: Stop and disable the DMA stream */
1593:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 2890              		.loc 2 1593 0
 2891 133c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2892 1340 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2893 1344 1B68     		ldr	r3, [r3, #0]
 2894 1346 1846     		mov	r0, r3
 2895 1348 4FF00001 		mov	r1, #0
 2896 134c FFF7FEFF 		bl	DMA_Cmd
1594:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1595:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Clear all the DMA flags for the next transfer */
1596:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC |AUDIO_MAL_DMA_FLAG_HT | \
 2897              		.loc 2 1596 0
 2898 1350 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2899 1354 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2900 1358 1A68     		ldr	r2, [r3, #0]
 2901 135a 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 2902 135e C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 2903 1362 1968     		ldr	r1, [r3, #0]
 2904 1364 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_HT
 2905 1368 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_HT
 2906 136c 1B68     		ldr	r3, [r3, #0]
 2907 136e 1943     		orrs	r1, r1, r3
 2908 1370 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_FE
 2909 1374 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_FE
 2910 1378 1B68     		ldr	r3, [r3, #0]
 2911 137a 1943     		orrs	r1, r1, r3
 2912 137c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TE
 2913 1380 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TE
 2914 1384 1B68     		ldr	r3, [r3, #0]
 2915 1386 0B43     		orrs	r3, r3, r1
 2916 1388 1046     		mov	r0, r2
 2917 138a 1946     		mov	r1, r3
 2918 138c FFF7FEFF 		bl	DMA_ClearFlag
1597:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                   AUDIO_MAL_DMA_FLAG_FE | AUDIO_MAL_DMA_FLAG_TE);
1598:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1599:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*  
1600:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****            The I2S DMA requests are not disabled here.
1601:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                             */
1602:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1603:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* In all modes, disable the I2S peripheral */
1604:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_Cmd(CODEC_I2S, DISABLE);
 2919              		.loc 2 1604 0
 2920 1390 4FF47050 		mov	r0, #15360
 2921 1394 C4F20000 		movt	r0, 16384
 2922 1398 4FF00001 		mov	r1, #0
 2923 139c FFF7FEFF 		bl	I2S_Cmd
1605:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2924              		.loc 2 1605 0
 2925 13a0 80BD     		pop	{r7, pc}
 2926              		.cfi_endproc
 2927              	.LFE143:
 2929 13a2 00BF     		.align	2
 2930              		.global	DAC_Config
 2931              		.thumb
 2932              		.thumb_func
 2934              	DAC_Config:
 2935              	.LFB144:
1606:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1607:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1608:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  DAC  Channel1 Configuration
1609:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1610:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1611:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1612:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void DAC_Config(void)
1613:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2936              		.loc 2 1613 0
 2937              		.cfi_startproc
 2938              		@ args = 0, pretend = 0, frame = 24
 2939              		@ frame_needed = 1, uses_anonymous_args = 0
 2940 13a4 80B5     		push	{r7, lr}
 2941              	.LCFI94:
 2942              		.cfi_def_cfa_offset 8
 2943              		.cfi_offset 14, -4
 2944              		.cfi_offset 7, -8
 2945 13a6 86B0     		sub	sp, sp, #24
 2946              	.LCFI95:
 2947              		.cfi_def_cfa_offset 32
 2948 13a8 00AF     		add	r7, sp, #0
 2949              	.LCFI96:
 2950              		.cfi_def_cfa_register 7
1614:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitTypeDef  DAC_InitStructure;
1615:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitTypeDef GPIO_InitStructure;
1616:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1617:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DMA1 clock and GPIOA clock enable (to be used with DAC) */
1618:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1 | RCC_AHB1Periph_GPIOA, ENABLE);
 2951              		.loc 2 1618 0
 2952 13aa 4FF00100 		mov	r0, #1
 2953 13ae C0F22000 		movt	r0, 32
 2954 13b2 4FF00101 		mov	r1, #1
 2955 13b6 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1619:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1620:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DAC Periph clock enable */
1621:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 2956              		.loc 2 1621 0
 2957 13ba 4FF00050 		mov	r0, #536870912
 2958 13be 4FF00101 		mov	r1, #1
 2959 13c2 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1622:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1623:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DAC channel 1 & 2 (DAC_OUT1 = PA.4) configuration */
1624:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 2960              		.loc 2 1624 0
 2961 13c6 4FF01003 		mov	r3, #16
 2962 13ca 3B60     		str	r3, [r7, #0]
1625:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 2963              		.loc 2 1625 0
 2964 13cc 4FF00303 		mov	r3, #3
 2965 13d0 3B71     		strb	r3, [r7, #4]
1626:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 2966              		.loc 2 1626 0
 2967 13d2 4FF00003 		mov	r3, #0
 2968 13d6 FB71     		strb	r3, [r7, #7]
1627:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(GPIOA, &GPIO_InitStructure);
 2969              		.loc 2 1627 0
 2970 13d8 3B46     		mov	r3, r7
 2971 13da 4FF00000 		mov	r0, #0
 2972 13de C4F20200 		movt	r0, 16386
 2973 13e2 1946     		mov	r1, r3
 2974 13e4 FFF7FEFF 		bl	GPIO_Init
1628:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1629:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DAC channel1 Configuration */
1630:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 2975              		.loc 2 1630 0
 2976 13e8 4FF00003 		mov	r3, #0
 2977 13ec BB60     		str	r3, [r7, #8]
1631:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
 2978              		.loc 2 1631 0
 2979 13ee 4FF00003 		mov	r3, #0
 2980 13f2 FB60     		str	r3, [r7, #12]
1632:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 2981              		.loc 2 1632 0
 2982 13f4 4FF00003 		mov	r3, #0
 2983 13f8 7B61     		str	r3, [r7, #20]
1633:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 2984              		.loc 2 1633 0
 2985 13fa 07F10803 		add	r3, r7, #8
 2986 13fe 4FF00000 		mov	r0, #0
 2987 1402 1946     		mov	r1, r3
 2988 1404 FFF7FEFF 		bl	DAC_Init
1634:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1635:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable DAC Channel1 */
1636:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);
 2989              		.loc 2 1636 0
 2990 1408 4FF00000 		mov	r0, #0
 2991 140c 4FF00101 		mov	r1, #1
 2992 1410 FFF7FEFF 		bl	DAC_Cmd
1637:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2993              		.loc 2 1637 0
 2994 1414 07F11807 		add	r7, r7, #24
 2995 1418 BD46     		mov	sp, r7
 2996 141a 80BD     		pop	{r7, pc}
 2997              		.cfi_endproc
 2998              	.LFE144:
 3000              	.Letext0:
 3001              		.file 3 "d:\\elektronik\\ides\\chibistudio\\tools\\gnu tools arm embedded\\4.6 2012q2\\bin\\../lib
 3002              		.file 4 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\CMSIS\\Device\\STM32F4xx\\Include/
 3003              		.file 5 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/st
 3004              		.file 6 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/st
 3005              		.file 7 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/st
 3006              		.file 8 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/st
 3007              		.file 9 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/st
 3008              		.file 10 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/m
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4_discovery_audio_codec.c
  C:\TEMP\ccxLPjrP.s:19     .text:00000000 $t
  C:\TEMP\ccxLPjrP.s:23     .text:00000000 NVIC_SetPriorityGrouping
                            *COM*:0000003c DMA_InitStructure
                            *COM*:0000003c AUDIO_MAL_DMA_InitStructure
  C:\TEMP\ccxLPjrP.s:86     .data.AudioTotalSize:00000000 AudioTotalSize
  C:\TEMP\ccxLPjrP.s:83     .data.AudioTotalSize:00000000 $d
  C:\TEMP\ccxLPjrP.s:93     .data.AudioRemSize:00000000 AudioRemSize
  C:\TEMP\ccxLPjrP.s:90     .data.AudioRemSize:00000000 $d
                            *COM*:00000004 CurrentPos
  C:\TEMP\ccxLPjrP.s:101    .data.CODECTimeout:00000000 CODECTimeout
  C:\TEMP\ccxLPjrP.s:98     .data.CODECTimeout:00000000 $d
  C:\TEMP\ccxLPjrP.s:107    .bss.OutputDev:00000000 OutputDev
  C:\TEMP\ccxLPjrP.s:108    .bss.OutputDev:00000000 $d
  C:\TEMP\ccxLPjrP.s:114    .data.CurrAudioInterface:00000000 CurrAudioInterface
  C:\TEMP\ccxLPjrP.s:111    .data.CurrAudioInterface:00000000 $d
  C:\TEMP\ccxLPjrP.s:121    .data.AUDIO_MAL_DMA_CLOCK:00000000 AUDIO_MAL_DMA_CLOCK
  C:\TEMP\ccxLPjrP.s:118    .data.AUDIO_MAL_DMA_CLOCK:00000000 $d
  C:\TEMP\ccxLPjrP.s:128    .data.AUDIO_MAL_DMA_STREAM:00000000 AUDIO_MAL_DMA_STREAM
  C:\TEMP\ccxLPjrP.s:125    .data.AUDIO_MAL_DMA_STREAM:00000000 $d
  C:\TEMP\ccxLPjrP.s:135    .data.AUDIO_MAL_DMA_DREG:00000000 AUDIO_MAL_DMA_DREG
  C:\TEMP\ccxLPjrP.s:132    .data.AUDIO_MAL_DMA_DREG:00000000 $d
  C:\TEMP\ccxLPjrP.s:142    .bss.AUDIO_MAL_DMA_CHANNEL:00000000 AUDIO_MAL_DMA_CHANNEL
  C:\TEMP\ccxLPjrP.s:139    .bss.AUDIO_MAL_DMA_CHANNEL:00000000 $d
  C:\TEMP\ccxLPjrP.s:149    .data.AUDIO_MAL_DMA_IRQ:00000000 AUDIO_MAL_DMA_IRQ
  C:\TEMP\ccxLPjrP.s:146    .data.AUDIO_MAL_DMA_IRQ:00000000 $d
  C:\TEMP\ccxLPjrP.s:156    .data.AUDIO_MAL_DMA_FLAG_TC:00000000 AUDIO_MAL_DMA_FLAG_TC
  C:\TEMP\ccxLPjrP.s:153    .data.AUDIO_MAL_DMA_FLAG_TC:00000000 $d
  C:\TEMP\ccxLPjrP.s:163    .data.AUDIO_MAL_DMA_FLAG_HT:00000000 AUDIO_MAL_DMA_FLAG_HT
  C:\TEMP\ccxLPjrP.s:160    .data.AUDIO_MAL_DMA_FLAG_HT:00000000 $d
  C:\TEMP\ccxLPjrP.s:170    .data.AUDIO_MAL_DMA_FLAG_FE:00000000 AUDIO_MAL_DMA_FLAG_FE
  C:\TEMP\ccxLPjrP.s:167    .data.AUDIO_MAL_DMA_FLAG_FE:00000000 $d
  C:\TEMP\ccxLPjrP.s:177    .data.AUDIO_MAL_DMA_FLAG_TE:00000000 AUDIO_MAL_DMA_FLAG_TE
  C:\TEMP\ccxLPjrP.s:174    .data.AUDIO_MAL_DMA_FLAG_TE:00000000 $d
  C:\TEMP\ccxLPjrP.s:184    .data.AUDIO_MAL_DMA_FLAG_DME:00000000 AUDIO_MAL_DMA_FLAG_DME
  C:\TEMP\ccxLPjrP.s:181    .data.AUDIO_MAL_DMA_FLAG_DME:00000000 $d
  C:\TEMP\ccxLPjrP.s:192    .text:00000050 EVAL_AUDIO_SetAudioInterface
  C:\TEMP\ccxLPjrP.s:351    .text:000001c0 EVAL_AUDIO_Init
  C:\TEMP\ccxLPjrP.s:989    .text:0000057c Codec_Init
  C:\TEMP\ccxLPjrP.s:2424   .text:00000f84 Audio_MAL_Init
  C:\TEMP\ccxLPjrP.s:425    .text:00000228 EVAL_AUDIO_DeInit
  C:\TEMP\ccxLPjrP.s:2635   .text:00001178 Audio_MAL_DeInit
  C:\TEMP\ccxLPjrP.s:1188   .text:00000724 Codec_DeInit
  C:\TEMP\ccxLPjrP.s:456    .text:0000023c EVAL_AUDIO_Play
  C:\TEMP\ccxLPjrP.s:1238   .text:00000760 Codec_Play
  C:\TEMP\ccxLPjrP.s:2696   .text:000011d4 Audio_MAL_Play
  C:\TEMP\ccxLPjrP.s:529    .text:000002b8 EVAL_AUDIO_PauseResume
  C:\TEMP\ccxLPjrP.s:1266   .text:00000770 Codec_PauseResume
  C:\TEMP\ccxLPjrP.s:2800   .text:000012a8 Audio_MAL_PauseResume
  C:\TEMP\ccxLPjrP.s:577    .text:000002ec EVAL_AUDIO_Stop
  C:\TEMP\ccxLPjrP.s:1350   .text:000007f8 Codec_Stop
  C:\TEMP\ccxLPjrP.s:2876   .text:00001338 Audio_MAL_Stop
  C:\TEMP\ccxLPjrP.s:630    .text:0000032c EVAL_AUDIO_VolumeCtl
  C:\TEMP\ccxLPjrP.s:1420   .text:00000868 Codec_VolumeCtrl
  C:\TEMP\ccxLPjrP.s:687    .text:00000378 EVAL_AUDIO_Mute
  C:\TEMP\ccxLPjrP.s:1507   .text:000008f4 Codec_Mute
  C:\TEMP\ccxLPjrP.s:721    .text:00000394 Audio_MAL_IRQHandler
  C:\TEMP\ccxLPjrP.s:885    .text:00000514 DMA1_Stream7_IRQHandler
  C:\TEMP\ccxLPjrP.s:911    .text:00000520 DMA1_Stream0_IRQHandler
  C:\TEMP\ccxLPjrP.s:937    .text:0000052c SPI3_IRQHandler
  C:\TEMP\ccxLPjrP.s:2073   .text:00000cf4 Codec_GPIO_Init
  C:\TEMP\ccxLPjrP.s:1569   .text:00000948 Codec_Reset
  C:\TEMP\ccxLPjrP.s:1856   .text:00000ba4 Codec_CtrlInterface_Init
  C:\TEMP\ccxLPjrP.s:1607   .text:00000980 Codec_WriteRegister
  C:\TEMP\ccxLPjrP.s:1947   .text:00000c20 Codec_AudioInterface_Init
  C:\TEMP\ccxLPjrP.s:2266   .text:00000ea0 Codec_GPIO_DeInit
  C:\TEMP\ccxLPjrP.s:1922   .text:00000c14 Codec_CtrlInterface_DeInit
  C:\TEMP\ccxLPjrP.s:2037   .text:00000cc4 Codec_AudioInterface_DeInit
  C:\TEMP\ccxLPjrP.s:2357   .text:00000f58 Delay
  C:\TEMP\ccxLPjrP.s:2400   .text:00000f7c Codec_TIMEOUT_UserCallback
  C:\TEMP\ccxLPjrP.s:2934   .text:000013a4 DAC_Config
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
DMA_GetFlagStatus
DMA_GetCmdStatus
DMA_ClearFlag
DMA_Init
DMA_Cmd
EVAL_AUDIO_TransferComplete_CallBack
SPI_I2S_GetFlagStatus
EVAL_AUDIO_GetSampleCallBack
DAC_SetChannel1Data
SPI_I2S_SendData
GPIO_WriteBit
I2C_GetFlagStatus
I2C_GenerateSTART
I2C_CheckEvent
I2C_Send7bitAddress
I2C_SendData
I2C_GenerateSTOP
RCC_APB1PeriphClockCmd
I2C_DeInit
I2C_Cmd
I2C_Init
SPI_I2S_DeInit
I2S_Init
DAC_Init
DAC_Cmd
I2S_Cmd
RCC_AHB1PeriphClockCmd
GPIO_Init
GPIO_PinAFConfig
DMA_DeInit
DMA_ITConfig
NVIC_Init
SPI_I2S_DMACmd
SPI_I2S_ITConfig
