  val cntReg = RegInit(0.U(4.W))

  cntReg := cntReg + 1.U
