// Seed: 1507169844
`timescale 1ps / 1ps
module module_0 ();
  assign id_0 = id_0;
  type_2(
      1, 1, 1
  );
  logic id_1;
  assign id_1 = 1;
  type_4(
      id_0[1 : 1] == 1, 1, 'h0
  );
endmodule
