NDFramePage.OnPageTitleLoaded("SystemVerilogClass:uvm_reg_map","uvm_reg_map");NDSummary.OnSummaryLoaded("SystemVerilogClass:uvm_reg_map",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"]],[[514,0,0,"uvm_reg_map"],[515,0,1,"backdoor","backdoor"],[516,0,2,"Initialization","Initialization"],[517,0,1,"new","new"],[518,0,1,"configure","configure"],[519,0,1,"add_reg","add_reg"],[520,0,1,"add_mem","add_mem"],[521,0,1,"add_submap","add_submap"],[522,0,1,"set_sequencer","set_sequencer"],[523,0,1,"set_submap_offset","set_submap_offset"],[524,0,1,"get_submap_offset","get_submap_offset"],[525,0,1,"set_base_addr","set_base_addr"],[526,0,1,"reset","reset"],[527,0,2,"Introspection","Introspection"],[528,0,1,"get_name","get_name"],[529,0,1,"get_full_name","get_full_name"],[530,0,1,"get_root_map","get_root_map"],[531,0,1,"get_parent","get_parent"],[532,0,1,"get_parent_map","get_parent_map"],[533,0,1,"get_base_addr","get_base_addr"],[534,0,1,"get_n_bytes","get_n_bytes"],[535,0,1,"get_addr_unit_bytes","get_addr_unit_bytes"],[536,0,1,"get_base_addr","get_base_addr(2)"],[537,0,1,"get_sequencer","get_sequencer"],[538,0,1,"get_adapter","get_adapter"],[539,0,1,"get_submaps","get_submaps"],[540,0,1,"get_registers","get_registers"],[541,0,1,"get_fields","get_fields"],[542,0,1,"get_virtual_registers","get_virtual_registers"],[543,0,1,"get_virtual_fields","get_virtual_fields"],[544,0,1,"get_physical_addresses","get_physical_addresses"],[545,0,1,"get_reg_by_offset","get_reg_by_offset"],[546,0,1,"get_mem_by_offset","get_mem_by_offset"],[547,0,2,"Bus Access","Bus_Access"],[548,0,1,"set_auto_predict","set_auto_predict"],[549,0,1,"get_auto_predict","get_auto_predict"],[550,0,1,"set_check_on_read","set_check_on_read"],[551,0,1,"get_check_on_read","get_check_on_read"]]);