# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/ALU.vhd" \
"../../../../project_1.srcs/sources_1/new/CAR.vhd" \
"../../../../project_1.srcs/sources_1/new/CPU.vhd" \
"../../../../project_1.srcs/sources_1/new/InstructionRegister.vhd" \
"../../../../project_1.srcs/sources_1/new/MUXC.vhd" \
"../../../../project_1.srcs/sources_1/new/MUXS.vhd" \
"../../../../project_1.srcs/sources_1/new/Memory.vhd" \
"../../../../project_1.srcs/sources_1/new/arithmeticCircuit.vhd" \
"../../../../project_1.srcs/sources_1/new/barrelShifter.vhd" \
"../../../../project_1.srcs/sources_1/new/controlMemory.vhd" \
"../../../../project_1.srcs/sources_1/new/controlUnit.vhd" \
"../../../../project_1.srcs/sources_1/new/dataPath.vhd" \
"../../../../project_1.srcs/sources_1/new/decoder_3to8.vhd" \
"../../../../project_1.srcs/sources_1/new/full_adder.vhd" \
"../../../../project_1.srcs/sources_1/new/function_Unit.vhd" \
"../../../../project_1.srcs/sources_1/new/load_enable.vhd" \
"../../../../project_1.srcs/sources_1/new/logicCircuit.vhd" \
"../../../../project_1.srcs/sources_1/new/mux2_16bit.vhd" \
"../../../../project_1.srcs/sources_1/new/mux3_1bit.vhd" \
"../../../../project_1.srcs/sources_1/new/mux4_16bit.vhd" \
"../../../../project_1.srcs/sources_1/new/mux8_16bit.vhd" \
"../../../../project_1.srcs/sources_1/new/negative_detector.vhd" \
"../../../../project_1.srcs/sources_1/new/overflow_detector.vhd" \
"../../../../project_1.srcs/sources_1/new/programCounter.vhd" \
"../../../../project_1.srcs/sources_1/new/register16.vhd" \
"../../../../project_1.srcs/sources_1/new/registerFile.vhd" \
"../../../../project_1.srcs/sources_1/new/ripple_carry_adder.vhd" \
"../../../../project_1.srcs/sources_1/new/zero_detector.vhd" \
"../../../../project_1.srcs/sim_1/new/test_CPU.vhd" \

# Do not sort compile order
nosort
