#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr  1 17:51:57 2024
# Process ID: 18600
# Current directory: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myJSTK2_0_0_synth_1
# Command line: vivado.exe -log design_1_myJSTK2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myJSTK2_0_0.tcl
# Log file: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myJSTK2_0_0_synth_1/design_1_myJSTK2_0_0.vds
# Journal file: C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myJSTK2_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/qwer/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source design_1_myJSTK2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_myJSTK2_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 759.535 ; gain = 177.531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myJSTK2_0_0' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ip/design_1_myJSTK2_0_0/synth/design_1_myJSTK2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'myJSTK2_v1_0' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/myJSTK2_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myJSTK2_v1_0_S00_AXI' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/myJSTK2_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/myJSTK2_v1_0_S00_AXI.v:243]
INFO: [Synth 8-226] default block is never used [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/myJSTK2_v1_0_S00_AXI.v:384]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/myJSTK2_v1_0_S00_AXI.v:237]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/myJSTK2_v1_0_S00_AXI.v:238]
INFO: [Synth 8-6155] done synthesizing module 'myJSTK2_v1_0_S00_AXI' (1#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/myJSTK2_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'JSTK2_driver' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/JSTK2_driver.v:1]
	Parameter TOTAL_DATA_BYTE bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter TH_WAIT_15_u_sec bound to: 1500 - type: integer 
	Parameter TH_WAIT_25_u_sec bound to: 2500 - type: integer 
	Parameter TH_WAIT_1_Mhz bound to: 50 - type: integer 
	Parameter MODE_WAIT_TICK bound to: 0 - type: integer 
	Parameter MODE_WAIT_TOGGLE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_transfer' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/data_transfer.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_transfer' (2#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/data_transfer.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_shift' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/data_shift.v:1]
	Parameter TOTAL_DATA_BYTE bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_shift' (3#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/data_shift.v:1]
INFO: [Synth 8-6157] synthesizing module 'chip_selector' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/chip_selector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'chip_selector' (4#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/chip_selector.v:1]
INFO: [Synth 8-6157] synthesizing module 'wait_counter' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/wait_counter.v:1]
	Parameter THRESHOLD bound to: 1500 - type: integer 
	Parameter MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wait_counter' (5#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/wait_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'wait_counter__parameterized0' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/wait_counter.v:1]
	Parameter THRESHOLD bound to: 2500 - type: integer 
	Parameter MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wait_counter__parameterized0' (5#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/wait_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'wait_counter__parameterized1' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/wait_counter.v:1]
	Parameter THRESHOLD bound to: 50 - type: integer 
	Parameter MODE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wait_counter__parameterized1' (5#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/wait_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'control' [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/control.v:1]
	Parameter IDLE bound to: 3'b000 
	Parameter CS_LOW bound to: 3'b001 
	Parameter WAIT_15 bound to: 3'b010 
	Parameter BYTE_TX bound to: 3'b011 
	Parameter CS_HIGH bound to: 3'b100 
	Parameter WAIT_25 bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'JSTK2_driver' (7#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/JSTK2_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'myJSTK2_v1_0' (8#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ipshared/9937/hdl/myJSTK2_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myJSTK2_0_0' (9#1) [c:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.srcs/sources_1/bd/design_1/ip/design_1_myJSTK2_0_0/synth/design_1_myJSTK2_0_0.v:57]
WARNING: [Synth 8-3331] design myJSTK2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myJSTK2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myJSTK2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myJSTK2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myJSTK2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myJSTK2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 827.102 ; gain = 245.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 827.102 ; gain = 245.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 827.102 ; gain = 245.098
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 940.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 943.863 ; gain = 3.078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 943.863 ; gain = 361.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 943.863 ; gain = 361.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 943.863 ; gain = 361.859
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                  CS_LOW |                          0000010 |                              001
                 WAIT_15 |                          0000100 |                              010
                 CS_HIGH |                          0001000 |                              100
                 WAIT_25 |                          0010000 |                              101
                    DONE |                          0100000 |                              110
                 BYTE_TX |                          1000000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 943.863 ; gain = 361.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myJSTK2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module data_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module data_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module chip_selector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wait_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wait_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wait_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module JSTK2_driver 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_myJSTK2_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_myJSTK2_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_myJSTK2_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_myJSTK2_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_myJSTK2_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_myJSTK2_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/myJSTK2_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myJSTK2_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myJSTK2_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myJSTK2_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myJSTK2_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myJSTK2_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 943.863 ; gain = 361.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 943.863 ; gain = 361.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 943.863 ; gain = 361.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 943.863 ; gain = 361.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_5' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 948.496 ; gain = 366.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 948.496 ; gain = 366.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 948.496 ; gain = 366.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 948.496 ; gain = 366.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 948.496 ; gain = 366.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 948.496 ; gain = 366.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     5|
|3     |LUT2   |    74|
|4     |LUT3   |    13|
|5     |LUT4   |    36|
|6     |LUT5   |   124|
|7     |LUT6   |    62|
|8     |FDCE   |    24|
|9     |FDPE   |    60|
|10    |FDRE   |   216|
|11    |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------+------+
|      |Instance                      |Module                       |Cells |
+------+------------------------------+-----------------------------+------+
|1     |top                           |                             |   641|
|2     |  inst                        |myJSTK2_v1_0                 |   641|
|3     |    JSTK2_driver_i            |JSTK2_driver                 |   417|
|4     |      chip_selector_i         |chip_selector                |     3|
|5     |      control_i               |control                      |    31|
|6     |      data_shift_i            |data_shift                   |    66|
|7     |      data_transfer_i         |data_transfer                |    70|
|8     |      sclk_generator          |wait_counter__parameterized1 |    82|
|9     |      wait_counter_i_15       |wait_counter                 |    82|
|10    |      wait_counter_i_25       |wait_counter__parameterized0 |    82|
|11    |    myJSTK2_v1_0_S00_AXI_inst |myJSTK2_v1_0_S00_AXI         |   224|
+------+------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 948.496 ; gain = 366.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 948.496 ; gain = 249.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 948.496 ; gain = 366.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 965.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 15 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 965.535 ; gain = 654.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 965.535 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myJSTK2_0_0_synth_1/design_1_myJSTK2_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myJSTK2_0_0, cache-ID = 742ca2ebb6578258
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 965.535 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/qwer/Desktop/SoC_Design/ZynqLabProjects/dotPainter/dotPainter.runs/design_1_myJSTK2_0_0_synth_1/design_1_myJSTK2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myJSTK2_0_0_utilization_synth.rpt -pb design_1_myJSTK2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 17:52:25 2024...
