// Seed: 1818749019
module module_0;
  id_2(
      .id_0(id_1 - id_1), .id_1(id_1), .id_2(1 & id_3[1-:1])
  );
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input logic id_5
    , id_8,
    output tri1 id_6
);
  always_comb @(posedge 1, negedge 1) begin : LABEL_0
    if (id_2 - 1) begin : LABEL_0
      if (1) begin : LABEL_0
        id_6 = 1;
      end
    end else id_1 <= id_5;
  end
  module_0 modCall_1 ();
endmodule
