Info: Generated by version: 17.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/pr_region_alternate.qsys --block-symbol-file --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/pr_region_alternate --family="Arria 10" --part=10AS066N3F40E2SG
Progress: Loading a10_soc_devkit_ghrd/pr_region_alternate.qsys
Progress: Reading input file
Progress: Adding Top_DUT_0 [altera_generic_component 1.0]
Progress: Parameterizing module Top_DUT_0
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding sysid_qsys_0 [altera_generic_component 1.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: pr_region_alternate.sysid_qsys_0: Warnings found in IP parameterization.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/pr_region_alternate.qsys --synthesis=VERILOG --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/pr_region_alternate --family="Arria 10" --part=10AS066N3F40E2SG
Progress: Loading a10_soc_devkit_ghrd/pr_region_alternate.qsys
Progress: Reading input file
Progress: Adding Top_DUT_0 [altera_generic_component 1.0]
Progress: Parameterizing module Top_DUT_0
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding sysid_qsys_0 [altera_generic_component 1.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: pr_region_alternate.sysid_qsys_0: Warnings found in IP parameterization.
Info: pr_region_alternate: "Transforming system: pr_region_alternate"
Info: pr_region_alternate: Running transform generation_view_transform
Info: pr_region_alternate: Running transform generation_view_transform took 0.001s
Info: pr_region_alternate: Running transform interconnect_transform_chooser
Info: pr_region_alternate: Running transform interconnect_transform_chooser took 1.113s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.376s
Info: avalon_st_adapter: Running transform interconnect_transform_chooser
Info: avalon_st_adapter: Running transform interconnect_transform_chooser took 0.009s
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser
Info: avalon_st_adapter_001: Running transform interconnect_transform_chooser took 0.008s
Info: pr_region_alternate: "Naming system components in system: pr_region_alternate"
Info: pr_region_alternate: "Processing generation queue"
Info: pr_region_alternate: "Generating: pr_region_alternate"
Info: pr_region_alternate: "Generating: pr_region_alternate_Top_DUT_0"
Info: pr_region_alternate: "Generating: pr_region_alternate_clock_in"
Info: pr_region_alternate: "Generating: pr_region_alternate_mm_bridge_0"
Info: pr_region_alternate: "Generating: pr_region_alternate_reset_in"
Info: pr_region_alternate: "Generating: pr_region_alternate_sysid_qsys_0"
Info: pr_region_alternate: "Generating: pr_region_alternate_altera_mm_interconnect_171_7ub5spi"
Info: pr_region_alternate: "Generating: altera_merlin_master_translator"
Info: pr_region_alternate: "Generating: altera_merlin_slave_translator"
Info: pr_region_alternate: "Generating: altera_merlin_master_agent"
Info: pr_region_alternate: "Generating: altera_merlin_slave_agent"
Info: pr_region_alternate: "Generating: altera_avalon_sc_fifo"
Info: pr_region_alternate: "Generating: pr_region_alternate_altera_merlin_router_171_tzwfaga"
Info: pr_region_alternate: "Generating: pr_region_alternate_altera_merlin_router_171_dz476wq"
Info: pr_region_alternate: "Generating: altera_merlin_traffic_limiter"
Info: pr_region_alternate: "Generating: pr_region_alternate_altera_merlin_demultiplexer_171_t7zxpci"
Info: pr_region_alternate: "Generating: pr_region_alternate_altera_merlin_multiplexer_171_7tds3oi"
Info: pr_region_alternate: "Generating: pr_region_alternate_altera_merlin_demultiplexer_171_qxprg2y"
Info: pr_region_alternate: "Generating: pr_region_alternate_altera_merlin_multiplexer_171_bwlg3ma"
Info: pr_region_alternate: "Generating: pr_region_alternate_altera_avalon_st_adapter_171_yxzsrmq"
Info: pr_region_alternate: "Generating: pr_region_alternate_error_adapter_171_nt3czwq"
Info: pr_region_alternate: Done "pr_region_alternate" with 21 modules, 22 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in pr_region_alternate. No files generated.
Info: Finished: Generate IP Core Documentation
