Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Fri Jun 28 12:28:48 2024
| Host              : nags27 running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -slack_lesser_than 0 -file /home/users/eleonora.cabai/Documents/K-Means-AIE/hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/dr_timing_summary.rpt
| Design            : top_wrapper
| Device            : xcvc1902-vsvd1760
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (6)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (6)
---------------------------------
 There are 6 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                91907        0.015        0.000                      0                91679        0.000        0.000                       0                 37039  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                           Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                           ------------           ----------      --------------
GT_REFCLK0                                                                      {0.000 5.000}          10.000          100.000         
  ch0_rxoutclk                                                                  {0.000 1.000}          2.000           500.000         
  ch0_txoutclk                                                                  {0.000 1.000}          2.000           500.000         
    dpll0_drp_dclk                                                              {0.000 4.000}          8.000           125.000         
XPIPE_GT_OUTCLK_0                                                               {0.000 2.000}          4.000           250.000         
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT  {0.000 2.000}          4.000           250.000         
    pluserclk0_bufg_in                                                          {0.000 2.000}          4.000           250.000         
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT         {0.000 2.000}          4.000           250.000         
  xpipe_lnk0_gt_pipeclk                                                         {0.000 2.000}          4.000           250.000         
XPIPE_GT_PIPECLK_0                                                              {0.000 2.000}          4.000           250.000         
clk_pl_0                                                                        {0.000 5.000}          10.000          100.000         
clk_pl_1                                                                        {0.000 15.000}         30.000          33.333          
  clkwiz_aclk_kernel_00_clk_out1                                                {0.000 2.475}          4.950           202.020         
  clkwiz_aclk_kernel_01_clk_out1                                                {0.000 1.000}          2.000           500.000         
clk_pl_2                                                                        {0.000 2.000}          4.000           250.000         
dpll0_clkout1                                                                   {0.000 1.600}          3.200           312.500         
qsfp0_161mhz_clk_p                                                              {0.000 3.103}          6.206           161.134         
qsfp1_161mhz_clk_p                                                              {0.000 3.103}          6.206           161.134         
sys_clk0_0_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0                                                                 {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]                                                            {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]                                                            {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk                                                       {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                                                                   {0.000 0.625}          1.250           800.000         
  pll_clk_xpll                                                                  {0.000 0.156}          0.312           3200.000        
sys_clk0_1_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0_1                                                               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]_1                                                          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]_1                                                          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk_1                                                     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll_1                                                                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll_1                                                                {0.000 0.156}          0.312           3200.000        
sys_clk0_2_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0_2                                                               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]_2                                                          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]_2                                                          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk_2                                                     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll_2                                                                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll_2                                                                {0.000 0.156}          0.312           3200.000        
sys_clk0_3_clk_p                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0_3                                                               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]_3                                                          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]_3                                                          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk_3                                                     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll_3                                                                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll_3                                                                {0.000 0.156}          0.312           3200.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK0                                                                                                                                                                                                                        4.513        0.000                       0                     4  
  ch0_txoutclk                                                                                                                                                                                                                    0.620        0.000                       0                     1  
    dpll0_drp_dclk                                                                    3.454        0.000                      0                  486        0.076        0.000                      0                  486        2.500        0.000                       0                   253  
XPIPE_GT_OUTCLK_0                                                                                                                                                                                                                 1.361        0.000                       0                     1  
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT                                                                                                                                                    1.580        0.000                       0                     2  
    pluserclk0_bufg_in                                                                1.106        0.000                      0                  961        0.039        0.000                      0                  961        1.394        0.000                       0                   680  
  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT                                                                                                                                                           0.721        0.000                       0                     1  
XPIPE_GT_PIPECLK_0                                                                                                                                                                                                                1.300        0.000                       0                     1  
clk_pl_0                                                                              3.754        0.000                      0                42113        0.021        0.000                      0                42113        3.500        0.000                       0                 18786  
clk_pl_1                                                                             27.736        0.000                      0                  320        0.061        0.000                      0                  320       14.609        0.000                       0                   357  
  clkwiz_aclk_kernel_00_clk_out1                                                      0.198        0.000                      0                24550        0.019        0.000                      0                24504        1.475        0.000                       0                  8204  
  clkwiz_aclk_kernel_01_clk_out1                                                      0.328        0.000                      0                  268        0.089        0.000                      0                  222        0.620        0.000                       0                   157  
clk_pl_2                                                                              0.411        0.000                      0                22094        0.025        0.000                      0                22094        1.000        0.000                       0                  8348  
dpll0_clkout1                                                                         1.543        0.000                      0                   35        0.096        0.000                      0                   35        1.220        0.000                       0                    24  
sys_clk0_0_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                                                                   0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                                                                              0.054        0.000                       0                    10  
    pll_clktoxphy[2]                                                                                                                                                                                                              0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                                                                         0.000        0.000                       0                    24  
  mc_clk_xpll                                                                                                                                                                                                                     0.000        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                                                                                    0.054        0.000                       0                     9  
sys_clk0_1_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0_1                                                                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]_1                                                                                                                                                                                                            0.054        0.000                       0                    10  
    pll_clktoxphy[2]_1                                                                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk_1                                                                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll_1                                                                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll_1                                                                                                                                                                                                                  0.054        0.000                       0                     9  
sys_clk0_2_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0_2                                                                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]_2                                                                                                                                                                                                            0.054        0.000                       0                    10  
    pll_clktoxphy[2]_2                                                                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk_2                                                                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll_2                                                                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll_2                                                                                                                                                                                                                  0.054        0.000                       0                     9  
sys_clk0_3_clk_p                                                                                                                                                                                                                  2.109        0.000                       0                     1  
  bank1_clkout0_3                                                                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]_3                                                                                                                                                                                                            0.054        0.000                       0                    10  
    pll_clktoxphy[2]_3                                                                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk_3                                                                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll_3                                                                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll_3                                                                                                                                                                                                                  0.054        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                    To Clock                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                    --------                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pluserclk0_bufg_in                                                            top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT        0.733        0.000                      0                   47        0.015        0.000                      0                   47  
top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT         pluserclk0_bufg_in                                                                  0.306        0.000                      0                   37        0.097        0.000                      0                   37  
clkwiz_aclk_kernel_00_clk_out1                                                clk_pl_0                                                                           29.099        0.000                      0                   72                                                                        
clk_pl_0                                                                      clkwiz_aclk_kernel_00_clk_out1                                                      2.875        0.000                      0                   96                                                                        
clk_pl_2                                                                      clkwiz_aclk_kernel_00_clk_out1                                                      3.353        0.000                      0                   30                                                                        
clkwiz_aclk_kernel_00_clk_out1                                                clk_pl_2                                                                            2.592        0.000                      0                   30                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                             From Clock                                                             To Clock                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                             ----------                                                             --------                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                      clk_pl_0                                                               clk_pl_0                                                                     8.871        0.000                      0                   23        0.285        0.000                      0                   23  
**async_default**                                                      clk_pl_2                                                               clk_pl_2                                                                     2.739        0.000                      0                   23        0.135        0.000                      0                   23  
**async_default**                                                      clkwiz_aclk_kernel_00_clk_out1                                         clkwiz_aclk_kernel_00_clk_out1                                                                                                                     0.088        0.000                      0                   46  
**async_default**                                                      clkwiz_aclk_kernel_01_clk_out1                                         clkwiz_aclk_kernel_01_clk_out1                                                                                                                     0.033        0.000                      0                   46  
**async_default**                                                      dpll0_clkout1                                                          dpll0_clkout1                                                                1.776        0.000                      0                   19        0.569        0.000                      0                   19  
**async_default**                                                      dpll0_drp_dclk                                                         dpll0_drp_dclk                                                               5.467        0.000                      0                  249        0.155        0.000                      0                  249  
**async_default**                                                      pluserclk0_bufg_in                                                     pluserclk0_bufg_in                                                           1.687        0.000                      0                  453        0.294        0.000                      0                  453  
**async_default**                                                      top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT  pluserclk0_bufg_in                                                           0.730        0.000                      0                   67        0.235        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK0
  To Clock:  GT_REFCLK0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/IBUFDS_GTE5_PCIeA0_inst/I }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  ch0_txoutclk
  To Clock:  ch0_txoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ch0_txoutclk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/gt_quad_inst0/inst/quad_inst/CH0_TXOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  dpll0_drp_dclk
  To Clock:  dpll0_drp_dclk

Setup :            0  Failing Endpoints,  Worst Slack        3.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpll0_drp_dclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/bufg_dpll0_cal/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  XPIPE_GT_OUTCLK_0
  To Clock:  XPIPE_GT_OUTCLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         XPIPE_GT_OUTCLK_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTOUTCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
  To Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pluserclk0_bufg_in
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pluserclk0_bufg_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
  To Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  XPIPE_GT_PIPECLK_0
  To Clock:  XPIPE_GT_PIPECLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         XPIPE_GT_PIPECLK_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/cpm_0/inst/CPM_INST/IFCPMXPIPELINK0XPIPEGTPIPECLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       27.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clkwiz_aclk_kernel_00_clk_out1
  To Clock:  clkwiz_aclk_kernel_00_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkwiz_aclk_kernel_00_clk_out1
Waveform(ns):       { 0.000 2.475 }
Period(ns):         4.950
Sources:            { top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_00/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clkwiz_aclk_kernel_01_clk_out1
  To Clock:  clkwiz_aclk_kernel_01_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkwiz_aclk_kernel_01_clk_out1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { top_i/blp/blp_logic/ulp_clocking/clkwiz_aclk_kernel_01/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_i/blp/cips/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  dpll0_clkout1
  To Clock:  dpll0_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpll0_clkout1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { top_i/blp/cips/inst/cpm_0/inst/DPLL_PCIE0_inst/CLKOUT1 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_0_clk_p
  To Clock:  sys_clk0_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_0_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_0_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_1_clk_p
  To Clock:  sys_clk0_1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_1_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_1_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_1
  To Clock:  bank1_clkout0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_1
  To Clock:  pll_clktoxphy[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_1
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_1
  To Clock:  pll_clktoxphy[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_1
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_1
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_1
  To Clock:  mc_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_1
  To Clock:  pll_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_1
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_2_clk_p
  To Clock:  sys_clk0_2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_2_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_2_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_2
  To Clock:  bank1_clkout0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_2
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_2
  To Clock:  pll_clktoxphy[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_2
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_2
  To Clock:  pll_clktoxphy[2]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_2
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_2
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_2
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_2
  To Clock:  mc_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_2
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_2
  To Clock:  pll_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_2
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC2_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_3_clk_p
  To Clock:  sys_clk0_3_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_3_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_3_clk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_3
  To Clock:  bank1_clkout0_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_3
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_3
  To Clock:  pll_clktoxphy[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_3
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_3
  To Clock:  pll_clktoxphy[2]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_3
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_3
  To Clock:  bank1_xpll0_fifo_rd_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_3
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_3
  To Clock:  mc_clk_xpll_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_3
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_3
  To Clock:  pll_clk_xpll_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_3
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { top_i/blp/axi_noc_mc/inst/MC3_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin



---------------------------------------------------------------------------------------------------
From Clock:  pluserclk0_bufg_in
  To Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/CPMDPLLPCIE0USERCLKINT

Setup :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkwiz_aclk_kernel_00_clk_out1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       29.099ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clkwiz_aclk_kernel_00_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_2
  To Clock:  clkwiz_aclk_kernel_00_clk_out1

Setup :            0  Failing Endpoints,  Worst Slack        3.353ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkwiz_aclk_kernel_00_clk_out1
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_2
  To Clock:  clk_pl_2

Setup :            0  Failing Endpoints,  Worst Slack        2.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkwiz_aclk_kernel_00_clk_out1
  To Clock:  clkwiz_aclk_kernel_00_clk_out1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkwiz_aclk_kernel_01_clk_out1
  To Clock:  clkwiz_aclk_kernel_01_clk_out1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dpll0_clkout1
  To Clock:  dpll0_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dpll0_drp_dclk
  To Clock:  dpll0_drp_dclk

Setup :            0  Failing Endpoints,  Worst Slack        5.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pluserclk0_bufg_in
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  top_i/blp/cips/inst/cpm_0/inst/CPM_INST/CPM_MAIN_INST/PCIE0USERCLKINT
  To Clock:  pluserclk0_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


