// Seed: 3314164186
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    output wand id_8,
    output wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    output wand id_12,
    output wand id_13,
    output supply0 id_14,
    input wor id_15
);
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    input supply0 id_8,
    output wor id_9,
    output wire id_10,
    input wand id_11,
    input tri id_12,
    input uwire id_13,
    output uwire id_14,
    output wor id_15,
    output wor id_16,
    output uwire id_17,
    input tri id_18,
    input wand id_19,
    output supply1 id_20,
    output wand id_21
);
  assign id_14 = id_1;
  wire id_23 = 1 ? 1 : 1;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_19,
      id_12,
      id_2,
      id_12,
      id_13,
      id_19,
      id_6,
      id_9,
      id_11,
      id_8,
      id_6,
      id_14,
      id_6,
      id_12
  );
  assign modCall_1.id_2 = 0;
endmodule
