#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 31 19:33:13 2022
# Process ID: 17432
# Current directory: C:/Vivado_project/RISC_V_mem_rf
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19132 C:\Vivado_project\RISC_V_mem_rf\RISC_V_mem_rf.xpr
# Log file: C:/Vivado_project/RISC_V_mem_rf/vivado.log
# Journal file: C:/Vivado_project/RISC_V_mem_rf\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v} 43
remove_bps -file {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/IM.v} -line 43
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
add_bp {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v} 22
relaunch_sim
remove_bps -file {C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/RISC_V_top.v} -line 22
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
close_sim
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
add_files -norecurse C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/rf.txt
set_property FILE_TYPE {Memory Initialization Files} [get_files C:/Vivado_project/RISC_V_mem_rf/RISC_V_mem_rf.srcs/sources_1/new/rf.txt]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
source RISC_V_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
