#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jan 07 17:24:48 2020
# Process ID: 15656
# Current directory: C:/Users/life/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17892 C:\Users\life\project_1\project_1.xpr
# Log file: C:/Users/life/project_1/vivado.log
# Journal file: C:/Users/life/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/life/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/life/Desktop/packageA00/packageA00.srcs'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/life/Desktop/package_A10/package_A10.srcs'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/life/Desktop/packageA20/packageA20.srcs'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/life/Desktop/packageA22/packageA22.srcs'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/life/Desktop/packageA11/packageA11.srcs'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/life/Desktop/packageA01/packageA01.srcs'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/life/Desktop/project_debouncer/project_debouncer.srcs'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/life/Desktop/project_A21_yeni/project_A21_yeni.srcs'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/Library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/life/Desktop/packageA00/packageA00.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/life/Desktop/package_A10/package_A10.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/life/Desktop/packageA20/packageA20.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/life/Desktop/packageA22/packageA22.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/life/Desktop/packageA11/packageA11.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/life/Desktop/packageA01/packageA01.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/life/Desktop/project_debouncer/project_debouncer.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/life/Desktop/project_A21_yeni/project_A21_yeni.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_main_project.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_main_project_design_A00_wrapper_0_0
design_main_project_design_A10_wrapper_0_1
design_main_project_design_A22_wrapper_0_0
design_main_project_design_A11_wrapper_0_0
design_main_project_design_debouncer_wrapper_0_0
design_main_project_design_A01_wrapper_0_0
design_main_project_design_debouncer_wrapper_0_1
design_main_project_design_debouncer_wrapper_0_2
design_main_project_design_A20_wrapper_0_0
design_main_project_design_yeni_wrapper_0_0

open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 832.660 ; gain = 172.477
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
Adding cell -- xilinx.com:user:design_debouncer_wrapper:1.0 - design_debouncer_wrapper_0
Adding cell -- xilinx.com:user:design_debouncer_wrapper:1.0 - design_debouncer_wrapper_1
Adding cell -- xilinx.com:user:design_debouncer_wrapper:1.0 - design_debouncer_wrapper_2
Adding cell -- xilinx.com:XUP:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:XUP:xup_dff_en_reset:1.0 - dff_A00
Adding cell -- xilinx.com:XUP:xup_dff_en_reset:1.0 - dff_A10
Adding cell -- xilinx.com:XUP:xup_dff_en_reset:1.0 - dff_A20
Adding cell -- xilinx.com:XUP:xup_dff_en_reset:1.0 - dff_A21
Adding cell -- xilinx.com:XUP:xup_dff_en_reset:1.0 - dff_A22
Adding cell -- xilinx.com:XUP:xup_dff_en_reset:1.0 - dff_A11
Adding cell -- xilinx.com:XUP:xup_dff_en_reset:1.0 - dff_A01
Adding cell -- xilinx.com:user:design_A00_wrapper:1.0 - design_A00_wrapper_0
Adding cell -- xilinx.com:user:design_A10_wrapper:1.0 - design_A10_wrapper_0
Adding cell -- xilinx.com:user:design_A20_wrapper:1.0 - design_A20_wrapper_0
Adding cell -- xilinx.com:user:design_A22_wrapper:1.0 - design_A22_wrapper_0
Adding cell -- xilinx.com:user:design_A11_wrapper:1.0 - design_A11_wrapper_0
Adding cell -- xilinx.com:user:design_A01_wrapper:1.0 - design_A01_wrapper_0
Adding cell -- xilinx.com:XUP:xup_2_to_1_mux_vector:1.0 - xup_2_to_1_mux_vector_0
Adding cell -- xilinx.com:XUP:xup_2_to_1_mux_vector:1.0 - xup_2_to_1_mux_vector_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_CR2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:XUP:xup_or3:1.0 - xup_or3_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_CR2_and_CR1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_CR1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:XUP:xup_or3:1.0 - xup_or3_1
Adding cell -- xilinx.com:XUP:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:XUP:xup_or2:1.0 - xup_or2_1
Adding cell -- xilinx.com:XUP:counters:1.0 - counter_NC
Adding cell -- xilinx.com:XUP:counters:1.0 - counters_L2
Adding cell -- xilinx.com:XUP:xup_or2:1.0 - xup_or2_LR2
Adding cell -- xilinx.com:XUP:counters:1.0 - counters_0
Adding cell -- xilinx.com:XUP:xup_or2:1.0 - xup_or2_LR1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:XUP:seg7display:1.0 - seg7display_0
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:XUP:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_1
Adding cell -- xilinx.com:user:design_yeni_wrapper:1.0 - design_yeni_wrapper_0
Adding cell -- xilinx.com:XUP:xup_or5:1.0 - xup_or5_0
Adding cell -- xilinx.com:XUP:xup_or4:1.0 - xup_or4_0
Adding cell -- xilinx.com:XUP:xup_or5:1.0 - xup_or5_1
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_2
Adding cell -- xilinx.com:XUP:xup_or4:1.0 - xup_or4_1
Adding cell -- xilinx.com:XUP:xup_and2:1.0 - xup_and2_3
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /dff_A21/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /dff_A00/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /dff_A10/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /dff_A22/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /dff_A20/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /dff_A11/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /dff_A01/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_or2_1/y(undef) and /counter_NC/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_or2_LR2/y(undef) and /counters_L2/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_or2_LR1/y(undef) and /counters_0/clk(clk)
Successfully read diagram <design_main_project> from BD file <C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 884.445 ; gain = 51.785
create_bd_port -dir O -from 6 -to 0 x
delete_bd_objs [get_bd_ports x]
open_bd_design {C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd}
create_project project_Final_Q1 C:/Users/life/project_Final_Q1 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
set_property  ip_repo_paths  C:/Users/life/Desktop/Library [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/life/Desktop/Library'.
create_bd_design "design_q1"
Wrote  : <C:/Users/life/project_Final_Q1/project_Final_Q1.srcs/sources_1/bd/design_q1/design_q1.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 976.906 ; gain = 0.000
create_bd_port -dir I S0
create_bd_port -dir I S1
create_bd_port -dir I I0
create_bd_port -dir I I1
create_bd_port -dir I I2
create_bd_port -dir I I3
create_bd_port -dir O Y
set_property location {380 3} [get_bd_ports Y]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_inv:1.0 xup_inv_0
endgroup
copy_bd_objs /  [get_bd_cells {xup_inv_0}]
set_property location {-16 -166} [get_bd_ports S0]
connect_bd_net [get_bd_ports S0] [get_bd_pins xup_inv_0/a]
set_property location {-16 -134} [get_bd_ports S1]
connect_bd_net [get_bd_ports S1] [get_bd_pins xup_inv_1/a]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_and2:1.0 xup_and2_0
endgroup
set_property location {2.5 477 -153} [get_bd_cells xup_and2_0]
set_property location {2 470 -22} [get_bd_cells xup_and2_0]
copy_bd_objs /  [get_bd_cells {xup_and2_0}]
copy_bd_objs /  [get_bd_cells {xup_and2_0}]
copy_bd_objs /  [get_bd_cells {xup_and2_0}]
set_property location {2 516 131} [get_bd_cells xup_and2_3]
connect_bd_net [get_bd_ports I3] [get_bd_pins xup_and2_3/b]
set_property location {2 506 33} [get_bd_cells xup_and2_2]
set_property location {2 492 -31} [get_bd_cells xup_and2_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_and2:1.0 xup_and2_4
endgroup
set_property location {2.5 429 -225} [get_bd_cells xup_and2_4]
connect_bd_net [get_bd_pins xup_inv_0/y] [get_bd_pins xup_and2_4/a]
connect_bd_net [get_bd_pins xup_inv_1/y] [get_bd_pins xup_and2_4/b]
set_property location {1 199 -125} [get_bd_cells xup_inv_1]
connect_bd_net [get_bd_pins xup_and2_4/y] [get_bd_pins xup_and2_0/a]
connect_bd_net [get_bd_ports I0] [get_bd_pins xup_and2_0/b]
connect_bd_net [get_bd_ports I1] [get_bd_pins xup_and2_1/b]
connect_bd_net [get_bd_ports I2] [get_bd_pins xup_and2_2/b]
copy_bd_objs /  [get_bd_cells {xup_and2_4}]
set_property location {2 378 -98} [get_bd_cells xup_and2_5]
connect_bd_net [get_bd_pins xup_inv_1/y] [get_bd_pins xup_and2_5/b]
connect_bd_net [get_bd_ports S0] [get_bd_pins xup_and2_5/a]
connect_bd_net [get_bd_pins xup_and2_5/y] [get_bd_pins xup_and2_1/a]
copy_bd_objs /  [get_bd_cells {xup_and2_5}]
set_property location {2 448 31} [get_bd_cells xup_and2_6]
copy_bd_objs /  [get_bd_cells {xup_and2_5}]
set_property location {2 429 130} [get_bd_cells xup_and2_7]
connect_bd_net [get_bd_pins xup_and2_6/y] [get_bd_pins xup_and2_2/a]
connect_bd_net [get_bd_pins xup_and2_7/y] [get_bd_pins xup_and2_3/a]
connect_bd_net [get_bd_ports S1] [get_bd_pins xup_and2_7/b]
connect_bd_net [get_bd_ports S0] [get_bd_pins xup_and2_7/a]
connect_bd_net [get_bd_pins xup_inv_0/y] [get_bd_pins xup_and2_6/a]
set_property location {-6 -124} [get_bd_ports S1]
connect_bd_net [get_bd_ports S1] [get_bd_pins xup_and2_6/b]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_nor2:1.0 xup_nor2_0
endgroup
delete_bd_objs [get_bd_cells xup_nor2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_or2:1.0 xup_or2_0
endgroup
delete_bd_objs [get_bd_cells xup_or2_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:XUP:xup_or4:1.0 xup_or4_0
endgroup
set_property location {4.5 1115 -100} [get_bd_cells xup_or4_0]
connect_bd_net [get_bd_ports Y] [get_bd_pins xup_or4_0/y]
connect_bd_net [get_bd_pins xup_and2_0/y] [get_bd_pins xup_or4_0/a]
connect_bd_net [get_bd_pins xup_and2_1/y] [get_bd_pins xup_or4_0/b]
connect_bd_net [get_bd_pins xup_and2_2/y] [get_bd_pins xup_or4_0/c]
connect_bd_net [get_bd_pins xup_and2_3/y] [get_bd_pins xup_or4_0/d]
save_bd_design
Wrote  : <C:/Users/life/project_Final_Q1/project_Final_Q1.srcs/sources_1/bd/design_q1/design_q1.bd> 
current_project project_1
save_bd_design
Wrote  : <C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/design_main_project.bd> 
Wrote  : <C:/Users/life/project_1/project_1.srcs/sources_1/bd/design_main_project/ui/bd_82565834.ui> 
save_bd_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1059.582 ; gain = 0.000
current_project project_Final_Q1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 07 21:30:55 2020...
