Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Mar  8 20:41:19 2024
| Host         : LAPTOP-D2TRK901 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file camera_vga_display_top_timing_summary_routed.rpt -pb camera_vga_display_top_timing_summary_routed.pb -rpx camera_vga_display_top_timing_summary_routed.rpx -warn_on_violation
| Design       : camera_vga_display_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       64          
DPIR-1     Warning           Asynchronous driver check                                         20          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (12)
6. checking no_output_delay (23)
7. checking multiple_clock (300)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (300)
--------------------------------
 There are 300 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.519        0.000                      0                  935        0.050        0.000                      0                  935        3.000        0.000                       0                   306  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk                                  {0.000 5.000}      10.000          100.000         
  clk_out3_clock_PLL_100_50_25MHz    {0.000 20.000}     40.000          25.000          
  clkfbout_clock_PLL_100_50_25MHz    {0.000 5.000}      10.000          100.000         
sys_clk_pin                          {0.000 5.000}      10.000          100.000         
  clk_out3_clock_PLL_100_50_25MHz_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clock_PLL_100_50_25MHz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out3_clock_PLL_100_50_25MHz         27.519        0.000                      0                  935        0.145        0.000                      0                  935       19.500        0.000                       0                   302  
  clkfbout_clock_PLL_100_50_25MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out3_clock_PLL_100_50_25MHz_1       27.522        0.000                      0                  935        0.145        0.000                      0                  935       19.500        0.000                       0                   302  
  clkfbout_clock_PLL_100_50_25MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clock_PLL_100_50_25MHz_1  clk_out3_clock_PLL_100_50_25MHz         27.519        0.000                      0                  935        0.050        0.000                      0                  935  
clk_out3_clock_PLL_100_50_25MHz    clk_out3_clock_PLL_100_50_25MHz_1       27.519        0.000                      0                  935        0.050        0.000                      0                  935  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                                                                                                   
(none)                             clk_out3_clock_PLL_100_50_25MHz                                       
(none)                             clk_out3_clock_PLL_100_50_25MHz_1                                     
(none)                             clkfbout_clock_PLL_100_50_25MHz                                       
(none)                             clkfbout_clock_PLL_100_50_25MHz_1                                     
(none)                                                                clk_out3_clock_PLL_100_50_25MHz    
(none)                                                                clk_out3_clock_PLL_100_50_25MHz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       27.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.519ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 4.333ns (38.127%)  route 7.032ns (61.873%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.046 r  color_to_gray/line_bram_i_1/O[3]
                         net (fo=1, routed)           1.410    10.457    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.919    37.975    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.975    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                 27.519    

Slack (MET) :             27.576ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 4.354ns (38.495%)  route 6.957ns (61.505%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.067 r  color_to_gray/line_bram_i_1/O[1]
                         net (fo=1, routed)           1.335    10.402    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.916    37.978    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.978    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 27.576    

Slack (MET) :             27.620ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 4.242ns (37.638%)  route 7.028ns (62.362%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.955 r  color_to_gray/line_bram_i_1/O[0]
                         net (fo=1, routed)           1.407    10.362    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    37.982    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 27.620    

Slack (MET) :             27.724ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 4.259ns (38.152%)  route 6.904ns (61.848%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.972 r  color_to_gray/line_bram_i_1/O[2]
                         net (fo=1, routed)           1.283    10.255    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.915    37.979    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                 27.724    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.386    ov7670_setup_module_top/ov767_setup/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.386    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.386    ov7670_setup_module_top/ov767_setup/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.386    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.386    ov7670_setup_module_top/ov767_setup/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.386    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.396ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.385    ov7670_setup_module_top/ov767_setup/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.396    

Slack (MET) :             31.396ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.385    ov7670_setup_module_top/ov767_setup/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.396    

Slack (MET) :             31.396ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.385    ov7670_setup_module_top/ov767_setup/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.376%)  route 0.117ns (38.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.583    -0.598    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X4Y21          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.340    ov7670_setup_module_top/sccb_communication/load_txm_byte[3]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045    -0.295 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.855    -0.835    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X2Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120    -0.440    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.686%)  route 0.249ns (60.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.249    -0.201    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.880    -0.809    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.352    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.584    -0.597    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.410    ov7670_setup_module_top/sccb_communication/D[7]
    SLICE_X6Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.853    -0.837    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.010    -0.574    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.483%)  route 0.113ns (44.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.584    -0.597    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X4Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.343    ov7670_setup_module_top/sccb_communication/D[4]
    SLICE_X3Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.855    -0.835    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X3Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.047    -0.513    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.773%)  route 0.234ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.148    -0.466 r  vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=27, routed)          0.234    -0.233    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.880    -0.809    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.405    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.584%)  route 0.272ns (62.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.272    -0.178    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.353    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.416%)  route 0.274ns (62.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.566    -0.615    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=27, routed)          0.274    -0.177    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.353    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.585    -0.596    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X1Y22          FDRE                                         r  ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.358    ov7670_setup_module_top/sccb_communication/FSM_return_state_reg_n_0_[0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.045    -0.313 r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[0]
    SLICE_X0Y22          FDCE                                         r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.853    -0.837    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X0Y22          FDCE                                         r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.092    -0.491    ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.044%)  route 0.279ns (62.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.566    -0.615    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=27, routed)          0.279    -0.173    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.353    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.539%)  route 0.279ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.557    -0.624    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/Q
                         net (fo=3, routed)           0.279    -0.204    ov7670_setup_module_top/ov7670_setup_rom/Q[5]
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.389    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y21      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y21      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y18     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y18     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y21     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y21     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y21      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y21      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y18     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y18     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y21     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y21     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_PLL_100_50_25MHz
  To Clock:  clkfbout_clock_PLL_100_50_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_PLL_100_50_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       27.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.522ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 4.333ns (38.127%)  route 7.032ns (61.873%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.046 r  color_to_gray/line_bram_i_1/O[3]
                         net (fo=1, routed)           1.410    10.457    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.919    37.979    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                 27.522    

Slack (MET) :             27.579ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 4.354ns (38.495%)  route 6.957ns (61.505%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.067 r  color_to_gray/line_bram_i_1/O[1]
                         net (fo=1, routed)           1.335    10.402    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.916    37.982    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 27.579    

Slack (MET) :             27.623ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 4.242ns (37.638%)  route 7.028ns (62.362%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.955 r  color_to_gray/line_bram_i_1/O[0]
                         net (fo=1, routed)           1.407    10.362    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    37.986    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.986    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 27.623    

Slack (MET) :             27.728ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 4.259ns (38.152%)  route 6.904ns (61.848%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.972 r  color_to_gray/line_bram_i_1/O[2]
                         net (fo=1, routed)           1.283    10.255    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.091    38.898    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.915    37.983    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.983    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                 27.728    

Slack (MET) :             31.259ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.091    38.913    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.389    ov7670_setup_module_top/ov767_setup/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.259    

Slack (MET) :             31.259ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.091    38.913    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.389    ov7670_setup_module_top/ov767_setup/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.259    

Slack (MET) :             31.259ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.091    38.913    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.389    ov7670_setup_module_top/ov767_setup/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.259    

Slack (MET) :             31.400ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.091    38.912    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.388    ov7670_setup_module_top/ov767_setup/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.388    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.400    

Slack (MET) :             31.400ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.091    38.912    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.388    ov7670_setup_module_top/ov767_setup/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.388    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.400    

Slack (MET) :             31.400ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.091    38.912    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.388    ov7670_setup_module_top/ov767_setup/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.388    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.376%)  route 0.117ns (38.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.583    -0.598    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X4Y21          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.340    ov7670_setup_module_top/sccb_communication/load_txm_byte[3]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045    -0.295 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.855    -0.835    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X2Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120    -0.440    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.686%)  route 0.249ns (60.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.249    -0.201    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.880    -0.809    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.352    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.584    -0.597    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.410    ov7670_setup_module_top/sccb_communication/D[7]
    SLICE_X6Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.853    -0.837    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.010    -0.574    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.483%)  route 0.113ns (44.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.584    -0.597    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X4Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.343    ov7670_setup_module_top/sccb_communication/D[4]
    SLICE_X3Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.855    -0.835    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X3Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.047    -0.513    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.773%)  route 0.234ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.148    -0.466 r  vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=27, routed)          0.234    -0.233    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.880    -0.809    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.405    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.584%)  route 0.272ns (62.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.272    -0.178    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.353    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.416%)  route 0.274ns (62.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.566    -0.615    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=27, routed)          0.274    -0.177    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.353    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.585    -0.596    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X1Y22          FDRE                                         r  ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.358    ov7670_setup_module_top/sccb_communication/FSM_return_state_reg_n_0_[0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.045    -0.313 r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[0]
    SLICE_X0Y22          FDCE                                         r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.853    -0.837    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X0Y22          FDCE                                         r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.092    -0.491    ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.044%)  route 0.279ns (62.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.566    -0.615    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=27, routed)          0.279    -0.173    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.353    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.539%)  route 0.279ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.557    -0.624    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/Q
                         net (fo=3, routed)           0.279    -0.204    ov7670_setup_module_top/ov7670_setup_rom/Q[5]
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.389    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock_PLL_100_50_25MHz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y21      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y21      siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y18     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y18     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y21     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y21     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y21      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y21      siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y24     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y17     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y18     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y18     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y21     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y21     buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_PLL_100_50_25MHz_1
  To Clock:  clkfbout_clock_PLL_100_50_25MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_PLL_100_50_25MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_PLL_100_50_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       27.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.519ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 4.333ns (38.127%)  route 7.032ns (61.873%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.046 r  color_to_gray/line_bram_i_1/O[3]
                         net (fo=1, routed)           1.410    10.457    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.919    37.975    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.975    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                 27.519    

Slack (MET) :             27.576ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 4.354ns (38.495%)  route 6.957ns (61.505%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.067 r  color_to_gray/line_bram_i_1/O[1]
                         net (fo=1, routed)           1.335    10.402    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.916    37.978    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.978    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 27.576    

Slack (MET) :             27.620ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 4.242ns (37.638%)  route 7.028ns (62.362%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.955 r  color_to_gray/line_bram_i_1/O[0]
                         net (fo=1, routed)           1.407    10.362    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    37.982    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 27.620    

Slack (MET) :             27.724ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 4.259ns (38.152%)  route 6.904ns (61.848%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.972 r  color_to_gray/line_bram_i_1/O[2]
                         net (fo=1, routed)           1.283    10.255    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.915    37.979    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                 27.724    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.386    ov7670_setup_module_top/ov767_setup/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.386    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.386    ov7670_setup_module_top/ov767_setup/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.386    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.386    ov7670_setup_module_top/ov767_setup/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.386    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.396ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.385    ov7670_setup_module_top/ov767_setup/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.396    

Slack (MET) :             31.396ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.385    ov7670_setup_module_top/ov767_setup/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.396    

Slack (MET) :             31.396ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.385    ov7670_setup_module_top/ov767_setup/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.376%)  route 0.117ns (38.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.583    -0.598    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X4Y21          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.340    ov7670_setup_module_top/sccb_communication/load_txm_byte[3]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045    -0.295 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.855    -0.835    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X2Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120    -0.346    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.686%)  route 0.249ns (60.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.249    -0.201    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.880    -0.809    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
                         clock uncertainty            0.095    -0.440    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.257    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.584    -0.597    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.410    ov7670_setup_module_top/sccb_communication/D[7]
    SLICE_X6Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.853    -0.837    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.010    -0.480    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.483%)  route 0.113ns (44.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.584    -0.597    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X4Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.343    ov7670_setup_module_top/sccb_communication/D[4]
    SLICE_X3Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.855    -0.835    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X3Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.047    -0.419    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.773%)  route 0.234ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.148    -0.466 r  vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=27, routed)          0.234    -0.233    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.880    -0.809    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
                         clock uncertainty            0.095    -0.440    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.310    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.584%)  route 0.272ns (62.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.272    -0.178    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.095    -0.441    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.258    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.416%)  route 0.274ns (62.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.566    -0.615    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=27, routed)          0.274    -0.177    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.095    -0.441    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.258    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.585    -0.596    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X1Y22          FDRE                                         r  ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.358    ov7670_setup_module_top/sccb_communication/FSM_return_state_reg_n_0_[0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.045    -0.313 r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[0]
    SLICE_X0Y22          FDCE                                         r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.853    -0.837    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X0Y22          FDCE                                         r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.092    -0.397    ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.044%)  route 0.279ns (62.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.566    -0.615    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=27, routed)          0.279    -0.173    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.095    -0.441    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.258    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.539%)  route 0.279ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.557    -0.624    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/Q
                         net (fo=3, routed)           0.279    -0.204    ov7670_setup_module_top/ov7670_setup_rom/Q[5]
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.095    -0.477    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.294    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       27.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.519ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 4.333ns (38.127%)  route 7.032ns (61.873%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.046 r  color_to_gray/line_bram_i_1/O[3]
                         net (fo=1, routed)           1.410    10.457    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.919    37.975    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.975    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                 27.519    

Slack (MET) :             27.576ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 4.354ns (38.495%)  route 6.957ns (61.505%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.067 r  color_to_gray/line_bram_i_1/O[1]
                         net (fo=1, routed)           1.335    10.402    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.916    37.978    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.978    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 27.576    

Slack (MET) :             27.620ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 4.242ns (37.638%)  route 7.028ns (62.362%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.955 r  color_to_gray/line_bram_i_1/O[0]
                         net (fo=1, routed)           1.407    10.362    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.912    37.982    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.982    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                 27.620    

Slack (MET) :             27.724ns  (required time - arrival time)
  Source:                 buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        11.163ns  (logic 4.259ns (38.152%)  route 6.904ns (61.848%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.497 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.604    -0.908    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    -0.026 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.473     2.447    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[6].ram.ram_doutb[5]
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.571 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.571    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X48Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     2.809 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     3.634    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X49Y18         LUT5 (Prop_lut5_I4_O)        0.298     3.932 r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=11, routed)          1.257     5.188    color_to_gray/doutb[8]
    SLICE_X45Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.312 r  color_to_gray/dout2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     5.312    color_to_gray/dout2__0_carry_i_6_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.862 r  color_to_gray/dout2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.862    color_to_gray/dout2__0_carry_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.084 r  color_to_gray/dout2__0_carry__0/O[0]
                         net (fo=1, routed)           0.403     6.487    color_to_gray/C[6]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.299     6.786 r  color_to_gray/line_bram_i_11/O
                         net (fo=1, routed)           0.000     6.786    color_to_gray/line_bram_i_11_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.366 r  color_to_gray/line_bram_i_4/O[2]
                         net (fo=1, routed)           0.664     8.030    color_to_gray/PCOUT[7]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.733 r  color_to_gray/line_bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.733    color_to_gray/line_bram_i_2_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.972 r  color_to_gray/line_bram_i_1/O[2]
                         net (fo=1, routed)           1.283    10.255    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.493    38.497    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492    38.989    
                         clock uncertainty           -0.095    38.894    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.915    37.979    line_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.979    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                 27.724    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[29]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.386    ov7670_setup_module_top/ov767_setup/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.386    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[30]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.386    ov7670_setup_module_top/ov767_setup/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         38.386    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.255ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.049ns  (logic 2.950ns (36.651%)  route 5.099ns (63.349%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          1.009     7.131    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.436    38.441    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y27          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[31]/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.095    38.910    
    SLICE_X8Y27          FDRE (Setup_fdre_C_R)       -0.524    38.386    ov7670_setup_module_top/ov767_setup/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         38.386    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                 31.255    

Slack (MET) :             31.396ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[25]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.385    ov7670_setup_module_top/ov767_setup/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.396    

Slack (MET) :             31.396ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[26]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.385    ov7670_setup_module_top/ov767_setup/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.396    

Slack (MET) :             31.396ns  (required time - arrival time)
  Source:                 ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.950ns (37.309%)  route 4.957ns (62.691%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.594    -0.918    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.536 r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[9]
                         net (fo=4, routed)           1.678     3.214    ov7670_setup_module_top/ov7670_setup_rom/DOADO[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.124     3.338 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7/O
                         net (fo=1, routed)           0.426     3.764    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_7_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     3.888 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6/O
                         net (fo=1, routed)           0.680     4.568    ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_6_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     4.692 f  ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=7, routed)           1.306     5.998    ov7670_setup_module_top/ov767_setup/timer_reg[0]_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  ov7670_setup_module_top/ov767_setup/timer[31]_i_1/O
                         net (fo=25, routed)          0.867     6.989    ov7670_setup_module_top/ov767_setup/timer[31]_i_1_n_0
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    35.332 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    36.914    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.435    38.440    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X8Y26          FDRE                                         r  ov7670_setup_module_top/ov767_setup/timer_reg[27]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.095    38.909    
    SLICE_X8Y26          FDRE (Setup_fdre_C_R)       -0.524    38.385    ov7670_setup_module_top/ov767_setup/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         38.385    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                 31.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.376%)  route 0.117ns (38.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.583    -0.598    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X4Y21          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.340    ov7670_setup_module_top/sccb_communication/load_txm_byte[3]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045    -0.295 r  ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    ov7670_setup_module_top/sccb_communication/load_txm_byte[4]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.855    -0.835    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X2Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120    -0.346    ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.686%)  route 0.249ns (60.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.249    -0.201    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.880    -0.809    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
                         clock uncertainty            0.095    -0.440    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.257    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.584    -0.597    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X7Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.410    ov7670_setup_module_top/sccb_communication/D[7]
    SLICE_X6Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.853    -0.837    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X6Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.010    -0.480    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.483%)  route 0.113ns (44.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.584    -0.597    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X4Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.343    ov7670_setup_module_top/sccb_communication/D[4]
    SLICE_X3Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.855    -0.835    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X3Y20          FDRE                                         r  ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
                         clock pessimism              0.274    -0.560    
                         clock uncertainty            0.095    -0.466    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.047    -0.419    ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.773%)  route 0.234ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.148    -0.466 r  vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=27, routed)          0.234    -0.233    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.880    -0.809    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
                         clock uncertainty            0.095    -0.440    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.310    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.584%)  route 0.272ns (62.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.567    -0.614    vga_control/clk_out3
    SLICE_X54Y2          FDCE                                         r  vga_control/read_RAM_address_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  vga_control/read_RAM_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.272    -0.178    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.095    -0.441    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.258    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.416%)  route 0.274ns (62.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.566    -0.615    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=27, routed)          0.274    -0.177    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.095    -0.441    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.258    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.585    -0.596    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X1Y22          FDRE                                         r  ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.358    ov7670_setup_module_top/sccb_communication/FSM_return_state_reg_n_0_[0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.045    -0.313 r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[0]
    SLICE_X0Y22          FDCE                                         r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.853    -0.837    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X0Y22          FDCE                                         r  ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.092    -0.397    ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.044%)  route 0.279ns (62.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.566    -0.615    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=27, routed)          0.279    -0.173    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.879    -0.810    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.095    -0.441    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.258    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz_1 rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.539%)  route 0.279ns (66.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.557    -0.624    ov7670_setup_module_top/ov767_setup/clk_out3
    SLICE_X9Y20          FDCE                                         r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[5]/Q
                         net (fo=3, routed)           0.279    -0.204    ov7670_setup_module_top/ov7670_setup_rom/Q[5]
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    ov7670_setup_module_top/ov7670_setup_rom/clk_out3
    RAMB18_X0Y8          RAMB18E1                                     r  ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.095    -0.477    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.294    ov7670_setup_module_top/ov7670_setup_rom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.090    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 1.580ns (15.206%)  route 8.812ns (84.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.691    10.392    ov7670_read/reset
    SLICE_X40Y19         FDCE                                         f  ov7670_read/save_address_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 1.580ns (15.206%)  route 8.812ns (84.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.691    10.392    ov7670_read/reset
    SLICE_X40Y19         FDCE                                         f  ov7670_read/save_address_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 1.580ns (15.206%)  route 8.812ns (84.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.691    10.392    ov7670_read/reset
    SLICE_X40Y19         FDCE                                         f  ov7670_read/save_address_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 1.580ns (15.206%)  route 8.812ns (84.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.691    10.392    ov7670_read/reset
    SLICE_X40Y19         FDCE                                         f  ov7670_read/save_address_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.387ns  (logic 1.580ns (15.212%)  route 8.807ns (84.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.687    10.387    ov7670_read/reset
    SLICE_X41Y19         FDCE                                         f  ov7670_read/save_address_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.387ns  (logic 1.580ns (15.212%)  route 8.807ns (84.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.687    10.387    ov7670_read/reset
    SLICE_X41Y19         FDCE                                         f  ov7670_read/save_address_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.387ns  (logic 1.580ns (15.212%)  route 8.807ns (84.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.687    10.387    ov7670_read/reset
    SLICE_X41Y19         FDCE                                         f  ov7670_read/save_address_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.387ns  (logic 1.580ns (15.212%)  route 8.807ns (84.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.687    10.387    ov7670_read/reset
    SLICE_X41Y19         FDCE                                         f  ov7670_read/save_address_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.341ns  (logic 1.580ns (15.281%)  route 8.761ns (84.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.640    10.341    ov7670_read/reset
    SLICE_X40Y20         FDCE                                         f  ov7670_read/save_address_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ov7670_read/save_address_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.341ns  (logic 1.580ns (15.281%)  route 8.761ns (84.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         3.640    10.341    ov7670_read/reset
    SLICE_X40Y20         FDCE                                         f  ov7670_read/save_address_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[14]/C
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/d_latch_reg[14]/Q
                         net (fo=1, routed)           0.054     0.195    ov7670_read/d_latch[14]
    SLICE_X33Y26         FDCE                                         r  ov7670_read/save_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.338%)  route 0.108ns (45.662%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[15]/C
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/d_latch_reg[15]/Q
                         net (fo=1, routed)           0.108     0.236    ov7670_read/d_latch[15]
    SLICE_X33Y26         FDCE                                         r  ov7670_read/save_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[8]/C
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/d_latch_reg[8]/Q
                         net (fo=1, routed)           0.116     0.244    ov7670_read/d_latch[8]
    SLICE_X33Y26         FDCE                                         r  ov7670_read/save_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[13]/C
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/d_latch_reg[13]/Q
                         net (fo=1, routed)           0.124     0.252    ov7670_read/d_latch[13]
    SLICE_X33Y26         FDCE                                         r  ov7670_read/save_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[12]/C
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/d_latch_reg[12]/Q
                         net (fo=1, routed)           0.118     0.259    ov7670_read/d_latch[12]
    SLICE_X33Y26         FDCE                                         r  ov7670_read/save_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[10]/C
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/d_latch_reg[10]/Q
                         net (fo=1, routed)           0.120     0.261    ov7670_read/d_latch[10]
    SLICE_X33Y33         FDCE                                         r  ov7670_read/save_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[1]/C
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/d_latch_reg[1]/Q
                         net (fo=2, routed)           0.129     0.270    ov7670_read/d_latch[1]
    SLICE_X33Y33         FDCE                                         r  ov7670_read/save_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/d_latch_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE                         0.000     0.000 r  ov7670_read/d_latch_reg[7]/C
    SLICE_X32Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/d_latch_reg[7]/Q
                         net (fo=2, routed)           0.130     0.271    ov7670_read/d_latch[7]
    SLICE_X33Y26         FDCE                                         r  ov7670_read/save_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[0]/C
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[0]/Q
                         net (fo=3, routed)           0.097     0.238    ov7670_read/save_address_next_reg[0]
    SLICE_X41Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ov7670_read/save_address_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    ov7670_read/save_address_reg[0]_i_1_n_0
    SLICE_X41Y19         FDCE                                         r  ov7670_read/save_address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_read/save_address_next_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ov7670_read/save_address_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE                         0.000     0.000 r  ov7670_read/save_address_next_reg[12]/C
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_next_reg[12]/Q
                         net (fo=2, routed)           0.097     0.238    ov7670_read/save_address_next_reg[12]
    SLICE_X41Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ov7670_read/save_address_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.283    ov7670_read/save_address_reg[12]_i_1_n_0
    SLICE_X41Y22         FDCE                                         r  ov7670_read/save_address_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 3.604ns (43.990%)  route 4.589ns (56.010%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         2.927    20.415    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508    23.923 f  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.923    ov7670_xclk
    M18                                                               f  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/ready_display_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ready_display
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 3.977ns (42.945%)  route 5.284ns (57.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.621    -0.891    system_control_fsm/clk_out3
    SLICE_X7Y21          FDRE                                         r  system_control_fsm/ready_display_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  system_control_fsm/ready_display_reg_reg/Q
                         net (fo=1, routed)           5.284     4.850    ready_display_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.371 r  ready_display_OBUF_inst/O
                         net (fo=0)                   0.000     8.371    ready_display
    L1                                                                r  ready_display (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 4.021ns (50.451%)  route 3.949ns (49.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.572    -0.940    vga_control/clk_out3
    SLICE_X56Y1          FDRE                                         r  vga_control/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga_control/vsync_reg_reg/Q
                         net (fo=1, routed)           3.949     3.528    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     7.031 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.031    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 3.953ns (50.455%)  route 3.881ns (49.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.572    -0.940    vga_control/clk_out3
    SLICE_X51Y1          FDRE                                         r  vga_control/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  vga_control/hsync_reg_reg/Q
                         net (fo=1, routed)           3.881     3.398    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.894 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.894    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 4.108ns (64.303%)  route 2.281ns (35.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.626    -0.886    system_control_fsm/clk_out3
    SLICE_X3Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  system_control_fsm/control_state_reg_reg[5]/Q
                         net (fo=1, routed)           2.281     1.814    control_state_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689     5.504 r  control_state_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.504    control_state[5]
    U15                                                               r  control_state[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 3.986ns (63.196%)  route 2.321ns (36.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.624    -0.888    system_control_fsm/clk_out3
    SLICE_X3Y21          FDRE                                         r  system_control_fsm/control_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  system_control_fsm/control_state_reg_reg[1]/Q
                         net (fo=1, routed)           2.321     1.890    control_state_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.419 r  control_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.419    control_state[1]
    E19                                                               r  control_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 4.048ns (64.930%)  route 2.187ns (35.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.565    -0.947    vga_control/clk_out3
    SLICE_X8Y37          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.518    -0.429 r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.187     1.758    lopt_10
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.289 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.289    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 3.961ns (64.907%)  route 2.141ns (35.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.626    -0.886    system_control_fsm/clk_out3
    SLICE_X3Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  system_control_fsm/control_state_reg_reg[0]/Q
                         net (fo=1, routed)           2.141     1.712    control_state_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.217 r  control_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.217    control_state[0]
    U16                                                               r  control_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.087ns  (logic 4.023ns (66.094%)  route 2.064ns (33.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.566    -0.946    vga_control/clk_out3
    SLICE_X8Y38          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           2.064     1.636    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.142 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.142    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 4.020ns (66.809%)  route 1.997ns (33.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X8Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           1.997     1.568    vga_blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.070 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.070    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.235ns (50.196%)  route 1.225ns (49.804%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.739    -0.442    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     0.767 r  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.767    ov7670_xclk
    M18                                                               r  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sioc_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 1.343ns (82.615%)  route 0.283ns (17.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.585    -0.596    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X1Y21          FDRE                                         r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/Q
                         net (fo=1, routed)           0.283    -0.173    sioc_to_ov7670_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.202     1.029 r  sioc_to_ov7670_OBUF_inst/O
                         net (fo=0)                   0.000     1.029    sioc_to_ov7670
    R18                                                               r  sioc_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.366ns (82.680%)  route 0.286ns (17.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.592    -0.589    vga_control/clk_out3
    SLICE_X0Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_control/vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           0.286    -0.162    vga_blue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.063 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.063    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 siod_to_ov7670_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            siod_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.025ns (61.525%)  route 0.641ns (38.475%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.585    -0.596    ov7670_xclk_OBUF
    SLICE_X2Y21          FDRE                                         r  siod_to_ov7670_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  siod_to_ov7670_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.641     0.193    siod_to_ov7670_TRI
    P18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.070 r  siod_to_ov7670_OBUFT_inst/O
                         net (fo=0)                   0.000     1.070    siod_to_ov7670
    P18                                                               r  siod_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.351ns (80.494%)  route 0.327ns (19.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.587    -0.594    system_control_fsm/clk_out3
    SLICE_X3Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  system_control_fsm/control_state_reg_reg[3]/Q
                         net (fo=1, routed)           0.327    -0.126    control_state_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.084 r  control_state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.084    control_state[3]
    V19                                                               r  control_state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 1.338ns (79.733%)  route 0.340ns (20.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.590    -0.591    vga_control/clk_out3
    SLICE_X0Y33          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  vga_control/vga_red_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.340    -0.110    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.086 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.086    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.363ns (80.841%)  route 0.323ns (19.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.323    -0.126    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.095 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.095    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.366ns (80.734%)  route 0.326ns (19.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.587    -0.594    system_control_fsm/clk_out3
    SLICE_X2Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  system_control_fsm/control_state_reg_reg[2]/Q
                         net (fo=1, routed)           0.326    -0.104    control_state_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.098 r  control_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.098    control_state[2]
    U19                                                               r  control_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.351ns (78.251%)  route 0.375ns (21.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.587    -0.594    system_control_fsm/clk_out3
    SLICE_X3Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  system_control_fsm/control_state_reg_reg[4]/Q
                         net (fo=1, routed)           0.375    -0.078    control_state_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.132 r  control_state_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.132    control_state[4]
    W18                                                               r  control_state[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.366ns (79.084%)  route 0.361ns (20.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.593    -0.588    vga_control/clk_out3
    SLICE_X0Y38          FDCE                                         r  vga_control/vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_control/vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.361    -0.086    vga_blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.139 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.139    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clock_PLL_100_50_25MHz_1
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 3.604ns (43.990%)  route 4.589ns (56.010%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    15.731 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    17.392    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 f  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         2.927    20.415    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.508    23.923 f  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.923    ov7670_xclk
    M18                                                               f  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/ready_display_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ready_display
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 3.977ns (42.945%)  route 5.284ns (57.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.621    -0.891    system_control_fsm/clk_out3
    SLICE_X7Y21          FDRE                                         r  system_control_fsm/ready_display_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  system_control_fsm/ready_display_reg_reg/Q
                         net (fo=1, routed)           5.284     4.850    ready_display_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.371 r  ready_display_OBUF_inst/O
                         net (fo=0)                   0.000     8.371    ready_display
    L1                                                                r  ready_display (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 4.021ns (50.451%)  route 3.949ns (49.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.572    -0.940    vga_control/clk_out3
    SLICE_X56Y1          FDRE                                         r  vga_control/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  vga_control/vsync_reg_reg/Q
                         net (fo=1, routed)           3.949     3.528    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     7.031 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     7.031    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.834ns  (logic 3.953ns (50.455%)  route 3.881ns (49.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.572    -0.940    vga_control/clk_out3
    SLICE_X51Y1          FDRE                                         r  vga_control/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  vga_control/hsync_reg_reg/Q
                         net (fo=1, routed)           3.881     3.398    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.894 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.894    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 4.108ns (64.303%)  route 2.281ns (35.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.626    -0.886    system_control_fsm/clk_out3
    SLICE_X3Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.419    -0.467 r  system_control_fsm/control_state_reg_reg[5]/Q
                         net (fo=1, routed)           2.281     1.814    control_state_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689     5.504 r  control_state_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.504    control_state[5]
    U15                                                               r  control_state[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 3.986ns (63.196%)  route 2.321ns (36.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.624    -0.888    system_control_fsm/clk_out3
    SLICE_X3Y21          FDRE                                         r  system_control_fsm/control_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  system_control_fsm/control_state_reg_reg[1]/Q
                         net (fo=1, routed)           2.321     1.890    control_state_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.419 r  control_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.419    control_state[1]
    E19                                                               r  control_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.235ns  (logic 4.048ns (64.930%)  route 2.187ns (35.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.565    -0.947    vga_control/clk_out3
    SLICE_X8Y37          FDCE                                         r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.518    -0.429 r  vga_control/vga_red_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.187     1.758    lopt_10
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.289 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.289    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 3.961ns (64.907%)  route 2.141ns (35.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.626    -0.886    system_control_fsm/clk_out3
    SLICE_X3Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  system_control_fsm/control_state_reg_reg[0]/Q
                         net (fo=1, routed)           2.141     1.712    control_state_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.217 r  control_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.217    control_state[0]
    U16                                                               r  control_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.087ns  (logic 4.023ns (66.094%)  route 2.064ns (33.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.566    -0.946    vga_control/clk_out3
    SLICE_X8Y38          FDCE                                         r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518    -0.428 r  vga_control/vga_red_reg_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           2.064     1.636    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.142 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.142    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 4.020ns (66.809%)  route 1.997ns (33.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.564    -0.948    vga_control/clk_out3
    SLICE_X8Y35          FDCE                                         r  vga_control/vga_red_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.518    -0.430 r  vga_control/vga_red_reg_reg[3]/Q
                         net (fo=1, routed)           1.997     1.568    vga_blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.070 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.070    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.235ns (50.196%)  route 1.225ns (49.804%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.739    -0.442    ov7670_xclk_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     0.767 r  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.767    ov7670_xclk
    M18                                                               r  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sioc_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 1.343ns (82.615%)  route 0.283ns (17.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.585    -0.596    ov7670_setup_module_top/sccb_communication/clk_out3
    SLICE_X1Y21          FDRE                                         r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  ov7670_setup_module_top/sccb_communication/SIOC_reg_reg/Q
                         net (fo=1, routed)           0.283    -0.173    sioc_to_ov7670_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.202     1.029 r  sioc_to_ov7670_OBUF_inst/O
                         net (fo=0)                   0.000     1.029    sioc_to_ov7670
    R18                                                               r  sioc_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.366ns (82.680%)  route 0.286ns (17.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.592    -0.589    vga_control/clk_out3
    SLICE_X0Y37          FDCE                                         r  vga_control/vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_control/vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           0.286    -0.162    vga_blue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.063 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.063    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 siod_to_ov7670_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            siod_to_ov7670
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.666ns  (logic 1.025ns (61.525%)  route 0.641ns (38.475%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.585    -0.596    ov7670_xclk_OBUF
    SLICE_X2Y21          FDRE                                         r  siod_to_ov7670_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  siod_to_ov7670_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.641     0.193    siod_to_ov7670_TRI
    P18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.070 r  siod_to_ov7670_OBUFT_inst/O
                         net (fo=0)                   0.000     1.070    siod_to_ov7670
    P18                                                               r  siod_to_ov7670 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.679ns  (logic 1.351ns (80.494%)  route 0.327ns (19.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.587    -0.594    system_control_fsm/clk_out3
    SLICE_X3Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  system_control_fsm/control_state_reg_reg[3]/Q
                         net (fo=1, routed)           0.327    -0.126    control_state_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.084 r  control_state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.084    control_state[3]
    V19                                                               r  control_state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 1.338ns (79.733%)  route 0.340ns (20.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.590    -0.591    vga_control/clk_out3
    SLICE_X0Y33          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  vga_control/vga_red_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.340    -0.110    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.086 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.086    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.363ns (80.841%)  route 0.323ns (19.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.591    -0.590    vga_control/clk_out3
    SLICE_X0Y35          FDCE                                         r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_control/vga_red_reg_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.323    -0.126    lopt_1
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.095 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.095    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.366ns (80.734%)  route 0.326ns (19.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.587    -0.594    system_control_fsm/clk_out3
    SLICE_X2Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  system_control_fsm/control_state_reg_reg[2]/Q
                         net (fo=1, routed)           0.326    -0.104    control_state_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.098 r  control_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.098    control_state[2]
    U19                                                               r  control_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_control_fsm/control_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            control_state[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.351ns (78.251%)  route 0.375ns (21.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.587    -0.594    system_control_fsm/clk_out3
    SLICE_X3Y19          FDRE                                         r  system_control_fsm/control_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  system_control_fsm/control_state_reg_reg[4]/Q
                         net (fo=1, routed)           0.375    -0.078    control_state_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.132 r  control_state_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.132    control_state[4]
    W18                                                               r  control_state[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/vga_red_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.366ns (79.084%)  route 0.361ns (20.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.593    -0.588    vga_control/clk_out3
    SLICE_X0Y38          FDCE                                         r  vga_control/vga_red_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_control/vga_red_reg_reg[0]/Q
                         net (fo=1, routed)           0.361    -0.086    vga_blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.139 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.139    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_PLL_100_50_25MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_PLL_100_50_25MHz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_PLL_100_50_25MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clkfbout_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clock_PLL_100_50_25MHz/inst/clkfbout_buf_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Max Delay           914 Endpoints
Min Delay           914 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.580ns (12.651%)  route 10.911ns (87.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.790    12.491    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y4          FDCE                                         f  vga_control/read_RAM_address_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y4          FDCE                                         r  vga_control/read_RAM_address_reg_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.580ns (12.651%)  route 10.911ns (87.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.790    12.491    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y4          FDCE                                         f  vga_control/read_RAM_address_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y4          FDCE                                         r  vga_control/read_RAM_address_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.580ns (12.651%)  route 10.911ns (87.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.790    12.491    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y4          FDCE                                         f  vga_control/read_RAM_address_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y4          FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.608%)  route 0.353ns (73.392%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[5]/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[5]/Q
                         net (fo=27, routed)          0.353     0.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.840%)  route 0.367ns (74.160%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[1]/C
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[1]/Q
                         net (fo=27, routed)          0.367     0.495    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.128ns (25.782%)  route 0.368ns (74.218%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[3]/C
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[3]/Q
                         net (fo=27, routed)          0.368     0.496    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.869    -0.820    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.753%)  route 0.389ns (75.247%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[9]/C
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_data_reg_reg[9]/Q
                         net (fo=19, routed)          0.389     0.517    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.030%)  route 0.381ns (72.970%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[6]/C
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[6]/Q
                         net (fo=19, routed)          0.381     0.522    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.438%)  route 0.392ns (73.562%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[10]/C
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.392     0.533    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.128ns (23.986%)  route 0.406ns (76.014%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[9]/C
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[9]/Q
                         net (fo=27, routed)          0.406     0.534    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.109%)  route 0.399ns (73.891%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[8]/C
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[8]/Q
                         net (fo=27, routed)          0.399     0.540    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.376%)  route 0.420ns (76.624%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[7]/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[7]/Q
                         net (fo=27, routed)          0.420     0.548    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.677%)  route 0.408ns (74.323%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[2]/C
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[2]/Q
                         net (fo=27, routed)          0.408     0.549    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clock_PLL_100_50_25MHz_1

Max Delay           914 Endpoints
Min Delay           914 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.580ns (12.651%)  route 10.911ns (87.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.790    12.491    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y4          FDCE                                         f  vga_control/read_RAM_address_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y4          FDCE                                         r  vga_control/read_RAM_address_reg_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.580ns (12.651%)  route 10.911ns (87.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.790    12.491    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y4          FDCE                                         f  vga_control/read_RAM_address_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y4          FDCE                                         r  vga_control/read_RAM_address_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.580ns (12.651%)  route 10.911ns (87.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.790    12.491    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y4          FDCE                                         f  vga_control/read_RAM_address_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y4          FDCE                                         r  vga_control/read_RAM_address_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_control/read_RAM_address_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.357ns  (logic 1.580ns (12.788%)  route 10.777ns (87.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=26, routed)          5.120     6.577    ov7670_read/reset_IBUF
    SLICE_X7Y21          LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  ov7670_read/CONTROL_FSM_state[2]_i_2/O
                         net (fo=146, routed)         5.656    12.357    vga_control/vga_red_reg_reg[3]_0
    SLICE_X54Y3          FDCE                                         f  vga_control/read_RAM_address_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         1.452    -1.543    vga_control/clk_out3
    SLICE_X54Y3          FDCE                                         r  vga_control/read_RAM_address_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.608%)  route 0.353ns (73.392%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[5]/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[5]/Q
                         net (fo=27, routed)          0.353     0.481    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.840%)  route 0.367ns (74.160%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[1]/C
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[1]/Q
                         net (fo=27, routed)          0.367     0.495    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.128ns (25.782%)  route 0.368ns (74.218%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[3]/C
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[3]/Q
                         net (fo=27, routed)          0.368     0.496    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.869    -0.820    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.753%)  route 0.389ns (75.247%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[9]/C
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_data_reg_reg[9]/Q
                         net (fo=19, routed)          0.389     0.517    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.866    -0.823    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.030%)  route 0.381ns (72.970%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE                         0.000     0.000 r  ov7670_read/save_data_reg_reg[6]/C
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_data_reg_reg[6]/Q
                         net (fo=19, routed)          0.381     0.522    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.871    -0.818    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.438%)  route 0.392ns (73.562%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[10]/C
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[10]/Q
                         net (fo=27, routed)          0.392     0.533    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.128ns (23.986%)  route 0.406ns (76.014%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[9]/C
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[9]/Q
                         net (fo=27, routed)          0.406     0.534    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.109%)  route 0.399ns (73.891%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[8]/C
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[8]/Q
                         net (fo=27, routed)          0.399     0.540    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.128ns (23.376%)  route 0.420ns (76.624%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[7]/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ov7670_read/save_address_reg_reg[7]/Q
                         net (fo=27, routed)          0.420     0.548    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 ov7670_read/save_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clock_PLL_100_50_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.677%)  route 0.408ns (74.323%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE                         0.000     0.000 r  ov7670_read/save_address_reg_reg[2]/C
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ov7670_read/save_address_reg_reg[2]/Q
                         net (fo=27, routed)          0.408     0.549    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_PLL_100_50_25MHz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_PLL_100_50_25MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_PLL_100_50_25MHz/inst/clk_in1_clock_PLL_100_50_25MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=301, routed)         0.863    -0.826    buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





