//=====================================================
// 4-Bit Ring Counter
//=====================================================

module ring_counter(
    input clk,
    input rst,
    output reg [3:0] q
);

always @(posedge clk or posedge rst)
begin
    if (rst)
        q <= 4'b0001;          // Initialize first bit HIGH
    else
        q <= {q[2:0], q[3]};   // Rotate left
end

endmodule