Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Feb 22 14:01:53 2019
| Host             : DESKTOP-P1VCJHC running 64-bit major release  (build 9200)
| Command          : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
| Design           : design_2_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.462        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.279        |
| Device Static (W)        | 0.183        |
| Total Off-Chip Power (W) | 0.001        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 56.6         |
| Junction Temperature (C) | 53.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.059 |       17 |       --- |             --- |
| Slice Logic              |     0.017 |    19735 |       --- |             --- |
|   LUT as Logic           |     0.013 |     6426 |     53200 |           12.08 |
|   CARRY4                 |     0.001 |      369 |     13300 |            2.77 |
|   Register               |    <0.001 |     9398 |    106400 |            8.83 |
|   LUT as Shift Register  |    <0.001 |      526 |     17400 |            3.02 |
|   LUT as Distributed RAM |    <0.001 |      108 |     17400 |            0.62 |
|   F7/F8 Muxes            |    <0.001 |      464 |     53200 |            0.87 |
|   Others                 |     0.000 |      927 |       --- |             --- |
| Signals                  |     0.023 |    14507 |       --- |             --- |
| Block RAM                |     0.337 |      101 |       140 |           72.14 |
| MMCM                     |     0.213 |        2 |         4 |           50.00 |
| I/O                      |     0.099 |       59 |       200 |           29.50 |
| PS7                      |     1.530 |        1 |       --- |             --- |
| Static Power             |     0.183 |          |           |                 |
| Total                    |     2.462 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.441 |       0.415 |      0.026 |
| Vccaux    |       1.800 |     0.156 |       0.137 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.019 |       0.018 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.040 |       0.030 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.760 |       0.719 |      0.041 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+
| Clock                                                   | Domain                                                                        | Constraint (ns) |
+---------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                              | design_2_i/Processing_System/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_out1_design_2_clk_wiz_0_0                           | design_2_i/ADC_Controller/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0        |             2.0 |
| clk_out1_design_2_clk_wiz_0_0                           | design_2_i/ADC_Controller/util_ds_buf_0/U0/OBUF_DS_N[0]                       |             2.0 |
| clk_out1_design_2_clk_wiz_0_0                           | design_2_i/ADC_Controller/util_ds_buf_0/U0/OBUF_DS_P[0]                       |             2.0 |
| clk_out1_design_2_clk_wiz_0_1                           | design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1                       |            10.0 |
| clk_out2_design_2_clk_wiz_0_1                           | design_2_i/clk_wiz_0/inst/clk_out2                                            |            10.0 |
| clk_out2_design_2_clk_wiz_0_1                           | design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_1                       |            10.0 |
| clkfbout_design_2_clk_wiz_0_0                           | design_2_i/ADC_Controller/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_0        |            10.0 |
| clkfbout_design_2_clk_wiz_0_1                           | design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_1                       |            10.0 |
| design_2_i/ADC_Controller/util_ds_buf_2/U0/IBUF_OUT[15] | design_2_i/Comblock_PL/ADC_Decimator_0/U0/Decimate_by2_init/dout[3]_i_2_n_0   |            10.0 |
| design_2_i/ADC_Controller/util_ds_buf_3/U0/IBUF_OUT[0]  | design_2_i/comblock_0/U0/axil_regs_inst/axi_rdata[1]_i_13_n_0                 |            10.0 |
| design_2_i/util_ds_buf_0/U0/IBUF_OUT[0]                 | design_2_i/util_ds_buf_1/U0/BUFG_O[0]                                         |             4.0 |
| design_2_i/util_ds_buf_0/U0/IBUF_OUT[0]                 | design_2_i/util_ds_buf_0/U0/IBUF_OUT[0]                                       |             4.0 |
| sys_clock                                               | sys_clock                                                                     |            10.0 |
+---------------------------------------------------------+-------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| design_2_wrapper                                                                                      |     2.279 |
|   IIC0_scl_iobuf                                                                                      |     0.004 |
|   IIC0_sda_iobuf                                                                                      |     0.004 |
|   design_2_i                                                                                          |     2.265 |
|     ADC_Controller                                                                                    |     0.195 |
|       adc_controller_0                                                                                |     0.000 |
|       clk_wiz_0                                                                                       |     0.109 |
|         inst                                                                                          |     0.109 |
|       util_ds_buf_0                                                                                   |     0.050 |
|         U0                                                                                            |     0.050 |
|       util_ds_buf_2                                                                                   |     0.034 |
|         U0                                                                                            |     0.034 |
|       util_ds_buf_3                                                                                   |     0.002 |
|         U0                                                                                            |     0.002 |
|     Comblock_PL                                                                                       |     0.080 |
|       ADC_Decimator_0                                                                                 |     0.005 |
|         U0                                                                                            |     0.005 |
|           Decimate_N_init                                                                             |     0.004 |
|           Decimate_by2_init                                                                           |    <0.001 |
|       DAC_CTRL1v1_0                                                                                   |     0.001 |
|         U0                                                                                            |     0.001 |
|           Inst_SPI_MASTER                                                                             |     0.001 |
|       DMA_Osciloscope                                                                                 |     0.062 |
|         AXI_Trigger_gen_m4_0                                                                          |    <0.001 |
|           U0                                                                                          |    <0.001 |
|             AXI_Trigger_gen_m4_v1_0_S00_AXI_inst                                                      |    <0.001 |
|             Trig_Gen                                                                                  |    <0.001 |
|         FIFO_SIZE                                                                                     |     0.000 |
|         OLD_fifo                                                                                      |     0.010 |
|           U0                                                                                          |     0.010 |
|             inst_fifo_gen                                                                             |     0.010 |
|               gaxis_fifo.gaxisf.axisf                                                                 |     0.010 |
|                 grf.rf                                                                                |     0.010 |
|                   gntv_or_sync_fifo.gcx.clkx                                                          |     0.002 |
|                     rd_pntr_cdc_inst                                                                  |    <0.001 |
|                     wr_pntr_cdc_inst                                                                  |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                            |     0.002 |
|                     gr1.gr1_int.rfwft                                                                 |    <0.001 |
|                     gras.rsts                                                                         |    <0.001 |
|                       c0                                                                              |    <0.001 |
|                       c1                                                                              |    <0.001 |
|                     rpntr                                                                             |     0.002 |
|                   gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                     gwas.wsts                                                                         |    <0.001 |
|                       c1                                                                              |    <0.001 |
|                       c2                                                                              |    <0.001 |
|                     wpntr                                                                             |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                               |     0.005 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                          |     0.005 |
|                       inst_blk_mem_gen                                                                |     0.005 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                          |     0.005 |
|                           valid.cstr                                                                  |     0.005 |
|                             has_mux_b.B                                                               |    <0.001 |
|                             ramloop[0].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[10].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[11].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[12].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[13].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[14].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[15].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[16].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[17].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[18].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[19].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[1].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[20].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[21].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[22].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[23].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[24].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[25].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[26].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[27].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[28].ram.r                                                         |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[2].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[3].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[4].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[5].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[6].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[7].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[8].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                             ramloop[9].ram.r                                                          |    <0.001 |
|                               prim_noinit.ram                                                         |    <0.001 |
|                   rstblk                                                                              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst              |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                      |    <0.001 |
|         axi_dma_0                                                                                     |     0.036 |
|           U0                                                                                          |     0.036 |
|             INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|               GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                 |    <0.001 |
|               GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|               GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|                 GEN_FOR_ASYNC.REG_TO_SECONDARY                                                        |    <0.001 |
|             I_AXI_DMA_REG_MODULE                                                                      |    <0.001 |
|               GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|                 GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                                   |    <0.001 |
|                 GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                                    |    <0.001 |
|                 GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                     |    <0.001 |
|                 GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                          |    <0.001 |
|                 GEN_ASYNC_WRITE.REG2_WREADY                                                           |    <0.001 |
|                 GEN_ASYNC_WRITE.REG3_WREADY                                                           |    <0.001 |
|                 GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                                    |    <0.001 |
|                 GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                                   |    <0.001 |
|                 GEN_ASYNC_WRITE.WVLD_CDC_TO                                                           |    <0.001 |
|               GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE                                 |    <0.001 |
|               GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|             I_PRMRY_DATAMOVER                                                                         |     0.034 |
|               GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.034 |
|                 ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|                 GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |     0.015 |
|                   ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |     0.002 |
|                   I_DATA_FIFO                                                                         |     0.011 |
|                     BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |     0.011 |
|                       xpm_fifo_instance.xpm_fifo_sync_inst                                            |     0.011 |
|                         xpm_fifo_base_inst                                                            |     0.011 |
|                           gen_sdpram.xpm_memory_base_inst                                             |     0.010 |
|                           rdp_inst                                                                    |    <0.001 |
|                           rdpp1_inst                                                                  |    <0.001 |
|                           rst_d1_inst                                                                 |    <0.001 |
|                           wrp_inst                                                                    |    <0.001 |
|                           wrpp1_inst                                                                  |    <0.001 |
|                           xpm_fifo_rst_inst                                                           |    <0.001 |
|                   I_XD_FIFO                                                                           |     0.001 |
|                     NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |     0.001 |
|                       xpm_fifo_instance.xpm_fifo_sync_inst                                            |     0.001 |
|                         xpm_fifo_base_inst                                                            |     0.001 |
|                           gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                           gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                                |    <0.001 |
|                           rdp_inst                                                                    |    <0.001 |
|                           rdpp1_inst                                                                  |    <0.001 |
|                           rst_d1_inst                                                                 |    <0.001 |
|                           wrp_inst                                                                    |    <0.001 |
|                           wrpp1_inst                                                                  |    <0.001 |
|                           xpm_fifo_rst_inst                                                           |    <0.001 |
|                 GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |     0.003 |
|                 GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |     0.005 |
|                   GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                    |     0.001 |
|                   GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |     0.003 |
|                     I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                     I_TSTRB_FIFO                                                                      |    <0.001 |
|                       USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                         I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                           CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                           DYNSHREG_F_I                                                                |    <0.001 |
|                     SLICE_INSERTION                                                                   |    <0.001 |
|                   I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                         DYNSHREG_F_I                                                                  |    <0.001 |
|                 I_ADDR_CNTL                                                                           |     0.001 |
|                   GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                         DYNSHREG_F_I                                                                  |    <0.001 |
|                 I_CMD_STATUS                                                                          |     0.005 |
|                   GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |     0.001 |
|                     USE_ASYNC_FIFO.I_ASYNC_FIFO                                                       |     0.001 |
|                       I_ASYNC_FIFOGEN_FIFO                                                            |     0.001 |
|                         xpm_fifo_instance.xpm_fifo_async_inst                                         |     0.001 |
|                           gnuram_async_fifo.xpm_fifo_base_inst                                        |     0.001 |
|                             gen_cdc_pntr.rd_pntr_cdc_inst                                             |    <0.001 |
|                             gen_cdc_pntr.rpw_gray_reg                                                 |    <0.001 |
|                             gen_cdc_pntr.wpr_gray_reg                                                 |    <0.001 |
|                             gen_cdc_pntr.wr_pntr_cdc_inst                                             |    <0.001 |
|                             gen_sdpram.xpm_memory_base_inst                                           |    <0.001 |
|                             rdp_inst                                                                  |    <0.001 |
|                             rdpp1_inst                                                                |    <0.001 |
|                             rst_d1_inst                                                               |    <0.001 |
|                             wrp_inst                                                                  |    <0.001 |
|                             wrpp1_inst                                                                |    <0.001 |
|                             wrpp2_inst                                                                |    <0.001 |
|                             xpm_fifo_rst_inst                                                         |    <0.001 |
|                               gen_rst_ic.rrst_wr_inst                                                 |    <0.001 |
|                               gen_rst_ic.wrst_rd_inst                                                 |    <0.001 |
|                   I_CMD_FIFO                                                                          |     0.004 |
|                     USE_ASYNC_FIFO.I_ASYNC_FIFO                                                       |     0.004 |
|                       I_ASYNC_FIFOGEN_FIFO                                                            |     0.004 |
|                         xpm_fifo_instance.xpm_fifo_async_inst                                         |     0.004 |
|                           gnuram_async_fifo.xpm_fifo_base_inst                                        |     0.004 |
|                             gen_cdc_pntr.rd_pntr_cdc_inst                                             |    <0.001 |
|                             gen_cdc_pntr.rpw_gray_reg                                                 |    <0.001 |
|                             gen_cdc_pntr.wpr_gray_reg                                                 |    <0.001 |
|                             gen_cdc_pntr.wr_pntr_cdc_inst                                             |    <0.001 |
|                             gen_sdpram.xpm_memory_base_inst                                           |     0.002 |
|                             rdp_inst                                                                  |    <0.001 |
|                             rdpp1_inst                                                                |    <0.001 |
|                             rst_d1_inst                                                               |    <0.001 |
|                             wrp_inst                                                                  |    <0.001 |
|                             wrpp1_inst                                                                |    <0.001 |
|                             wrpp2_inst                                                                |    <0.001 |
|                             xpm_fifo_rst_inst                                                         |    <0.001 |
|                               gen_rst_ic.rrst_wr_inst                                                 |    <0.001 |
|                               gen_rst_ic.wrst_rd_inst                                                 |    <0.001 |
|                 I_RESET                                                                               |    <0.001 |
|                   GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO                                         |    <0.001 |
|                   GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2                                       |    <0.001 |
|                   GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST                                           |    <0.001 |
|                 I_S2MM_MMAP_SKID_BUF                                                                  |     0.002 |
|                 I_WR_DATA_CNTL                                                                        |     0.001 |
|                   GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                         DYNSHREG_F_I                                                                  |    <0.001 |
|                   GEN_INDET_BTT.I_STRT_STRB_GEN                                                       |    <0.001 |
|                 I_WR_STATUS_CNTLR                                                                     |     0.001 |
|                   GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                         DYNSHREG_F_I                                                                  |    <0.001 |
|                   I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                       I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                         CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                         DYNSHREG_F_I                                                                  |    <0.001 |
|             I_RST_MODULE                                                                              |    <0.001 |
|               GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|                 GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                |    <0.001 |
|                 GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                     |    <0.001 |
|                 GEN_ASYNC_RESET.REG_RESET_OUT                                                         |    <0.001 |
|               REG_HRD_RST                                                                             |    <0.001 |
|               REG_HRD_RST_OUT                                                                         |    <0.001 |
|         axi_smc                                                                                       |     0.016 |
|           inst                                                                                        |     0.016 |
|             clk_map                                                                                   |    <0.001 |
|               psr0                                                                                    |    <0.001 |
|                 U0                                                                                    |    <0.001 |
|                   EXT_LPF                                                                             |    <0.001 |
|                     ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                   SEQ                                                                                 |    <0.001 |
|                     SEQ_COUNTER                                                                       |    <0.001 |
|               psr_aclk                                                                                |    <0.001 |
|                 U0                                                                                    |    <0.001 |
|                   EXT_LPF                                                                             |    <0.001 |
|                     ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                     ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|                   SEQ                                                                                 |    <0.001 |
|                     SEQ_COUNTER                                                                       |    <0.001 |
|               psr_aclk1                                                                               |    <0.001 |
|                 U0                                                                                    |    <0.001 |
|                   EXT_LPF                                                                             |    <0.001 |
|                     ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                     ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|                   SEQ                                                                                 |    <0.001 |
|                     SEQ_COUNTER                                                                       |    <0.001 |
|             m00_exit_pipeline                                                                         |     0.002 |
|               m00_exit                                                                                |     0.002 |
|                 inst                                                                                  |     0.002 |
|                   aw_reg                                                                              |    <0.001 |
|                   b_reg                                                                               |    <0.001 |
|                   exit_inst                                                                           |    <0.001 |
|                     gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   splitter_inst                                                                       |    <0.001 |
|                     gen_axi3.axi3_conv_inst                                                           |    <0.001 |
|                       USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                       USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                         USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                           gen_srls[0].srl_nx1                                                         |    <0.001 |
|                           gen_srls[1].srl_nx1                                                         |    <0.001 |
|                           gen_srls[2].srl_nx1                                                         |    <0.001 |
|                           gen_srls[3].srl_nx1                                                         |    <0.001 |
|                         USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                           gen_srls[0].srl_nx1                                                         |    <0.001 |
|                           gen_srls[1].srl_nx1                                                         |    <0.001 |
|                           gen_srls[2].srl_nx1                                                         |    <0.001 |
|                           gen_srls[3].srl_nx1                                                         |    <0.001 |
|                           gen_srls[4].srl_nx1                                                         |    <0.001 |
|                       USE_WRITE.write_data_inst                                                       |    <0.001 |
|                   w_reg                                                                               |    <0.001 |
|             s00_entry_pipeline                                                                        |     0.007 |
|               s00_mmu                                                                                 |     0.007 |
|                 inst                                                                                  |     0.007 |
|                   aw_reg_stall                                                                        |     0.002 |
|                   aw_sreg                                                                             |     0.001 |
|                   b_sreg                                                                              |    <0.001 |
|                   gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|                   w_sreg                                                                              |     0.002 |
|               s00_si_converter                                                                        |    <0.001 |
|                 inst                                                                                  |    <0.001 |
|                   splitter_inst                                                                       |    <0.001 |
|                     gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                       gen_srls[13].srl_nx1                                                            |    <0.001 |
|                       gen_srls[4].srl_nx1                                                             |    <0.001 |
|                       gen_srls[5].srl_nx1                                                             |    <0.001 |
|                       gen_srls[6].srl_nx1                                                             |    <0.001 |
|             s00_nodes                                                                                 |     0.006 |
|               s00_aw_node                                                                             |     0.002 |
|                 inst                                                                                  |     0.002 |
|                   inst_mi_handler                                                                     |     0.002 |
|                     gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                       gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                         gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                         gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                         gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                         gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                         gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                           xpm_memory_base_inst                                                        |     0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                         gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_si_handler                                                                     |    <0.001 |
|                     inst_arb_stall_late                                                               |    <0.001 |
|               s00_b_node                                                                              |     0.001 |
|                 inst                                                                                  |     0.001 |
|                   inst_mi_handler                                                                     |     0.001 |
|                     gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                       gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                         gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                         gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                         gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                         gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                         gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                           xpm_memory_base_inst                                                        |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_si_handler                                                                     |    <0.001 |
|                     inst_arb_stall_late                                                               |    <0.001 |
|               s00_w_node                                                                              |     0.003 |
|                 inst                                                                                  |     0.003 |
|                   inst_mi_handler                                                                     |     0.003 |
|                     gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                       gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                         gen_async_clocks.inst_cdc_addra_to_rd_clk                                     |    <0.001 |
|                         gen_async_clocks.inst_cdc_addrb_to_wr_clk                                     |    <0.001 |
|                         gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                         gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                         gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                           xpm_memory_base_inst                                                        |     0.002 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                             gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_si_handler                                                                     |    <0.001 |
|                     inst_arb_stall_late                                                               |    <0.001 |
|         empty                                                                                         |     0.000 |
|         full                                                                                          |     0.000 |
|         tlast_gen_0                                                                                   |    <0.001 |
|           inst                                                                                        |    <0.001 |
|         xlconcat_0                                                                                    |     0.000 |
|         xlconstant_1                                                                                  |     0.000 |
|       Hist_Gen_Block_0                                                                                |     0.001 |
|         U0                                                                                            |     0.001 |
|           Histo1_i                                                                                    |     0.001 |
|             Histogram                                                                                 |     0.001 |
|               SBRAM_wen_mgr_0                                                                         |     0.001 |
|                 U0                                                                                    |     0.001 |
|               histo_counter_0                                                                         |    <0.001 |
|                 U0                                                                                    |    <0.001 |
|               reg_bit_0                                                                               |     0.000 |
|               reg_bit_1                                                                               |     0.000 |
|       timestamp                                                                                       |     0.010 |
|         FIFOMGR_0                                                                                     |     0.006 |
|           U0                                                                                          |     0.006 |
|             shift_register                                                                            |     0.003 |
|               U0                                                                                      |     0.003 |
|                 i_synth                                                                               |     0.003 |
|                   i_bb_inst                                                                           |     0.003 |
|                     gen_output_regs.output_regs                                                       |    <0.001 |
|         ctrl_reg1                                                                                     |     0.000 |
|         ctrl_reg2                                                                                     |     0.000 |
|         ctrl_reg_RnM                                                                                  |     0.000 |
|         mstrigger_0                                                                                   |     0.001 |
|           U0                                                                                          |     0.001 |
|             diff                                                                                      |     0.001 |
|             trig                                                                                      |    <0.001 |
|         timer_0                                                                                       |     0.001 |
|           U0                                                                                          |     0.001 |
|         timestamp_1                                                                                   |     0.002 |
|           U0                                                                                          |     0.002 |
|             stamp_component                                                                           |    <0.001 |
|             timer_component                                                                           |     0.001 |
|     Fix                                                                                               |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         gpio_core_1                                                                                   |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                 |    <0.001 |
|     GPS_EN_0                                                                                          |    <0.001 |
|       U0                                                                                              |    <0.001 |
|     Processing_System                                                                                 |     1.547 |
|       proc_sys_reset_0                                                                                |    <0.001 |
|         U0                                                                                            |    <0.001 |
|           EXT_LPF                                                                                     |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                 |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                 |    <0.001 |
|           SEQ                                                                                         |    <0.001 |
|             SEQ_COUNTER                                                                               |    <0.001 |
|       processing_system7_0                                                                            |     1.532 |
|         inst                                                                                          |     1.532 |
|       processing_system7_0_axi_periph                                                                 |     0.016 |
|         m00_couplers                                                                                  |     0.002 |
|           auto_pc                                                                                     |     0.002 |
|             inst                                                                                      |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.002 |
|                 RD.ar_channel_0                                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 RD.r_channel_0                                                                        |    <0.001 |
|                   rd_data_fifo_0                                                                      |    <0.001 |
|                   transaction_fifo_0                                                                  |    <0.001 |
|                 SI_REG                                                                                |    <0.001 |
|                   ar.ar_pipe                                                                          |    <0.001 |
|                   aw.aw_pipe                                                                          |    <0.001 |
|                   b.b_pipe                                                                            |    <0.001 |
|                   r.r_pipe                                                                            |    <0.001 |
|                 WR.aw_channel_0                                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 WR.b_channel_0                                                                        |    <0.001 |
|                   bid_fifo_0                                                                          |    <0.001 |
|                   bresp_fifo_0                                                                        |    <0.001 |
|         m02_couplers                                                                                  |     0.002 |
|           auto_pc                                                                                     |     0.002 |
|             inst                                                                                      |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.002 |
|                 RD.ar_channel_0                                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 RD.r_channel_0                                                                        |    <0.001 |
|                   rd_data_fifo_0                                                                      |    <0.001 |
|                   transaction_fifo_0                                                                  |    <0.001 |
|                 SI_REG                                                                                |    <0.001 |
|                   ar.ar_pipe                                                                          |    <0.001 |
|                   aw.aw_pipe                                                                          |    <0.001 |
|                   b.b_pipe                                                                            |    <0.001 |
|                   r.r_pipe                                                                            |    <0.001 |
|                 WR.aw_channel_0                                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 WR.b_channel_0                                                                        |    <0.001 |
|                   bid_fifo_0                                                                          |    <0.001 |
|                   bresp_fifo_0                                                                        |    <0.001 |
|         m07_couplers                                                                                  |     0.002 |
|           auto_pc                                                                                     |     0.002 |
|             inst                                                                                      |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.002 |
|                 RD.ar_channel_0                                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 RD.r_channel_0                                                                        |    <0.001 |
|                   rd_data_fifo_0                                                                      |    <0.001 |
|                   transaction_fifo_0                                                                  |    <0.001 |
|                 SI_REG                                                                                |    <0.001 |
|                   ar.ar_pipe                                                                          |    <0.001 |
|                   aw.aw_pipe                                                                          |    <0.001 |
|                   b.b_pipe                                                                            |    <0.001 |
|                   r.r_pipe                                                                            |    <0.001 |
|                 WR.aw_channel_0                                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 WR.b_channel_0                                                                        |    <0.001 |
|                   bid_fifo_0                                                                          |    <0.001 |
|                   bresp_fifo_0                                                                        |    <0.001 |
|         m10_couplers                                                                                  |     0.002 |
|           auto_pc                                                                                     |     0.002 |
|             inst                                                                                      |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.002 |
|                 RD.ar_channel_0                                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 RD.r_channel_0                                                                        |    <0.001 |
|                   rd_data_fifo_0                                                                      |    <0.001 |
|                   transaction_fifo_0                                                                  |    <0.001 |
|                 SI_REG                                                                                |    <0.001 |
|                   ar.ar_pipe                                                                          |    <0.001 |
|                   aw.aw_pipe                                                                          |    <0.001 |
|                   b.b_pipe                                                                            |    <0.001 |
|                   r.r_pipe                                                                            |    <0.001 |
|                 WR.aw_channel_0                                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 WR.b_channel_0                                                                        |    <0.001 |
|                   bid_fifo_0                                                                          |    <0.001 |
|                   bresp_fifo_0                                                                        |    <0.001 |
|         m11_couplers                                                                                  |     0.002 |
|           auto_pc                                                                                     |     0.002 |
|             inst                                                                                      |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.002 |
|                 RD.ar_channel_0                                                                       |    <0.001 |
|                   ar_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 RD.r_channel_0                                                                        |    <0.001 |
|                   rd_data_fifo_0                                                                      |    <0.001 |
|                   transaction_fifo_0                                                                  |    <0.001 |
|                 SI_REG                                                                                |    <0.001 |
|                   ar.ar_pipe                                                                          |    <0.001 |
|                   aw.aw_pipe                                                                          |    <0.001 |
|                   b.b_pipe                                                                            |    <0.001 |
|                   r.r_pipe                                                                            |    <0.001 |
|                 WR.aw_channel_0                                                                       |    <0.001 |
|                   aw_cmd_fsm_0                                                                        |    <0.001 |
|                   cmd_translator_0                                                                    |    <0.001 |
|                     incr_cmd_0                                                                        |    <0.001 |
|                     wrap_cmd_0                                                                        |    <0.001 |
|                 WR.b_channel_0                                                                        |    <0.001 |
|                   bid_fifo_0                                                                          |    <0.001 |
|                   bresp_fifo_0                                                                        |    <0.001 |
|         s00_couplers                                                                                  |     0.000 |
|           auto_pc                                                                                     |     0.000 |
|         xbar                                                                                          |     0.005 |
|           inst                                                                                        |     0.005 |
|             gen_samd.crossbar_samd                                                                    |     0.005 |
|               addr_arbiter_ar                                                                         |    <0.001 |
|               addr_arbiter_aw                                                                         |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                                      |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[10].reg_slice_mi                                                       |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[11].reg_slice_mi                                                       |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[12].reg_slice_mi                                                       |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[3].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[4].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[5].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[6].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[7].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[8].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_master_slots[9].reg_slice_mi                                                        |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                                         |     0.001 |
|                 gen_multi_thread.arbiter_resp_inst                                                    |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                                                |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                                        |     0.001 |
|                 gen_multi_thread.arbiter_resp_inst                                                    |    <0.001 |
|                 gen_multi_thread.mux_resp_multi_thread                                                |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                                          |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                                          |    <0.001 |
|                 wrouter_aw_fifo                                                                       |    <0.001 |
|                   gen_srls[0].gen_rep[0].srl_nx1                                                      |    <0.001 |
|                   gen_srls[0].gen_rep[1].srl_nx1                                                      |    <0.001 |
|                   gen_srls[0].gen_rep[2].srl_nx1                                                      |    <0.001 |
|                   gen_srls[0].gen_rep[3].srl_nx1                                                      |    <0.001 |
|                   gen_srls[0].gen_rep[4].srl_nx1                                                      |    <0.001 |
|               splitter_aw_mi                                                                          |    <0.001 |
|     axi_uartlite_0                                                                                    |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |    <0.001 |
|         UARTLITE_CORE_I                                                                               |    <0.001 |
|           BAUD_RATE_I                                                                                 |    <0.001 |
|           UARTLITE_RX_I                                                                               |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                        |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|           UARTLITE_TX_I                                                                               |    <0.001 |
|             SRL_FIFO_I                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                          |    <0.001 |
|     clk_wiz_0                                                                                         |     0.107 |
|       inst                                                                                            |     0.107 |
|     comblock_0                                                                                        |     0.331 |
|       U0                                                                                              |     0.331 |
|         axif_dram_inst                                                                                |    <0.001 |
|         axif_fifo_inst                                                                                |    <0.001 |
|         axil_regs_inst                                                                                |     0.002 |
|         comblock_i                                                                                    |     0.329 |
|           dram_g.truedualram_i                                                                        |     0.315 |
|           fifo_ftp_g.fifo1_i                                                                          |     0.014 |
|             g_async.i_sync_rd2wr                                                                      |    <0.001 |
|               i_sync                                                                                  |    <0.001 |
|             g_async.i_sync_wr2rd                                                                      |    <0.001 |
|               i_sync                                                                                  |    <0.001 |
|             i_memory                                                                                  |     0.006 |
|     proc_sys_reset_1                                                                                  |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     util_ds_buf_0                                                                                     |     0.003 |
|       U0                                                                                              |     0.003 |
|     util_ds_buf_1                                                                                     |    <0.001 |
|       U0                                                                                              |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


