
26. Printing statistics.

=== adc_clkgen_with_edgedetect ===

   Number of wires:                606
   Number of wire bits:            623
   Number of public wires:         423
   Number of public wire bits:     440
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                594
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a21o_2        36
     sky130_fd_sc_hd__a21oi_2       22
     sky130_fd_sc_hd__a31o_2        12
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__and2_1       100
     sky130_fd_sc_hd__and2_2        10
     sky130_fd_sc_hd__and3_2         9
     sky130_fd_sc_hd__buf_1         41
     sky130_fd_sc_hd__buf_4          6
     sky130_fd_sc_hd__inv_2         73
     sky130_fd_sc_hd__mux2_1       100
     sky130_fd_sc_hd__nand2_2        7
     sky130_fd_sc_hd__nor2_2        10
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21a_2        19
     sky130_fd_sc_hd__o21ai_2       14
     sky130_fd_sc_hd__o31a_2         4
     sky130_fd_sc_hd__or2_2         25
     sky130_mm_sc_hd_dlyPoly5ns    100

   Area for cell type \sky130_fd_sc_hd__and2_1 is unknown!
   Area for cell type \sky130_mm_sc_hd_dlyPoly5ns is unknown!

   Chip area for module '\adc_clkgen_with_edgedetect': 3016.643200

