 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 19 01:28:37 2023
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          895
Number of nets:                          2789
Number of cells:                         1873
Number of combinational cells:           1444
Number of sequential cells:               384
Number of macros/black boxes:               0
Number of buf/inv:                        252
Number of references:                      25

Combinational area:              13601.475535
Buf/Inv area:                      976.661021
Noncombinational area:           12018.814232
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 25620.289767
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ------------------------------------------
SYS_TOP                           25620.2898    100.0     63.5418      0.0000  0.0000  SYS_TOP
U0_ALU                             5671.6941     22.1   1023.7290    560.1092  0.0000  ALU_test_1
U0_ALU/add_43                       231.8099      0.9    231.8099      0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_52                      1434.3973      5.6   1434.3973      0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_49                     2155.7144      8.4   1914.4909      0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_49/FS_1                 241.2235      0.9    241.2235      0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_46                       265.9342      1.0    265.9342      0.0000  0.0000  ALU_DW01_sub_0
U0_CLKDIV_MUX                        88.2525      0.3     88.2525      0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          40.0078      0.2      0.0000     40.0078  0.0000  CLK_GATE
U0_ClkDiv                           829.5735      3.2    442.4392    295.3517  0.0000  ClkDiv_test_0
U0_ClkDiv/add_49                     91.7826      0.4     91.7826      0.0000  0.0000  ClkDiv_0_DW01_inc_0
U0_PULSE_GEN                         71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
U0_RST_SYNC                          65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_0
U0_RegFile                         7049.6100     27.5   2539.3187   4510.2913  0.0000  RegFile_test_1
U0_SYS_CTRL                        1530.8867      6.0    726.0239    804.8628  0.0000  SYS_CTRL_test_1
U0_UART                            4006.6636     15.6      7.0602      0.0000  0.0000  UART_test_1
U0_UART/U0_UART_RX                 2658.1654     10.4      7.0602      0.0000  0.0000  UART_RX_test_1
U0_UART/U0_UART_RX/U0_data_sampling
                                    602.4704      2.4    470.6800    131.7904  0.0000  data_sampling_test_1
U0_UART/U0_UART_RX/U0_deserializer
                                    516.5713      2.0    252.9905    263.5808  0.0000  deserializer_DATA_WIDTH8_test_1
U0_UART/U0_UART_RX/U0_edge_bit_counter
                                    694.2530      2.7    363.6003    330.6527  0.0000  edge_bit_counter_test_1
U0_UART/U0_UART_RX/U0_par_chk       143.5574      0.6    110.6098     32.9476  0.0000  par_chk_DATA_WIDTH8_test_1
U0_UART/U0_UART_RX/U0_stp_chk        44.7146      0.2     11.7670     32.9476  0.0000  stp_chk_test_1
U0_UART/U0_UART_RX/U0_strt_chk       44.7146      0.2     11.7670     32.9476  0.0000  strt_chk_test_1
U0_UART/U0_UART_RX/U0_uart_fsm      604.8238      2.4    505.9810     98.8428  0.0000  uart_rx_fsm_DATA_WIDTH8_test_1
U0_UART/U0_UART_TX                 1341.4380      5.2      7.0602      0.0000  0.0000  UART_TX_DATA_WIDTH8_test_1
U0_UART/U0_UART_TX/U0_Serializer    548.3422      2.1    185.9186    362.4236  0.0000  Serializer_WIDTH8_test_1
U0_UART/U0_UART_TX/U0_fsm           221.2196      0.9     89.4292    131.7904  0.0000  uart_tx_fsm_test_1
U0_UART/U0_UART_TX/U0_mux            69.4253      0.3     27.0641     42.3612  0.0000  mux_test_1
U0_UART/U0_UART_TX/U0_parity_calc   495.3907      1.9    198.8623    296.5284  0.0000  parity_calc_WIDTH8_test_1
U0_UART_FIFO                       4740.9245     18.5      7.0602      0.0000  0.0000  Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4_test_1
U0_UART_FIFO/u_fifo_mem            3347.7116     13.1   1239.0651   2108.6465  0.0000  fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4_test_1
U0_UART_FIFO/u_fifo_rd              431.8489      1.7    168.2681    263.5808  0.0000  fifo_rd_P_SIZE4_test_1
U0_UART_FIFO/u_fifo_wr              427.1421      1.7    163.5613    263.5808  0.0000  fifo_wr_P_SIZE4_test_1
U0_UART_FIFO/u_r2w_sync             263.5808      1.0      0.0000    263.5808  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0
U0_UART_FIFO/u_w2r_sync             263.5808      1.0      0.0000    263.5808  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1
U0_mux2X1                            15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_0
U0_ref_sync                         480.0936      1.9     84.7224    395.3712  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1
U1_ClkDiv                           829.5735      3.2    442.4392    295.3517  0.0000  ClkDiv_test_1
U1_ClkDiv/add_49                     91.7826      0.4     91.7826      0.0000  0.0000  ClkDiv_1_DW01_inc_0
U1_RST_SYNC                          65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_NUM_STAGES2_test_1
U1_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
U2_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
U4_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U5_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_1
--------------------------------  ----------  -------  ----------  ----------  ------  ------------------------------------------
Total                                                  13601.4755  12018.8142  0.0000

1
