`include "B_XPLL_defines.vh"

reg [`XPLL_DATA_SZ-1:0] ATTR [0:`XPLL_ADDR_N-1];
reg [`XPLL__CLKFBOUT_MULT_SZ-1:0] CLKFBOUT_MULT_REG = CLKFBOUT_MULT;
real CLKFBOUT_PHASE_REG = CLKFBOUT_PHASE;
real CLKIN_FREQ_MAX_REG = CLKIN_FREQ_MAX;
real CLKIN_FREQ_MIN_REG = CLKIN_FREQ_MIN;
real CLKIN_PERIOD_REG = CLKIN_PERIOD;
reg [`XPLL__CLKOUT0_DIVIDE_SZ-1:0] CLKOUT0_DIVIDE_REG = CLKOUT0_DIVIDE;
real CLKOUT0_DUTY_CYCLE_REG = CLKOUT0_DUTY_CYCLE;
real CLKOUT0_PHASE_REG = CLKOUT0_PHASE;
reg [`XPLL__CLKOUT0_PHASE_CTRL_SZ-1:0] CLKOUT0_PHASE_CTRL_REG = CLKOUT0_PHASE_CTRL;
reg [`XPLL__CLKOUT1_DIVIDE_SZ-1:0] CLKOUT1_DIVIDE_REG = CLKOUT1_DIVIDE;
real CLKOUT1_DUTY_CYCLE_REG = CLKOUT1_DUTY_CYCLE;
real CLKOUT1_PHASE_REG = CLKOUT1_PHASE;
reg [`XPLL__CLKOUT1_PHASE_CTRL_SZ-1:0] CLKOUT1_PHASE_CTRL_REG = CLKOUT1_PHASE_CTRL;
reg [`XPLL__CLKOUT2_DIVIDE_SZ-1:0] CLKOUT2_DIVIDE_REG = CLKOUT2_DIVIDE;
real CLKOUT2_DUTY_CYCLE_REG = CLKOUT2_DUTY_CYCLE;
real CLKOUT2_PHASE_REG = CLKOUT2_PHASE;
reg [`XPLL__CLKOUT2_PHASE_CTRL_SZ-1:0] CLKOUT2_PHASE_CTRL_REG = CLKOUT2_PHASE_CTRL;
reg [`XPLL__CLKOUT3_DIVIDE_SZ-1:0] CLKOUT3_DIVIDE_REG = CLKOUT3_DIVIDE;
real CLKOUT3_DUTY_CYCLE_REG = CLKOUT3_DUTY_CYCLE;
real CLKOUT3_PHASE_REG = CLKOUT3_PHASE;
reg [`XPLL__CLKOUT3_PHASE_CTRL_SZ-1:0] CLKOUT3_PHASE_CTRL_REG = CLKOUT3_PHASE_CTRL;
reg CLKOUTPHY_CASCIN_EN_REG = CLKOUTPHY_CASCIN_EN;
reg CLKOUTPHY_CASCOUT_EN_REG = CLKOUTPHY_CASCOUT_EN;
reg [`XPLL__CLKOUTPHY_DIVIDE_SZ:1] CLKOUTPHY_DIVIDE_REG = CLKOUTPHY_DIVIDE;
real CLKPFD_FREQ_MAX_REG = CLKPFD_FREQ_MAX;
real CLKPFD_FREQ_MIN_REG = CLKPFD_FREQ_MIN;
reg DESKEW2_MUXIN_SEL_REG = DESKEW2_MUXIN_SEL;
reg [`XPLL__DESKEW_DELAY1_SZ-1:0] DESKEW_DELAY1_REG = DESKEW_DELAY1;
reg [`XPLL__DESKEW_DELAY2_SZ-1:0] DESKEW_DELAY2_REG = DESKEW_DELAY2;
reg [`XPLL__DESKEW_DELAY_EN1_SZ:1] DESKEW_DELAY_EN1_REG = DESKEW_DELAY_EN1;
reg [`XPLL__DESKEW_DELAY_EN2_SZ:1] DESKEW_DELAY_EN2_REG = DESKEW_DELAY_EN2;
reg [`XPLL__DESKEW_DELAY_PATH1_SZ:1] DESKEW_DELAY_PATH1_REG = DESKEW_DELAY_PATH1;
reg [`XPLL__DESKEW_DELAY_PATH2_SZ:1] DESKEW_DELAY_PATH2_REG = DESKEW_DELAY_PATH2;
reg DESKEW_MUXIN_SEL_REG = DESKEW_MUXIN_SEL;
reg DIV4_CLKOUT012_REG = DIV4_CLKOUT012;
reg DIV4_CLKOUT3_REG = DIV4_CLKOUT3;
reg [`XPLL__DIVCLK_DIVIDE_SZ-1:0] DIVCLK_DIVIDE_REG = DIVCLK_DIVIDE;
reg IS_CLKFB1_DESKEW_INVERTED_REG = IS_CLKFB1_DESKEW_INVERTED;
reg IS_CLKFB2_DESKEW_INVERTED_REG = IS_CLKFB2_DESKEW_INVERTED;
reg IS_CLKIN1_DESKEW_INVERTED_REG = IS_CLKIN1_DESKEW_INVERTED;
reg IS_CLKIN2_DESKEW_INVERTED_REG = IS_CLKIN2_DESKEW_INVERTED;
reg IS_CLKIN_INVERTED_REG = IS_CLKIN_INVERTED;
reg IS_PSEN_INVERTED_REG = IS_PSEN_INVERTED;
reg IS_PSINCDEC_INVERTED_REG = IS_PSINCDEC_INVERTED;
reg IS_PWRDWN_INVERTED_REG = IS_PWRDWN_INVERTED;
reg IS_RST_INVERTED_REG = IS_RST_INVERTED;
reg [`XPLL__LOCK_WAIT_SZ:1] LOCK_WAIT_REG = LOCK_WAIT;
real REF_JITTER_REG = REF_JITTER;
reg [`XPLL__SIM_ADJ_CLK0_CASCADE_SZ:1] SIM_ADJ_CLK0_CASCADE_REG = SIM_ADJ_CLK0_CASCADE;
real VCOCLK_FREQ_MAX_REG = VCOCLK_FREQ_MAX;
real VCOCLK_FREQ_MIN_REG = VCOCLK_FREQ_MIN;
reg [`XPLL__XPLL_CONNECT_TO_NOCMC_SZ:1] XPLL_CONNECT_TO_NOCMC_REG = XPLL_CONNECT_TO_NOCMC;

initial begin
  ATTR[`XPLL__CLKFBOUT_MULT] = CLKFBOUT_MULT;
  ATTR[`XPLL__CLKFBOUT_PHASE] = $realtobits(CLKFBOUT_PHASE);
  ATTR[`XPLL__CLKIN_FREQ_MAX] = $realtobits(CLKIN_FREQ_MAX);
  ATTR[`XPLL__CLKIN_FREQ_MIN] = $realtobits(CLKIN_FREQ_MIN);
  ATTR[`XPLL__CLKIN_PERIOD] = $realtobits(CLKIN_PERIOD);
  ATTR[`XPLL__CLKOUT0_DIVIDE] = CLKOUT0_DIVIDE;
  ATTR[`XPLL__CLKOUT0_DUTY_CYCLE] = $realtobits(CLKOUT0_DUTY_CYCLE);
  ATTR[`XPLL__CLKOUT0_PHASE] = $realtobits(CLKOUT0_PHASE);
  ATTR[`XPLL__CLKOUT0_PHASE_CTRL] = CLKOUT0_PHASE_CTRL;
  ATTR[`XPLL__CLKOUT1_DIVIDE] = CLKOUT1_DIVIDE;
  ATTR[`XPLL__CLKOUT1_DUTY_CYCLE] = $realtobits(CLKOUT1_DUTY_CYCLE);
  ATTR[`XPLL__CLKOUT1_PHASE] = $realtobits(CLKOUT1_PHASE);
  ATTR[`XPLL__CLKOUT1_PHASE_CTRL] = CLKOUT1_PHASE_CTRL;
  ATTR[`XPLL__CLKOUT2_DIVIDE] = CLKOUT2_DIVIDE;
  ATTR[`XPLL__CLKOUT2_DUTY_CYCLE] = $realtobits(CLKOUT2_DUTY_CYCLE);
  ATTR[`XPLL__CLKOUT2_PHASE] = $realtobits(CLKOUT2_PHASE);
  ATTR[`XPLL__CLKOUT2_PHASE_CTRL] = CLKOUT2_PHASE_CTRL;
  ATTR[`XPLL__CLKOUT3_DIVIDE] = CLKOUT3_DIVIDE;
  ATTR[`XPLL__CLKOUT3_DUTY_CYCLE] = $realtobits(CLKOUT3_DUTY_CYCLE);
  ATTR[`XPLL__CLKOUT3_PHASE] = $realtobits(CLKOUT3_PHASE);
  ATTR[`XPLL__CLKOUT3_PHASE_CTRL] = CLKOUT3_PHASE_CTRL;
  ATTR[`XPLL__CLKOUTPHY_CASCIN_EN] = CLKOUTPHY_CASCIN_EN;
  ATTR[`XPLL__CLKOUTPHY_CASCOUT_EN] = CLKOUTPHY_CASCOUT_EN;
  ATTR[`XPLL__CLKOUTPHY_DIVIDE] = CLKOUTPHY_DIVIDE;
  ATTR[`XPLL__CLKPFD_FREQ_MAX] = $realtobits(CLKPFD_FREQ_MAX);
  ATTR[`XPLL__CLKPFD_FREQ_MIN] = $realtobits(CLKPFD_FREQ_MIN);
  ATTR[`XPLL__DESKEW2_MUXIN_SEL] = DESKEW2_MUXIN_SEL;
  ATTR[`XPLL__DESKEW_DELAY1] = DESKEW_DELAY1;
  ATTR[`XPLL__DESKEW_DELAY2] = DESKEW_DELAY2;
  ATTR[`XPLL__DESKEW_DELAY_EN1] = DESKEW_DELAY_EN1;
  ATTR[`XPLL__DESKEW_DELAY_EN2] = DESKEW_DELAY_EN2;
  ATTR[`XPLL__DESKEW_DELAY_PATH1] = DESKEW_DELAY_PATH1;
  ATTR[`XPLL__DESKEW_DELAY_PATH2] = DESKEW_DELAY_PATH2;
  ATTR[`XPLL__DESKEW_MUXIN_SEL] = DESKEW_MUXIN_SEL;
  ATTR[`XPLL__DIV4_CLKOUT012] = DIV4_CLKOUT012;
  ATTR[`XPLL__DIV4_CLKOUT3] = DIV4_CLKOUT3;
  ATTR[`XPLL__DIVCLK_DIVIDE] = DIVCLK_DIVIDE;
  ATTR[`XPLL__IS_CLKFB1_DESKEW_INVERTED] = IS_CLKFB1_DESKEW_INVERTED;
  ATTR[`XPLL__IS_CLKFB2_DESKEW_INVERTED] = IS_CLKFB2_DESKEW_INVERTED;
  ATTR[`XPLL__IS_CLKIN1_DESKEW_INVERTED] = IS_CLKIN1_DESKEW_INVERTED;
  ATTR[`XPLL__IS_CLKIN2_DESKEW_INVERTED] = IS_CLKIN2_DESKEW_INVERTED;
  ATTR[`XPLL__IS_CLKIN_INVERTED] = IS_CLKIN_INVERTED;
  ATTR[`XPLL__IS_PSEN_INVERTED] = IS_PSEN_INVERTED;
  ATTR[`XPLL__IS_PSINCDEC_INVERTED] = IS_PSINCDEC_INVERTED;
  ATTR[`XPLL__IS_PWRDWN_INVERTED] = IS_PWRDWN_INVERTED;
  ATTR[`XPLL__IS_RST_INVERTED] = IS_RST_INVERTED;
  ATTR[`XPLL__LOCK_WAIT] = LOCK_WAIT;
  ATTR[`XPLL__REF_JITTER] = $realtobits(REF_JITTER);
  ATTR[`XPLL__SIM_ADJ_CLK0_CASCADE] = SIM_ADJ_CLK0_CASCADE;
  ATTR[`XPLL__VCOCLK_FREQ_MAX] = $realtobits(VCOCLK_FREQ_MAX);
  ATTR[`XPLL__VCOCLK_FREQ_MIN] = $realtobits(VCOCLK_FREQ_MIN);
  ATTR[`XPLL__XPLL_CONNECT_TO_NOCMC] = XPLL_CONNECT_TO_NOCMC;
end

always @(trig_attr) begin
  CLKFBOUT_MULT_REG = ATTR[`XPLL__CLKFBOUT_MULT];
  CLKFBOUT_PHASE_REG = $bitstoreal(ATTR[`XPLL__CLKFBOUT_PHASE]);
  CLKIN_FREQ_MAX_REG = $bitstoreal(ATTR[`XPLL__CLKIN_FREQ_MAX]);
  CLKIN_FREQ_MIN_REG = $bitstoreal(ATTR[`XPLL__CLKIN_FREQ_MIN]);
  CLKIN_PERIOD_REG = $bitstoreal(ATTR[`XPLL__CLKIN_PERIOD]);
  CLKOUT0_DIVIDE_REG = ATTR[`XPLL__CLKOUT0_DIVIDE];
  CLKOUT0_DUTY_CYCLE_REG = $bitstoreal(ATTR[`XPLL__CLKOUT0_DUTY_CYCLE]);
  CLKOUT0_PHASE_CTRL_REG = ATTR[`XPLL__CLKOUT0_PHASE_CTRL];
  CLKOUT0_PHASE_REG = $bitstoreal(ATTR[`XPLL__CLKOUT0_PHASE]);
  CLKOUT1_DIVIDE_REG = ATTR[`XPLL__CLKOUT1_DIVIDE];
  CLKOUT1_DUTY_CYCLE_REG = $bitstoreal(ATTR[`XPLL__CLKOUT1_DUTY_CYCLE]);
  CLKOUT1_PHASE_CTRL_REG = ATTR[`XPLL__CLKOUT1_PHASE_CTRL];
  CLKOUT1_PHASE_REG = $bitstoreal(ATTR[`XPLL__CLKOUT1_PHASE]);
  CLKOUT2_DIVIDE_REG = ATTR[`XPLL__CLKOUT2_DIVIDE];
  CLKOUT2_DUTY_CYCLE_REG = $bitstoreal(ATTR[`XPLL__CLKOUT2_DUTY_CYCLE]);
  CLKOUT2_PHASE_CTRL_REG = ATTR[`XPLL__CLKOUT2_PHASE_CTRL];
  CLKOUT2_PHASE_REG = $bitstoreal(ATTR[`XPLL__CLKOUT2_PHASE]);
  CLKOUT3_DIVIDE_REG = ATTR[`XPLL__CLKOUT3_DIVIDE];
  CLKOUT3_DUTY_CYCLE_REG = $bitstoreal(ATTR[`XPLL__CLKOUT3_DUTY_CYCLE]);
  CLKOUT3_PHASE_CTRL_REG = ATTR[`XPLL__CLKOUT3_PHASE_CTRL];
  CLKOUT3_PHASE_REG = $bitstoreal(ATTR[`XPLL__CLKOUT3_PHASE]);
  CLKOUTPHY_CASCIN_EN_REG = ATTR[`XPLL__CLKOUTPHY_CASCIN_EN];
  CLKOUTPHY_CASCOUT_EN_REG = ATTR[`XPLL__CLKOUTPHY_CASCOUT_EN];
  CLKOUTPHY_DIVIDE_REG = ATTR[`XPLL__CLKOUTPHY_DIVIDE];
  CLKPFD_FREQ_MAX_REG = $bitstoreal(ATTR[`XPLL__CLKPFD_FREQ_MAX]);
  CLKPFD_FREQ_MIN_REG = $bitstoreal(ATTR[`XPLL__CLKPFD_FREQ_MIN]);
  DESKEW2_MUXIN_SEL_REG = ATTR[`XPLL__DESKEW2_MUXIN_SEL];
  DESKEW_DELAY1_REG = ATTR[`XPLL__DESKEW_DELAY1];
  DESKEW_DELAY2_REG = ATTR[`XPLL__DESKEW_DELAY2];
  DESKEW_DELAY_EN1_REG = ATTR[`XPLL__DESKEW_DELAY_EN1];
  DESKEW_DELAY_EN2_REG = ATTR[`XPLL__DESKEW_DELAY_EN2];
  DESKEW_DELAY_PATH1_REG = ATTR[`XPLL__DESKEW_DELAY_PATH1];
  DESKEW_DELAY_PATH2_REG = ATTR[`XPLL__DESKEW_DELAY_PATH2];
  DESKEW_MUXIN_SEL_REG = ATTR[`XPLL__DESKEW_MUXIN_SEL];
  DIV4_CLKOUT012_REG = ATTR[`XPLL__DIV4_CLKOUT012];
  DIV4_CLKOUT3_REG = ATTR[`XPLL__DIV4_CLKOUT3];
  DIVCLK_DIVIDE_REG = ATTR[`XPLL__DIVCLK_DIVIDE];
  IS_CLKFB1_DESKEW_INVERTED_REG = ATTR[`XPLL__IS_CLKFB1_DESKEW_INVERTED];
  IS_CLKFB2_DESKEW_INVERTED_REG = ATTR[`XPLL__IS_CLKFB2_DESKEW_INVERTED];
  IS_CLKIN1_DESKEW_INVERTED_REG = ATTR[`XPLL__IS_CLKIN1_DESKEW_INVERTED];
  IS_CLKIN2_DESKEW_INVERTED_REG = ATTR[`XPLL__IS_CLKIN2_DESKEW_INVERTED];
  IS_CLKIN_INVERTED_REG = ATTR[`XPLL__IS_CLKIN_INVERTED];
  IS_PSEN_INVERTED_REG = ATTR[`XPLL__IS_PSEN_INVERTED];
  IS_PSINCDEC_INVERTED_REG = ATTR[`XPLL__IS_PSINCDEC_INVERTED];
  IS_PWRDWN_INVERTED_REG = ATTR[`XPLL__IS_PWRDWN_INVERTED];
  IS_RST_INVERTED_REG = ATTR[`XPLL__IS_RST_INVERTED];
  LOCK_WAIT_REG = ATTR[`XPLL__LOCK_WAIT];
  REF_JITTER_REG = $bitstoreal(ATTR[`XPLL__REF_JITTER]);
  SIM_ADJ_CLK0_CASCADE_REG = ATTR[`XPLL__SIM_ADJ_CLK0_CASCADE];
  VCOCLK_FREQ_MAX_REG = $bitstoreal(ATTR[`XPLL__VCOCLK_FREQ_MAX]);
  VCOCLK_FREQ_MIN_REG = $bitstoreal(ATTR[`XPLL__VCOCLK_FREQ_MIN]);
  XPLL_CONNECT_TO_NOCMC_REG = ATTR[`XPLL__XPLL_CONNECT_TO_NOCMC];
end

// procedures to override, read attribute values

task write_attr;
  input  [`XPLL_ADDR_SZ-1:0] addr;
  input  [`XPLL_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`XPLL_DATA_SZ-1:0] read_attr;
  input  [`XPLL_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
