Running: /opt/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/vassil/workspace/xilinx/sum/The_sum_isim_beh.exe -prj /home/vassil/workspace/xilinx/sum/The_sum_beh.prj work.The_sum work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "/home/vassil/workspace/xilinx/sum/The_sum.v" into library work
WARNING:HDLCompiler:327 - "/home/vassil/workspace/xilinx/sum/The_sum.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/vassil/workspace/xilinx/sum/The_sum.v" Line 30: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/opt/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "/home/vassil/workspace/xilinx/sum/The_sum.v" Line 29: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/vassil/workspace/xilinx/sum/The_sum.v" Line 30: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 82384 KB
Fuse CPU Usage: 2280 ms
Compiling module The_sum
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable /home/vassil/workspace/xilinx/sum/The_sum_isim_beh.exe
Fuse Memory Usage: 904684 KB
Fuse CPU Usage: 2300 ms
GCC CPU Usage: 580 ms
