// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gzipcMulticoreStreaming_bitPackingStatic_51_Pipeline_VITIS_LOOP_103_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        huffStream_3_din,
        huffStream_3_num_data_valid,
        huffStream_3_fifo_cap,
        huffStream_3_full_n,
        huffStream_3_write,
        packedBits_V,
        outValue_data_V_170_reload,
        conv68,
        outValue_data_V_175_out,
        outValue_data_V_175_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [17:0] huffStream_3_din;
input  [2:0] huffStream_3_num_data_valid;
input  [2:0] huffStream_3_fifo_cap;
input   huffStream_3_full_n;
output   huffStream_3_write;
input  [63:0] packedBits_V;
input  [7:0] outValue_data_V_170_reload;
input  [7:0] conv68;
output  [7:0] outValue_data_V_175_out;
output   outValue_data_V_175_out_ap_vld;

reg ap_idle;
reg huffStream_3_write;
reg outValue_data_V_175_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln103_fu_130_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    huffStream_3_blk_n;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln108_fu_152_p2;
reg   [0:0] icmp_ln108_reg_267;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] outValue_data_V_fu_64;
wire   [7:0] outValue_data_V_86_fu_203_p3;
wire    ap_loop_init;
reg   [63:0] packedBits_V_9_fu_68;
wire   [63:0] zext_ln1044_fu_185_p1;
reg   [31:0] i_fu_72;
wire   [31:0] i_37_fu_158_p2;
reg   [31:0] ap_sig_allocacmp_i_36;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] conv68_cast_fu_108_p1;
wire   [31:0] sub_ln108_fu_136_p2;
wire   [27:0] tmp_fu_142_p4;
wire   [47:0] packedBits_V_10_fu_175_p4;
wire   [7:0] outValue_data_V_85_fu_193_p4;
wire   [1:0] select_ln174_fu_210_p3;
wire   [7:0] outValue_data_V_84_fu_189_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln103_fu_130_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_72 <= i_37_fu_158_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_72 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            outValue_data_V_fu_64 <= outValue_data_V_170_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            outValue_data_V_fu_64 <= outValue_data_V_86_fu_203_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            packedBits_V_9_fu_68 <= packedBits_V;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            packedBits_V_9_fu_68 <= zext_ln1044_fu_185_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln103_fu_130_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln108_reg_267 <= icmp_ln108_fu_152_p2;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_130_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_36 = 32'd0;
    end else begin
        ap_sig_allocacmp_i_36 = i_fu_72;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        huffStream_3_blk_n = huffStream_3_full_n;
    end else begin
        huffStream_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        huffStream_3_write = 1'b1;
    end else begin
        huffStream_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln103_fu_130_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_data_V_175_out_ap_vld = 1'b1;
    end else begin
        outValue_data_V_175_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((huffStream_3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((huffStream_3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((huffStream_3_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (huffStream_3_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign conv68_cast_fu_108_p1 = conv68;

assign huffStream_3_din = {{{select_ln174_fu_210_p3}, {outValue_data_V_86_fu_203_p3}}, {outValue_data_V_84_fu_189_p1}};

assign i_37_fu_158_p2 = (ap_sig_allocacmp_i_36 + 32'd16);

assign icmp_ln103_fu_130_p2 = ((ap_sig_allocacmp_i_36 < conv68_cast_fu_108_p1) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_152_p2 = ((tmp_fu_142_p4 == 28'd0) ? 1'b1 : 1'b0);

assign outValue_data_V_175_out = outValue_data_V_fu_64;

assign outValue_data_V_84_fu_189_p1 = packedBits_V_9_fu_68[7:0];

assign outValue_data_V_85_fu_193_p4 = {{packedBits_V_9_fu_68[15:8]}};

assign outValue_data_V_86_fu_203_p3 = ((icmp_ln108_reg_267[0:0] == 1'b1) ? outValue_data_V_fu_64 : outValue_data_V_85_fu_193_p4);

assign packedBits_V_10_fu_175_p4 = {{packedBits_V_9_fu_68[63:16]}};

assign select_ln174_fu_210_p3 = ((icmp_ln108_reg_267[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign sub_ln108_fu_136_p2 = (conv68_cast_fu_108_p1 - ap_sig_allocacmp_i_36);

assign tmp_fu_142_p4 = {{sub_ln108_fu_136_p2[31:4]}};

assign zext_ln1044_fu_185_p1 = packedBits_V_10_fu_175_p4;

endmodule //gzipcMulticoreStreaming_bitPackingStatic_51_Pipeline_VITIS_LOOP_103_2
