[2025-09-17 18:15:17] START suite=cs trace=streaming_phase5_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2811571 heartbeat IPC: 3.557 cumulative IPC: 3.557 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5362033 heartbeat IPC: 3.921 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5362033 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5362033 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 17322731 heartbeat IPC: 0.8361 cumulative IPC: 0.8361 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 31029979 heartbeat IPC: 0.7295 cumulative IPC: 0.7792 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 45852960 heartbeat IPC: 0.6746 cumulative IPC: 0.7409 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 61780305 heartbeat IPC: 0.6279 cumulative IPC: 0.709 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 78164776 heartbeat IPC: 0.6103 cumulative IPC: 0.6868 (Simulation time: 00 hr 08 min 22 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 95300154 heartbeat IPC: 0.5836 cumulative IPC: 0.6671 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 113589364 heartbeat IPC: 0.5468 cumulative IPC: 0.6468 (Simulation time: 00 hr 11 min 32 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 132051825 heartbeat IPC: 0.5416 cumulative IPC: 0.6315 (Simulation time: 00 hr 13 min 10 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 149487293 heartbeat IPC: 0.5735 cumulative IPC: 0.6245 (Simulation time: 00 hr 14 min 46 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 162442587 cumulative IPC: 0.6156 (Simulation time: 00 hr 16 min 24 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 162442587 cumulative IPC: 0.6156 (Simulation time: 00 hr 16 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6156 instructions: 100000001 cycles: 162442587
CPU 0 Branch Prediction Accuracy: 99.47% MPKI: 0.09681 Average ROB Occupancy at Mispredict: 7598
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01138
BRANCH_INDIRECT: 0.07117
BRANCH_CONDITIONAL: 0.01426
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 444562
LQ_STALL: 1388
SQ_STALL: 39617


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 231.04517
REPLAY_LOAD: 131.77669
NON_REPLAY_LOAD: 75.18059

== Total ==
ADDR_TRANS: 184143
REPLAY_LOAD: 160504
NON_REPLAY_LOAD: 99915

== Counts ==
ADDR_TRANS: 797
REPLAY_LOAD: 1218
NON_REPLAY_LOAD: 1329

cpu0->cpu0_STLB TOTAL        ACCESS:    1557939 HIT:    1533813 MISS:      24126 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1557939 HIT:    1533813 MISS:      24126 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 389.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6146925 HIT:    4934237 MISS:    1212688 MSHR_MERGE:     462913
cpu0->cpu0_L2C LOAD         ACCESS:    4447221 HIT:    4166139 MISS:     281082 MSHR_MERGE:      60249
cpu0->cpu0_L2C RFO          ACCESS:     293791 HIT:      88593 MISS:     205198 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:     905715 HIT:     228822 MISS:     676893 MSHR_MERGE:     402660
cpu0->cpu0_L2C WRITE        ACCESS:     448805 HIT:     447508 MISS:       1297 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      51393 HIT:       3175 MISS:      48218 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     659197 ISSUED:     659197 USEFUL:     133284 USELESS:      50352
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.38 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12576592 HIT:    7886943 MISS:    4689649 MSHR_MERGE:     838553
cpu0->cpu0_L1I LOAD         ACCESS:   12576592 HIT:    7886943 MISS:    4689649 MSHR_MERGE:     838553
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26430684 HIT:   23318962 MISS:    3111722 MSHR_MERGE:    1923793
cpu0->cpu0_L1D LOAD         ACCESS:   14374304 HIT:   13416296 MISS:     958008 MSHR_MERGE:     361876
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3372982 HIT:    2689677 MISS:     683305 MSHR_MERGE:     436696
cpu0->cpu0_L1D WRITE        ACCESS:    8625548 HIT:    7206836 MISS:    1418712 MSHR_MERGE:    1124917
cpu0->cpu0_L1D TRANSLATION  ACCESS:      57850 HIT:       6153 MISS:      51697 MSHR_MERGE:        304
cpu0->cpu0_L1D PREFETCH REQUESTED:    3479115 ISSUED:    3372974 USEFUL:     135099 USELESS:      35716
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 62.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10193587 HIT:    9356303 MISS:     837284 MSHR_MERGE:     322744
cpu0->cpu0_ITLB LOAD         ACCESS:   10193587 HIT:    9356303 MISS:     837284 MSHR_MERGE:     322744
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.734 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22294691 HIT:   20960420 MISS:    1334271 MSHR_MERGE:     290872
cpu0->cpu0_DTLB LOAD         ACCESS:   22294691 HIT:   20960420 MISS:    1334271 MSHR_MERGE:     290872
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.61 cycles
cpu0->LLC TOTAL        ACCESS:    1020971 HIT:     517748 MISS:     503223 MSHR_MERGE:      16180
cpu0->LLC LOAD         ACCESS:     220833 HIT:     101454 MISS:     119379 MSHR_MERGE:        379
cpu0->LLC RFO          ACCESS:     205193 HIT:      82483 MISS:     122710 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     274233 HIT:      53356 MISS:     220877 MSHR_MERGE:      15801
cpu0->LLC WRITE        ACCESS:     272494 HIT:     271236 MISS:       1258 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48218 HIT:       9219 MISS:      38999 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      16024
  ROW_BUFFER_MISS:     469754
  AVG DBUS CONGESTED CYCLE: 4.886
Channel 0 WQ ROW_BUFFER_HIT:      25226
  ROW_BUFFER_MISS:     132230
  FULL:          0
Channel 0 REFRESHES ISSUED:      13537

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       903331       143687        31073        23042
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           30          117         1067         8200
  STLB miss resolved @ L2C                0           43          267         1114         3885
  STLB miss resolved @ LLC                0           82          460         4018         6673
  STLB miss resolved @ MEM                0           31         1730         7740        28632

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             148269        27768       553254         4207         2187
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            7           31           96          417
  STLB miss resolved @ L2C                3            4           42           64          132
  STLB miss resolved @ LLC                4            5           67          238          234
  STLB miss resolved @ MEM               22            5          139          441         1766
[2025-09-17 18:31:41] END   suite=cs trace=streaming_phase5_core0 (rc=0)
