Tao Luo , David Newmark , David Z. Pan, Total power optimization combining placement, sizing and multi-Vt through slack distribution management, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Tooraj Nikoubin , Poona Bahrebar , Sara Pouri , Keivan Navi , Vaez Iravani, Simple exact algorithm for transistor sizing of low-power high-speed arithmetic circuits, VLSI Design, 2010, p.1-7, January 2010
Foad Dabiri , Ani Nahapetian , Miodrag Potkonjak , Majid Sarrafzadeh, Soft error-aware power optimization using gate sizing, Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation, September 03-05, 2007, Gothenburg, Sweden
Stephen P. Boyd , Seung Jean Kim, Geometric programming for circuit optimization, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
Stephen P. Boyd , Seung-Jean Kim , Dinesh D. Patil , Mark A. Horowitz, Digital Circuit Optimization via Geometric Programming, Operations Research, v.53 n.6, p.899-932, November-December 2005
