// Seed: 1881266196
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  specify
    (id_3 => id_4) = (-1  : id_1  : 1, -1 == 1 | id_3  : id_4++: 1);
    (id_5 => id_6) = (1 == "" && {~id_4, 1 > id_1, id_6, -1} / "" : id_1  : id_2);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_9
  );
  input wire id_1;
  assign id_6 = id_5;
endmodule
