<stg><name>sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i15 0, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln201 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:6 %store_ln201 = store i14 0, i14 %j

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:1 %icmp_ln205 = icmp_eq  i15 %indvar_flatten_load, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:2 %add_ln205_1 = add i15 %indvar_flatten_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln205_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln205 = br i1 %icmp_ln205, void %for.inc10, void %for.end12.exitStub

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc10:0 %j_load = load i14 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc10:1 %i_load = load i2 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc10:2 %add_ln205 = add i2 %i_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln205"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc10:5 %icmp_ln207 = icmp_eq  i14 %j_load, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc10:6 %select_ln201 = select i1 %icmp_ln207, i14 0, i14 %j_load

]]></Node>
<StgValue><ssdm name="select_ln201"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc10:7 %select_ln205 = select i1 %icmp_ln207, i2 %add_ln205, i2 %i_load

]]></Node>
<StgValue><ssdm name="select_ln205"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2">
<![CDATA[
for.inc10:8 %trunc_ln209 = trunc i2 %select_ln205

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="13">
<![CDATA[
for.inc10:9 %tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 %trunc_ln209, i13 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc10:10 %add_ln209 = add i14 %tmp, i14 %select_ln201

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="14">
<![CDATA[
for.inc10:11 %zext_ln209 = zext i14 %add_ln209

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10:13 %indata_addr = getelementptr i8 %indata, i64 0, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="indata_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="14">
<![CDATA[
for.inc10:15 %indata_load = load i14 %indata_addr

]]></Node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc10:17 %add_ln207 = add i14 %select_ln201, i14 1

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc10:18 %store_ln205 = store i15 %add_ln205_1, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc10:19 %store_ln201 = store i2 %select_ln205, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc10:20 %store_ln201 = store i14 %add_ln207, i14 %j

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.end12.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc10:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @sha_stream_label1_VITIS_LOOP_207_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc10:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10:12 %local_indata_addr = getelementptr i8 %local_indata, i64 0, i64 %zext_ln209

]]></Node>
<StgValue><ssdm name="local_indata_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc10:14 %specpipeline_ln201 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln201"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="14">
<![CDATA[
for.inc10:15 %indata_load = load i14 %indata_addr

]]></Node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.inc10:16 %store_ln209 = store i8 %indata_load, i14 %local_indata_addr

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc10:21 %br_ln207 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
