<profile>

<section name = "Vitis HLS Report for 'axpy_float_2u_unsigned_int_s'" level="0">
<item name = "Date">Mon Jun 12 16:50:47 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">cemit_replaced</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.342 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15, 15, 49.995 ns, 49.995 ns, 15, 15, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_62_1">13, 13, 10, 1, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 636, 396, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 214, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U119">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U120">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_12_fu_91_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_condition_183">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln62_fu_85_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_11">9, 2, 3, 6</column>
<column name="i_fu_46">9, 2, 3, 6</column>
<column name="l_betaC5_blk_n">9, 2, 1, 2</column>
<column name="l_mat4_blk_n">9, 2, 1, 2</column>
<column name="l_strSum7_i_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="i_fu_46">3, 0, 3, 0</column>
<column name="l_result_1_reg_217">32, 0, 32, 0</column>
<column name="l_result_reg_212">32, 0, 32, 0</column>
<column name="l_val_11_reg_177">32, 0, 32, 0</column>
<column name="l_val_12_reg_182">32, 0, 32, 0</column>
<column name="l_val_13_reg_187">32, 0, 32, 0</column>
<column name="l_val_reg_172">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axpy&lt;float, 2u, unsigned int&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, axpy&lt;float, 2u, unsigned int&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axpy&lt;float, 2u, unsigned int&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axpy&lt;float, 2u, unsigned int&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, axpy&lt;float, 2u, unsigned int&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axpy&lt;float, 2u, unsigned int&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axpy&lt;float, 2u, unsigned int&gt;, return value</column>
<column name="l_mat4_dout">in, 64, ap_fifo, l_mat4, pointer</column>
<column name="l_mat4_num_data_valid">in, 2, ap_fifo, l_mat4, pointer</column>
<column name="l_mat4_fifo_cap">in, 2, ap_fifo, l_mat4, pointer</column>
<column name="l_mat4_empty_n">in, 1, ap_fifo, l_mat4, pointer</column>
<column name="l_mat4_read">out, 1, ap_fifo, l_mat4, pointer</column>
<column name="l_betaC5_dout">in, 64, ap_fifo, l_betaC5, pointer</column>
<column name="l_betaC5_num_data_valid">in, 2, ap_fifo, l_betaC5, pointer</column>
<column name="l_betaC5_fifo_cap">in, 2, ap_fifo, l_betaC5, pointer</column>
<column name="l_betaC5_empty_n">in, 1, ap_fifo, l_betaC5, pointer</column>
<column name="l_betaC5_read">out, 1, ap_fifo, l_betaC5, pointer</column>
<column name="l_strSum7_i_din">out, 64, ap_fifo, l_strSum7_i, pointer</column>
<column name="l_strSum7_i_full_n">in, 1, ap_fifo, l_strSum7_i, pointer</column>
<column name="l_strSum7_i_write">out, 1, ap_fifo, l_strSum7_i, pointer</column>
</table>
</item>
</section>
</profile>
