{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 19:38:02 2011 " "Info: Processing started: Sun Feb 20 19:38:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2_lcd1602 -c ps2_lcd1602 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_20M " "Info: Assuming node \"CLK_20M\" is an undefined clock" {  } { { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_20M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_1602:LCD_1602_Init\|LCD_CLOCK " "Info: Detected ripple clock \"LCD_1602:LCD_1602_Init\|LCD_CLOCK\" as buffer" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_1602:LCD_1602_Init\|LCD_CLOCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_20M register Ps2_Module:Ps2_Init\|o_ps2_data\[5\] register LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en 102.46 MHz 9.76 ns Internal " "Info: Clock \"CLK_20M\" has Internal fmax of 102.46 MHz between source register \"Ps2_Module:Ps2_Init\|o_ps2_data\[5\]\" and destination register \"LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en\" (period= 9.76 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.594 ns + Longest register register " "Info: + Longest register to register delay is 11.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ps2_Module:Ps2_Init\|o_ps2_data\[5\] 1 REG LCFF_X20_Y8_N23 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N23; Fanout = 11; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.438 ns) 0.980 ns LCD_1602:LCD_1602_Init\|Equal2~2 2 COMB LCCOMB_X20_Y8_N30 16 " "Info: 2: + IC(0.542 ns) + CELL(0.438 ns) = 0.980 ns; Loc. = LCCOMB_X20_Y8_N30; Fanout = 16; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal2~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] LCD_1602:LCD_1602_Init|Equal2~2 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.410 ns) 1.853 ns LCD_1602:LCD_1602_Init\|Equal7~1 3 COMB LCCOMB_X20_Y8_N0 4 " "Info: 3: + IC(0.463 ns) + CELL(0.410 ns) = 1.853 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal7~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { LCD_1602:LCD_1602_Init|Equal2~2 LCD_1602:LCD_1602_Init|Equal7~1 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.371 ns) 2.476 ns LCD_1602:LCD_1602_Init\|WideOr5~2 4 COMB LCCOMB_X20_Y8_N14 3 " "Info: 4: + IC(0.252 ns) + CELL(0.371 ns) = 2.476 ns; Loc. = LCCOMB_X20_Y8_N14; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr5~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|WideOr5~2 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.150 ns) 3.375 ns LCD_1602:LCD_1602_Init\|always6~15 5 COMB LCCOMB_X20_Y7_N0 5 " "Info: 5: + IC(0.749 ns) + CELL(0.150 ns) = 3.375 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 5; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { LCD_1602:LCD_1602_Init|WideOr5~2 LCD_1602:LCD_1602_Init|always6~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.775 ns LCD_1602:LCD_1602_Init\|always6~189 6 COMB LCCOMB_X20_Y7_N10 3 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 3.775 ns; Loc. = LCCOMB_X20_Y7_N10; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 4.178 ns LCD_1602:LCD_1602_Init\|always6~190 7 COMB LCCOMB_X20_Y7_N12 4 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 4.178 ns; Loc. = LCCOMB_X20_Y7_N12; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~190'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 4.590 ns LCD_1602:LCD_1602_Init\|always6~191 8 COMB LCCOMB_X20_Y7_N6 3 " "Info: 8: + IC(0.262 ns) + CELL(0.150 ns) = 4.590 ns; Loc. = LCCOMB_X20_Y7_N6; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~191'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 4.995 ns LCD_1602:LCD_1602_Init\|always6~217 9 COMB LCCOMB_X20_Y7_N28 2 " "Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 4.995 ns; Loc. = LCCOMB_X20_Y7_N28; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~217'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 5.410 ns LCD_1602:LCD_1602_Init\|always6~218 10 COMB LCCOMB_X20_Y7_N30 3 " "Info: 10: + IC(0.265 ns) + CELL(0.150 ns) = 5.410 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~218'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 5.828 ns LCD_1602:LCD_1602_Init\|always6~192 11 COMB LCCOMB_X20_Y7_N8 4 " "Info: 11: + IC(0.268 ns) + CELL(0.150 ns) = 5.828 ns; Loc. = LCCOMB_X20_Y7_N8; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~192'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~192 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 6.366 ns LCD_1602:LCD_1602_Init\|always6~193 12 COMB LCCOMB_X20_Y7_N26 4 " "Info: 12: + IC(0.263 ns) + CELL(0.275 ns) = 6.366 ns; Loc. = LCCOMB_X20_Y7_N26; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~193'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { LCD_1602:LCD_1602_Init|always6~192 LCD_1602:LCD_1602_Init|always6~193 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 6.788 ns LCD_1602:LCD_1602_Init\|always6~194 13 COMB LCCOMB_X20_Y7_N20 4 " "Info: 13: + IC(0.272 ns) + CELL(0.150 ns) = 6.788 ns; Loc. = LCCOMB_X20_Y7_N20; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~194'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { LCD_1602:LCD_1602_Init|always6~193 LCD_1602:LCD_1602_Init|always6~194 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 7.330 ns LCD_1602:LCD_1602_Init\|always6~202 14 COMB LCCOMB_X20_Y7_N18 2 " "Info: 14: + IC(0.267 ns) + CELL(0.275 ns) = 7.330 ns; Loc. = LCCOMB_X20_Y7_N18; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~202'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { LCD_1602:LCD_1602_Init|always6~194 LCD_1602:LCD_1602_Init|always6~202 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.150 ns) 8.159 ns LCD_1602:LCD_1602_Init\|always6~203 15 COMB LCCOMB_X17_Y7_N28 3 " "Info: 15: + IC(0.679 ns) + CELL(0.150 ns) = 8.159 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 3; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~203'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { LCD_1602:LCD_1602_Init|always6~202 LCD_1602:LCD_1602_Init|always6~203 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 8.572 ns LCD_1602:LCD_1602_Init\|always6~205 16 COMB LCCOMB_X17_Y7_N2 4 " "Info: 16: + IC(0.263 ns) + CELL(0.150 ns) = 8.572 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~205'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { LCD_1602:LCD_1602_Init|always6~203 LCD_1602:LCD_1602_Init|always6~205 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.150 ns) 9.004 ns LCD_1602:LCD_1602_Init\|always6~206 17 COMB LCCOMB_X17_Y7_N20 4 " "Info: 17: + IC(0.282 ns) + CELL(0.150 ns) = 9.004 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|always6~206'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { LCD_1602:LCD_1602_Init|always6~205 LCD_1602:LCD_1602_Init|always6~206 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.275 ns) 9.738 ns LCD_1602:LCD_1602_Init\|WideOr25~0 18 COMB LCCOMB_X18_Y7_N20 2 " "Info: 18: + IC(0.459 ns) + CELL(0.275 ns) = 9.738 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 2; COMB Node = 'LCD_1602:LCD_1602_Init\|WideOr25~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { LCD_1602:LCD_1602_Init|always6~206 LCD_1602:LCD_1602_Init|WideOr25~0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.242 ns) 10.245 ns LCD_1602:LCD_1602_Init\|Selector37~0 19 COMB LCCOMB_X18_Y7_N18 17 " "Info: 19: + IC(0.265 ns) + CELL(0.242 ns) = 10.245 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 17; COMB Node = 'LCD_1602:LCD_1602_Init\|Selector37~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { LCD_1602:LCD_1602_Init|WideOr25~0 LCD_1602:LCD_1602_Init|Selector37~0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.660 ns) 11.594 ns LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en 20 REG LCFF_X17_Y8_N9 1 " "Info: 20: + IC(0.689 ns) + CELL(0.660 ns) = 11.594 ns; Loc. = LCFF_X17_Y8_N9; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { LCD_1602:LCD_1602_Init|Selector37~0 LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.596 ns ( 39.64 % ) " "Info: Total cell delay = 4.596 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.998 ns ( 60.36 % ) " "Info: Total interconnect delay = 6.998 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] LCD_1602:LCD_1602_Init|Equal2~2 LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|WideOr5~2 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~192 LCD_1602:LCD_1602_Init|always6~193 LCD_1602:LCD_1602_Init|always6~194 LCD_1602:LCD_1602_Init|always6~202 LCD_1602:LCD_1602_Init|always6~203 LCD_1602:LCD_1602_Init|always6~205 LCD_1602:LCD_1602_Init|always6~206 LCD_1602:LCD_1602_Init|WideOr25~0 LCD_1602:LCD_1602_Init|Selector37~0 LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] {} LCD_1602:LCD_1602_Init|Equal2~2 {} LCD_1602:LCD_1602_Init|Equal7~1 {} LCD_1602:LCD_1602_Init|WideOr5~2 {} LCD_1602:LCD_1602_Init|always6~15 {} LCD_1602:LCD_1602_Init|always6~189 {} LCD_1602:LCD_1602_Init|always6~190 {} LCD_1602:LCD_1602_Init|always6~191 {} LCD_1602:LCD_1602_Init|always6~217 {} LCD_1602:LCD_1602_Init|always6~218 {} LCD_1602:LCD_1602_Init|always6~192 {} LCD_1602:LCD_1602_Init|always6~193 {} LCD_1602:LCD_1602_Init|always6~194 {} LCD_1602:LCD_1602_Init|always6~202 {} LCD_1602:LCD_1602_Init|always6~203 {} LCD_1602:LCD_1602_Init|always6~205 {} LCD_1602:LCD_1602_Init|always6~206 {} LCD_1602:LCD_1602_Init|WideOr25~0 {} LCD_1602:LCD_1602_Init|Selector37~0 {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.542ns 0.463ns 0.252ns 0.749ns 0.250ns 0.253ns 0.262ns 0.255ns 0.265ns 0.268ns 0.263ns 0.272ns 0.267ns 0.679ns 0.263ns 0.282ns 0.459ns 0.265ns 0.689ns } { 0.000ns 0.438ns 0.410ns 0.371ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.242ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.048 ns - Smallest " "Info: - Smallest clock skew is 2.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 4.404 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_20M\" to destination register is 4.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.326 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG LCFF_X3_Y6_N21 3 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.326 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.161 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB CLKCTRL_G1 69 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.161 ns; Loc. = CLKCTRL_G1; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.537 ns) 4.404 ns LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en 4 REG LCFF_X17_Y8_N9 1 " "Info: 4: + IC(0.706 ns) + CELL(0.537 ns) = 4.404 ns; Loc. = LCFF_X17_Y8_N9; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_DATA\[0\]~en'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.52 % ) " "Info: Total cell delay = 2.313 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 47.48 % ) " "Info: Total interconnect delay = 2.091 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 2.356 ns - Longest register " "Info: - Longest clock path from clock \"CLK_20M\" to source register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK_20M~clkctrl 2 COMB CLKCTRL_G2 109 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns Ps2_Module:Ps2_Init\|o_ps2_data\[5\] 3 REG LCFF_X20_Y8_N23 11 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X20_Y8_N23; Fanout = 11; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[5] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[5] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.594 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] LCD_1602:LCD_1602_Init|Equal2~2 LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|WideOr5~2 LCD_1602:LCD_1602_Init|always6~15 LCD_1602:LCD_1602_Init|always6~189 LCD_1602:LCD_1602_Init|always6~190 LCD_1602:LCD_1602_Init|always6~191 LCD_1602:LCD_1602_Init|always6~217 LCD_1602:LCD_1602_Init|always6~218 LCD_1602:LCD_1602_Init|always6~192 LCD_1602:LCD_1602_Init|always6~193 LCD_1602:LCD_1602_Init|always6~194 LCD_1602:LCD_1602_Init|always6~202 LCD_1602:LCD_1602_Init|always6~203 LCD_1602:LCD_1602_Init|always6~205 LCD_1602:LCD_1602_Init|always6~206 LCD_1602:LCD_1602_Init|WideOr25~0 LCD_1602:LCD_1602_Init|Selector37~0 LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.594 ns" { Ps2_Module:Ps2_Init|o_ps2_data[5] {} LCD_1602:LCD_1602_Init|Equal2~2 {} LCD_1602:LCD_1602_Init|Equal7~1 {} LCD_1602:LCD_1602_Init|WideOr5~2 {} LCD_1602:LCD_1602_Init|always6~15 {} LCD_1602:LCD_1602_Init|always6~189 {} LCD_1602:LCD_1602_Init|always6~190 {} LCD_1602:LCD_1602_Init|always6~191 {} LCD_1602:LCD_1602_Init|always6~217 {} LCD_1602:LCD_1602_Init|always6~218 {} LCD_1602:LCD_1602_Init|always6~192 {} LCD_1602:LCD_1602_Init|always6~193 {} LCD_1602:LCD_1602_Init|always6~194 {} LCD_1602:LCD_1602_Init|always6~202 {} LCD_1602:LCD_1602_Init|always6~203 {} LCD_1602:LCD_1602_Init|always6~205 {} LCD_1602:LCD_1602_Init|always6~206 {} LCD_1602:LCD_1602_Init|WideOr25~0 {} LCD_1602:LCD_1602_Init|Selector37~0 {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.542ns 0.463ns 0.252ns 0.749ns 0.250ns 0.253ns 0.262ns 0.255ns 0.265ns 0.268ns 0.263ns 0.272ns 0.267ns 0.679ns 0.263ns 0.282ns 0.459ns 0.265ns 0.689ns } { 0.000ns 0.438ns 0.410ns 0.371ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.242ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[0]~en } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[0]~en {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[5] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_20M 50 " "Warning: Circuit may not operate. Detected 50 non-operational path(s) clocked by clock \"CLK_20M\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Ps2_Module:Ps2_Init\|o_ps2_data\[4\] LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111 CLK_20M 1.161 ns " "Info: Found hold time violation between source  pin or register \"Ps2_Module:Ps2_Init\|o_ps2_data\[4\]\" and destination pin or register \"LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111\" for clock \"CLK_20M\" (Hold time is 1.161 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.050 ns + Largest " "Info: + Largest clock skew is 2.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 4.406 ns + Longest register " "Info: + Longest clock path from clock \"CLK_20M\" to destination register is 4.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.326 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG LCFF_X3_Y6_N21 3 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.326 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.161 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB CLKCTRL_G1 69 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.161 ns; Loc. = CLKCTRL_G1; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 4.406 ns LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111 4 REG LCFF_X20_Y8_N1 1 " "Info: 4: + IC(0.708 ns) + CELL(0.537 ns) = 4.406 ns; Loc. = LCFF_X20_Y8_N1; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.50 % ) " "Info: Total cell delay = 2.313 ns ( 52.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.093 ns ( 47.50 % ) " "Info: Total interconnect delay = 2.093 ns ( 47.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.406 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.708ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 2.356 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_20M\" to source register is 2.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK_20M~clkctrl 2 COMB CLKCTRL_G2 109 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.537 ns) 2.356 ns Ps2_Module:Ps2_Init\|o_ps2_data\[4\] 3 REG LCFF_X20_Y8_N5 36 " "Info: 3: + IC(0.708 ns) + CELL(0.537 ns) = 2.356 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 36; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.77 % ) " "Info: Total cell delay = 1.526 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.830 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[4] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.406 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.708ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[4] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.905 ns - Shortest register register " "Info: - Shortest register to register delay is 0.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ps2_Module:Ps2_Init\|o_ps2_data\[4\] 1 REG LCFF_X20_Y8_N5 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N5; Fanout = 36; REG Node = 'Ps2_Module:Ps2_Init\|o_ps2_data\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.275 ns) 0.821 ns LCD_1602:LCD_1602_Init\|Equal7~1 2 COMB LCCOMB_X20_Y8_N0 4 " "Info: 2: + IC(0.546 ns) + CELL(0.275 ns) = 0.821 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 4; COMB Node = 'LCD_1602:LCD_1602_Init\|Equal7~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] LCD_1602:LCD_1602_Init|Equal7~1 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.905 ns LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111 3 REG LCFF_X20_Y8_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.905 ns; Loc. = LCFF_X20_Y8_N1; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|PS2_LCD_DATA_nn.01000111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 39.67 % ) " "Info: Total cell delay = 0.359 ns ( 39.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.546 ns ( 60.33 % ) " "Info: Total interconnect delay = 0.546 ns ( 60.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.905 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] {} LCD_1602:LCD_1602_Init|Equal7~1 {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 217 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.406 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.708ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|o_ps2_data[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.356 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|o_ps2_data[4] {} } { 0.000ns 0.000ns 0.122ns 0.708ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] LCD_1602:LCD_1602_Init|Equal7~1 LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.905 ns" { Ps2_Module:Ps2_Init|o_ps2_data[4] {} LCD_1602:LCD_1602_Init|Equal7~1 {} LCD_1602:LCD_1602_Init|PS2_LCD_DATA_nn.01000111 {} } { 0.000ns 0.546ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Ps2_Module:Ps2_Init\|bit_shift\[10\] PS2_DATA CLK_20M 3.715 ns register " "Info: tsu for register \"Ps2_Module:Ps2_Init\|bit_shift\[10\]\" (data pin = \"PS2_DATA\", clock pin = \"CLK_20M\") is 3.715 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.116 ns + Longest pin register " "Info: + Longest pin to register delay is 6.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns PS2_DATA 1 PIN PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'PS2_DATA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DATA } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.945 ns) + CELL(0.245 ns) 6.032 ns Ps2_Module:Ps2_Init\|bit_shift\[10\]~feeder 2 COMB LCCOMB_X22_Y9_N6 1 " "Info: 2: + IC(4.945 ns) + CELL(0.245 ns) = 6.032 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 1; COMB Node = 'Ps2_Module:Ps2_Init\|bit_shift\[10\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.190 ns" { PS2_DATA Ps2_Module:Ps2_Init|bit_shift[10]~feeder } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.116 ns Ps2_Module:Ps2_Init\|bit_shift\[10\] 3 REG LCFF_X22_Y9_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.116 ns; Loc. = LCFF_X22_Y9_N7; Fanout = 1; REG Node = 'Ps2_Module:Ps2_Init\|bit_shift\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ps2_Module:Ps2_Init|bit_shift[10]~feeder Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.171 ns ( 19.15 % ) " "Info: Total cell delay = 1.171 ns ( 19.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.945 ns ( 80.85 % ) " "Info: Total interconnect delay = 4.945 ns ( 80.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { PS2_DATA Ps2_Module:Ps2_Init|bit_shift[10]~feeder Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.116 ns" { PS2_DATA {} PS2_DATA~combout {} Ps2_Module:Ps2_Init|bit_shift[10]~feeder {} Ps2_Module:Ps2_Init|bit_shift[10] {} } { 0.000ns 0.000ns 4.945ns 0.000ns } { 0.000ns 0.842ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 2.365 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_20M\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK_20M~clkctrl 2 COMB CLKCTRL_G2 109 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.537 ns) 2.365 ns Ps2_Module:Ps2_Init\|bit_shift\[10\] 3 REG LCFF_X22_Y9_N7 1 " "Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X22_Y9_N7; Fanout = 1; REG Node = 'Ps2_Module:Ps2_Init\|bit_shift\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.52 % ) " "Info: Total cell delay = 1.526 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.839 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|bit_shift[10] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.116 ns" { PS2_DATA Ps2_Module:Ps2_Init|bit_shift[10]~feeder Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.116 ns" { PS2_DATA {} PS2_DATA~combout {} Ps2_Module:Ps2_Init|bit_shift[10]~feeder {} Ps2_Module:Ps2_Init|bit_shift[10] {} } { 0.000ns 0.000ns 4.945ns 0.000ns } { 0.000ns 0.842ns 0.245ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|bit_shift[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|bit_shift[10] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_20M LCD_DATA\[1\] LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0 9.291 ns register " "Info: tco from clock \"CLK_20M\" to destination pin \"LCD_DATA\[1\]\" through register \"LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0\" is 9.291 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M source 4.404 ns + Longest register " "Info: + Longest clock path from clock \"CLK_20M\" to source register is 4.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.787 ns) 2.326 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK 2 REG LCFF_X3_Y6_N21 3 " "Info: 2: + IC(0.550 ns) + CELL(0.787 ns) = 2.326 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.000 ns) 3.161 ns LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl 3 COMB CLKCTRL_G1 69 " "Info: 3: + IC(0.835 ns) + CELL(0.000 ns) = 3.161 ns; Loc. = CLKCTRL_G1; Fanout = 69; COMB Node = 'LCD_1602:LCD_1602_Init\|LCD_CLOCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.537 ns) 4.404 ns LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0 4 REG LCFF_X17_Y8_N11 1 " "Info: 4: + IC(0.706 ns) + CELL(0.537 ns) = 4.404 ns; Loc. = LCFF_X17_Y8_N11; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.52 % ) " "Info: Total cell delay = 2.313 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.091 ns ( 47.48 % ) " "Info: Total interconnect delay = 2.091 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.637 ns + Longest register pin " "Info: + Longest register to pin delay is 4.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0 1 REG LCFF_X17_Y8_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N11; Fanout = 1; REG Node = 'LCD_1602:LCD_1602_Init\|LCD_DATA\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 } "NODE_NAME" } } { "lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/lcd1602.v" 126 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(2.788 ns) 4.637 ns LCD_DATA\[1\] 2 PIN PIN_57 0 " "Info: 2: + IC(1.849 ns) + CELL(2.788 ns) = 4.637 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'LCD_DATA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 LCD_DATA[1] } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 60.13 % ) " "Info: Total cell delay = 2.788 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 39.87 % ) " "Info: Total interconnect delay = 1.849 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 LCD_DATA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 {} LCD_DATA[1] {} } { 0.000ns 1.849ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { CLK_20M LCD_1602:LCD_1602_Init|LCD_CLOCK LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.404 ns" { CLK_20M {} CLK_20M~combout {} LCD_1602:LCD_1602_Init|LCD_CLOCK {} LCD_1602:LCD_1602_Init|LCD_CLOCK~clkctrl {} LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 {} } { 0.000ns 0.000ns 0.550ns 0.835ns 0.706ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 LCD_DATA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.637 ns" { LCD_1602:LCD_1602_Init|LCD_DATA[1]~reg0 {} LCD_DATA[1] {} } { 0.000ns 1.849ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Ps2_Module:Ps2_Init\|detect_edge\[0\] PS2_CLK CLK_20M -3.252 ns register " "Info: th for register \"Ps2_Module:Ps2_Init\|detect_edge\[0\]\" (data pin = \"PS2_CLK\", clock pin = \"CLK_20M\") is -3.252 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_20M destination 2.370 ns + Longest register " "Info: + Longest clock path from clock \"CLK_20M\" to destination register is 2.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK_20M 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'CLK_20M'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_20M } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK_20M~clkctrl 2 COMB CLKCTRL_G2 109 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 109; COMB Node = 'CLK_20M~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK_20M CLK_20M~clkctrl } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.537 ns) 2.370 ns Ps2_Module:Ps2_Init\|detect_edge\[0\] 3 REG LCFF_X26_Y9_N3 2 " "Info: 3: + IC(0.722 ns) + CELL(0.537 ns) = 2.370 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'Ps2_Module:Ps2_Init\|detect_edge\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { CLK_20M~clkctrl Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.39 % ) " "Info: Total cell delay = 1.526 ns ( 64.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.844 ns ( 35.61 % ) " "Info: Total interconnect delay = 0.844 ns ( 35.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.370 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|detect_edge[0] {} } { 0.000ns 0.000ns 0.122ns 0.722ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.888 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns PS2_CLK 1 PIN PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'PS2_CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "ps2_lcd1602.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_lcd1602.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.687 ns) + CELL(0.275 ns) 5.804 ns Ps2_Module:Ps2_Init\|detect_edge\[0\]~0 2 COMB LCCOMB_X26_Y9_N2 1 " "Info: 2: + IC(4.687 ns) + CELL(0.275 ns) = 5.804 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 1; COMB Node = 'Ps2_Module:Ps2_Init\|detect_edge\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.962 ns" { PS2_CLK Ps2_Module:Ps2_Init|detect_edge[0]~0 } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.888 ns Ps2_Module:Ps2_Init\|detect_edge\[0\] 3 REG LCFF_X26_Y9_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.888 ns; Loc. = LCFF_X26_Y9_N3; Fanout = 2; REG Node = 'Ps2_Module:Ps2_Init\|detect_edge\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ps2_Module:Ps2_Init|detect_edge[0]~0 Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "ps2_module.v" "" { Text "C:/Documents and Settings/Administrator/桌面/www/ps222/ps2_module.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.201 ns ( 20.40 % ) " "Info: Total cell delay = 1.201 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.687 ns ( 79.60 % ) " "Info: Total interconnect delay = 4.687 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { PS2_CLK Ps2_Module:Ps2_Init|detect_edge[0]~0 Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { PS2_CLK {} PS2_CLK~combout {} Ps2_Module:Ps2_Init|detect_edge[0]~0 {} Ps2_Module:Ps2_Init|detect_edge[0] {} } { 0.000ns 0.000ns 4.687ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { CLK_20M CLK_20M~clkctrl Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.370 ns" { CLK_20M {} CLK_20M~combout {} CLK_20M~clkctrl {} Ps2_Module:Ps2_Init|detect_edge[0] {} } { 0.000ns 0.000ns 0.122ns 0.722ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { PS2_CLK Ps2_Module:Ps2_Init|detect_edge[0]~0 Ps2_Module:Ps2_Init|detect_edge[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { PS2_CLK {} PS2_CLK~combout {} Ps2_Module:Ps2_Init|detect_edge[0]~0 {} Ps2_Module:Ps2_Init|detect_edge[0] {} } { 0.000ns 0.000ns 4.687ns 0.000ns } { 0.000ns 0.842ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 19:38:03 2011 " "Info: Processing ended: Sun Feb 20 19:38:03 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
