INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/project_9/project_9.srcs/sources_1/new/design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_32bit
WARNING: [VRFC 10-756] identifier size is used before its declaration [C:/Users/Lenovo/project_9/project_9.srcs/sources_1/new/design.v:23]
WARNING: [VRFC 10-756] identifier size is used before its declaration [C:/Users/Lenovo/project_9/project_9.srcs/sources_1/new/design.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/project_9/project_9.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/project_9/project_9.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
