# //  Questa Sim-64
# //  Version 2023.4_3 linux_x86_64 Feb 17 2024
# //
# //  Copyright 1991-2024 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 22:57:04 on Sep 26,2024
# vlog -reportprogress 300 fpga_eth.sv 
# -- Compiling module fpga_eth
# 
# Top level modules:
# 	fpga_eth
# End time: 22:57:04 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 22:57:04 on Sep 26,2024
# vlog -reportprogress 300 tb.sv 
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 22:57:04 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 22:57:04 on Sep 26,2024
# vlog -reportprogress 300 src/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 22:57:04 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 22:57:04 on Sep 26,2024
# vlog -reportprogress 300 src/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 22:57:05 on Sep 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 22:57:05 on Sep 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "fpga_eth(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.fpga_eth(fast)
# Loading work.counter(fast)
# Loading work.flopenr(fast)
# Loading work.counter(fast__1)
# Loading work.flopenr(fast__1)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# Causality operation skipped due to absence of debug database file
# End time: 23:03:58 on Sep 26,2024, Elapsed time: 0:06:53
# Errors: 0, Warnings: 1
