{"config":{"lang":["en","ko"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"],"fields":{"title":{"boost":1000.0},"text":{"boost":1.0},"tags":{"boost":1000000.0}}},"docs":[{"location":"","title":"RTL Library Client SDK","text":"<p>Python client SDK for communicating with RTL Library GraphQL server.</p>"},{"location":"#overview","title":"Overview","text":"<p>The <code>rtllib</code> package provides a Python API for interacting with RTL (Register Transfer Level) design tools through a GraphQL-based server. It enables you to:</p> <ul> <li>\ud83d\udcd6 Read Verilog files and parse design hierarchies</li> <li>\ud83d\udd0d Query design information (modules, ports, instances, nets)</li> <li>\u270f\ufe0f Modify designs in-session (add ports, nets)</li> <li>\ud83d\ude80 Auto-manage server with built-in ServerManager</li> </ul>"},{"location":"#key-features","title":"Key Features","text":"<ul> <li>Simple API: Clean, Pythonic interface for all operations</li> <li>GraphQL-based: Modern GraphQL communication layer</li> <li>Auto-start Server: Automatically starts and manages RTL server</li> <li>Type-safe: Full TypedDict support for all data types</li> <li>Context Manager: Easy resource management with <code>with</code> statements</li> </ul>"},{"location":"#quick-example","title":"Quick Example","text":"<pre><code>from rtllib import Client\n\n# Auto-start server and connect\nwith Client() as client:\n    # Read and process Verilog\n    client.read_verilog(\"/path/to/design.v\")\n    client.compile()\n    client.elaborate()\n\n    # Query design\n    modules = client.get_modules()\n    for mod in modules:\n        ports = mod['ports']\n        print(f\"{mod['name']}: {len(ports)} ports\")\n</code></pre>"},{"location":"#installation","title":"Installation","text":"<pre><code>pip install rtllib\n# or\nuv pip install rtllib\n</code></pre>"},{"location":"#documentation-structure","title":"Documentation Structure","text":"<ul> <li>Commands - Complete command reference</li> <li>Queries - Read design information</li> <li>Mutations - Modify design state</li> <li>Types - Data type reference</li> <li>Examples - Usage examples</li> </ul>"},{"location":"#use-cases","title":"Use Cases","text":""},{"location":"#design-analysis","title":"Design Analysis","text":"<p>Query and analyze RTL designs programmatically</p>"},{"location":"#design-modification","title":"Design Modification","text":"<p>Add ports, nets, and other elements in-session</p>"},{"location":"#automation","title":"Automation","text":"<p>Integrate RTL operations into Python scripts and workflows</p>"},{"location":"#testing","title":"Testing","text":"<p>Automated testing of RTL designs with Python test frameworks</p>"},{"location":"#next-steps","title":"Next Steps","text":"<ul> <li>\ud83d\udcd6 Browse Command Reference</li> <li>\ud83d\udca1 Check out Examples</li> </ul>"},{"location":"#requirements","title":"Requirements","text":"<ul> <li>Python 3.10</li> <li>rtllib-server (GraphQL server binary or Python package)</li> </ul>"},{"location":"#license","title":"License","text":"<p>See project repository for license information.</p>"},{"location":"commands/mutations/","title":"Mutation Commands Reference","text":"<p>All mutation commands for modifying design state on the RTL Library server.</p>"},{"location":"commands/mutations/#read_verilog","title":"read_verilog","text":"<p>Read and parse a single Verilog file.</p> <p>Parameters:</p> Name Type Required Default Description path str \u2705 - Path to the Verilog file <p>Returns: <code>ReadVerilogResult</code></p> Field Type Description status str Operation status: \"success\" or \"error\" file str Path of the file that was read modules_found int Number of modules discovered in the file <p>Example (Python):</p> <pre><code>from rtllib import Client\n\nclient = Client()\nresult = client.read_verilog(\"/path/to/design.v\")\nprint(f\"Status: {result['status']}\")\nprint(f\"Modules found: {result['modules_found']}\")\n</code></pre> <p>Example (GraphQL):</p> <pre><code>mutation ReadVerilog($path: String!) {\n  read_verilog(path: $path) {\n    status\n    file\n    modules_found\n  }\n}\n</code></pre> <p>Related: read_verilog_filelist</p>"},{"location":"commands/mutations/#read_verilog_filelist","title":"read_verilog_filelist","text":"<p>Read multiple Verilog files from a filelist.</p> <p>The filelist format supports: - File paths (one per line) - Comments (lines starting with <code>#</code> or <code>//</code>) - Options like <code>+incdir+</code>, <code>-v</code>, <code>-y</code> (backend-specific)</p> <p>Parameters:</p> Name Type Required Default Description filelist_path str \u2705 - Path to the filelist file <p>Returns: <code>ReadFilelistResult</code></p> Field Type Description success bool Whether operation succeeded files_read int Number of files successfully read modules_found int Total number of modules discovered message str Status or error message <p>Example (Python):</p> <pre><code>result = client.read_verilog_filelist(\"/path/to/files.f\")\nif result['success']:\n    print(f\"Read {result['files_read']} files\")\n    print(f\"Found {result['modules_found']} modules\")\nelse:\n    print(f\"Error: {result['message']}\")\n</code></pre> <p>Example Filelist Format:</p> <pre><code># Design files\n/path/to/top.v\n/path/to/cpu.v\n/path/to/memory.v\n\n// Include directories\n+incdir+/path/to/includes\n\n# Library files\n-v /path/to/lib/cells.v\n</code></pre> <p>Example (GraphQL):</p> <pre><code>mutation ReadFilelist($filelistPath: String!) {\n  read_verilog_filelist(filelist_path: $filelistPath) {\n    success\n    files_read\n    modules_found\n    message\n  }\n}\n</code></pre> <p>Related: read_verilog</p>"},{"location":"commands/mutations/#compile","title":"compile","text":"<p>Compile the loaded Verilog code.</p> <p>This step analyzes syntax and semantics of the loaded design.</p> <p>Parameters: None</p> <p>Returns: <code>str</code> - Completion message</p> <p>Example (Python):</p> <pre><code># Load files first\nclient.read_verilog(\"/path/to/design.v\")\n\n# Then compile\nmessage = client.compile()\nprint(message)  # \"Compilation completed\"\n</code></pre> <p>Example (GraphQL):</p> <pre><code>mutation {\n  compile\n}\n</code></pre> <p>Related: elaborate, read_verilog</p>"},{"location":"commands/mutations/#elaborate","title":"elaborate","text":"<p>Elaborate the compiled design.</p> <p>This step expands the design hierarchy and resolves all module instances.</p> <p>Parameters: None</p> <p>Returns: <code>str</code> - Completion message</p> <p>Example (Python):</p> <pre><code># Load and compile first\nclient.read_verilog(\"/path/to/design.v\")\nclient.compile()\n\n# Then elaborate\nmessage = client.elaborate()\nprint(message)  # \"Elaboration completed\"\n\n# Now you can query the design\nmodules = client.get_modules()\n</code></pre> <p>Example (GraphQL):</p> <pre><code>mutation {\n  elaborate\n}\n</code></pre> <p>Related: compile, get_modules</p>"},{"location":"commands/mutations/#add_port","title":"add_port","text":"<p>Add a port to a module (session-based modification, not persisted).</p> <p>Parameters:</p> Name Type Required Default Description module str \u2705 - Target module name port_name str \u2705 - Name for the new port direction str \u2705 - Port direction: \"input\", \"output\", or \"inout\" width int \u2705 - Bit width of the port <p>Returns: <code>AddPortResult</code></p> Field Type Description success bool Whether operation succeeded module str Module that was modified port_name str Name of the added port message str Status or error message <p>Example (Python):</p> <pre><code>result = client.add_port(\n    module=\"top\",\n    port_name=\"new_signal\",\n    direction=\"input\",\n    width=8\n)\n\nif result['success']:\n    print(f\"Added port {result['port_name']} to {result['module']}\")\nelse:\n    print(f\"Error: {result['message']}\")\n</code></pre> <p>Example (GraphQL):</p> <pre><code>mutation AddPort(\n  $module: String!,\n  $portName: String!,\n  $direction: String!,\n  $width: Int!\n) {\n  add_port(\n    module: $module,\n    port_name: $portName,\n    direction: $direction,\n    width: $width\n  ) {\n    success\n    module\n    port_name\n    message\n  }\n}\n</code></pre> <p>Related: get_ports, add_net</p>"},{"location":"commands/mutations/#add_net","title":"add_net","text":"<p>Add a net/wire to a module (session-based modification, not persisted).</p> <p>Parameters:</p> Name Type Required Default Description module str \u2705 - Target module name net_name str \u2705 - Name for the new net width int \u2705 - Bit width of the net net_type str \u274c \"wire\" Net type: \"wire\", \"reg\", or \"logic\" <p>Returns: <code>AddNetResult</code></p> Field Type Description success bool Whether operation succeeded module str Module that was modified net_name str Name of the added net message str Status or error message <p>Example (Python):</p> <pre><code># Add a wire\nresult = client.add_net(\n    module=\"top\",\n    net_name=\"internal_bus\",\n    width=32,\n    net_type=\"wire\"\n)\n\n# Add a register\nresult = client.add_net(\n    module=\"top\",\n    net_name=\"state_reg\",\n    width=4,\n    net_type=\"reg\"\n)\n\nif result['success']:\n    print(f\"Added {result['net_name']} to {result['module']}\")\n</code></pre> <p>Example (GraphQL):</p> <pre><code>mutation AddNet(\n  $module: String!,\n  $netName: String!,\n  $width: Int!,\n  $netType: String!\n) {\n  add_net(\n    module: $module,\n    net_name: $netName,\n    width: $width,\n    net_type: $netType\n  ) {\n    success\n    module\n    net_name\n    message\n  }\n}\n</code></pre> <p>Related: get_nets, add_port</p>"},{"location":"commands/mutations/#workflow-example","title":"Workflow Example","text":"<p>Complete workflow using mutations:</p> <pre><code>from rtllib import Client\n\n# Initialize client (auto-starts server)\nwith Client() as client:\n    # 1. Check server health\n    health = client.health_check()\n    print(f\"Server status: {health['status']}\")\n\n    # 2. Read Verilog file\n    result = client.read_verilog(\"/path/to/design.v\")\n    print(f\"Loaded {result['modules_found']} modules\")\n\n    # 3. Compile\n    client.compile()\n\n    # 4. Elaborate\n    client.elaborate()\n\n    # 5. Query design\n    modules = client.get_modules()\n    print(f\"Design has {len(modules)} modules\")\n\n    # 6. Modify design (session-based)\n    client.add_port(\"top\", \"debug_out\", \"output\", 8)\n    client.add_net(\"top\", \"debug_bus\", 8, \"wire\")\n\n    # 7. Query modified design\n    ports = client.get_ports(\"top\")\n    print(f\"Top module now has {len(ports)} ports\")\n</code></pre>"},{"location":"commands/mutations/#summary-table","title":"Summary Table","text":"<p>Quick reference for all mutation commands:</p> Command Purpose Key Parameters Returns read_verilog Read single file path ReadVerilogResult read_verilog_filelist Read multiple files filelist_path ReadFilelistResult compile Compile design None str (message) elaborate Elaborate design None str (message) add_port Add port to module module, port_name, direction, width AddPortResult add_net Add net to module module, net_name, width, net_type AddNetResult"},{"location":"commands/mutations/#important-notes","title":"Important Notes","text":"<p>Session-Based Modifications</p> <p>The <code>add_port</code> and <code>add_net</code> mutations are session-based and do not persist changes to the original Verilog files. They only modify the in-memory representation on the server.</p> <p>Operation Order</p> <p>For proper operation, follow this order: 1. read_verilog or read_verilog_filelist 2. compile 3. elaborate 4. Query or modify the design</p> <p>Error Handling</p> <p>Always check the <code>status</code>, <code>success</code>, or <code>message</code> fields in return values to handle errors appropriately.</p>"},{"location":"commands/overview/","title":"Commands Overview","text":"<p>Complete reference for all rtllib client commands.</p>"},{"location":"commands/overview/#command-categories","title":"Command Categories","text":""},{"location":"commands/overview/#queries","title":"Queries","text":"<p>Commands for reading design information (read-only operations).</p> Command Description health_check Check server status get_modules Get all modules with nested data get_ports Get module ports get_instances Get module instances get_nets Get module nets/wires"},{"location":"commands/overview/#mutations","title":"Mutations","text":"<p>Commands for modifying design state.</p> Command Description read_verilog Read single Verilog file read_verilog_filelist Read multiple files from filelist compile Compile loaded design elaborate Elaborate design hierarchy add_port Add port to module (session) add_net Add net to module (session)"},{"location":"commands/overview/#types","title":"Types","text":"<p>Data types returned by commands.</p> Type Description HealthCheckResult Server health status ModuleInfo Complete module information PortInfo Port information InstanceInfo Instance information NetInfo Net/wire information ReadVerilogResult Read file result ReadFilelistResult Read filelist result AddPortResult Add port result AddNetResult Add net result"},{"location":"commands/overview/#typical-workflow","title":"Typical Workflow","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    # 1. Check health\n    health = client.health_check()\n\n    # 2. Load design\n    client.read_verilog(\"/path/to/design.v\")\n    # or\n    client.read_verilog_filelist(\"/path/to/files.f\")\n\n    # 3. Process design\n    client.compile()\n    client.elaborate()\n\n    # 4. Query design\n    modules = client.get_modules()\n    ports = client.get_ports(\"module_name\")\n    instances = client.get_instances(\"module_name\")\n    nets = client.get_nets(\"module_name\")\n\n    # 5. Modify design (optional, session-based)\n    client.add_port(\"module\", \"port_name\", \"input\", 8)\n    client.add_net(\"module\", \"net_name\", 32, \"wire\")\n</code></pre>"},{"location":"commands/overview/#command-groups-by-use-case","title":"Command Groups by Use Case","text":""},{"location":"commands/overview/#design-loading","title":"Design Loading","text":"<ul> <li>read_verilog - Single file</li> <li>read_verilog_filelist - Multiple files</li> </ul>"},{"location":"commands/overview/#design-processing","title":"Design Processing","text":"<ul> <li>compile - Syntax/semantic analysis</li> <li>elaborate - Hierarchy expansion</li> </ul>"},{"location":"commands/overview/#design-query","title":"Design Query","text":"<ul> <li>get_modules - All modules</li> <li>get_ports - Ports of a module</li> <li>get_instances - Instances in a module</li> <li>get_nets - Nets in a module</li> </ul>"},{"location":"commands/overview/#design-modification","title":"Design Modification","text":"<ul> <li>add_port - Add port to module</li> <li>add_net - Add net to module</li> </ul>"},{"location":"commands/overview/#system","title":"System","text":"<ul> <li>health_check - Server status</li> </ul>"},{"location":"commands/overview/#common-parameters","title":"Common Parameters","text":"<p>Many commands support these common parameters:</p>"},{"location":"commands/overview/#filter-optional","title":"filter (optional)","text":"<p>Filter expression for selective queries.</p> <pre><code># Examples\nports = client.get_ports(\"top\", filter=\"direction == 'input'\")\nnets = client.get_nets(\"top\", filter=\"width &gt; 1\")\n</code></pre>"},{"location":"commands/overview/#hierarchical-optional-defaultfalse","title":"hierarchical (optional, default=False)","text":"<p>Include hierarchical information in queries.</p> <pre><code># Get flat list with hierarchical paths\nmodules = client.get_modules(hierarchical=True)\nfor mod in modules:\n    if mod['path']:\n        print(f\"Path: {mod['path']}\")\n</code></pre>"},{"location":"commands/overview/#return-value-patterns","title":"Return Value Patterns","text":""},{"location":"commands/overview/#successstatus-checking","title":"Success/Status Checking","text":"<pre><code># For mutations with 'success' field\nresult = client.add_port(\"top\", \"new_port\", \"input\", 8)\nif result['success']:\n    print(\"Operation succeeded\")\nelse:\n    print(f\"Error: {result['message']}\")\n\n# For mutations with 'status' field\nresult = client.read_verilog(\"/path/to/file.v\")\nif result['status'] == 'success':\n    print(\"File loaded successfully\")\n</code></pre>"},{"location":"commands/overview/#list-processing","title":"List Processing","text":"<pre><code># All query commands return lists\nmodules = client.get_modules()  # list[ModuleInfo]\nfor mod in modules:\n    print(mod['name'])\n\n# Access nested data\nfor mod in modules:\n    for port in mod['ports']:  # list[PortInfo]\n        print(f\"  {port['name']}\")\n</code></pre>"},{"location":"commands/overview/#next-steps","title":"Next Steps","text":"<ul> <li>\ud83d\udcd6 Queries Reference - Detailed query commands</li> <li>\u270f\ufe0f Mutations Reference - Detailed mutation commands</li> <li>\ud83d\udcca Types Reference - Data type specifications</li> <li>\ud83d\udca1 Examples - Usage examples</li> </ul>"},{"location":"commands/queries/","title":"Query Commands Reference","text":"<p>All query commands for retrieving design information from the RTL Library server.</p>"},{"location":"commands/queries/#health_check","title":"health_check","text":"<p>Check server health and status.</p> <p>Parameters: None</p> <p>Returns: <code>HealthCheckResult</code></p> Field Type Description status str Server status: \"ok\" or error message backend_type str Backend type: \"dummy\" or \"real\" <p>Example (Python):</p> <pre><code>from rtllib import Client\n\nclient = Client()\nresult = client.health_check()\nprint(result)\n# {'status': 'ok', 'backend_type': 'dummy'}\n</code></pre> <p>Example (GraphQL):</p> <pre><code>query {\n  health_check {\n    status\n    backend_type\n  }\n}\n</code></pre> <p>Related: None</p>"},{"location":"commands/queries/#get_modules","title":"get_modules","text":"<p>Get all modules in the design with nested port/instance/net information.</p> <p>Parameters:</p> Name Type Required Default Description filter str \u274c None Filter expression (backend-specific) hierarchical bool \u274c False Include hierarchical instances as flat list with paths <p>Returns: <code>list[ModuleInfo]</code></p> Field Type Description name str Module name file str Source file path path str or None Hierarchical path (if hierarchical=True) ports list[PortInfo] List of port information instances list[InstanceInfo] List of instance information nets list[NetInfo] List of net/wire information <p>Example (Python):</p> <pre><code># Get all modules\nmodules = client.get_modules()\nfor mod in modules:\n    print(f\"{mod['name']}: {len(mod['ports'])} ports, {len(mod['instances'])} instances\")\n\n# With filter\ntop_modules = client.get_modules(filter=\"name == 'top'\")\n\n# With hierarchical view\nall_instances = client.get_modules(hierarchical=True)\n</code></pre> <p>Example (GraphQL):</p> <pre><code>query GetModules($filter: String, $hierarchical: Boolean!) {\n  modules(filter: $filter, hierarchical: $hierarchical) {\n    name\n    file\n    path\n    ports {\n      name\n      direction\n      width\n    }\n    instances {\n      name\n      module\n      parent\n    }\n    nets {\n      name\n      width\n      net_type\n    }\n  }\n}\n</code></pre> <p>Related: get_ports, get_instances, get_nets</p>"},{"location":"commands/queries/#get_ports","title":"get_ports","text":"<p>Get all ports of a specific module.</p> <p>Parameters:</p> Name Type Required Default Description module str \u2705 - Module name filter str \u274c None Filter expression (e.g., \"direction == 'input'\") hierarchical bool \u274c False Include ports from sub-instances <p>Returns: <code>list[PortInfo]</code></p> Field Type Description name str Port name direction str Port direction: \"input\", \"output\", or \"inout\" width int Bit width path str or None Hierarchical path (if hierarchical=True) <p>Example (Python):</p> <pre><code># Get all ports\nports = client.get_ports(\"top_module\")\n\n# Get only input ports\ninput_ports = client.get_ports(\"top_module\", filter=\"direction == 'input'\")\n\n# Get ports with hierarchy\nall_ports = client.get_ports(\"top_module\", hierarchical=True)\n\n# Display ports\nfor port in ports:\n    print(f\"{port['name']}: {port['direction']} [{port['width']} bits]\")\n</code></pre> <p>Example (GraphQL):</p> <pre><code>query GetPorts($module: String!, $filter: String, $hierarchical: Boolean!) {\n  ports(module: $module, filter: $filter, hierarchical: $hierarchical) {\n    name\n    direction\n    width\n    path\n  }\n}\n</code></pre> <p>Related: get_modules, add_port</p>"},{"location":"commands/queries/#get_instances","title":"get_instances","text":"<p>Get all instances in a specific module.</p> <p>Parameters:</p> Name Type Required Default Description module str \u2705 - Module name filter str \u274c None Filter expression (e.g., \"module == 'cpu'\") hierarchical bool \u274c False Include instances from sub-hierarchy <p>Returns: <code>list[InstanceInfo]</code></p> Field Type Description name str Instance name module str Module type this instance instantiates parent str Parent module name path str or None Hierarchical path (if hierarchical=True) <p>Example (Python):</p> <pre><code># Get all instances\ninstances = client.get_instances(\"top_module\")\n\n# Filter by module type\ncpu_instances = client.get_instances(\"top_module\", filter=\"module == 'cpu'\")\n\n# Get full hierarchy\nall_instances = client.get_instances(\"top_module\", hierarchical=True)\n\n# Display instances\nfor inst in instances:\n    print(f\"{inst['name']}: instance of {inst['module']}\")\n</code></pre> <p>Example (GraphQL):</p> <pre><code>query GetInstances($module: String!, $filter: String, $hierarchical: Boolean!) {\n  instances(module: $module, filter: $filter, hierarchical: $hierarchical) {\n    name\n    module\n    parent\n    path\n  }\n}\n</code></pre> <p>Related: get_modules</p>"},{"location":"commands/queries/#get_nets","title":"get_nets","text":"<p>Get all nets/wires in a specific module.</p> <p>Parameters:</p> Name Type Required Default Description module str \u2705 - Module name filter str \u274c None Filter expression (e.g., \"width &gt; 1\") hierarchical bool \u274c False Include nets from sub-instances <p>Returns: <code>list[NetInfo]</code></p> Field Type Description name str Net/wire name width int Bit width net_type str Net type: \"wire\", \"reg\", or \"logic\" path str or None Hierarchical path (if hierarchical=True) <p>Example (Python):</p> <pre><code># Get all nets\nnets = client.get_nets(\"top_module\")\n\n# Filter by width\nbuses = client.get_nets(\"top_module\", filter=\"width &gt; 1\")\n\n# Get all nets in hierarchy\nall_nets = client.get_nets(\"top_module\", hierarchical=True)\n\n# Display nets\nfor net in nets:\n    print(f\"{net['name']}: {net['net_type']} [{net['width']} bits]\")\n</code></pre> <p>Example (GraphQL):</p> <pre><code>query GetNets($module: String!, $filter: String, $hierarchical: Boolean!) {\n  nets(module: $module, filter: $filter, hierarchical: $hierarchical) {\n    name\n    width\n    net_type\n    path\n  }\n}\n</code></pre> <p>Related: get_modules, add_net</p>"},{"location":"commands/queries/#summary-table","title":"Summary Table","text":"<p>Quick reference for all query commands:</p> Command Purpose Key Parameters Returns health_check Check server status None HealthCheckResult get_modules Get all modules filter, hierarchical list[ModuleInfo] get_ports Get module ports module, filter, hierarchical list[PortInfo] get_instances Get module instances module, filter, hierarchical list[InstanceInfo] get_nets Get module nets module, filter, hierarchical list[NetInfo]"},{"location":"commands/types/","title":"Data Types Reference","text":"<p>All data types returned by query and mutation commands.</p>"},{"location":"commands/types/#healthcheckresult","title":"HealthCheckResult","text":"<p>Server health check result.</p> <pre><code>{\n    \"status\": str,        # \"ok\" or error message\n    \"backend_type\": str   # \"dummy\" or \"real\"\n}\n</code></pre> <p>Example: <pre><code>{'status': 'ok', 'backend_type': 'dummy'}\n</code></pre></p> <p>Used by: health_check</p>"},{"location":"commands/types/#moduleinfo","title":"ModuleInfo","text":"<p>Complete information about a module including nested ports, instances, and nets.</p> <pre><code>{\n    \"name\": str,                      # Module name\n    \"file\": str,                      # Source file path\n    \"path\": Optional[str],            # Hierarchical path (if hierarchical query)\n    \"ports\": list[PortInfo],          # List of ports\n    \"instances\": list[InstanceInfo],  # List of instances\n    \"nets\": list[NetInfo]             # List of nets/wires\n}\n</code></pre> <p>Example: <pre><code>{\n    'name': 'top_module',\n    'file': '/path/to/top.v',\n    'path': None,\n    'ports': [\n        {'name': 'clk', 'direction': 'input', 'width': 1, 'path': None},\n        {'name': 'data_out', 'direction': 'output', 'width': 32, 'path': None}\n    ],\n    'instances': [\n        {'name': 'cpu_inst', 'module': 'cpu', 'parent': 'top_module', 'path': None}\n    ],\n    'nets': [\n        {'name': 'internal_bus', 'width': 32, 'net_type': 'wire', 'path': None}\n    ]\n}\n</code></pre></p> <p>Used by: get_modules</p>"},{"location":"commands/types/#portinfo","title":"PortInfo","text":"<p>Information about a module port.</p> <pre><code>{\n    \"name\": str,            # Port name\n    \"direction\": str,       # \"input\", \"output\", or \"inout\"\n    \"width\": int,           # Bit width\n    \"path\": Optional[str]   # Hierarchical path (if hierarchical query)\n}\n</code></pre> <p>Example: <pre><code>{'name': 'data_in', 'direction': 'input', 'width': 32, 'path': None}\n</code></pre></p> <p>Used by: get_ports, ModuleInfo</p>"},{"location":"commands/types/#instanceinfo","title":"InstanceInfo","text":"<p>Information about a module instance.</p> <pre><code>{\n    \"name\": str,            # Instance name\n    \"module\": str,          # Module type being instantiated\n    \"parent\": str,          # Parent module name\n    \"path\": Optional[str]   # Hierarchical path (if hierarchical query)\n}\n</code></pre> <p>Example: <pre><code>{'name': 'cpu_inst', 'module': 'cpu', 'parent': 'top_module', 'path': None}\n</code></pre></p> <p>Hierarchical Example: <pre><code>{'name': 'alu_inst', 'module': 'alu', 'parent': 'cpu', 'path': 'top.cpu.alu_inst'}\n</code></pre></p> <p>Used by: get_instances, ModuleInfo</p>"},{"location":"commands/types/#netinfo","title":"NetInfo","text":"<p>Information about a net/wire.</p> <pre><code>{\n    \"name\": str,            # Net/wire name\n    \"width\": int,           # Bit width\n    \"net_type\": str,        # \"wire\", \"reg\", or \"logic\"\n    \"path\": Optional[str]   # Hierarchical path (if hierarchical query)\n}\n</code></pre> <p>Example: <pre><code>{'name': 'internal_bus', 'width': 32, 'net_type': 'wire', 'path': None}\n</code></pre></p> <p>Used by: get_nets, ModuleInfo</p>"},{"location":"commands/types/#readverilogresult","title":"ReadVerilogResult","text":"<p>Result of reading a single Verilog file.</p> <pre><code>{\n    \"status\": str,         # \"success\" or \"error\"\n    \"file\": str,           # File path that was read\n    \"modules_found\": int   # Number of modules discovered\n}\n</code></pre> <p>Example: <pre><code>{'status': 'success', 'file': '/path/to/design.v', 'modules_found': 3}\n</code></pre></p> <p>Used by: read_verilog</p>"},{"location":"commands/types/#readfilelistresult","title":"ReadFilelistResult","text":"<p>Result of reading multiple Verilog files from a filelist.</p> <pre><code>{\n    \"success\": bool,        # Operation success flag\n    \"files_read\": int,      # Number of files successfully read\n    \"modules_found\": int,   # Total modules discovered\n    \"message\": str          # Status or error message\n}\n</code></pre> <p>Example: <pre><code>{\n    'success': True,\n    'files_read': 5,\n    'modules_found': 12,\n    'message': 'Successfully read 5 files'\n}\n</code></pre></p> <p>Used by: read_verilog_filelist</p>"},{"location":"commands/types/#addportresult","title":"AddPortResult","text":"<p>Result of adding a port to a module.</p> <pre><code>{\n    \"success\": bool,     # Operation success flag\n    \"module\": str,       # Module that was modified\n    \"port_name\": str,    # Name of the added port\n    \"message\": str       # Status or error message\n}\n</code></pre> <p>Example: <pre><code>{\n    'success': True,\n    'module': 'top',\n    'port_name': 'debug_out',\n    'message': 'Port added successfully'\n}\n</code></pre></p> <p>Used by: add_port</p>"},{"location":"commands/types/#addnetresult","title":"AddNetResult","text":"<p>Result of adding a net/wire to a module.</p> <pre><code>{\n    \"success\": bool,     # Operation success flag\n    \"module\": str,       # Module that was modified\n    \"net_name\": str,     # Name of the added net\n    \"message\": str       # Status or error message\n}\n</code></pre> <p>Example: <pre><code>{\n    'success': True,\n    'module': 'top',\n    'net_name': 'internal_bus',\n    'message': 'Net added successfully'\n}\n</code></pre></p> <p>Used by: add_net</p>"},{"location":"commands/types/#type-relationships","title":"Type Relationships","text":""},{"location":"commands/types/#nested-structure","title":"Nested Structure","text":"<pre><code>ModuleInfo\n\u251c\u2500\u2500 ports: list[PortInfo]\n\u251c\u2500\u2500 instances: list[InstanceInfo]\n\u2514\u2500\u2500 nets: list[NetInfo]\n</code></pre>"},{"location":"commands/types/#query-results","title":"Query Results","text":"Query Command Returns health_check HealthCheckResult get_modules list[ModuleInfo] get_ports list[PortInfo] get_instances list[InstanceInfo] get_nets list[NetInfo]"},{"location":"commands/types/#mutation-results","title":"Mutation Results","text":"Mutation Command Returns read_verilog ReadVerilogResult read_verilog_filelist ReadFilelistResult compile str elaborate str add_port AddPortResult add_net AddNetResult"},{"location":"commands/types/#type-hints","title":"Type Hints","text":"<p>When using Python type hints with the rtllib client:</p> <pre><code>from rtllib import Client\nfrom rtllib.types import (\n    ModuleInfo,\n    PortInfo,\n    InstanceInfo,\n    NetInfo,\n    HealthCheckResult,\n    ReadVerilogResult,\n    AddPortResult,\n    AddNetResult\n)\n\nclient = Client()\n\n# Type-safe usage\nhealth: HealthCheckResult = client.health_check()\nmodules: list[ModuleInfo] = client.get_modules()\nports: list[PortInfo] = client.get_ports(\"top\")\n</code></pre> <p>All types are defined as <code>TypedDict</code> in <code>rtllib.types</code> module for proper type checking support.</p>"},{"location":"commands/types/#common-patterns","title":"Common Patterns","text":""},{"location":"commands/types/#checking-success","title":"Checking Success","text":"<pre><code># For mutations with success field\nresult = client.add_port(\"top\", \"new_port\", \"input\", 8)\nif result['success']:\n    print(\"Operation succeeded\")\nelse:\n    print(f\"Error: {result['message']}\")\n\n# For read_verilog\nresult = client.read_verilog(\"/path/to/file.v\")\nif result['status'] == 'success':\n    print(f\"Found {result['modules_found']} modules\")\n</code></pre>"},{"location":"commands/types/#accessing-nested-data","title":"Accessing Nested Data","text":"<pre><code>modules = client.get_modules()\nfor module in modules:\n    print(f\"Module: {module['name']}\")\n\n    # Access nested ports\n    for port in module['ports']:\n        print(f\"  Port: {port['name']} ({port['direction']}, {port['width']} bits)\")\n\n    # Access nested instances\n    for inst in module['instances']:\n        print(f\"  Instance: {inst['name']} of type {inst['module']}\")\n\n    # Access nested nets\n    for net in module['nets']:\n        print(f\"  Net: {net['name']} ({net['net_type']}, {net['width']} bits)\")\n</code></pre>"},{"location":"examples/basic-operations/","title":"Basic Operations Examples","text":"<p>Common usage patterns and examples for rtllib.</p>"},{"location":"examples/basic-operations/#download-examples","title":"\ud83d\udce5 Download Examples","text":"<p>All examples are available as standalone Python files:</p> <ul> <li>Individual Files: Click any example file below to download</li> <li>All Examples (ZIP): Download examples.zip - Contains all 9 example files and README</li> <li>Git Clone: <code>git clone https://github.com/kwonah0/rtllib.git</code> and navigate to <code>examples/</code></li> </ul> File Description example_1_load_and_query.py Load and query design example_2_analyze_ports.py Analyze port interfaces example_3_hierarchy.py Hierarchy analysis example_4_filters.py Filter usage example_5_multiple_files.py Multiple files example_6_design_modification.py Design modification example_7_error_handling.py Error handling example_8_external_server.py External server example_9_generate_report.py Generate report <p>See the examples README for more information.</p>"},{"location":"examples/basic-operations/#example-1-load-and-query-design","title":"Example 1: Load and Query Design","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    # Load Verilog file\n    result = client.read_verilog(\"/path/to/cpu.v\")\n    print(f\"Loaded {result['modules_found']} modules\")\n\n    # Process design\n    client.compile()\n    client.elaborate()\n\n    # Get all modules\n    modules = client.get_modules()\n    for mod in modules:\n        print(f\"\\nModule: {mod['name']}\")\n        print(f\"  File: {mod['file']}\")\n        print(f\"  Ports: {len(mod['ports'])}\")\n        print(f\"  Instances: {len(mod['instances'])}\")\n        print(f\"  Nets: {len(mod['nets'])}\")\n</code></pre>"},{"location":"examples/basic-operations/#example-2-analyze-port-interfaces","title":"Example 2: Analyze Port Interfaces","text":"<pre><code>from rtllib import Client\n\ndef analyze_module_interface(module_name, verilog_file):\n    \"\"\"Analyze and print module port interface.\"\"\"\n    with Client() as client:\n        client.read_verilog(verilog_file)\n        client.compile()\n        client.elaborate()\n\n        ports = client.get_ports(module_name)\n\n        # Group ports by direction\n        inputs = [p for p in ports if p['direction'] == 'input']\n        outputs = [p for p in ports if p['direction'] == 'output']\n        inouts = [p for p in ports if p['direction'] == 'inout']\n\n        print(f\"Module: {module_name}\")\n        print(f\"\\nInputs ({len(inputs)}):\")\n        for port in inputs:\n            print(f\"  {port['name']:&lt;20} [{port['width']:&gt;3} bits]\")\n\n        print(f\"\\nOutputs ({len(outputs)}):\")\n        for port in outputs:\n            print(f\"  {port['name']:&lt;20} [{port['width']:&gt;3} bits]\")\n\n        if inouts:\n            print(f\"\\nInout ({len(inouts)}):\")\n            for port in inouts:\n                print(f\"  {port['name']:&lt;20} [{port['width']:&gt;3} bits]\")\n\n# Usage\nanalyze_module_interface(\"cpu\", \"/path/to/cpu.v\")\n</code></pre>"},{"location":"examples/basic-operations/#example-3-hierarchy-analysis","title":"Example 3: Hierarchy Analysis","text":"<pre><code>from rtllib import Client\n\ndef analyze_hierarchy(verilog_file):\n    \"\"\"Analyze design hierarchy.\"\"\"\n    with Client() as client:\n        client.read_verilog(verilog_file)\n        client.compile()\n        client.elaborate()\n\n        # Get hierarchical view\n        modules = client.get_modules(hierarchical=True)\n\n        # Build hierarchy tree\n        for mod in modules:\n            path = mod.get('path')\n            if path:\n                level = path.count('.')\n                indent = \"  \" * level\n                print(f\"{indent}{mod['name']} ({len(mod['instances'])} sub-instances)\")\n            else:\n                print(f\"Top: {mod['name']}\")\n\n# Usage\nanalyze_hierarchy(\"/path/to/design.v\")\n</code></pre>"},{"location":"examples/basic-operations/#example-4-filter-usage","title":"Example 4: Filter Usage","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    client.read_verilog(\"/path/to/design.v\")\n    client.compile()\n    client.elaborate()\n\n    # Get only wide ports (&gt; 1 bit)\n    wide_ports = client.get_ports(\"cpu\", filter=\"width &gt; 1\")\n    print(f\"Wide ports: {len(wide_ports)}\")\n\n    # Get only input ports\n    inputs = client.get_ports(\"cpu\", filter=\"direction == 'input'\")\n    print(f\"Input ports: {len(inputs)}\")\n\n    # Get only wire nets\n    wires = client.get_nets(\"cpu\", filter=\"net_type == 'wire'\")\n    print(f\"Wire nets: {len(wires)}\")\n</code></pre>"},{"location":"examples/basic-operations/#example-5-multiple-files","title":"Example 5: Multiple Files","text":"<pre><code>from rtllib import Client\n\n# Create filelist\nwith open(\"design.f\", \"w\") as f:\n    f.write(\"# Top-level\\n\")\n    f.write(\"/path/to/top.v\\n\")\n    f.write(\"\\n\")\n    f.write(\"# Subsystems\\n\")\n    f.write(\"/path/to/cpu.v\\n\")\n    f.write(\"/path/to/memory.v\\n\")\n    f.write(\"/path/to/io.v\\n\")\n\n# Load from filelist\nwith Client() as client:\n    result = client.read_verilog_filelist(\"design.f\")\n\n    if result['success']:\n        print(f\"Successfully read {result['files_read']} files\")\n        print(f\"Found {result['modules_found']} modules\")\n\n        client.compile()\n        client.elaborate()\n\n        modules = client.get_modules()\n        for mod in modules:\n            print(f\"  - {mod['name']} ({len(mod['instances'])} instances)\")\n    else:\n        print(f\"Error: {result['message']}\")\n</code></pre>"},{"location":"examples/basic-operations/#example-6-design-modification","title":"Example 6: Design Modification","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    # Load design\n    client.read_verilog(\"/path/to/cpu.v\")\n    client.compile()\n    client.elaborate()\n\n    # Get current ports\n    ports_before = client.get_ports(\"cpu\")\n    print(f\"Ports before: {len(ports_before)}\")\n\n    # Add debug port\n    result = client.add_port(\n        module=\"cpu\",\n        port_name=\"debug_out\",\n        direction=\"output\",\n        width=32\n    )\n\n    if result['success']:\n        print(f\"Added debug port: {result['port_name']}\")\n\n        # Add debug bus net\n        client.add_net(\n            module=\"cpu\",\n            net_name=\"debug_bus\",\n            width=32,\n            net_type=\"wire\"\n        )\n\n        # Verify modifications\n        ports_after = client.get_ports(\"cpu\")\n        nets = client.get_nets(\"cpu\")\n\n        print(f\"Ports after: {len(ports_after)} (+{len(ports_after) - len(ports_before)})\")\n        print(f\"Nets: {len(nets)}\")\n    else:\n        print(f\"Error: {result['message']}\")\n</code></pre>"},{"location":"examples/basic-operations/#example-7-error-handling","title":"Example 7: Error Handling","text":"<pre><code>from rtllib import Client\n\ndef safe_analyze(verilog_file):\n    \"\"\"Analyze design with proper error handling.\"\"\"\n    try:\n        with Client() as client:\n            # Try to read file\n            result = client.read_verilog(verilog_file)\n            if result['status'] != 'success':\n                print(f\"Failed to read file: {result}\")\n                return None\n\n            # Try to compile\n            try:\n                client.compile()\n            except Exception as e:\n                print(f\"Compilation error: {e}\")\n                return None\n\n            # Try to elaborate\n            try:\n                client.elaborate()\n            except Exception as e:\n                print(f\"Elaboration error: {e}\")\n                return None\n\n            # Query design\n            modules = client.get_modules()\n            return modules\n\n    except Exception as e:\n        print(f\"Client error: {e}\")\n        return None\n\n# Usage\nmodules = safe_analyze(\"/path/to/design.v\")\nif modules:\n    print(f\"Successfully analyzed {len(modules)} modules\")\nelse:\n    print(\"Analysis failed\")\n</code></pre>"},{"location":"examples/basic-operations/#example-8-external-server","title":"Example 8: External Server","text":"<pre><code>from rtllib import Client\nimport subprocess\nimport time\n\n# Start server externally\nserver_process = subprocess.Popen(\n    [\"rtllib-server\", \"--port\", \"8000\"],\n    stdout=subprocess.PIPE,\n    stderr=subprocess.PIPE\n)\n\n# Wait for server to start\ntime.sleep(2)\n\ntry:\n    # Connect to external server\n    client = Client(host=\"127.0.0.1\", port=8000, auto_start=False)\n\n    # Use client\n    health = client.health_check()\n    print(f\"Server status: {health['status']}\")\n\n    # ... rest of operations ...\n\nfinally:\n    # Clean up\n    client.close()\n    server_process.terminate()\n    server_process.wait()\n</code></pre>"},{"location":"examples/basic-operations/#example-9-generate-report","title":"Example 9: Generate Report","text":"<pre><code>from rtllib import Client\nimport json\n\ndef generate_design_report(verilog_file, output_file):\n    \"\"\"Generate JSON report of design.\"\"\"\n    with Client() as client:\n        client.read_verilog(verilog_file)\n        client.compile()\n        client.elaborate()\n\n        modules = client.get_modules()\n\n        report = {\n            \"file\": verilog_file,\n            \"modules\": []\n        }\n\n        for mod in modules:\n            module_data = {\n                \"name\": mod['name'],\n                \"file\": mod['file'],\n                \"statistics\": {\n                    \"ports\": len(mod['ports']),\n                    \"instances\": len(mod['instances']),\n                    \"nets\": len(mod['nets'])\n                },\n                \"ports\": [\n                    {\n                        \"name\": p['name'],\n                        \"direction\": p['direction'],\n                        \"width\": p['width']\n                    }\n                    for p in mod['ports']\n                ]\n            }\n            report[\"modules\"].append(module_data)\n\n        # Write report\n        with open(output_file, \"w\") as f:\n            json.dump(report, f, indent=2)\n\n        print(f\"Report written to {output_file}\")\n\n# Usage\ngenerate_design_report(\"/path/to/design.v\", \"design_report.json\")\n</code></pre>"},{"location":"examples/basic-operations/#next-steps","title":"Next Steps","text":"<ul> <li>\ud83d\udcd6 Queries Reference - All query commands</li> <li>\u270f\ufe0f Mutations Reference - All mutation commands</li> <li>\ud83d\udcca Types Reference - Data types</li> </ul>"},{"location":"ko/","title":"rtllib","text":"<p>Verilog/SystemVerilog HDL \uc124\uacc4\ub97c \uc704\ud55c Python \ud074\ub77c\uc774\uc5b8\ud2b8 \ub77c\uc774\ube0c\ub7ec\ub9ac\uc785\ub2c8\ub2e4.</p>"},{"location":"ko/#_1","title":"\uac1c\uc694","text":"<p>rtllib\ub294 Verilog/SystemVerilog RTL \uc124\uacc4\ub97c \ub85c\ub4dc\ud558\uace0 \ucffc\ub9ac\ud558\uace0 \uc218\uc815\ud558\uae30 \uc704\ud55c Python \uc778\ud130\ud398\uc774\uc2a4\ub97c \uc81c\uacf5\ud569\ub2c8\ub2e4. Yosys \uac19\uc740 \ubc31\uc5d4\ub4dc\uc640 \ud1b5\uc2e0\ud558\ub294 \uc11c\ubc84-\ud074\ub77c\uc774\uc5b8\ud2b8 \uc544\ud0a4\ud14d\ucc98\ub97c \uae30\ubc18\uc73c\ub85c \ud569\ub2c8\ub2e4.</p>"},{"location":"ko/#_2","title":"\uc8fc\uc694 \uae30\ub2a5","text":"<ul> <li>\uc124\uacc4 \ub85c\ub4dc: Verilog/SystemVerilog \ud30c\uc77c \uc77d\uae30</li> <li>\uacc4\uce35 \uad6c\uc870 \ucffc\ub9ac: \ubaa8\ub4c8, \ud3ec\ud2b8, \uc778\uc2a4\ud134\uc2a4, \ub137 \uc815\ubcf4 \uc870\ud68c</li> <li>GraphQL API: \uc720\uc5f0\ud558\uace0 \ud0c0\uc785 \uc548\uc804\ud55c \ucffc\ub9ac</li> <li>\uc138\uc158 \uae30\ubc18 \uc218\uc815: \ud3ec\ud2b8\uc640 \ub137 \ucd94\uac00 (\uc138\uc158 \ub0b4)</li> <li>\uc790\ub3d9 \uc11c\ubc84 \uad00\ub9ac: \ub0b4\uc7a5 \uc11c\ubc84 \uc790\ub3d9 \uc2dc\uc791/\uc911\uc9c0</li> <li>\ud0c0\uc785 \uc548\uc804: \ubaa8\ub4e0 API \uc751\ub2f5\uc5d0 \ub300\ud55c \uc644\uc804\ud55c TypedDict \ud0c0\uc785</li> </ul>"},{"location":"ko/#_3","title":"\ube60\ub978 \uc2dc\uc791","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    # \uc124\uacc4 \ub85c\ub4dc\n    client.read_verilog(\"/path/to/design.v\")\n    client.compile()\n    client.elaborate()\n\n    # \ubaa8\ub4c8 \ucffc\ub9ac\n    modules = client.get_modules()\n    for mod in modules:\n        print(f\"Module: {mod['name']}\")\n        print(f\"  Ports: {len(mod['ports'])}\")\n        print(f\"  Instances: {len(mod['instances'])}\")\n</code></pre>"},{"location":"ko/#_4","title":"\uc124\uce58","text":"<pre><code>pip install rtllib\n</code></pre>"},{"location":"ko/#_5","title":"\ubb38\uc11c \uad6c\uc870","text":"<ul> <li>\uba85\ub839\uc5b4 \uac1c\uc694 - \ubaa8\ub4e0 \uc0ac\uc6a9 \uac00\ub2a5\ud55c \uba85\ub839\uc5b4</li> <li>\ucffc\ub9ac - \uc77d\uae30 \uc804\uc6a9 \uc791\uc5c5</li> <li>\ubba4\ud14c\uc774\uc158 - \uc124\uacc4 \uc218\uc815 \uc791\uc5c5</li> <li>\ud0c0\uc785 - \ub370\uc774\ud130 \ud0c0\uc785 \ub808\ud37c\ub7f0\uc2a4</li> <li>\uc608\uc81c - \uc77c\ubc18\uc801\uc778 \uc0ac\uc6a9 \ud328\ud134</li> </ul>"},{"location":"ko/#_6","title":"\uae30\ubcf8 \uc6cc\ud06c\ud50c\ub85c\uc6b0","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    # 1. \uc124\uacc4 \ub85c\ub4dc\n    client.read_verilog(\"/path/to/design.v\")\n\n    # 2. \ucc98\ub9ac\n    client.compile()\n    client.elaborate()\n\n    # 3. \ucffc\ub9ac\n    modules = client.get_modules()\n    ports = client.get_ports(\"module_name\")\n    instances = client.get_instances(\"module_name\")\n    nets = client.get_nets(\"module_name\")\n\n    # 4. \uc218\uc815 (\uc120\ud0dd\uc0ac\ud56d, \uc138\uc158 \uae30\ubc18)\n    client.add_port(\"module\", \"new_port\", \"input\", 8)\n    client.add_net(\"module\", \"new_net\", 32, \"wire\")\n</code></pre>"},{"location":"ko/#_7","title":"\uc8fc\uc694 \uae30\ub2a5","text":""},{"location":"ko/#api","title":"\uc911\ucca9 \uac1d\uccb4 API","text":"<p>\ubaa8\ub4e0 \ucffc\ub9ac\ub294 \uc644\uc804\ud55c \uc911\ucca9 \uac1d\uccb4\ub97c \ubc18\ud658\ud569\ub2c8\ub2e4:</p> <pre><code>modules = client.get_modules()\n# \uac01 \ubaa8\ub4c8\uc740 \ud3ec\ud2b8, \uc778\uc2a4\ud134\uc2a4, \ub137\uc744 \ud3ec\ud568\ud569\ub2c8\ub2e4\nfor mod in modules:\n    for port in mod['ports']:  # \uc911\ucca9\ub41c PortInfo \ub9ac\uc2a4\ud2b8\n        print(f\"  {port['name']}: {port['direction']}\")\n</code></pre>"},{"location":"ko/#_8","title":"\ud544\ud130\ub9c1","text":"<p>\ubc31\uc5d4\ub4dc\ubcc4 \ud544\ud130 \ud45c\ud604\uc2dd \uc9c0\uc6d0:</p> <pre><code># \uc785\ub825 \ud3ec\ud2b8\ub9cc \uac00\uc838\uc624\uae30\ninputs = client.get_ports(\"top\", filter=\"direction == 'input'\")\n\n# \uba40\ud2f0\ube44\ud2b8 \ub137\ub9cc \uac00\uc838\uc624\uae30\nbuses = client.get_nets(\"top\", filter=\"width &gt; 1\")\n</code></pre>"},{"location":"ko/#_9","title":"\uacc4\uce35 \uad6c\uc870 \ucffc\ub9ac","text":"<p>\uc124\uacc4 \uacc4\uce35 \uad6c\uc870 \ud0d0\uc0c9:</p> <pre><code>modules = client.get_modules(hierarchical=True)\nfor mod in modules:\n    if mod['path']:\n        print(f\"Instance: {mod['path']}\")\n</code></pre>"},{"location":"ko/#_10","title":"\ud0c0\uc785 \uc548\uc804","text":"<p>\ubaa8\ub4e0 \uc751\ub2f5\uc5d0 \ub300\ud55c \uc644\uc804\ud55c TypedDict \ud0c0\uc785:</p> <pre><code>from rtllib.types import ModuleInfo, PortInfo\n\nmodules: list[ModuleInfo] = client.get_modules()\nports: list[PortInfo] = client.get_ports(\"top\")\n</code></pre>"},{"location":"ko/#_11","title":"\ub2e4\uc74c \ub2e8\uacc4","text":"<ul> <li>\ud83d\udd0d \ucffc\ub9ac \ub808\ud37c\ub7f0\uc2a4 - \ubaa8\ub4e0 \ucffc\ub9ac \uba85\ub839\uc5b4</li> <li>\u270f\ufe0f \ubba4\ud14c\uc774\uc158 \ub808\ud37c\ub7f0\uc2a4 - \ubaa8\ub4e0 \uc218\uc815 \uba85\ub839\uc5b4</li> <li>\ud83d\udcd6 \ud0c0\uc785 \ub808\ud37c\ub7f0\uc2a4 - \ub370\uc774\ud130 \uad6c\uc870 \uc774\ud574\ud558\uae30</li> <li>\ud83d\udca1 \uc608\uc81c - \ub354 \ub9ce\uc740 \uc0ac\uc6a9 \uc608\uc81c</li> </ul>"},{"location":"ko/#_12","title":"\ub77c\uc774\uc120\uc2a4","text":"<p>MIT License</p>"},{"location":"ko/#_13","title":"\uae30\uc5ec","text":"<p>\uc774\uc288\uc640 \ud480 \ub9ac\ud018\uc2a4\ud2b8\ub97c \ud658\uc601\ud569\ub2c8\ub2e4!</p>"},{"location":"ko/commands/mutations/","title":"\ubba4\ud14c\uc774\uc158 \uba85\ub839\uc5b4 \ub808\ud37c\ub7f0\uc2a4","text":"<p>RTL Library \uc11c\ubc84\uc5d0\uc11c \uc124\uacc4 \uc0c1\ud0dc\ub97c \uc218\uc815\ud558\ub294 \ubaa8\ub4e0 \ubba4\ud14c\uc774\uc158 \uba85\ub839\uc5b4\uc785\ub2c8\ub2e4.</p>"},{"location":"ko/commands/mutations/#read_verilog","title":"read_verilog","text":"<p>\ub2e8\uc77c Verilog/SystemVerilog \ud30c\uc77c\uc744 \uc77d\uc2b5\ub2c8\ub2e4.</p> <p>\ub9e4\uac1c\ubcc0\uc218:</p> \uc774\ub984 \ud0c0\uc785 \ud544\uc218 \uae30\ubcf8\uac12 \uc124\uba85 file_path str \u2705 - Verilog \ud30c\uc77c \uacbd\ub85c <p>\ubc18\ud658: <code>ReadVerilogResult</code></p> \ud544\ub4dc \ud0c0\uc785 \uc124\uba85 status str \"success\" \ub610\ub294 \"error\" message str \uc0c1\ud0dc \uba54\uc2dc\uc9c0 modules_found int \ubc1c\uacac\ub41c \ubaa8\ub4c8 \uc218 <p>\uc608\uc81c (Python):</p> <pre><code>from rtllib import Client\n\nwith Client() as client:\n    result = client.read_verilog(\"/path/to/cpu.v\")\n\n    if result['status'] == 'success':\n        print(f\"{result['modules_found']}\uac1c \ubaa8\ub4c8 \ubc1c\uacac\")\n    else:\n        print(f\"\uc624\ub958: {result['message']}\")\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>mutation ReadVerilog($filePath: String!) {\n  read_verilog(file_path: $filePath) {\n    status\n    message\n    modules_found\n  }\n}\n</code></pre> <p>\uad00\ub828: read_verilog_filelist, compile</p>"},{"location":"ko/commands/mutations/#read_verilog_filelist","title":"read_verilog_filelist","text":"<p>\ud30c\uc77c\ub9ac\uc2a4\ud2b8 \ud30c\uc77c\uc5d0\uc11c \uc5ec\ub7ec Verilog \ud30c\uc77c\uc744 \uc77d\uc2b5\ub2c8\ub2e4.</p> <p>\ub9e4\uac1c\ubcc0\uc218:</p> \uc774\ub984 \ud0c0\uc785 \ud544\uc218 \uae30\ubcf8\uac12 \uc124\uba85 filelist_path str \u2705 - .f \ud30c\uc77c\ub9ac\uc2a4\ud2b8 \ud30c\uc77c \uacbd\ub85c <p>\ubc18\ud658: <code>ReadFilelistResult</code></p> \ud544\ub4dc \ud0c0\uc785 \uc124\uba85 status str \"success\" \ub610\ub294 \"error\" message str \uc0c1\ud0dc \uba54\uc2dc\uc9c0 files_read int \uc77d\uc740 \ud30c\uc77c \uc218 modules_found int \ubc1c\uacac\ub41c \ubaa8\ub4c8 \uc218 <p>\uc608\uc81c (Python):</p> <pre><code># files.f \uc0dd\uc131\nwith open(\"design.f\", \"w\") as f:\n    f.write(\"# Top level\\n\")\n    f.write(\"/path/to/top.v\\n\")\n    f.write(\"\\n\")\n    f.write(\"# Subsystems\\n\")\n    f.write(\"/path/to/cpu.v\\n\")\n    f.write(\"/path/to/memory.v\\n\")\n\n# \ud30c\uc77c\ub9ac\uc2a4\ud2b8 \uc77d\uae30\nwith Client() as client:\n    result = client.read_verilog_filelist(\"design.f\")\n\n    if result['status'] == 'success':\n        print(f\"{result['files_read']}\uac1c \ud30c\uc77c \uc77d\uc74c\")\n        print(f\"{result['modules_found']}\uac1c \ubaa8\ub4c8 \ubc1c\uacac\")\n    else:\n        print(f\"\uc624\ub958: {result['message']}\")\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>mutation ReadFilelist($filelistPath: String!) {\n  read_verilog_filelist(filelist_path: $filelistPath) {\n    status\n    message\n    files_read\n    modules_found\n  }\n}\n</code></pre> <p>\uad00\ub828: read_verilog, compile</p>"},{"location":"ko/commands/mutations/#compile","title":"compile","text":"<p>\ub85c\ub4dc\ub41c Verilog \uc124\uacc4\ub97c \ucef4\ud30c\uc77c\ud569\ub2c8\ub2e4.</p> <p>\ub9e4\uac1c\ubcc0\uc218: \uc5c6\uc74c</p> <p>\ubc18\ud658: <code>str</code> (\uc0c1\ud0dc \uba54\uc2dc\uc9c0)</p> <p>\uc608\uc81c (Python):</p> <pre><code>with Client() as client:\n    client.read_verilog(\"/path/to/design.v\")\n\n    # \uc124\uacc4 \ucef4\ud30c\uc77c\n    message = client.compile()\n    print(message)  # \"Compilation completed\"\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>mutation {\n  compile\n}\n</code></pre> <p>\uad00\ub828: elaborate, read_verilog</p>"},{"location":"ko/commands/mutations/#elaborate","title":"elaborate","text":"<p>\uc124\uacc4 \uacc4\uce35 \uad6c\uc870\ub97c \uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8\ud569\ub2c8\ub2e4.</p> <p>\ub9e4\uac1c\ubcc0\uc218: \uc5c6\uc74c</p> <p>\ubc18\ud658: <code>str</code> (\uc0c1\ud0dc \uba54\uc2dc\uc9c0)</p> <p>\uc608\uc81c (Python):</p> <pre><code>with Client() as client:\n    client.read_verilog(\"/path/to/design.v\")\n    client.compile()\n\n    # \uacc4\uce35 \uad6c\uc870 \uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8\n    message = client.elaborate()\n    print(message)  # \"Elaboration completed\"\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>mutation {\n  elaborate\n}\n</code></pre> <p>\uad00\ub828: compile, get_modules</p>"},{"location":"ko/commands/mutations/#add_port","title":"add_port","text":"<p>\ubaa8\ub4c8\uc5d0 \uc0c8 \ud3ec\ud2b8\ub97c \ucd94\uac00\ud569\ub2c8\ub2e4 (\uc138\uc158 \uae30\ubc18).</p> <p>\ub9e4\uac1c\ubcc0\uc218:</p> \uc774\ub984 \ud0c0\uc785 \ud544\uc218 \uae30\ubcf8\uac12 \uc124\uba85 module str \u2705 - \ubaa8\ub4c8 \uc774\ub984 port_name str \u2705 - \uc0c8 \ud3ec\ud2b8 \uc774\ub984 direction str \u2705 - \"input\", \"output\", \ub610\ub294 \"inout\" width int \u2705 - \ube44\ud2b8 \ud3ed <p>\ubc18\ud658: <code>AddPortResult</code></p> \ud544\ub4dc \ud0c0\uc785 \uc124\uba85 success bool \uc791\uc5c5 \uc131\uacf5 \uc5ec\ubd80 message str \uc0c1\ud0dc \uba54\uc2dc\uc9c0 port_name str \ucd94\uac00\ub41c \ud3ec\ud2b8 \uc774\ub984 <p>\uc608\uc81c (Python):</p> <pre><code>with Client() as client:\n    client.read_verilog(\"/path/to/cpu.v\")\n    client.compile()\n    client.elaborate()\n\n    # \ub514\ubc84\uadf8 \ud3ec\ud2b8 \ucd94\uac00\n    result = client.add_port(\n        module=\"cpu\",\n        port_name=\"debug_out\",\n        direction=\"output\",\n        width=32\n    )\n\n    if result['success']:\n        print(f\"\ud3ec\ud2b8 \ucd94\uac00\ub428: {result['port_name']}\")\n\n        # \ud3ec\ud2b8 \ud655\uc778\n        ports = client.get_ports(\"cpu\")\n        print(f\"\ucd1d \ud3ec\ud2b8: {len(ports)}\")\n    else:\n        print(f\"\uc624\ub958: {result['message']}\")\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>mutation AddPort(\n  $module: String!,\n  $portName: String!,\n  $direction: String!,\n  $width: Int!\n) {\n  add_port(\n    module: $module,\n    port_name: $portName,\n    direction: $direction,\n    width: $width\n  ) {\n    success\n    message\n    port_name\n  }\n}\n</code></pre> <p>\uc911\uc694: \uc138\uc158 \uae30\ubc18 \uc218\uc815\uc740 \ub514\uc2a4\ud06c\uc5d0 \uae30\ub85d\ub418\uc9c0 \uc54a\uc2b5\ub2c8\ub2e4. \ud604\uc7ac \uc138\uc158 \ub3d9\uc548\ub9cc \uc720\ud6a8\ud569\ub2c8\ub2e4.</p> <p>\uad00\ub828: add_net, get_ports</p>"},{"location":"ko/commands/mutations/#add_net","title":"add_net","text":"<p>\ubaa8\ub4c8\uc5d0 \uc0c8 \ub137/\uc640\uc774\uc5b4\ub97c \ucd94\uac00\ud569\ub2c8\ub2e4 (\uc138\uc158 \uae30\ubc18).</p> <p>\ub9e4\uac1c\ubcc0\uc218:</p> \uc774\ub984 \ud0c0\uc785 \ud544\uc218 \uae30\ubcf8\uac12 \uc124\uba85 module str \u2705 - \ubaa8\ub4c8 \uc774\ub984 net_name str \u2705 - \uc0c8 \ub137 \uc774\ub984 width int \u2705 - \ube44\ud2b8 \ud3ed net_type str \u2705 - \"wire\" \ub610\ub294 \"reg\" <p>\ubc18\ud658: <code>AddNetResult</code></p> \ud544\ub4dc \ud0c0\uc785 \uc124\uba85 success bool \uc791\uc5c5 \uc131\uacf5 \uc5ec\ubd80 message str \uc0c1\ud0dc \uba54\uc2dc\uc9c0 net_name str \ucd94\uac00\ub41c \ub137 \uc774\ub984 <p>\uc608\uc81c (Python):</p> <pre><code>with Client() as client:\n    client.read_verilog(\"/path/to/cpu.v\")\n    client.compile()\n    client.elaborate()\n\n    # \ub514\ubc84\uadf8 \ubc84\uc2a4 \ucd94\uac00\n    result = client.add_net(\n        module=\"cpu\",\n        net_name=\"debug_bus\",\n        width=32,\n        net_type=\"wire\"\n    )\n\n    if result['success']:\n        print(f\"\ub137 \ucd94\uac00\ub428: {result['net_name']}\")\n\n        # \ub137 \ud655\uc778\n        nets = client.get_nets(\"cpu\")\n        print(f\"\ucd1d \ub137: {len(nets)}\")\n    else:\n        print(f\"\uc624\ub958: {result['message']}\")\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>mutation AddNet(\n  $module: String!,\n  $netName: String!,\n  $width: Int!,\n  $netType: String!\n) {\n  add_net(\n    module: $module,\n    net_name: $netName,\n    width: $width,\n    net_type: $netType\n  ) {\n    success\n    message\n    net_name\n  }\n}\n</code></pre> <p>\uc911\uc694: \uc138\uc158 \uae30\ubc18 \uc218\uc815\uc740 \ub514\uc2a4\ud06c\uc5d0 \uae30\ub85d\ub418\uc9c0 \uc54a\uc2b5\ub2c8\ub2e4. \ud604\uc7ac \uc138\uc158 \ub3d9\uc548\ub9cc \uc720\ud6a8\ud569\ub2c8\ub2e4.</p> <p>\uad00\ub828: add_port, get_nets</p>"},{"location":"ko/commands/mutations/#_2","title":"\uc77c\ubc18\uc801\uc778 \uc6cc\ud06c\ud50c\ub85c\uc6b0","text":""},{"location":"ko/commands/mutations/#_3","title":"\uae30\ubcf8 \ub85c\ub4dc \ubc0f \ucc98\ub9ac","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    # 1. \ud30c\uc77c \uc77d\uae30\n    result = client.read_verilog(\"/path/to/design.v\")\n    if result['status'] != 'success':\n        print(f\"\uc77d\uae30 \uc2e4\ud328: {result['message']}\")\n        return\n\n    # 2. \ucef4\ud30c\uc77c\n    client.compile()\n\n    # 3. \uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8\n    client.elaborate()\n\n    # 4. \ucffc\ub9ac\n    modules = client.get_modules()\n    print(f\"{len(modules)}\uac1c \ubaa8\ub4c8 \ubc1c\uacac\")\n</code></pre>"},{"location":"ko/commands/mutations/#_4","title":"\uc5ec\ub7ec \ud30c\uc77c","text":"<pre><code># \ubc29\ubc95 1: \ud30c\uc77c\ub9ac\uc2a4\ud2b8 \uc0ac\uc6a9\nwith Client() as client:\n    result = client.read_verilog_filelist(\"design.f\")\n    print(f\"{result['files_read']}\uac1c \ud30c\uc77c, {result['modules_found']}\uac1c \ubaa8\ub4c8\")\n\n    client.compile()\n    client.elaborate()\n\n# \ubc29\ubc95 2: \uc5ec\ub7ec read_verilog \ud638\ucd9c\nwith Client() as client:\n    client.read_verilog(\"/path/to/top.v\")\n    client.read_verilog(\"/path/to/cpu.v\")\n    client.read_verilog(\"/path/to/memory.v\")\n\n    client.compile()\n    client.elaborate()\n</code></pre>"},{"location":"ko/commands/mutations/#_5","title":"\uc138\uc158 \uc218\uc815","text":"<pre><code>with Client() as client:\n    # \uc124\uacc4 \ub85c\ub4dc\n    client.read_verilog(\"/path/to/cpu.v\")\n    client.compile()\n    client.elaborate()\n\n    # \uc218\uc815 \uc804\n    ports_before = client.get_ports(\"cpu\")\n    print(f\"\uc218\uc815 \uc804: {len(ports_before)} \ud3ec\ud2b8\")\n\n    # \ud3ec\ud2b8 \ucd94\uac00\n    client.add_port(\"cpu\", \"test_mode\", \"input\", 1)\n    client.add_port(\"cpu\", \"debug_out\", \"output\", 32)\n\n    # \ub137 \ucd94\uac00\n    client.add_net(\"cpu\", \"debug_bus\", 32, \"wire\")\n    client.add_net(\"cpu\", \"test_signal\", 1, \"wire\")\n\n    # \uc218\uc815 \ud6c4\n    ports_after = client.get_ports(\"cpu\")\n    nets = client.get_nets(\"cpu\")\n\n    print(f\"\uc218\uc815 \ud6c4: {len(ports_after)} \ud3ec\ud2b8\")\n    print(f\"\ub137: {len(nets)}\")\n</code></pre>"},{"location":"ko/commands/mutations/#_6","title":"\uc624\ub958 \ucc98\ub9ac","text":"<pre><code>from rtllib import Client\n\ndef safe_load_design(verilog_file):\n    \"\"\"\uc548\uc804\ud55c \uc624\ub958 \ucc98\ub9ac\ub85c \uc124\uacc4\ub97c \ub85c\ub4dc\ud569\ub2c8\ub2e4.\"\"\"\n    try:\n        with Client() as client:\n            # \ud30c\uc77c \uc77d\uae30\n            result = client.read_verilog(verilog_file)\n            if result['status'] != 'success':\n                print(f\"\ud30c\uc77c \uc77d\uae30 \uc2e4\ud328: {result['message']}\")\n                return None\n\n            # \ucef4\ud30c\uc77c\n            try:\n                client.compile()\n            except Exception as e:\n                print(f\"\ucef4\ud30c\uc77c \uc624\ub958: {e}\")\n                return None\n\n            # \uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8\n            try:\n                client.elaborate()\n            except Exception as e:\n                print(f\"\uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8 \uc624\ub958: {e}\")\n                return None\n\n            # \uc131\uacf5\n            return client.get_modules()\n\n    except Exception as e:\n        print(f\"\ud074\ub77c\uc774\uc5b8\ud2b8 \uc624\ub958: {e}\")\n        return None\n\n# \uc0ac\uc6a9\nmodules = safe_load_design(\"/path/to/design.v\")\nif modules:\n    print(f\"{len(modules)}\uac1c \ubaa8\ub4c8 \uc131\uacf5\uc801\uc73c\ub85c \ubd84\uc11d\ub428\")\nelse:\n    print(\"\ubd84\uc11d \uc2e4\ud328\")\n</code></pre>"},{"location":"ko/commands/mutations/#_7","title":"\uc911\uc694\ud55c \ucc38\uace0\uc0ac\ud56d","text":""},{"location":"ko/commands/mutations/#_8","title":"\uc138\uc158 \uae30\ubc18 \uc218\uc815","text":"<p><code>add_port</code>\uc640 <code>add_net</code>\ub294 \uc138\uc158 \uae30\ubc18 \uc791\uc5c5\uc785\ub2c8\ub2e4:</p> <ul> <li>\u2705 \ud604\uc7ac \uc138\uc158 \ub3d9\uc548 \uc720\ud6a8</li> <li>\u274c \ub514\uc2a4\ud06c\uc5d0 \uae30\ub85d\ub418\uc9c0 \uc54a\uc74c</li> <li>\u274c \uc18c\uc2a4 \ud30c\uc77c \uc218\uc815 \uc548 \ud568</li> <li>\u274c \uc138\uc158 \uac04\uc5d0 \uc9c0\uc18d\ub418\uc9c0 \uc54a\uc74c</li> </ul> <pre><code># \uc138\uc158 1\nwith Client() as client:\n    client.read_verilog(\"/path/to/cpu.v\")\n    client.compile()\n    client.elaborate()\n\n    client.add_port(\"cpu\", \"debug\", \"output\", 8)\n    ports = client.get_ports(\"cpu\")\n    # debug \ud3ec\ud2b8\uac00 \ud45c\uc2dc\ub428\n\n# \uc138\uc158 2 (\uc0c8 \ud074\ub77c\uc774\uc5b8\ud2b8)\nwith Client() as client:\n    client.read_verilog(\"/path/to/cpu.v\")\n    client.compile()\n    client.elaborate()\n\n    ports = client.get_ports(\"cpu\")\n    # debug \ud3ec\ud2b8\uac00 \uc0ac\ub77c\uc9d0 - \uc138\uc158 \uae30\ubc18\n</code></pre>"},{"location":"ko/commands/mutations/#_9","title":"\uba85\ub839\uc5b4 \uc21c\uc11c","text":"<p>\ucef4\ud30c\uc77c \ubc0f \uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8\uc758 \uc62c\ubc14\ub978 \uc21c\uc11c\ub97c \ub530\ub974\uc138\uc694:</p> <pre><code># \uc62c\ubc14\ub978 \uc21c\uc11c\nclient.read_verilog(...)    # 1. \ud30c\uc77c \uc77d\uae30\nclient.compile()            # 2. \ucef4\ud30c\uc77c\nclient.elaborate()          # 3. \uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8\nclient.get_modules()        # 4. \ucffc\ub9ac\n\n# \uc798\ubabb\ub41c \uc21c\uc11c (\uc624\ub958 \ubc1c\uc0dd \uac00\ub2a5)\nclient.elaborate()          # \u274c \uba3c\uc800 \ucef4\ud30c\uc77c\ud574\uc57c \ud568\nclient.compile()\n</code></pre>"},{"location":"ko/commands/mutations/#_10","title":"\ud30c\uc77c\ub9ac\uc2a4\ud2b8 \ud615\uc2dd","text":"<p>\ud30c\uc77c\ub9ac\uc2a4\ud2b8(.f) \ud30c\uc77c\uc740 \ub2e4\uc74c\uc744 \uc9c0\uc6d0\ud569\ub2c8\ub2e4:</p> <ul> <li>\ud55c \uc904\uc5d0 \ud558\ub098\uc758 \ud30c\uc77c \uacbd\ub85c</li> <li><code>#</code>\ub85c \uc2dc\uc791\ud558\ub294 \uc8fc\uc11d</li> <li>\ube48 \uc904 (\ubb34\uc2dc\ub428)</li> </ul> <pre><code># design.f \uc608\uc81c\n# Top level modules\n/path/to/top.v\n\n# CPU subsystem\n/path/to/cpu.v\n/path/to/alu.v\n\n# Memory subsystem\n/path/to/memory.v\n/path/to/cache.v\n</code></pre>"},{"location":"ko/commands/mutations/#_11","title":"\ub2e4\uc74c \ub2e8\uacc4","text":"<ul> <li>\ud83d\udd0d \ucffc\ub9ac \ub808\ud37c\ub7f0\uc2a4 - \uc124\uacc4 \uc77d\uae30 \uba85\ub839\uc5b4</li> <li>\ud83d\udcca \ud0c0\uc785 \ub808\ud37c\ub7f0\uc2a4 - \ubaa8\ub4e0 \ub370\uc774\ud130 \ud0c0\uc785</li> <li>\ud83d\udca1 \uc608\uc81c - \ub354 \ub9ce\uc740 \uc0ac\uc6a9 \uc608\uc81c</li> </ul>"},{"location":"ko/commands/overview/","title":"\uba85\ub839\uc5b4 \uac1c\uc694","text":"<p>\ubaa8\ub4e0 rtllib \ud074\ub77c\uc774\uc5b8\ud2b8 \uba85\ub839\uc5b4\uc5d0 \ub300\ud55c \uc644\uc804\ud55c \ub808\ud37c\ub7f0\uc2a4\uc785\ub2c8\ub2e4.</p>"},{"location":"ko/commands/overview/#_2","title":"\uba85\ub839\uc5b4 \uce74\ud14c\uace0\ub9ac","text":""},{"location":"ko/commands/overview/#_3","title":"\ucffc\ub9ac","text":"<p>\uc124\uacc4 \uc815\ubcf4\ub97c \uc77d\ub294 \uba85\ub839\uc5b4 (\uc77d\uae30 \uc804\uc6a9 \uc791\uc5c5).</p> \uba85\ub839\uc5b4 \uc124\uba85 health_check \uc11c\ubc84 \uc0c1\ud0dc \ud655\uc778 get_modules \uc911\ucca9 \ub370\uc774\ud130\uc640 \ud568\uaed8 \ubaa8\ub4e0 \ubaa8\ub4c8 \uac00\uc838\uc624\uae30 get_ports \ubaa8\ub4c8 \ud3ec\ud2b8 \uac00\uc838\uc624\uae30 get_instances \ubaa8\ub4c8 \uc778\uc2a4\ud134\uc2a4 \uac00\uc838\uc624\uae30 get_nets \ubaa8\ub4c8 \ub137/\uc640\uc774\uc5b4 \uac00\uc838\uc624\uae30"},{"location":"ko/commands/overview/#_4","title":"\ubba4\ud14c\uc774\uc158","text":"<p>\uc124\uacc4 \uc0c1\ud0dc\ub97c \uc218\uc815\ud558\ub294 \uba85\ub839\uc5b4.</p> \uba85\ub839\uc5b4 \uc124\uba85 read_verilog \ub2e8\uc77c Verilog \ud30c\uc77c \uc77d\uae30 read_verilog_filelist \ud30c\uc77c\ub9ac\uc2a4\ud2b8\uc5d0\uc11c \uc5ec\ub7ec \ud30c\uc77c \uc77d\uae30 compile \ub85c\ub4dc\ub41c \uc124\uacc4 \ucef4\ud30c\uc77c elaborate \uc124\uacc4 \uacc4\uce35 \uad6c\uc870 \uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8 add_port \ubaa8\ub4c8\uc5d0 \ud3ec\ud2b8 \ucd94\uac00 (\uc138\uc158) add_net \ubaa8\ub4c8\uc5d0 \ub137 \ucd94\uac00 (\uc138\uc158)"},{"location":"ko/commands/overview/#_5","title":"\ud0c0\uc785","text":"<p>\uba85\ub839\uc5b4\uac00 \ubc18\ud658\ud558\ub294 \ub370\uc774\ud130 \ud0c0\uc785.</p> \ud0c0\uc785 \uc124\uba85 HealthCheckResult \uc11c\ubc84 \uc0c1\ud0dc ModuleInfo \uc644\uc804\ud55c \ubaa8\ub4c8 \uc815\ubcf4 PortInfo \ud3ec\ud2b8 \uc815\ubcf4 InstanceInfo \uc778\uc2a4\ud134\uc2a4 \uc815\ubcf4 NetInfo \ub137/\uc640\uc774\uc5b4 \uc815\ubcf4 ReadVerilogResult \ud30c\uc77c \uc77d\uae30 \uacb0\uacfc ReadFilelistResult \ud30c\uc77c\ub9ac\uc2a4\ud2b8 \uc77d\uae30 \uacb0\uacfc AddPortResult \ud3ec\ud2b8 \ucd94\uac00 \uacb0\uacfc AddNetResult \ub137 \ucd94\uac00 \uacb0\uacfc"},{"location":"ko/commands/overview/#_6","title":"\uc77c\ubc18\uc801\uc778 \uc6cc\ud06c\ud50c\ub85c\uc6b0","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    # 1. \uc0c1\ud0dc \ud655\uc778\n    health = client.health_check()\n\n    # 2. \uc124\uacc4 \ub85c\ub4dc\n    client.read_verilog(\"/path/to/design.v\")\n    # \ub610\ub294\n    client.read_verilog_filelist(\"/path/to/files.f\")\n\n    # 3. \uc124\uacc4 \ucc98\ub9ac\n    client.compile()\n    client.elaborate()\n\n    # 4. \uc124\uacc4 \ucffc\ub9ac\n    modules = client.get_modules()\n    ports = client.get_ports(\"module_name\")\n    instances = client.get_instances(\"module_name\")\n    nets = client.get_nets(\"module_name\")\n\n    # 5. \uc124\uacc4 \uc218\uc815 (\uc120\ud0dd\uc0ac\ud56d, \uc138\uc158 \uae30\ubc18)\n    client.add_port(\"module\", \"port_name\", \"input\", 8)\n    client.add_net(\"module\", \"net_name\", 32, \"wire\")\n</code></pre>"},{"location":"ko/commands/overview/#_7","title":"\uc0ac\uc6a9 \uc0ac\ub840\ubcc4 \uba85\ub839\uc5b4 \uadf8\ub8f9","text":""},{"location":"ko/commands/overview/#_8","title":"\uc124\uacc4 \ub85c\ub4dc","text":"<ul> <li>read_verilog - \ub2e8\uc77c \ud30c\uc77c</li> <li>read_verilog_filelist - \uc5ec\ub7ec \ud30c\uc77c</li> </ul>"},{"location":"ko/commands/overview/#_9","title":"\uc124\uacc4 \ucc98\ub9ac","text":"<ul> <li>compile - \uad6c\ubb38/\uc758\ubbf8 \ubd84\uc11d</li> <li>elaborate - \uacc4\uce35 \uad6c\uc870 \ud655\uc7a5</li> </ul>"},{"location":"ko/commands/overview/#_10","title":"\uc124\uacc4 \ucffc\ub9ac","text":"<ul> <li>get_modules - \ubaa8\ub4e0 \ubaa8\ub4c8</li> <li>get_ports - \ubaa8\ub4c8\uc758 \ud3ec\ud2b8</li> <li>get_instances - \ubaa8\ub4c8\uc758 \uc778\uc2a4\ud134\uc2a4</li> <li>get_nets - \ubaa8\ub4c8\uc758 \ub137</li> </ul>"},{"location":"ko/commands/overview/#_11","title":"\uc124\uacc4 \uc218\uc815","text":"<ul> <li>add_port - \ubaa8\ub4c8\uc5d0 \ud3ec\ud2b8 \ucd94\uac00</li> <li>add_net - \ubaa8\ub4c8\uc5d0 \ub137 \ucd94\uac00</li> </ul>"},{"location":"ko/commands/overview/#_12","title":"\uc2dc\uc2a4\ud15c","text":"<ul> <li>health_check - \uc11c\ubc84 \uc0c1\ud0dc</li> </ul>"},{"location":"ko/commands/overview/#_13","title":"\uacf5\ud1b5 \ub9e4\uac1c\ubcc0\uc218","text":"<p>\ub9ce\uc740 \uba85\ub839\uc5b4\uac00 \ub2e4\uc74c \uacf5\ud1b5 \ub9e4\uac1c\ubcc0\uc218\ub97c \uc9c0\uc6d0\ud569\ub2c8\ub2e4:</p>"},{"location":"ko/commands/overview/#filter","title":"filter (\uc120\ud0dd\uc0ac\ud56d)","text":"<p>\uc120\ud0dd\uc801 \ucffc\ub9ac\ub97c \uc704\ud55c \ud544\ud130 \ud45c\ud604\uc2dd.</p> <pre><code># \uc608\uc81c\nports = client.get_ports(\"top\", filter=\"direction == 'input'\")\nnets = client.get_nets(\"top\", filter=\"width &gt; 1\")\n</code></pre>"},{"location":"ko/commands/overview/#hierarchical-false","title":"hierarchical (\uc120\ud0dd\uc0ac\ud56d, \uae30\ubcf8\uac12=False)","text":"<p>\ucffc\ub9ac\uc5d0 \uacc4\uce35 \uad6c\uc870 \uc815\ubcf4 \ud3ec\ud568.</p> <pre><code># \uacc4\uce35 \uad6c\uc870 \uacbd\ub85c\uc640 \ud568\uaed8 \ud3c9\uba74 \ub9ac\uc2a4\ud2b8 \uac00\uc838\uc624\uae30\nmodules = client.get_modules(hierarchical=True)\nfor mod in modules:\n    if mod['path']:\n        print(f\"\uacbd\ub85c: {mod['path']}\")\n</code></pre>"},{"location":"ko/commands/overview/#_14","title":"\ubc18\ud658 \uac12 \ud328\ud134","text":""},{"location":"ko/commands/overview/#_15","title":"\uc131\uacf5/\uc0c1\ud0dc \ud655\uc778","text":"<pre><code># 'success' \ud544\ub4dc\uac00 \uc788\ub294 \ubba4\ud14c\uc774\uc158\uc758 \uacbd\uc6b0\nresult = client.add_port(\"top\", \"new_port\", \"input\", 8)\nif result['success']:\n    print(\"\uc791\uc5c5 \uc131\uacf5\")\nelse:\n    print(f\"\uc624\ub958: {result['message']}\")\n\n# 'status' \ud544\ub4dc\uac00 \uc788\ub294 \ubba4\ud14c\uc774\uc158\uc758 \uacbd\uc6b0\nresult = client.read_verilog(\"/path/to/file.v\")\nif result['status'] == 'success':\n    print(\"\ud30c\uc77c \ub85c\ub4dc \uc131\uacf5\")\n</code></pre>"},{"location":"ko/commands/overview/#_16","title":"\ub9ac\uc2a4\ud2b8 \ucc98\ub9ac","text":"<pre><code># \ubaa8\ub4e0 \ucffc\ub9ac \uba85\ub839\uc5b4\ub294 \ub9ac\uc2a4\ud2b8\ub97c \ubc18\ud658\ud569\ub2c8\ub2e4\nmodules = client.get_modules()  # list[ModuleInfo]\nfor mod in modules:\n    print(mod['name'])\n\n# \uc911\ucca9 \ub370\uc774\ud130 \uc811\uadfc\nfor mod in modules:\n    for port in mod['ports']:  # list[PortInfo]\n        print(f\"  {port['name']}\")\n</code></pre>"},{"location":"ko/commands/overview/#_17","title":"\ub2e4\uc74c \ub2e8\uacc4","text":"<ul> <li>\ud83d\udcd6 \ucffc\ub9ac \ub808\ud37c\ub7f0\uc2a4 - \uc0c1\uc138\ud55c \ucffc\ub9ac \uba85\ub839\uc5b4</li> <li>\u270f\ufe0f \ubba4\ud14c\uc774\uc158 \ub808\ud37c\ub7f0\uc2a4 - \uc0c1\uc138\ud55c \ubba4\ud14c\uc774\uc158 \uba85\ub839\uc5b4</li> <li>\ud83d\udcca \ud0c0\uc785 \ub808\ud37c\ub7f0\uc2a4 - \ub370\uc774\ud130 \ud0c0\uc785 \uc0ac\uc591</li> <li>\ud83d\udca1 \uc608\uc81c - \uc0ac\uc6a9 \uc608\uc81c</li> </ul>"},{"location":"ko/commands/queries/","title":"\ucffc\ub9ac \uba85\ub839\uc5b4 \ub808\ud37c\ub7f0\uc2a4","text":"<p>RTL Library \uc11c\ubc84\uc5d0\uc11c \uc124\uacc4 \uc815\ubcf4\ub97c \uc870\ud68c\ud558\ub294 \ubaa8\ub4e0 \ucffc\ub9ac \uba85\ub839\uc5b4\uc785\ub2c8\ub2e4.</p>"},{"location":"ko/commands/queries/#health_check","title":"health_check","text":"<p>\uc11c\ubc84 \uc0c1\ud0dc \ubc0f \uc0c1\ud0dc\ub97c \ud655\uc778\ud569\ub2c8\ub2e4.</p> <p>\ub9e4\uac1c\ubcc0\uc218: \uc5c6\uc74c</p> <p>\ubc18\ud658: <code>HealthCheckResult</code></p> \ud544\ub4dc \ud0c0\uc785 \uc124\uba85 status str \uc11c\ubc84 \uc0c1\ud0dc: \"ok\" \ub610\ub294 \uc624\ub958 \uba54\uc2dc\uc9c0 backend_type str \ubc31\uc5d4\ub4dc \ud0c0\uc785: \"dummy\" \ub610\ub294 \"real\" <p>\uc608\uc81c (Python):</p> <pre><code>from rtllib import Client\n\nclient = Client()\nresult = client.health_check()\nprint(result)\n# {'status': 'ok', 'backend_type': 'dummy'}\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>query {\n  health_check {\n    status\n    backend_type\n  }\n}\n</code></pre> <p>\uad00\ub828: \uc5c6\uc74c</p>"},{"location":"ko/commands/queries/#get_modules","title":"get_modules","text":"<p>\uc911\ucca9\ub41c \ud3ec\ud2b8/\uc778\uc2a4\ud134\uc2a4/\ub137 \uc815\ubcf4\uc640 \ud568\uaed8 \uc124\uacc4\uc758 \ubaa8\ub4e0 \ubaa8\ub4c8\uc744 \uac00\uc838\uc635\ub2c8\ub2e4.</p> <p>\ub9e4\uac1c\ubcc0\uc218:</p> \uc774\ub984 \ud0c0\uc785 \ud544\uc218 \uae30\ubcf8\uac12 \uc124\uba85 filter str \u274c None \ud544\ud130 \ud45c\ud604\uc2dd (\ubc31\uc5d4\ub4dc\ubcc4) hierarchical bool \u274c False \uacbd\ub85c\uc640 \ud568\uaed8 \uacc4\uce35 \uad6c\uc870 \uc778\uc2a4\ud134\uc2a4\ub97c \ud3c9\uba74 \ub9ac\uc2a4\ud2b8\ub85c \ud3ec\ud568 <p>\ubc18\ud658: <code>list[ModuleInfo]</code></p> \ud544\ub4dc \ud0c0\uc785 \uc124\uba85 name str \ubaa8\ub4c8 \uc774\ub984 file str \uc18c\uc2a4 \ud30c\uc77c \uacbd\ub85c path str \ub610\ub294 None \uacc4\uce35 \uad6c\uc870 \uacbd\ub85c (hierarchical=True\uc778 \uacbd\uc6b0) ports list[PortInfo] \ud3ec\ud2b8 \uc815\ubcf4 \ub9ac\uc2a4\ud2b8 instances list[InstanceInfo] \uc778\uc2a4\ud134\uc2a4 \uc815\ubcf4 \ub9ac\uc2a4\ud2b8 nets list[NetInfo] \ub137/\uc640\uc774\uc5b4 \uc815\ubcf4 \ub9ac\uc2a4\ud2b8 <p>\uc608\uc81c (Python):</p> <pre><code># \ubaa8\ub4e0 \ubaa8\ub4c8 \uac00\uc838\uc624\uae30\nmodules = client.get_modules()\nfor mod in modules:\n    print(f\"{mod['name']}: {len(mod['ports'])} \ud3ec\ud2b8, {len(mod['instances'])} \uc778\uc2a4\ud134\uc2a4\")\n\n# \ud544\ud130 \uc0ac\uc6a9\ntop_modules = client.get_modules(filter=\"name == 'top'\")\n\n# \uacc4\uce35 \uad6c\uc870 \ubdf0 \uc0ac\uc6a9\nall_instances = client.get_modules(hierarchical=True)\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>query GetModules($filter: String, $hierarchical: Boolean!) {\n  modules(filter: $filter, hierarchical: $hierarchical) {\n    name\n    file\n    path\n    ports {\n      name\n      direction\n      width\n    }\n    instances {\n      name\n      module\n      parent\n    }\n    nets {\n      name\n      width\n      net_type\n    }\n  }\n}\n</code></pre> <p>\uad00\ub828: get_ports, get_instances, get_nets</p>"},{"location":"ko/commands/queries/#get_ports","title":"get_ports","text":"<p>\ud2b9\uc815 \ubaa8\ub4c8\uc758 \ubaa8\ub4e0 \ud3ec\ud2b8\ub97c \uac00\uc838\uc635\ub2c8\ub2e4.</p> <p>\ub9e4\uac1c\ubcc0\uc218:</p> \uc774\ub984 \ud0c0\uc785 \ud544\uc218 \uae30\ubcf8\uac12 \uc124\uba85 module str \u2705 - \ubaa8\ub4c8 \uc774\ub984 filter str \u274c None \ud544\ud130 \ud45c\ud604\uc2dd (\uc608: \"direction == 'input'\") hierarchical bool \u274c False \ud558\uc704 \uc778\uc2a4\ud134\uc2a4\uc758 \ud3ec\ud2b8 \ud3ec\ud568 <p>\ubc18\ud658: <code>list[PortInfo]</code></p> \ud544\ub4dc \ud0c0\uc785 \uc124\uba85 name str \ud3ec\ud2b8 \uc774\ub984 direction str \ud3ec\ud2b8 \ubc29\ud5a5: \"input\", \"output\", \ub610\ub294 \"inout\" width int \ube44\ud2b8 \ud3ed path str \ub610\ub294 None \uacc4\uce35 \uad6c\uc870 \uacbd\ub85c (hierarchical=True\uc778 \uacbd\uc6b0) <p>\uc608\uc81c (Python):</p> <pre><code># \ubaa8\ub4e0 \ud3ec\ud2b8 \uac00\uc838\uc624\uae30\nports = client.get_ports(\"top_module\")\n\n# \uc785\ub825 \ud3ec\ud2b8\ub9cc \uac00\uc838\uc624\uae30\ninput_ports = client.get_ports(\"top_module\", filter=\"direction == 'input'\")\n\n# \uacc4\uce35 \uad6c\uc870\uc640 \ud568\uaed8 \ud3ec\ud2b8 \uac00\uc838\uc624\uae30\nall_ports = client.get_ports(\"top_module\", hierarchical=True)\n\n# \ud3ec\ud2b8 \ud45c\uc2dc\nfor port in ports:\n    print(f\"{port['name']}: {port['direction']} [{port['width']} bits]\")\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>query GetPorts($module: String!, $filter: String, $hierarchical: Boolean!) {\n  ports(module: $module, filter: $filter, hierarchical: $hierarchical) {\n    name\n    direction\n    width\n    path\n  }\n}\n</code></pre> <p>\uad00\ub828: get_modules, ModuleInfo</p>"},{"location":"ko/commands/queries/#get_instances","title":"get_instances","text":"<p>\ud2b9\uc815 \ubaa8\ub4c8 \ub0b4\uc758 \ubaa8\ub4e0 \uc778\uc2a4\ud134\uc2a4\ub97c \uac00\uc838\uc635\ub2c8\ub2e4.</p> <p>\ub9e4\uac1c\ubcc0\uc218:</p> \uc774\ub984 \ud0c0\uc785 \ud544\uc218 \uae30\ubcf8\uac12 \uc124\uba85 module str \u2705 - \ubaa8\ub4c8 \uc774\ub984 filter str \u274c None \ud544\ud130 \ud45c\ud604\uc2dd (\uc608: \"module == 'cpu'\") hierarchical bool \u274c False \uc7ac\uadc0\uc801\uc73c\ub85c \ud558\uc704 \uc778\uc2a4\ud134\uc2a4 \ud3ec\ud568 <p>\ubc18\ud658: <code>list[InstanceInfo]</code></p> \ud544\ub4dc \ud0c0\uc785 \uc124\uba85 name str \uc778\uc2a4\ud134\uc2a4 \uc774\ub984 module str \uc778\uc2a4\ud134\uc2a4\ud654\ub41c \ubaa8\ub4c8 \uc774\ub984 parent str \ubd80\ubaa8 \ubaa8\ub4c8 \uc774\ub984 path str \ub610\ub294 None \uacc4\uce35 \uad6c\uc870 \uacbd\ub85c (hierarchical=True\uc778 \uacbd\uc6b0) <p>\uc608\uc81c (Python):</p> <pre><code># \ubaa8\ub4e0 \uc778\uc2a4\ud134\uc2a4 \uac00\uc838\uc624\uae30\ninstances = client.get_instances(\"top_module\")\n\n# \ud2b9\uc815 \ubaa8\ub4c8 \ud0c0\uc785 \ud544\ud130\ub9c1\ncpu_instances = client.get_instances(\"top_module\", filter=\"module == 'cpu'\")\n\n# \uacc4\uce35 \uad6c\uc870\uc640 \ud568\uaed8\nall_instances = client.get_instances(\"top_module\", hierarchical=True)\n\n# \uc778\uc2a4\ud134\uc2a4 \ud45c\uc2dc\nfor inst in instances:\n    print(f\"{inst['name']}: {inst['module']} (\ubd80\ubaa8: {inst['parent']})\")\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>query GetInstances($module: String!, $filter: String, $hierarchical: Boolean!) {\n  instances(module: $module, filter: $filter, hierarchical: $hierarchical) {\n    name\n    module\n    parent\n    path\n  }\n}\n</code></pre> <p>\uad00\ub828: get_modules, ModuleInfo</p>"},{"location":"ko/commands/queries/#get_nets","title":"get_nets","text":"<p>\ud2b9\uc815 \ubaa8\ub4c8 \ub0b4\uc758 \ubaa8\ub4e0 \ub137/\uc640\uc774\uc5b4\ub97c \uac00\uc838\uc635\ub2c8\ub2e4.</p> <p>\ub9e4\uac1c\ubcc0\uc218:</p> \uc774\ub984 \ud0c0\uc785 \ud544\uc218 \uae30\ubcf8\uac12 \uc124\uba85 module str \u2705 - \ubaa8\ub4c8 \uc774\ub984 filter str \u274c None \ud544\ud130 \ud45c\ud604\uc2dd (\uc608: \"width &gt; 1\") hierarchical bool \u274c False \ud558\uc704 \uc778\uc2a4\ud134\uc2a4\uc758 \ub137 \ud3ec\ud568 <p>\ubc18\ud658: <code>list[NetInfo]</code></p> \ud544\ub4dc \ud0c0\uc785 \uc124\uba85 name str \ub137 \uc774\ub984 width int \ube44\ud2b8 \ud3ed net_type str \ub137 \ud0c0\uc785: \"wire\", \"reg\", \ub4f1 path str \ub610\ub294 None \uacc4\uce35 \uad6c\uc870 \uacbd\ub85c (hierarchical=True\uc778 \uacbd\uc6b0) <p>\uc608\uc81c (Python):</p> <pre><code># \ubaa8\ub4e0 \ub137 \uac00\uc838\uc624\uae30\nnets = client.get_nets(\"top_module\")\n\n# \ubc84\uc2a4\ub9cc \uac00\uc838\uc624\uae30 (width &gt; 1)\nbuses = client.get_nets(\"top_module\", filter=\"width &gt; 1\")\n\n# \uacc4\uce35 \uad6c\uc870\uc640 \ud568\uaed8\nall_nets = client.get_nets(\"top_module\", hierarchical=True)\n\n# \ub137 \ud45c\uc2dc\nfor net in nets:\n    print(f\"{net['name']}: {net['net_type']} [{net['width']} bits]\")\n</code></pre> <p>\uc608\uc81c (GraphQL):</p> <pre><code>query GetNets($module: String!, $filter: String, $hierarchical: Boolean!) {\n  nets(module: $module, filter: $filter, hierarchical: $hierarchical) {\n    name\n    width\n    net_type\n    path\n  }\n}\n</code></pre> <p>\uad00\ub828: get_modules, ModuleInfo</p>"},{"location":"ko/commands/queries/#_2","title":"\uc77c\ubc18\uc801\uc778 \ud328\ud134","text":""},{"location":"ko/commands/queries/#_3","title":"\uc911\ucca9 \ub370\uc774\ud130 \uc811\uadfc","text":"<pre><code># get_modules\ub294 \uc644\uc804\ud55c \uc911\ucca9 \uc815\ubcf4\ub97c \ubc18\ud658\ud569\ub2c8\ub2e4\nmodules = client.get_modules()\n\nfor mod in modules:\n    # \ud3ec\ud2b8 \uc811\uadfc\n    for port in mod['ports']:\n        print(f\"  \ud3ec\ud2b8: {port['name']}\")\n\n    # \uc778\uc2a4\ud134\uc2a4 \uc811\uadfc\n    for inst in mod['instances']:\n        print(f\"  \uc778\uc2a4\ud134\uc2a4: {inst['name']} ({inst['module']})\")\n\n    # \ub137 \uc811\uadfc\n    for net in mod['nets']:\n        print(f\"  \ub137: {net['name']}\")\n</code></pre>"},{"location":"ko/commands/queries/#_4","title":"\ud544\ud130 \uc0ac\uc6a9","text":"<pre><code># \uc785\ub825 \ud3ec\ud2b8\ub9cc\ninputs = client.get_ports(\"cpu\", filter=\"direction == 'input'\")\n\n# \uc640\uc774\ub4dc \ud3ec\ud2b8 (&gt; 1\ube44\ud2b8)\nwide = client.get_ports(\"cpu\", filter=\"width &gt; 1\")\n\n# \uc640\uc774\uc5b4\ub9cc\nwires = client.get_nets(\"cpu\", filter=\"net_type == 'wire'\")\n\n# \ud2b9\uc815 \ubaa8\ub4c8 \uc778\uc2a4\ud134\uc2a4\nalu_insts = client.get_instances(\"cpu\", filter=\"module == 'alu'\")\n</code></pre>"},{"location":"ko/commands/queries/#_5","title":"\uacc4\uce35 \uad6c\uc870 \ucffc\ub9ac","text":"<pre><code># \uacbd\ub85c\uc640 \ud568\uaed8 \ud3c9\uba74\ud654\ub41c \ubaa8\ub4e0 \uc778\uc2a4\ud134\uc2a4 \uac00\uc838\uc624\uae30\nall_modules = client.get_modules(hierarchical=True)\n\nfor mod in all_modules:\n    if mod['path']:\n        # \uc774\uac83\uc740 \uacc4\uce35 \uad6c\uc870 \uc778\uc2a4\ud134\uc2a4\uc785\ub2c8\ub2e4\n        print(f\"\uc778\uc2a4\ud134\uc2a4: {mod['path']}.{mod['name']}\")\n    else:\n        # \uc774\uac83\uc740 \ucd5c\uc0c1\uc704 \ubaa8\ub4c8\uc785\ub2c8\ub2e4\n        print(f\"\ucd5c\uc0c1\uc704: {mod['name']}\")\n</code></pre>"},{"location":"ko/commands/queries/#_6","title":"\uc77c\uad04 \ucffc\ub9ac","text":"<pre><code># \ubaa8\ub4e0 \ubaa8\ub4c8\uc758 \ubaa8\ub4e0 \uc815\ubcf4 \uac00\uc838\uc624\uae30\nmodules = client.get_modules()\n\nfor mod in modules:\n    module_name = mod['name']\n\n    # \uc911\ucca9 \ub370\uc774\ud130\ub294 \uc774\ubbf8 \uc0ac\uc6a9 \uac00\ub2a5\ud569\ub2c8\ub2e4\n    print(f\"\\n\ubaa8\ub4c8: {module_name}\")\n    print(f\"  \ud3ec\ud2b8: {len(mod['ports'])}\")\n    print(f\"  \uc778\uc2a4\ud134\uc2a4: {len(mod['instances'])}\")\n    print(f\"  \ub137: {len(mod['nets'])}\")\n\n    # \uc138\ubd80 \uc815\ubcf4 \ud45c\uc2dc\n    for port in mod['ports']:\n        print(f\"    - {port['name']}: {port['direction']}\")\n</code></pre>"},{"location":"ko/commands/queries/#_7","title":"\uc624\ub958 \ucc98\ub9ac","text":"<pre><code>try:\n    ports = client.get_ports(\"nonexistent_module\")\nexcept Exception as e:\n    print(f\"\uc624\ub958: {e}\")\n\n# \ube48 \uacb0\uacfc \ud655\uc778\nports = client.get_ports(\"module\")\nif not ports:\n    print(\"\ud3ec\ud2b8\ub97c \ucc3e\uc744 \uc218 \uc5c6\uc2b5\ub2c8\ub2e4\")\n</code></pre>"},{"location":"ko/commands/queries/#_8","title":"\uc131\ub2a5 \ud301","text":""},{"location":"ko/commands/queries/#get_modules_1","title":"get_modules \uc0ac\uc6a9 (\uad8c\uc7a5)","text":"<p>\uc911\ucca9 \ub370\uc774\ud130\uac00 \ud544\uc694\ud55c \uacbd\uc6b0 <code>get_modules</code>\ub97c \uc0ac\uc6a9\ud558\uc138\uc694:</p> <pre><code># \uc88b\uc74c: \ud55c \ubc88\uc758 \ud638\ucd9c\nmodules = client.get_modules()\nfor mod in modules:\n    # \ud3ec\ud2b8, \uc778\uc2a4\ud134\uc2a4, \ub137\uc740 \uc774\ubbf8 \uc0ac\uc6a9 \uac00\ub2a5\ud569\ub2c8\ub2e4\n    print(f\"{mod['name']}: {len(mod['ports'])} \ud3ec\ud2b8\")\n</code></pre>"},{"location":"ko/commands/queries/#_9","title":"\uac1c\ubcc4 \ucffc\ub9ac \ud53c\ud558\uae30","text":"<p>\uac00\ub2a5\ud558\uba74 \uc5ec\ub7ec \uac1c\ubcc4 \ucffc\ub9ac\ub97c \ud53c\ud558\uc138\uc694:</p> <pre><code># \ub098\uc068: N+1 \ucffc\ub9ac\nmodule_names = [\"cpu\", \"memory\", \"io\"]\nfor name in module_names:\n    ports = client.get_ports(name)  # \uac01\uac01\uc5d0 \ub300\ud574 \ub124\ud2b8\uc6cc\ud06c \ud638\ucd9c\n    # ...\n\n# \uc88b\uc74c: \ud55c \ubc88\uc758 \ucffc\ub9ac\nmodules = client.get_modules()\nmodules_map = {mod['name']: mod for mod in modules}\nfor name in module_names:\n    ports = modules_map[name]['ports']  # \ub85c\uceec \ub370\uc774\ud130\n    # ...\n</code></pre>"},{"location":"ko/commands/queries/#_10","title":"\ub2e4\uc74c \ub2e8\uacc4","text":"<ul> <li>\u270f\ufe0f \ubba4\ud14c\uc774\uc158 \ub808\ud37c\ub7f0\uc2a4 - \uc124\uacc4 \uc218\uc815 \uba85\ub839\uc5b4</li> <li>\ud83d\udcca \ud0c0\uc785 \ub808\ud37c\ub7f0\uc2a4 - \ubaa8\ub4e0 \ub370\uc774\ud130 \ud0c0\uc785</li> <li>\ud83d\udca1 \uc608\uc81c - \ub354 \ub9ce\uc740 \uc0ac\uc6a9 \uc608\uc81c</li> </ul>"},{"location":"ko/commands/types/","title":"\ub370\uc774\ud130 \ud0c0\uc785 \ub808\ud37c\ub7f0\uc2a4","text":"<p>\ucffc\ub9ac \ubc0f \ubba4\ud14c\uc774\uc158 \uba85\ub839\uc5b4\uac00 \ubc18\ud658\ud558\ub294 \ubaa8\ub4e0 \ub370\uc774\ud130 \ud0c0\uc785\uc785\ub2c8\ub2e4.</p>"},{"location":"ko/commands/types/#healthcheckresult","title":"HealthCheckResult","text":"<p>\uc11c\ubc84 \uc0c1\ud0dc \ud655\uc778 \uacb0\uacfc.</p> <pre><code>{\n    \"status\": str,        # \"ok\" \ub610\ub294 \uc624\ub958 \uba54\uc2dc\uc9c0\n    \"backend_type\": str   # \"dummy\" \ub610\ub294 \"real\"\n}\n</code></pre> <p>\uc608\uc81c: <pre><code>{'status': 'ok', 'backend_type': 'dummy'}\n</code></pre></p> <p>\uc0ac\uc6a9\ucc98: health_check</p>"},{"location":"ko/commands/types/#moduleinfo","title":"ModuleInfo","text":"<p>\uc911\ucca9\ub41c \ud3ec\ud2b8, \uc778\uc2a4\ud134\uc2a4, \ub137\uc744 \ud3ec\ud568\ud55c \ubaa8\ub4c8\uc758 \uc644\uc804\ud55c \uc815\ubcf4.</p> <pre><code>{\n    \"name\": str,                      # \ubaa8\ub4c8 \uc774\ub984\n    \"file\": str,                      # \uc18c\uc2a4 \ud30c\uc77c \uacbd\ub85c\n    \"path\": Optional[str],            # \uacc4\uce35 \uad6c\uc870 \uacbd\ub85c (\uacc4\uce35 \uad6c\uc870 \ucffc\ub9ac\uc778 \uacbd\uc6b0)\n    \"ports\": list[PortInfo],          # \ud3ec\ud2b8 \ub9ac\uc2a4\ud2b8\n    \"instances\": list[InstanceInfo],  # \uc778\uc2a4\ud134\uc2a4 \ub9ac\uc2a4\ud2b8\n    \"nets\": list[NetInfo]             # \ub137/\uc640\uc774\uc5b4 \ub9ac\uc2a4\ud2b8\n}\n</code></pre> <p>\uc608\uc81c: <pre><code>{\n    'name': 'top_module',\n    'file': '/path/to/top.v',\n    'path': None,\n    'ports': [\n        {'name': 'clk', 'direction': 'input', 'width': 1, 'path': None},\n        {'name': 'data_out', 'direction': 'output', 'width': 32, 'path': None}\n    ],\n    'instances': [\n        {'name': 'cpu_inst', 'module': 'cpu', 'parent': 'top_module', 'path': None}\n    ],\n    'nets': [\n        {'name': 'internal_bus', 'width': 32, 'net_type': 'wire', 'path': None}\n    ]\n}\n</code></pre></p> <p>\uc0ac\uc6a9\ucc98: get_modules</p>"},{"location":"ko/commands/types/#portinfo","title":"PortInfo","text":"<p>\ubaa8\ub4c8 \ud3ec\ud2b8\uc5d0 \ub300\ud55c \uc815\ubcf4.</p> <pre><code>{\n    \"name\": str,            # \ud3ec\ud2b8 \uc774\ub984\n    \"direction\": str,       # \"input\", \"output\", \ub610\ub294 \"inout\"\n    \"width\": int,           # \ube44\ud2b8 \ud3ed\n    \"path\": Optional[str]   # \uacc4\uce35 \uad6c\uc870 \uacbd\ub85c (\uacc4\uce35 \uad6c\uc870 \ucffc\ub9ac\uc778 \uacbd\uc6b0)\n}\n</code></pre> <p>\uc608\uc81c: <pre><code>{'name': 'data_in', 'direction': 'input', 'width': 32, 'path': None}\n</code></pre></p> <p>\uc0ac\uc6a9\ucc98: get_ports, ModuleInfo</p>"},{"location":"ko/commands/types/#instanceinfo","title":"InstanceInfo","text":"<p>\ubaa8\ub4c8 \uc778\uc2a4\ud134\uc2a4\uc5d0 \ub300\ud55c \uc815\ubcf4.</p> <pre><code>{\n    \"name\": str,            # \uc778\uc2a4\ud134\uc2a4 \uc774\ub984\n    \"module\": str,          # \uc778\uc2a4\ud134\uc2a4\ud654\ub418\ub294 \ubaa8\ub4c8 \ud0c0\uc785\n    \"parent\": str,          # \ubd80\ubaa8 \ubaa8\ub4c8 \uc774\ub984\n    \"path\": Optional[str]   # \uacc4\uce35 \uad6c\uc870 \uacbd\ub85c (\uacc4\uce35 \uad6c\uc870 \ucffc\ub9ac\uc778 \uacbd\uc6b0)\n}\n</code></pre> <p>\uc608\uc81c: <pre><code>{'name': 'cpu_inst', 'module': 'cpu', 'parent': 'top_module', 'path': None}\n</code></pre></p> <p>\uc0ac\uc6a9\ucc98: get_instances, ModuleInfo</p>"},{"location":"ko/commands/types/#netinfo","title":"NetInfo","text":"<p>\ub137/\uc640\uc774\uc5b4\uc5d0 \ub300\ud55c \uc815\ubcf4.</p> <pre><code>{\n    \"name\": str,            # \ub137 \uc774\ub984\n    \"width\": int,           # \ube44\ud2b8 \ud3ed\n    \"net_type\": str,        # \"wire\", \"reg\", \ub4f1\n    \"path\": Optional[str]   # \uacc4\uce35 \uad6c\uc870 \uacbd\ub85c (\uacc4\uce35 \uad6c\uc870 \ucffc\ub9ac\uc778 \uacbd\uc6b0)\n}\n</code></pre> <p>\uc608\uc81c: <pre><code>{'name': 'data_bus', 'width': 32, 'net_type': 'wire', 'path': None}\n</code></pre></p> <p>\uc0ac\uc6a9\ucc98: get_nets, ModuleInfo</p>"},{"location":"ko/commands/types/#readverilogresult","title":"ReadVerilogResult","text":"<p>Verilog \ud30c\uc77c \uc77d\uae30 \uacb0\uacfc.</p> <pre><code>{\n    \"status\": str,         # \"success\" \ub610\ub294 \"error\"\n    \"message\": str,        # \uc0c1\ud0dc \uba54\uc2dc\uc9c0\n    \"modules_found\": int   # \ubc1c\uacac\ub41c \ubaa8\ub4c8 \uc218\n}\n</code></pre> <p>\uc608\uc81c: <pre><code>{'status': 'success', 'message': 'File loaded successfully', 'modules_found': 3}\n</code></pre></p> <p>\uc0ac\uc6a9\ucc98: read_verilog</p>"},{"location":"ko/commands/types/#readfilelistresult","title":"ReadFilelistResult","text":"<p>\ud30c\uc77c\ub9ac\uc2a4\ud2b8 \uc77d\uae30 \uacb0\uacfc.</p> <pre><code>{\n    \"status\": str,         # \"success\" \ub610\ub294 \"error\"\n    \"message\": str,        # \uc0c1\ud0dc \uba54\uc2dc\uc9c0\n    \"files_read\": int,     # \uc77d\uc740 \ud30c\uc77c \uc218\n    \"modules_found\": int   # \ubc1c\uacac\ub41c \ubaa8\ub4c8 \uc218\n}\n</code></pre> <p>\uc608\uc81c: <pre><code>{\n    'status': 'success',\n    'message': 'Filelist loaded successfully',\n    'files_read': 5,\n    'modules_found': 12\n}\n</code></pre></p> <p>\uc0ac\uc6a9\ucc98: read_verilog_filelist</p>"},{"location":"ko/commands/types/#addportresult","title":"AddPortResult","text":"<p>\ud3ec\ud2b8 \ucd94\uac00 \uc791\uc5c5 \uacb0\uacfc.</p> <pre><code>{\n    \"success\": bool,    # \uc791\uc5c5 \uc131\uacf5 \uc5ec\ubd80\n    \"message\": str,     # \uc0c1\ud0dc \uba54\uc2dc\uc9c0\n    \"port_name\": str    # \ucd94\uac00\ub41c \ud3ec\ud2b8 \uc774\ub984\n}\n</code></pre> <p>\uc608\uc81c: <pre><code>{'success': True, 'message': 'Port added successfully', 'port_name': 'debug_out'}\n</code></pre></p> <p>\uc0ac\uc6a9\ucc98: add_port</p>"},{"location":"ko/commands/types/#addnetresult","title":"AddNetResult","text":"<p>\ub137 \ucd94\uac00 \uc791\uc5c5 \uacb0\uacfc.</p> <pre><code>{\n    \"success\": bool,   # \uc791\uc5c5 \uc131\uacf5 \uc5ec\ubd80\n    \"message\": str,    # \uc0c1\ud0dc \uba54\uc2dc\uc9c0\n    \"net_name\": str    # \ucd94\uac00\ub41c \ub137 \uc774\ub984\n}\n</code></pre> <p>\uc608\uc81c: <pre><code>{'success': True, 'message': 'Net added successfully', 'net_name': 'debug_bus'}\n</code></pre></p> <p>\uc0ac\uc6a9\ucc98: add_net</p>"},{"location":"ko/commands/types/#_2","title":"\ud0c0\uc785 \uad00\uacc4","text":"<pre><code>ModuleInfo\n\u251c\u2500\u2500 ports: list[PortInfo]\n\u251c\u2500\u2500 instances: list[InstanceInfo]\n\u2514\u2500\u2500 nets: list[NetInfo]\n\nget_modules() -&gt; list[ModuleInfo]\nget_ports() -&gt; list[PortInfo]\nget_instances() -&gt; list[InstanceInfo]\nget_nets() -&gt; list[NetInfo]\n</code></pre>"},{"location":"ko/commands/types/#_3","title":"\uc77c\ubc18\uc801\uc778 \ud328\ud134","text":""},{"location":"ko/commands/types/#_4","title":"\uc911\ucca9 \uac1d\uccb4 \uc811\uadfc","text":"<pre><code># get_modules\ub294 \uc911\ucca9 \uac1d\uccb4\ub97c \ubc18\ud658\ud569\ub2c8\ub2e4\nmodules: list[ModuleInfo] = client.get_modules()\n\nfor mod in modules:\n    # \ubaa8\ub4c8 \uc815\ubcf4\n    print(f\"\ubaa8\ub4c8: {mod['name']}\")\n    print(f\"\ud30c\uc77c: {mod['file']}\")\n\n    # \uc911\ucca9\ub41c \ud3ec\ud2b8\n    for port in mod['ports']:  # list[PortInfo]\n        print(f\"  \ud3ec\ud2b8: {port['name']} ({port['direction']})\")\n\n    # \uc911\ucca9\ub41c \uc778\uc2a4\ud134\uc2a4\n    for inst in mod['instances']:  # list[InstanceInfo]\n        print(f\"  \uc778\uc2a4\ud134\uc2a4: {inst['name']} ({inst['module']})\")\n\n    # \uc911\ucca9\ub41c \ub137\n    for net in mod['nets']:  # list[NetInfo]\n        print(f\"  \ub137: {net['name']} ({net['net_type']})\")\n</code></pre>"},{"location":"ko/commands/types/#_5","title":"\ud0c0\uc785 \ud78c\ud2b8 \uc0ac\uc6a9","text":"<pre><code>from rtllib import Client\nfrom rtllib.types import ModuleInfo, PortInfo, InstanceInfo, NetInfo\n\nclient = Client()\n\n# \ud0c0\uc785 \ud78c\ud2b8\uc640 \ud568\uaed8\nmodules: list[ModuleInfo] = client.get_modules()\nports: list[PortInfo] = client.get_ports(\"top\")\ninstances: list[InstanceInfo] = client.get_instances(\"top\")\nnets: list[NetInfo] = client.get_nets(\"top\")\n\n# TypedDict\ub294 IDE \uc790\ub3d9\uc644\uc131\uc744 \uc81c\uacf5\ud569\ub2c8\ub2e4\nfor mod in modules:\n    name: str = mod['name']           # IDE\uac00 'name'\uc744 \uc81c\uc548\ud569\ub2c8\ub2e4\n    file: str = mod['file']           # IDE\uac00 'file'\uc744 \uc81c\uc548\ud569\ub2c8\ub2e4\n    ports: list[PortInfo] = mod['ports']  # IDE\uac00 'ports'\ub97c \uc81c\uc548\ud569\ub2c8\ub2e4\n</code></pre>"},{"location":"ko/commands/types/#_6","title":"\uc131\uacf5 \ud655\uc778","text":"<pre><code># 'status' \ud544\ub4dc\uac00 \uc788\ub294 \ud0c0\uc785 (ReadVerilogResult, ReadFilelistResult)\nresult = client.read_verilog(\"/path/to/file.v\")\nif result['status'] == 'success':\n    print(f\"\uc131\uacf5: {result['modules_found']}\uac1c \ubaa8\ub4c8 \ubc1c\uacac\")\nelse:\n    print(f\"\uc2e4\ud328: {result['message']}\")\n\n# 'success' \ud544\ub4dc\uac00 \uc788\ub294 \ud0c0\uc785 (AddPortResult, AddNetResult)\nresult = client.add_port(\"module\", \"port\", \"input\", 8)\nif result['success']:\n    print(f\"\uc131\uacf5: {result['port_name']} \ucd94\uac00\ub428\")\nelse:\n    print(f\"\uc2e4\ud328: {result['message']}\")\n</code></pre>"},{"location":"ko/commands/types/#_7","title":"\uacc4\uce35 \uad6c\uc870 \uacbd\ub85c","text":"<pre><code># hierarchical=False\uc778 \uacbd\uc6b0 (\uae30\ubcf8\uac12)\nmodules = client.get_modules(hierarchical=False)\nfor mod in modules:\n    assert mod['path'] is None  # \ucd5c\uc0c1\uc704 \ubaa8\ub4c8\ub9cc\n\n# hierarchical=True\uc778 \uacbd\uc6b0\nmodules = client.get_modules(hierarchical=True)\nfor mod in modules:\n    if mod['path'] is None:\n        print(f\"\ucd5c\uc0c1\uc704: {mod['name']}\")\n    else:\n        print(f\"\uc778\uc2a4\ud134\uc2a4: {mod['path']}.{mod['name']}\")\n</code></pre>"},{"location":"ko/commands/types/#optional","title":"Optional \ud544\ub4dc \ucc98\ub9ac","text":"<pre><code>modules = client.get_modules(hierarchical=True)\n\nfor mod in modules:\n    # 'path'\ub294 Optional[str]\uc785\ub2c8\ub2e4\n    if mod['path']:\n        # \uc774\uac83\uc740 \uacc4\uce35 \uad6c\uc870 \uc778\uc2a4\ud134\uc2a4\uc785\ub2c8\ub2e4\n        full_path = f\"{mod['path']}.{mod['name']}\"\n    else:\n        # \uc774\uac83\uc740 \ucd5c\uc0c1\uc704 \ubaa8\ub4c8\uc785\ub2c8\ub2e4\n        full_path = mod['name']\n\n    print(f\"\uacbd\ub85c: {full_path}\")\n</code></pre>"},{"location":"ko/commands/types/#_8","title":"\ub370\uc774\ud130 \ubcc0\ud658","text":"<pre><code># ModuleInfo\ub97c \uac04\ub2e8\ud55c \ub515\uc154\ub108\ub9ac\ub85c \ubcc0\ud658\ndef module_summary(mod: ModuleInfo) -&gt; dict:\n    return {\n        'name': mod['name'],\n        'file': mod['file'],\n        'port_count': len(mod['ports']),\n        'instance_count': len(mod['instances']),\n        'net_count': len(mod['nets'])\n    }\n\nmodules = client.get_modules()\nsummaries = [module_summary(mod) for mod in modules]\n</code></pre>"},{"location":"ko/commands/types/#_9","title":"\ub9ac\uc2a4\ud2b8 \ud544\ud130\ub9c1","text":"<pre><code>modules = client.get_modules()\n\n# \ud3ec\ud2b8\uac00 \uc788\ub294 \ubaa8\ub4c8\ub9cc\nwith_ports = [mod for mod in modules if mod['ports']]\n\n# \uc778\uc2a4\ud134\uc2a4\uac00 \uc788\ub294 \ubaa8\ub4c8\ub9cc\nwith_instances = [mod for mod in modules if mod['instances']]\n\n# \ud2b9\uc815 \uc774\ub984 \ud328\ud134\ncpu_modules = [mod for mod in modules if 'cpu' in mod['name'].lower()]\n</code></pre>"},{"location":"ko/commands/types/#_10","title":"\ub2e4\uc74c \ub2e8\uacc4","text":"<ul> <li>\ud83d\udd0d \ucffc\ub9ac \ub808\ud37c\ub7f0\uc2a4 - \ucffc\ub9ac \uba85\ub839\uc5b4 \ubc30\uc6b0\uae30</li> <li>\u270f\ufe0f \ubba4\ud14c\uc774\uc158 \ub808\ud37c\ub7f0\uc2a4 - \ubba4\ud14c\uc774\uc158 \uba85\ub839\uc5b4 \ubc30\uc6b0\uae30</li> <li>\ud83d\udca1 \uc608\uc81c - \uc2e4\uc81c \uc0ac\uc6a9 \uc608\uc81c</li> </ul>"},{"location":"ko/examples/basic-operations/","title":"\uae30\ubcf8 \uc791\uc5c5 \uc608\uc81c","text":"<p>rtllib\uc758 \uc77c\ubc18\uc801\uc778 \uc0ac\uc6a9 \ud328\ud134 \ubc0f \uc608\uc81c\uc785\ub2c8\ub2e4.</p>"},{"location":"ko/examples/basic-operations/#_2","title":"\ud83d\udce5 \uc608\uc81c \ub2e4\uc6b4\ub85c\ub4dc","text":"<p>\ubaa8\ub4e0 \uc608\uc81c\ub294 \ub3c5\ub9bd \uc2e4\ud589 \uac00\ub2a5\ud55c Python \ud30c\uc77c\ub85c \uc81c\uacf5\ub429\ub2c8\ub2e4:</p> <ul> <li>\uac1c\ubcc4 \ud30c\uc77c: \uc544\ub798 \uc608\uc81c \ud30c\uc77c\uc744 \ud074\ub9ad\ud558\uc5ec \ub2e4\uc6b4\ub85c\ub4dc</li> <li>\uc804\uccb4 \uc608\uc81c (ZIP): examples.zip \ub2e4\uc6b4\ub85c\ub4dc - 9\uac1c \uc608\uc81c \ud30c\uc77c\uacfc README \ud3ec\ud568</li> <li>Git Clone: <code>git clone https://github.com/kwonah0/rtllib.git</code> \ud6c4 <code>examples/</code> \ud3f4\ub354\ub85c \uc774\ub3d9</li> </ul> \ud30c\uc77c \uc124\uba85 example_1_load_and_query.py \uc124\uacc4 \ub85c\ub4dc \ubc0f \ucffc\ub9ac example_2_analyze_ports.py \ud3ec\ud2b8 \uc778\ud130\ud398\uc774\uc2a4 \ubd84\uc11d example_3_hierarchy.py \uacc4\uce35 \uad6c\uc870 \ubd84\uc11d example_4_filters.py \ud544\ud130 \uc0ac\uc6a9 example_5_multiple_files.py \uc5ec\ub7ec \ud30c\uc77c example_6_design_modification.py \uc124\uacc4 \uc218\uc815 example_7_error_handling.py \uc624\ub958 \ucc98\ub9ac example_8_external_server.py \uc678\ubd80 \uc11c\ubc84 example_9_generate_report.py \ub9ac\ud3ec\ud2b8 \uc0dd\uc131 <p>\uc790\uc138\ud55c \ub0b4\uc6a9\uc740 examples README\ub97c \ucc38\uc870\ud558\uc138\uc694.</p>"},{"location":"ko/examples/basic-operations/#1","title":"\uc608\uc81c 1: \uc124\uacc4 \ub85c\ub4dc \ubc0f \ucffc\ub9ac","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    # Verilog \ud30c\uc77c \ub85c\ub4dc\n    result = client.read_verilog(\"/path/to/cpu.v\")\n    print(f\"{result['modules_found']}\uac1c \ubaa8\ub4c8 \ub85c\ub4dc\ub428\")\n\n    # \uc124\uacc4 \ucc98\ub9ac\n    client.compile()\n    client.elaborate()\n\n    # \ubaa8\ub4e0 \ubaa8\ub4c8 \uac00\uc838\uc624\uae30\n    modules = client.get_modules()\n    for mod in modules:\n        print(f\"\\n\ubaa8\ub4c8: {mod['name']}\")\n        print(f\"  \ud30c\uc77c: {mod['file']}\")\n        print(f\"  \ud3ec\ud2b8: {len(mod['ports'])}\")\n        print(f\"  \uc778\uc2a4\ud134\uc2a4: {len(mod['instances'])}\")\n        print(f\"  \ub137: {len(mod['nets'])}\")\n</code></pre>"},{"location":"ko/examples/basic-operations/#2","title":"\uc608\uc81c 2: \ud3ec\ud2b8 \uc778\ud130\ud398\uc774\uc2a4 \ubd84\uc11d","text":"<pre><code>from rtllib import Client\n\ndef analyze_module_interface(module_name, verilog_file):\n    \"\"\"\ubaa8\ub4c8 \ud3ec\ud2b8 \uc778\ud130\ud398\uc774\uc2a4\ub97c \ubd84\uc11d\ud558\uace0 \ucd9c\ub825\ud569\ub2c8\ub2e4.\"\"\"\n    with Client() as client:\n        client.read_verilog(verilog_file)\n        client.compile()\n        client.elaborate()\n\n        ports = client.get_ports(module_name)\n\n        # \ubc29\ud5a5\ubcc4\ub85c \ud3ec\ud2b8 \uadf8\ub8f9\ud654\n        inputs = [p for p in ports if p['direction'] == 'input']\n        outputs = [p for p in ports if p['direction'] == 'output']\n        inouts = [p for p in ports if p['direction'] == 'inout']\n\n        print(f\"\ubaa8\ub4c8: {module_name}\")\n        print(f\"\\n\uc785\ub825 ({len(inputs)}):\")\n        for port in inputs:\n            print(f\"  {port['name']:&lt;20} [{port['width']:&gt;3} bits]\")\n\n        print(f\"\\n\ucd9c\ub825 ({len(outputs)}):\")\n        for port in outputs:\n            print(f\"  {port['name']:&lt;20} [{port['width']:&gt;3} bits]\")\n\n        if inouts:\n            print(f\"\\nInout ({len(inouts)}):\")\n            for port in inouts:\n                print(f\"  {port['name']:&lt;20} [{port['width']:&gt;3} bits]\")\n\n# \uc0ac\uc6a9\nanalyze_module_interface(\"cpu\", \"/path/to/cpu.v\")\n</code></pre>"},{"location":"ko/examples/basic-operations/#3","title":"\uc608\uc81c 3: \uacc4\uce35 \uad6c\uc870 \ubd84\uc11d","text":"<pre><code>from rtllib import Client\n\ndef analyze_hierarchy(verilog_file):\n    \"\"\"\uc124\uacc4 \uacc4\uce35 \uad6c\uc870\ub97c \ubd84\uc11d\ud569\ub2c8\ub2e4.\"\"\"\n    with Client() as client:\n        client.read_verilog(verilog_file)\n        client.compile()\n        client.elaborate()\n\n        # \uacc4\uce35 \uad6c\uc870 \ubdf0 \uac00\uc838\uc624\uae30\n        modules = client.get_modules(hierarchical=True)\n\n        # \uacc4\uce35 \uad6c\uc870 \ud2b8\ub9ac \uad6c\ucd95\n        for mod in modules:\n            path = mod.get('path')\n            if path:\n                level = path.count('.')\n                indent = \"  \" * level\n                print(f\"{indent}{mod['name']} ({len(mod['instances'])}\uac1c \ud558\uc704 \uc778\uc2a4\ud134\uc2a4)\")\n            else:\n                print(f\"Top: {mod['name']}\")\n\n# \uc0ac\uc6a9\nanalyze_hierarchy(\"/path/to/design.v\")\n</code></pre>"},{"location":"ko/examples/basic-operations/#4","title":"\uc608\uc81c 4: \ud544\ud130 \uc0ac\uc6a9","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    client.read_verilog(\"/path/to/design.v\")\n    client.compile()\n    client.elaborate()\n\n    # \uc640\uc774\ub4dc \ud3ec\ud2b8\ub9cc \uac00\uc838\uc624\uae30 (&gt; 1 \ube44\ud2b8)\n    wide_ports = client.get_ports(\"cpu\", filter=\"width &gt; 1\")\n    print(f\"\uc640\uc774\ub4dc \ud3ec\ud2b8: {len(wide_ports)}\")\n\n    # \uc785\ub825 \ud3ec\ud2b8\ub9cc \uac00\uc838\uc624\uae30\n    inputs = client.get_ports(\"cpu\", filter=\"direction == 'input'\")\n    print(f\"\uc785\ub825 \ud3ec\ud2b8: {len(inputs)}\")\n\n    # \uc640\uc774\uc5b4 \ub137\ub9cc \uac00\uc838\uc624\uae30\n    wires = client.get_nets(\"cpu\", filter=\"net_type == 'wire'\")\n    print(f\"\uc640\uc774\uc5b4 \ub137: {len(wires)}\")\n</code></pre>"},{"location":"ko/examples/basic-operations/#5","title":"\uc608\uc81c 5: \uc5ec\ub7ec \ud30c\uc77c","text":"<pre><code>from rtllib import Client\n\n# \ud30c\uc77c\ub9ac\uc2a4\ud2b8 \uc0dd\uc131\nwith open(\"design.f\", \"w\") as f:\n    f.write(\"# Top-level\\n\")\n    f.write(\"/path/to/top.v\\n\")\n    f.write(\"\\n\")\n    f.write(\"# Subsystems\\n\")\n    f.write(\"/path/to/cpu.v\\n\")\n    f.write(\"/path/to/memory.v\\n\")\n    f.write(\"/path/to/io.v\\n\")\n\n# \ud30c\uc77c\ub9ac\uc2a4\ud2b8\uc5d0\uc11c \ub85c\ub4dc\nwith Client() as client:\n    result = client.read_verilog_filelist(\"design.f\")\n\n    if result['status'] == 'success':\n        print(f\"{result['files_read']}\uac1c \ud30c\uc77c \uc131\uacf5\uc801\uc73c\ub85c \uc77d\uc74c\")\n        print(f\"{result['modules_found']}\uac1c \ubaa8\ub4c8 \ubc1c\uacac\")\n\n        client.compile()\n        client.elaborate()\n\n        modules = client.get_modules()\n        for mod in modules:\n            print(f\"  - {mod['name']} ({len(mod['instances'])}\uac1c \uc778\uc2a4\ud134\uc2a4)\")\n    else:\n        print(f\"\uc624\ub958: {result['message']}\")\n</code></pre>"},{"location":"ko/examples/basic-operations/#6","title":"\uc608\uc81c 6: \uc124\uacc4 \uc218\uc815","text":"<pre><code>from rtllib import Client\n\nwith Client() as client:\n    # \uc124\uacc4 \ub85c\ub4dc\n    client.read_verilog(\"/path/to/cpu.v\")\n    client.compile()\n    client.elaborate()\n\n    # \ud604\uc7ac \ud3ec\ud2b8 \uac00\uc838\uc624\uae30\n    ports_before = client.get_ports(\"cpu\")\n    print(f\"\uc218\uc815 \uc804 \ud3ec\ud2b8: {len(ports_before)}\")\n\n    # \ub514\ubc84\uadf8 \ud3ec\ud2b8 \ucd94\uac00\n    result = client.add_port(\n        module=\"cpu\",\n        port_name=\"debug_out\",\n        direction=\"output\",\n        width=32\n    )\n\n    if result['success']:\n        print(f\"\ud3ec\ud2b8 \ucd94\uac00\ub428: {result['port_name']}\")\n\n        # \ub514\ubc84\uadf8 \ubc84\uc2a4 \ub137 \ucd94\uac00\n        client.add_net(\n            module=\"cpu\",\n            net_name=\"debug_bus\",\n            width=32,\n            net_type=\"wire\"\n        )\n\n        # \uc218\uc815 \ud655\uc778\n        ports_after = client.get_ports(\"cpu\")\n        nets = client.get_nets(\"cpu\")\n\n        print(f\"\uc218\uc815 \ud6c4 \ud3ec\ud2b8: {len(ports_after)} (+{len(ports_after) - len(ports_before)})\")\n        print(f\"\ub137: {len(nets)}\")\n    else:\n        print(f\"\uc624\ub958: {result['message']}\")\n</code></pre>"},{"location":"ko/examples/basic-operations/#7","title":"\uc608\uc81c 7: \uc624\ub958 \ucc98\ub9ac","text":"<pre><code>from rtllib import Client\n\ndef safe_analyze(verilog_file):\n    \"\"\"\uc801\uc808\ud55c \uc624\ub958 \ucc98\ub9ac\ub85c \uc124\uacc4\ub97c \ubd84\uc11d\ud569\ub2c8\ub2e4.\"\"\"\n    try:\n        with Client() as client:\n            # \ud30c\uc77c \uc77d\uae30 \uc2dc\ub3c4\n            result = client.read_verilog(verilog_file)\n            if result['status'] != 'success':\n                print(f\"\ud30c\uc77c \uc77d\uae30 \uc2e4\ud328: {result}\")\n                return None\n\n            # \ucef4\ud30c\uc77c \uc2dc\ub3c4\n            try:\n                client.compile()\n            except Exception as e:\n                print(f\"\ucef4\ud30c\uc77c \uc624\ub958: {e}\")\n                return None\n\n            # \uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8 \uc2dc\ub3c4\n            try:\n                client.elaborate()\n            except Exception as e:\n                print(f\"\uc5d8\ub77c\ubcf4\ub808\uc774\ud2b8 \uc624\ub958: {e}\")\n                return None\n\n            # \uc124\uacc4 \ucffc\ub9ac\n            modules = client.get_modules()\n            return modules\n\n    except Exception as e:\n        print(f\"\ud074\ub77c\uc774\uc5b8\ud2b8 \uc624\ub958: {e}\")\n        return None\n\n# \uc0ac\uc6a9\nmodules = safe_analyze(\"/path/to/design.v\")\nif modules:\n    print(f\"{len(modules)}\uac1c \ubaa8\ub4c8 \uc131\uacf5\uc801\uc73c\ub85c \ubd84\uc11d\ub428\")\nelse:\n    print(\"\ubd84\uc11d \uc2e4\ud328\")\n</code></pre>"},{"location":"ko/examples/basic-operations/#8","title":"\uc608\uc81c 8: \uc678\ubd80 \uc11c\ubc84","text":"<pre><code>from rtllib import Client\nimport subprocess\nimport time\n\n# \uc678\ubd80\uc5d0\uc11c \uc11c\ubc84 \uc2dc\uc791\nserver_process = subprocess.Popen(\n    [\"rtllib-server\", \"--port\", \"8000\"],\n    stdout=subprocess.PIPE,\n    stderr=subprocess.PIPE\n)\n\n# \uc11c\ubc84 \uc2dc\uc791 \ub300\uae30\ntime.sleep(2)\n\ntry:\n    # \uc678\ubd80 \uc11c\ubc84\uc5d0 \uc5f0\uacb0\n    client = Client(host=\"127.0.0.1\", port=8000, auto_start=False)\n\n    # \ud074\ub77c\uc774\uc5b8\ud2b8 \uc0ac\uc6a9\n    health = client.health_check()\n    print(f\"\uc11c\ubc84 \uc0c1\ud0dc: {health['status']}\")\n\n    # ... \ub098\uba38\uc9c0 \uc791\uc5c5 ...\n\nfinally:\n    # \uc815\ub9ac\n    client.close()\n    server_process.terminate()\n    server_process.wait()\n</code></pre>"},{"location":"ko/examples/basic-operations/#9","title":"\uc608\uc81c 9: \ub9ac\ud3ec\ud2b8 \uc0dd\uc131","text":"<pre><code>from rtllib import Client\nimport json\n\ndef generate_design_report(verilog_file, output_file):\n    \"\"\"\uc124\uacc4\uc758 JSON \ub9ac\ud3ec\ud2b8\ub97c \uc0dd\uc131\ud569\ub2c8\ub2e4.\"\"\"\n    with Client() as client:\n        client.read_verilog(verilog_file)\n        client.compile()\n        client.elaborate()\n\n        modules = client.get_modules()\n\n        report = {\n            \"file\": verilog_file,\n            \"modules\": []\n        }\n\n        for mod in modules:\n            module_data = {\n                \"name\": mod['name'],\n                \"file\": mod['file'],\n                \"statistics\": {\n                    \"ports\": len(mod['ports']),\n                    \"instances\": len(mod['instances']),\n                    \"nets\": len(mod['nets'])\n                },\n                \"ports\": [\n                    {\n                        \"name\": p['name'],\n                        \"direction\": p['direction'],\n                        \"width\": p['width']\n                    }\n                    for p in mod['ports']\n                ]\n            }\n            report[\"modules\"].append(module_data)\n\n        # \ub9ac\ud3ec\ud2b8 \uc791\uc131\n        with open(output_file, \"w\") as f:\n            json.dump(report, f, indent=2)\n\n        print(f\"\ub9ac\ud3ec\ud2b8\uac00 {output_file}\uc5d0 \uc791\uc131\ub428\")\n\n# \uc0ac\uc6a9\ngenerate_design_report(\"/path/to/design.v\", \"design_report.json\")\n</code></pre>"},{"location":"ko/examples/basic-operations/#_3","title":"\ub2e4\uc74c \ub2e8\uacc4","text":"<ul> <li>\ud83d\udcd6 \ucffc\ub9ac \ub808\ud37c\ub7f0\uc2a4 - \ubaa8\ub4e0 \ucffc\ub9ac \uba85\ub839\uc5b4</li> <li>\u270f\ufe0f \ubba4\ud14c\uc774\uc158 \ub808\ud37c\ub7f0\uc2a4 - \ubaa8\ub4e0 \ubba4\ud14c\uc774\uc158 \uba85\ub839\uc5b4</li> <li>\ud83d\udcca \ud0c0\uc785 \ub808\ud37c\ub7f0\uc2a4 - \ub370\uc774\ud130 \ud0c0\uc785</li> </ul>"}]}