<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\src\tangnano20k_vdp_cartridge.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 21 18:34:28 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9789</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5404</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>47</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.312</td>
<td>107.385
<td>0.000</td>
<td>4.656</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.968</td>
<td>71.590
<td>0.000</td>
<td>6.984</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>0.000</td>
<td>5.820</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>5.820</td>
<td>0.000</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.921</td>
<td>28.636
<td>0.000</td>
<td>17.461</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.908(MHz)</td>
<td>183.668(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>72.953(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.398</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/ff_rdata_1_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.670</td>
</tr>
<tr>
<td>2</td>
<td>4.597</td>
<td>u_sdram/ff_sdr_read_data_0_s0/Q</td>
<td>u_v9958/ff_rdata_0_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.471</td>
</tr>
<tr>
<td>3</td>
<td>4.600</td>
<td>u_sdram/ff_sdr_read_data_4_s0/Q</td>
<td>u_v9958/ff_rdata_4_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.468</td>
</tr>
<tr>
<td>4</td>
<td>4.614</td>
<td>u_sdram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/ff_rdata_2_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.453</td>
</tr>
<tr>
<td>5</td>
<td>4.666</td>
<td>u_sdram/ff_sdr_read_data_3_s0/Q</td>
<td>u_v9958/ff_rdata_3_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.402</td>
</tr>
<tr>
<td>6</td>
<td>4.675</td>
<td>u_sdram/ff_sdr_read_data_5_s0/Q</td>
<td>u_v9958/ff_rdata_5_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.392</td>
</tr>
<tr>
<td>7</td>
<td>4.858</td>
<td>u_sdram/ff_sdr_read_data_6_s0/Q</td>
<td>u_v9958/ff_rdata_6_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.210</td>
</tr>
<tr>
<td>8</td>
<td>4.943</td>
<td>u_sdram/ff_sdr_read_data_23_s0/Q</td>
<td>u_v9958/ff_rdata_7_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.125</td>
</tr>
<tr>
<td>9</td>
<td>4.946</td>
<td>u_sdram/ff_sdr_read_data_30_s0/Q</td>
<td>u_v9958/ff_rdata_14_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.122</td>
</tr>
<tr>
<td>10</td>
<td>4.948</td>
<td>u_sdram/ff_sdr_read_data_1_s0/Q</td>
<td>u_v9958/ff_rdata_9_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.119</td>
</tr>
<tr>
<td>11</td>
<td>4.952</td>
<td>u_sdram/ff_sdr_read_data_0_s0/Q</td>
<td>u_v9958/ff_rdata_8_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.116</td>
</tr>
<tr>
<td>12</td>
<td>5.010</td>
<td>u_sdram/ff_sdr_read_data_12_s0/Q</td>
<td>u_v9958/ff_rdata_12_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.057</td>
</tr>
<tr>
<td>13</td>
<td>5.033</td>
<td>u_sdram/ff_sdr_read_data_7_s0/Q</td>
<td>u_v9958/ff_rdata_15_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.034</td>
</tr>
<tr>
<td>14</td>
<td>5.117</td>
<td>u_sdram/ff_sdr_read_data_19_s0/Q</td>
<td>u_v9958/ff_rdata_11_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>2.951</td>
</tr>
<tr>
<td>15</td>
<td>5.118</td>
<td>u_sdram/ff_sdr_read_data_5_s0/Q</td>
<td>u_v9958/ff_rdata_13_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>2.950</td>
</tr>
<tr>
<td>16</td>
<td>5.139</td>
<td>u_sdram/ff_sdr_read_data_2_s0/Q</td>
<td>u_v9958/ff_rdata_10_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>2.929</td>
</tr>
<tr>
<td>17</td>
<td>6.196</td>
<td>u_sdram/ff_main_state_0_s0/Q</td>
<td>u_sdram/ff_sdr_command_1_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>5.410</td>
</tr>
<tr>
<td>18</td>
<td>6.279</td>
<td>u_sdram/ff_main_state_3_s0/Q</td>
<td>u_sdram/ff_sdr_address_4_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>5.327</td>
</tr>
<tr>
<td>19</td>
<td>6.365</td>
<td>u_sdram/ff_main_timer_0_s2/Q</td>
<td>u_sdram/ff_sdr_ready_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>5.240</td>
</tr>
<tr>
<td>20</td>
<td>6.408</td>
<td>u_sdram/ff_main_state_3_s0/Q</td>
<td>u_sdram/ff_sdr_dq_mask_2_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>5.198</td>
</tr>
<tr>
<td>21</td>
<td>6.453</td>
<td>u_sdram/ff_main_state_3_s0/Q</td>
<td>u_sdram/ff_sdr_dq_mask_0_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>5.153</td>
</tr>
<tr>
<td>22</td>
<td>6.597</td>
<td>u_sdram/ff_main_state_0_s0/Q</td>
<td>u_sdram/ff_sdr_command_2_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>5.008</td>
</tr>
<tr>
<td>23</td>
<td>6.707</td>
<td>u_sdram/ff_main_state_3_s0/Q</td>
<td>u_sdram/ff_sdr_address_6_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>4.898</td>
</tr>
<tr>
<td>24</td>
<td>6.720</td>
<td>u_sdram/ff_main_state_3_s0/Q</td>
<td>u_sdram/ff_sdr_command_0_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>4.885</td>
</tr>
<tr>
<td>25</td>
<td>6.797</td>
<td>u_sdram/ff_main_state_3_s0/Q</td>
<td>u_sdram/ff_sdr_address_5_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>4.809</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.086</td>
<td>u_v9958/ff_address_7_s0/Q</td>
<td>u_sdram/ff_address_7_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.964</td>
<td>u_v9958/ff_address_11_s0/Q</td>
<td>u_sdram/ff_address_11_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.964</td>
<td>u_v9958/ff_address_13_s0/Q</td>
<td>u_sdram/ff_address_13_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.584</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.854</td>
<td>u_v9958/ff_write_s0/Q</td>
<td>u_sdram/ff_write_s1/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.851</td>
<td>u_v9958/ff_address_5_s0/Q</td>
<td>u_sdram/ff_address_5_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.851</td>
<td>u_v9958/ff_wdata_0_s0/Q</td>
<td>u_sdram/ff_wdata_0_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.851</td>
<td>u_v9958/ff_wdata_3_s0/Q</td>
<td>u_sdram/ff_wdata_3_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.851</td>
<td>u_v9958/ff_wdata_4_s0/Q</td>
<td>u_sdram/ff_wdata_4_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.851</td>
<td>u_v9958/ff_wdata_5_s0/Q</td>
<td>u_sdram/ff_wdata_5_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.851</td>
<td>u_v9958/ff_wdata_6_s0/Q</td>
<td>u_sdram/ff_wdata_6_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.851</td>
<td>u_v9958/ff_wdata_7_s0/Q</td>
<td>u_sdram/ff_wdata_7_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.848</td>
<td>u_v9958/ff_address_1_s0/Q</td>
<td>u_sdram/ff_address_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.838</td>
<td>u_v9958/ff_address_10_s0/Q</td>
<td>u_sdram/ff_address_10_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.710</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.740</td>
<td>u_v9958/ff_address_6_s0/Q</td>
<td>u_sdram/ff_address_6_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.808</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.731</td>
<td>u_v9958/ff_address_3_s0/Q</td>
<td>u_sdram/ff_address_3_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.731</td>
<td>u_v9958/ff_address_4_s0/Q</td>
<td>u_sdram/ff_address_4_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.731</td>
<td>u_v9958/ff_address_8_s0/Q</td>
<td>u_sdram/ff_address_8_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.731</td>
<td>u_v9958/ff_wdata_1_s0/Q</td>
<td>u_sdram/ff_wdata_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.731</td>
<td>u_v9958/ff_wdata_2_s0/Q</td>
<td>u_sdram/ff_wdata_2_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.729</td>
<td>u_v9958/ff_address_9_s0/Q</td>
<td>u_sdram/ff_address_9_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.729</td>
<td>u_v9958/ff_address_12_s0/Q</td>
<td>u_sdram/ff_address_12_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.728</td>
<td>u_v9958/ff_address_0_s0/Q</td>
<td>u_sdram/ff_address_0_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.702</td>
<td>u_v9958/ff_address_2_s0/Q</td>
<td>u_sdram/ff_address_2_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>0.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.520</td>
<td>u_v9958/ff_valid_s0/Q</td>
<td>u_sdram/ff_address_9_s0/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>1.029</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.437</td>
<td>u_v9958/ff_valid_s0/Q</td>
<td>u_sdram/ff_write_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.503</td>
<td>1.112</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_main_timer_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_14_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_main_timer_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_15_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_16_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>20.293</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td>u_v9958/n219_s4/I1</td>
</tr>
<tr>
<td>20.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n219_s4/F</td>
</tr>
<tr>
<td>20.864</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_v9958/n219_s3/I3</td>
</tr>
<tr>
<td>21.413</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/n219_s3/F</td>
</tr>
<tr>
<td>21.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_v9958/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[1][A]</td>
<td>u_v9958/ff_rdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 30.493%; route: 2.319, 63.185%; tC2Q: 0.232, 6.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>u_sdram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_0_s0/Q</td>
</tr>
<tr>
<td>20.290</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>u_v9958/n220_s4/I1</td>
</tr>
<tr>
<td>20.752</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n220_s4/F</td>
</tr>
<tr>
<td>20.753</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>u_v9958/n220_s3/I3</td>
</tr>
<tr>
<td>21.215</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n220_s3/F</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>u_v9958/ff_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[0][B]</td>
<td>u_v9958/ff_rdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.924, 26.620%; route: 2.315, 66.697%; tC2Q: 0.232, 6.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_4_s0/Q</td>
</tr>
<tr>
<td>20.119</td>
<td>2.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td>u_v9958/n216_s4/I1</td>
</tr>
<tr>
<td>20.668</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/n216_s4/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_v9958/n216_s3/I3</td>
</tr>
<tr>
<td>21.212</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n216_s3/F</td>
</tr>
<tr>
<td>21.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_v9958/ff_rdata_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>u_v9958/ff_rdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 26.529%; route: 2.316, 66.780%; tC2Q: 0.232, 6.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>u_sdram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>20.185</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>u_v9958/n218_s4/I1</td>
</tr>
<tr>
<td>20.647</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n218_s4/F</td>
</tr>
<tr>
<td>20.648</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>u_v9958/n218_s3/I3</td>
</tr>
<tr>
<td>21.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/n218_s3/F</td>
</tr>
<tr>
<td>21.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>u_v9958/ff_rdata_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>u_v9958/ff_rdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 29.277%; route: 2.210, 64.005%; tC2Q: 0.232, 6.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[B]</td>
<td>u_sdram/ff_sdr_read_data_3_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL8[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_3_s0/Q</td>
</tr>
<tr>
<td>20.046</td>
<td>2.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td>u_v9958/n217_s4/I1</td>
</tr>
<tr>
<td>20.595</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/n217_s4/F</td>
</tr>
<tr>
<td>20.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_v9958/n217_s3/I3</td>
</tr>
<tr>
<td>21.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n217_s3/F</td>
</tr>
<tr>
<td>21.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_v9958/ff_rdata_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>u_v9958/ff_rdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 32.277%; route: 2.072, 60.903%; tC2Q: 0.232, 6.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>u_sdram/ff_sdr_read_data_5_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_5_s0/Q</td>
</tr>
<tr>
<td>20.124</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][A]</td>
<td>u_v9958/n215_s4/I0</td>
</tr>
<tr>
<td>20.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n215_s4/F</td>
</tr>
<tr>
<td>20.674</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>u_v9958/n215_s3/I3</td>
</tr>
<tr>
<td>21.136</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/n215_s3/F</td>
</tr>
<tr>
<td>21.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>u_v9958/ff_rdata_5_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_5_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[1][B]</td>
<td>u_v9958/ff_rdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 29.803%; route: 2.149, 63.358%; tC2Q: 0.232, 6.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>u_sdram/ff_sdr_read_data_6_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_6_s0/Q</td>
</tr>
<tr>
<td>19.854</td>
<td>1.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>u_v9958/n214_s4/I0</td>
</tr>
<tr>
<td>20.403</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/n214_s4/F</td>
</tr>
<tr>
<td>20.404</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>u_v9958/n214_s3/I3</td>
</tr>
<tr>
<td>20.953</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/n214_s3/F</td>
</tr>
<tr>
<td>20.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>u_v9958/ff_rdata_6_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_6_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>u_v9958/ff_rdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 34.211%; route: 1.880, 58.561%; tC2Q: 0.232, 7.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>u_sdram/ff_sdr_read_data_23_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_23_s0/Q</td>
</tr>
<tr>
<td>19.748</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[3][B]</td>
<td>u_v9958/n213_s4/I1</td>
</tr>
<tr>
<td>20.318</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/n213_s4/F</td>
</tr>
<tr>
<td>20.319</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>u_v9958/n213_s3/I3</td>
</tr>
<tr>
<td>20.868</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n213_s3/F</td>
</tr>
<tr>
<td>20.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>u_v9958/ff_rdata_7_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_7_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>u_v9958/ff_rdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 35.813%; route: 1.774, 56.762%; tC2Q: 0.232, 7.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR44[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_30_s0/Q</td>
</tr>
<tr>
<td>19.853</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[3][A]</td>
<td>u_v9958/n206_s4/I1</td>
</tr>
<tr>
<td>20.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/n206_s4/F</td>
</tr>
<tr>
<td>20.403</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>u_v9958/n206_s3/I3</td>
</tr>
<tr>
<td>20.865</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/n206_s3/F</td>
</tr>
<tr>
<td>20.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>u_v9958/ff_rdata_14_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_14_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>u_v9958/ff_rdata_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.011, 32.386%; route: 1.879, 60.182%; tC2Q: 0.232, 7.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_sdram/ff_sdr_read_data_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_1_s0/Q</td>
</tr>
<tr>
<td>20.293</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_v9958/n211_s3/I0</td>
</tr>
<tr>
<td>20.863</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n211_s3/F</td>
</tr>
<tr>
<td>20.863</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_v9958/ff_rdata_9_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_9_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[0][A]</td>
<td>u_v9958/ff_rdata_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 18.273%; route: 2.317, 74.289%; tC2Q: 0.232, 7.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>u_sdram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_0_s0/Q</td>
</tr>
<tr>
<td>20.290</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_v9958/n212_s3/I0</td>
</tr>
<tr>
<td>20.860</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n212_s3/F</td>
</tr>
<tr>
<td>20.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_v9958/ff_rdata_8_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_8_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_v9958/ff_rdata_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 18.294%; route: 2.314, 74.260%; tC2Q: 0.232, 7.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>u_sdram/ff_sdr_read_data_12_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_12_s0/Q</td>
</tr>
<tr>
<td>19.510</td>
<td>1.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][B]</td>
<td>u_v9958/n208_s4/I0</td>
</tr>
<tr>
<td>20.059</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/n208_s4/F</td>
</tr>
<tr>
<td>20.231</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>u_v9958/n208_s3/I3</td>
</tr>
<tr>
<td>20.801</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/n208_s3/F</td>
</tr>
<tr>
<td>20.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>u_v9958/ff_rdata_12_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_12_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[1][A]</td>
<td>u_v9958/ff_rdata_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 36.599%; route: 1.706, 55.813%; tC2Q: 0.232, 7.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>u_sdram/ff_sdr_read_data_7_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL11[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_7_s0/Q</td>
</tr>
<tr>
<td>19.853</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td>u_v9958/n205_s4/I0</td>
</tr>
<tr>
<td>20.315</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/n205_s4/F</td>
</tr>
<tr>
<td>20.316</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>u_v9958/n205_s3/I3</td>
</tr>
<tr>
<td>20.778</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n205_s3/F</td>
</tr>
<tr>
<td>20.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>u_v9958/ff_rdata_15_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_15_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>u_v9958/ff_rdata_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.924, 30.451%; route: 1.878, 61.904%; tC2Q: 0.232, 7.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_sdram/ff_sdr_read_data_19_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_19_s0/Q</td>
</tr>
<tr>
<td>20.125</td>
<td>2.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>u_v9958/n209_s3/I1</td>
</tr>
<tr>
<td>20.695</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n209_s3/F</td>
</tr>
<tr>
<td>20.695</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>u_v9958/ff_rdata_11_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_11_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>u_v9958/ff_rdata_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 19.315%; route: 2.149, 72.823%; tC2Q: 0.232, 7.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>u_sdram/ff_sdr_read_data_5_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_5_s0/Q</td>
</tr>
<tr>
<td>20.124</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>u_v9958/n207_s3/I1</td>
</tr>
<tr>
<td>20.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/n207_s3/F</td>
</tr>
<tr>
<td>20.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>u_v9958/ff_rdata_13_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_13_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[0][B]</td>
<td>u_v9958/ff_rdata_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 19.322%; route: 2.148, 72.813%; tC2Q: 0.232, 7.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_sdr_read_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>u_sdram/ff_sdr_read_data_2_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_read_data_2_s0/Q</td>
</tr>
<tr>
<td>20.123</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>u_v9958/n210_s3/I0</td>
</tr>
<tr>
<td>20.672</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/n210_s3/F</td>
</tr>
<tr>
<td>20.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>u_v9958/ff_rdata_10_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_10_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>u_v9958/ff_rdata_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 18.745%; route: 2.148, 73.333%; tC2Q: 0.232, 7.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_command_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_0_s0/Q</td>
</tr>
<tr>
<td>7.232</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[2][A]</td>
<td>u_sdram/n328_s2/I1</td>
</tr>
<tr>
<td>7.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C43[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n328_s2/F</td>
</tr>
<tr>
<td>8.224</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>u_sdram/n334_s0/I3</td>
</tr>
<tr>
<td>8.677</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n334_s0/F</td>
</tr>
<tr>
<td>9.103</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td>u_sdram/n411_s5/I0</td>
</tr>
<tr>
<td>9.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n411_s5/F</td>
</tr>
<tr>
<td>11.513</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_command_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_sdram/ff_sdr_command_1_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_sdram/ff_sdr_command_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.379, 25.492%; route: 3.799, 70.220%; tC2Q: 0.232, 4.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>u_sdram/ff_main_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C42[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_3_s0/Q</td>
</tr>
<tr>
<td>6.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][A]</td>
<td>u_sdram/n552_s2/I1</td>
</tr>
<tr>
<td>7.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s2/F</td>
</tr>
<tr>
<td>7.852</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][B]</td>
<td>u_sdram/n552_s0/I3</td>
</tr>
<tr>
<td>8.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C41[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s0/F</td>
</tr>
<tr>
<td>8.836</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>u_sdram/n502_s5/I1</td>
</tr>
<tr>
<td>9.391</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n502_s5/F</td>
</tr>
<tr>
<td>11.430</td>
<td>2.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>u_sdram/ff_sdr_address_4_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>u_sdram/ff_sdr_address_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 27.091%; route: 3.652, 68.554%; tC2Q: 0.232, 4.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_timer_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td>u_sdram/ff_main_timer_0_s2/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C44[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_timer_0_s2/Q</td>
</tr>
<tr>
<td>6.763</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[2][B]</td>
<td>u_sdram/n265_s5/I0</td>
</tr>
<tr>
<td>7.312</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R23C43[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n265_s5/F</td>
</tr>
<tr>
<td>7.494</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[2][B]</td>
<td>u_sdram/n262_s5/I3</td>
</tr>
<tr>
<td>8.043</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C43[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n262_s5/F</td>
</tr>
<tr>
<td>8.220</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>u_sdram/ff_main_timer_12_s4/I3</td>
</tr>
<tr>
<td>8.591</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R23C43[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/ff_main_timer_12_s4/F</td>
</tr>
<tr>
<td>9.026</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[1][B]</td>
<td>u_sdram/ff_main_timer_12_s5/I2</td>
</tr>
<tr>
<td>9.479</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R24C42[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/ff_main_timer_12_s5/F</td>
</tr>
<tr>
<td>9.928</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>u_sdram/n249_s0/I1</td>
</tr>
<tr>
<td>10.477</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n249_s0/F</td>
</tr>
<tr>
<td>11.344</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_ready_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>u_sdram/ff_sdr_ready_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>u_sdram/ff_sdr_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.471, 47.153%; route: 2.537, 48.419%; tC2Q: 0.232, 4.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_dq_mask_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>u_sdram/ff_main_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C42[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_3_s0/Q</td>
</tr>
<tr>
<td>6.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][A]</td>
<td>u_sdram/n552_s2/I1</td>
</tr>
<tr>
<td>7.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s2/F</td>
</tr>
<tr>
<td>7.852</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][B]</td>
<td>u_sdram/n552_s0/I3</td>
</tr>
<tr>
<td>8.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C41[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s0/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][B]</td>
<td>u_sdram/n420_s5/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n420_s5/F</td>
</tr>
<tr>
<td>11.301</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_dq_mask_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>u_sdram/ff_sdr_dq_mask_2_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>u_sdram/ff_sdr_dq_mask_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 27.763%; route: 3.523, 67.774%; tC2Q: 0.232, 4.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_dq_mask_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>u_sdram/ff_main_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C42[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_3_s0/Q</td>
</tr>
<tr>
<td>6.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][A]</td>
<td>u_sdram/n552_s2/I1</td>
</tr>
<tr>
<td>7.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s2/F</td>
</tr>
<tr>
<td>7.852</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][B]</td>
<td>u_sdram/n552_s0/I3</td>
</tr>
<tr>
<td>8.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C41[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s0/F</td>
</tr>
<tr>
<td>8.829</td>
<td>0.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>u_sdram/n426_s5/I2</td>
</tr>
<tr>
<td>9.384</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n426_s5/F</td>
</tr>
<tr>
<td>11.256</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_dq_mask_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>u_sdram/ff_sdr_dq_mask_0_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>u_sdram/ff_sdr_dq_mask_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 28.005%; route: 3.478, 67.492%; tC2Q: 0.232, 4.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_command_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>R22C42[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_0_s0/Q</td>
</tr>
<tr>
<td>7.232</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C43[2][A]</td>
<td>u_sdram/n328_s2/I1</td>
</tr>
<tr>
<td>7.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R22C43[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n328_s2/F</td>
</tr>
<tr>
<td>8.224</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>u_sdram/n334_s0/I3</td>
</tr>
<tr>
<td>8.686</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n334_s0/F</td>
</tr>
<tr>
<td>8.863</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>u_sdram/n409_s1/I0</td>
</tr>
<tr>
<td>9.316</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n409_s1/F</td>
</tr>
<tr>
<td>11.112</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL13[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_command_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL13[B]</td>
<td>u_sdram/ff_sdr_command_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL13[B]</td>
<td>u_sdram/ff_sdr_command_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 29.352%; route: 3.306, 66.016%; tC2Q: 0.232, 4.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>u_sdram/ff_main_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C42[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_3_s0/Q</td>
</tr>
<tr>
<td>6.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][A]</td>
<td>u_sdram/n552_s2/I1</td>
</tr>
<tr>
<td>7.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s2/F</td>
</tr>
<tr>
<td>7.852</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][B]</td>
<td>u_sdram/n552_s0/I3</td>
</tr>
<tr>
<td>8.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C41[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s0/F</td>
</tr>
<tr>
<td>8.669</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>u_sdram/n500_s5/I1</td>
</tr>
<tr>
<td>9.040</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n500_s5/F</td>
</tr>
<tr>
<td>11.002</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>u_sdram/ff_sdr_address_6_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>u_sdram/ff_sdr_address_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 25.703%; route: 3.407, 69.560%; tC2Q: 0.232, 4.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_command_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>u_sdram/ff_main_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C42[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_3_s0/Q</td>
</tr>
<tr>
<td>6.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][A]</td>
<td>u_sdram/n552_s2/I1</td>
</tr>
<tr>
<td>7.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s2/F</td>
</tr>
<tr>
<td>7.852</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][B]</td>
<td>u_sdram/n552_s0/I3</td>
</tr>
<tr>
<td>8.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C41[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s0/F</td>
</tr>
<tr>
<td>8.638</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_sdram/n414_s5/I0</td>
</tr>
<tr>
<td>9.193</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n414_s5/F</td>
</tr>
<tr>
<td>10.989</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_command_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td>u_sdram/ff_sdr_command_0_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>u_sdram/ff_sdr_command_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.443, 29.538%; route: 3.210, 65.712%; tC2Q: 0.232, 4.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_main_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>u_sdram/ff_main_state_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C42[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_3_s0/Q</td>
</tr>
<tr>
<td>6.597</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[3][A]</td>
<td>u_sdram/n552_s2/I1</td>
</tr>
<tr>
<td>7.114</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C42[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s2/F</td>
</tr>
<tr>
<td>7.852</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[3][B]</td>
<td>u_sdram/n552_s0/I3</td>
</tr>
<tr>
<td>8.223</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R22C41[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n552_s0/F</td>
</tr>
<tr>
<td>8.669</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>u_sdram/n501_s10/I0</td>
</tr>
<tr>
<td>9.040</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n501_s10/F</td>
</tr>
<tr>
<td>10.912</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>u_sdram/ff_sdr_address_5_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>u_sdram/ff_sdr_address_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.259, 26.181%; route: 3.318, 68.994%; tC2Q: 0.232, 4.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>u_v9958/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_7_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>u_sdram/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td>u_v9958/ff_address_11_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_11_s0/Q</td>
</tr>
<tr>
<td>2.425</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>u_sdram/ff_address_11_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[2][A]</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][B]</td>
<td>u_v9958/ff_address_13_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_13_s0/Q</td>
</tr>
<tr>
<td>2.425</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>u_sdram/ff_address_13_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[1][A]</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_write_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>u_v9958/ff_write_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_write_s0/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>u_sdram/n54_s1/I0</td>
</tr>
<tr>
<td>2.535</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n54_s1/F</td>
</tr>
<tr>
<td>2.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_write_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>u_sdram/ff_write_s1/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_write_s1</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>u_sdram/ff_write_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.411%; route: 0.260, 37.499%; tC2Q: 0.202, 29.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>u_v9958/ff_address_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_5_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>u_sdram/ff_address_5_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_5_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>u_sdram/ff_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_v9958/ff_wdata_0_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_0_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>u_sdram/ff_wdata_0_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_0_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>u_sdram/ff_wdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>u_v9958/ff_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_3_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>u_sdram/ff_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_3_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[1][A]</td>
<td>u_sdram/ff_wdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_v9958/ff_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_4_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_sdram/ff_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_4_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_sdram/ff_wdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td>u_v9958/ff_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_5_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>u_sdram/ff_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C39[1][A]</td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td>u_v9958/ff_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_6_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>u_sdram/ff_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_6_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>u_sdram/ff_wdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td>u_v9958/ff_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_7_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>u_sdram/ff_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>u_v9958/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C37[2][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_1_s0/Q</td>
</tr>
<tr>
<td>2.541</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>u_sdram/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_1_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C38[0][A]</td>
<td>u_sdram/ff_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.159%; tC2Q: 0.202, 28.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td>u_v9958/ff_address_10_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_10_s0/Q</td>
</tr>
<tr>
<td>2.551</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>u_sdram/ff_address_10_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_10_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>u_sdram/ff_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 71.564%; tC2Q: 0.202, 28.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td>u_v9958/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_6_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>u_sdram/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_6_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[0][B]</td>
<td>u_sdram/ff_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 75.006%; tC2Q: 0.202, 24.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td>u_v9958/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_3_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>u_sdram/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_3_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>u_sdram/ff_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>u_v9958/ff_address_4_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_4_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][B]</td>
<td>u_sdram/ff_address_4_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_4_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[1][B]</td>
<td>u_sdram/ff_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>u_v9958/ff_address_8_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_8_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>u_sdram/ff_address_8_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_8_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>u_sdram/ff_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td>u_v9958/ff_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_1_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>u_sdram/ff_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[2][A]</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_wdata_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td>u_v9958/ff_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_wdata_2_s0/Q</td>
</tr>
<tr>
<td>2.658</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>u_sdram/ff_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_2_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[1][B]</td>
<td>u_sdram/ff_wdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td>u_v9958/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_9_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>u_sdram/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td>u_v9958/ff_address_12_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_12_s0/Q</td>
</tr>
<tr>
<td>2.660</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>u_sdram/ff_address_12_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[1][B]</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_v9958/ff_address_0_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_0_s0/Q</td>
</tr>
<tr>
<td>2.661</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>u_sdram/ff_address_0_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_0_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[0][A]</td>
<td>u_sdram/ff_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 75.513%; tC2Q: 0.201, 24.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td>u_v9958/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_address_2_s0/Q</td>
</tr>
<tr>
<td>2.687</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>u_sdram/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_2_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C40[0][B]</td>
<td>u_sdram/ff_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.645, 76.141%; tC2Q: 0.202, 23.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>u_v9958/ff_valid_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_valid_s0/Q</td>
</tr>
<tr>
<td>2.430</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td>u_sdram/n10_s0/I1</td>
</tr>
<tr>
<td>2.740</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n10_s0/F</td>
</tr>
<tr>
<td>2.870</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>u_sdram/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[2][A]</td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.125%; route: 0.517, 50.246%; tC2Q: 0.202, 19.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/ff_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>1838</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C38[1][A]</td>
<td>u_v9958/ff_valid_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_valid_s0/Q</td>
</tr>
<tr>
<td>2.457</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[3][A]</td>
<td>u_sdram/ff_write_s3/I0</td>
</tr>
<tr>
<td>2.692</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C42[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_write_s3/F</td>
</tr>
<tr>
<td>2.953</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_write_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>105</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>u_sdram/ff_write_s1/CLK</td>
</tr>
<tr>
<td>5.378</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_write_s1</td>
</tr>
<tr>
<td>5.389</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[0][B]</td>
<td>u_sdram/ff_write_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.134%; route: 0.675, 60.700%; tC2Q: 0.202, 18.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_wdata_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_wdata_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_wdata_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_wdata_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_wdata_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_wdata_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_wdata_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_main_timer_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_main_timer_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_main_timer_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_14_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_main_timer_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_main_timer_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_main_timer_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_15_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.652</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.927</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.984</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_16_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1838</td>
<td>w_video_clk</td>
<td>9.573</td>
<td>2.274</td>
</tr>
<tr>
<td>255</td>
<td>w_vdp_enable</td>
<td>15.503</td>
<td>2.034</td>
</tr>
<tr>
<td>105</td>
<td>O_sdram_clk_d</td>
<td>4.398</td>
<td>2.442</td>
</tr>
<tr>
<td>92</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state[3]</td>
<td>17.420</td>
<td>1.977</td>
</tr>
<tr>
<td>89</td>
<td>u_v9958/u_v9958_core/w_dot_state[1]</td>
<td>17.657</td>
<td>1.651</td>
</tr>
<tr>
<td>71</td>
<td>u_v9958/u_v9958_core/w_eight_dot_state[1]</td>
<td>15.272</td>
<td>2.153</td>
</tr>
<tr>
<td>69</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state[2]</td>
<td>17.549</td>
<td>1.642</td>
</tr>
<tr>
<td>61</td>
<td>u_v9958/u_v9958_core/w_eight_dot_state[0]</td>
<td>15.077</td>
<td>1.898</td>
</tr>
<tr>
<td>61</td>
<td>u_v9958/u_v9958_core/reg_r9_y_dots_Z</td>
<td>17.908</td>
<td>1.610</td>
</tr>
<tr>
<td>52</td>
<td>w_vdp_vcounter[1]</td>
<td>18.219</td>
<td>1.862</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C53</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C39</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C10</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
