
DS_Test1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00023148  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a1e8  080232f8  080232f8  000332f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802d4e0  0802d4e0  000401f4  2**0
                  CONTENTS
  4 .ARM          00000008  0802d4e0  0802d4e0  0003d4e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802d4e8  0802d4e8  000401f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802d4e8  0802d4e8  0003d4e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802d4ec  0802d4ec  0003d4ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0802d4f0  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000401f4  2**0
                  CONTENTS
 10 .bss          000295b0  200001f4  200001f4  000401f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200297a4  200297a4  000401f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000401f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000637d5  00000000  00000000  00040224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000b1e6  00000000  00000000  000a39f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003160  00000000  00000000  000aebe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002ff8  00000000  00000000  000b1d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018874  00000000  00000000  000b4d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004d5fd  00000000  00000000  000cd5ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010cc26  00000000  00000000  0011aba9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  002277cf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ddec  00000000  00000000  00227824  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080232e0 	.word	0x080232e0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f8 	.word	0x200001f8
 80001ec:	080232e0 	.word	0x080232e0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b96e 	b.w	8000f9c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9d08      	ldr	r5, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	468c      	mov	ip, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8083 	bne.w	8000dee <__udivmoddi4+0x116>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4617      	mov	r7, r2
 8000cec:	d947      	bls.n	8000d7e <__udivmoddi4+0xa6>
 8000cee:	fab2 f282 	clz	r2, r2
 8000cf2:	b142      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	f1c2 0020 	rsb	r0, r2, #32
 8000cf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cfc:	4091      	lsls	r1, r2
 8000cfe:	4097      	lsls	r7, r2
 8000d00:	ea40 0c01 	orr.w	ip, r0, r1
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d10:	fa1f fe87 	uxth.w	lr, r7
 8000d14:	fb08 c116 	mls	r1, r8, r6, ip
 8000d18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18fb      	adds	r3, r7, r3
 8000d26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d2a:	f080 8119 	bcs.w	8000f60 <__udivmoddi4+0x288>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8116 	bls.w	8000f60 <__udivmoddi4+0x288>
 8000d34:	3e02      	subs	r6, #2
 8000d36:	443b      	add	r3, r7
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d40:	fb08 3310 	mls	r3, r8, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d4c:	45a6      	cmp	lr, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	193c      	adds	r4, r7, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8105 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d5a:	45a6      	cmp	lr, r4
 8000d5c:	f240 8102 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d60:	3802      	subs	r0, #2
 8000d62:	443c      	add	r4, r7
 8000d64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d68:	eba4 040e 	sub.w	r4, r4, lr
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	b11d      	cbz	r5, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c5 4300 	strd	r4, r3, [r5]
 8000d78:	4631      	mov	r1, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	b902      	cbnz	r2, 8000d82 <__udivmoddi4+0xaa>
 8000d80:	deff      	udf	#255	; 0xff
 8000d82:	fab2 f282 	clz	r2, r2
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	d150      	bne.n	8000e2c <__udivmoddi4+0x154>
 8000d8a:	1bcb      	subs	r3, r1, r7
 8000d8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d90:	fa1f f887 	uxth.w	r8, r7
 8000d94:	2601      	movs	r6, #1
 8000d96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d9a:	0c21      	lsrs	r1, r4, #16
 8000d9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000da0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da4:	fb08 f30c 	mul.w	r3, r8, ip
 8000da8:	428b      	cmp	r3, r1
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000dac:	1879      	adds	r1, r7, r1
 8000dae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0xe2>
 8000db4:	428b      	cmp	r3, r1
 8000db6:	f200 80e9 	bhi.w	8000f8c <__udivmoddi4+0x2b4>
 8000dba:	4684      	mov	ip, r0
 8000dbc:	1ac9      	subs	r1, r1, r3
 8000dbe:	b2a3      	uxth	r3, r4
 8000dc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dcc:	fb08 f800 	mul.w	r8, r8, r0
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x10c>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x10a>
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	f200 80d9 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000de2:	4618      	mov	r0, r3
 8000de4:	eba4 0408 	sub.w	r4, r4, r8
 8000de8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dec:	e7bf      	b.n	8000d6e <__udivmoddi4+0x96>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0x12e>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80b1 	beq.w	8000f5a <__udivmoddi4+0x282>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x1cc>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0x140>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80b8 	bhi.w	8000f88 <__udivmoddi4+0x2b0>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	468c      	mov	ip, r1
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0a8      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000e26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e2a:	e7a5      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f603 	lsr.w	r6, r0, r3
 8000e34:	4097      	lsls	r7, r2
 8000e36:	fa01 f002 	lsl.w	r0, r1, r2
 8000e3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3e:	40d9      	lsrs	r1, r3
 8000e40:	4330      	orrs	r0, r6
 8000e42:	0c03      	lsrs	r3, r0, #16
 8000e44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e48:	fa1f f887 	uxth.w	r8, r7
 8000e4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e54:	fb06 f108 	mul.w	r1, r6, r8
 8000e58:	4299      	cmp	r1, r3
 8000e5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e5e:	d909      	bls.n	8000e74 <__udivmoddi4+0x19c>
 8000e60:	18fb      	adds	r3, r7, r3
 8000e62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e66:	f080 808d 	bcs.w	8000f84 <__udivmoddi4+0x2ac>
 8000e6a:	4299      	cmp	r1, r3
 8000e6c:	f240 808a 	bls.w	8000f84 <__udivmoddi4+0x2ac>
 8000e70:	3e02      	subs	r6, #2
 8000e72:	443b      	add	r3, r7
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b281      	uxth	r1, r0
 8000e78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e84:	fb00 f308 	mul.w	r3, r0, r8
 8000e88:	428b      	cmp	r3, r1
 8000e8a:	d907      	bls.n	8000e9c <__udivmoddi4+0x1c4>
 8000e8c:	1879      	adds	r1, r7, r1
 8000e8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e92:	d273      	bcs.n	8000f7c <__udivmoddi4+0x2a4>
 8000e94:	428b      	cmp	r3, r1
 8000e96:	d971      	bls.n	8000f7c <__udivmoddi4+0x2a4>
 8000e98:	3802      	subs	r0, #2
 8000e9a:	4439      	add	r1, r7
 8000e9c:	1acb      	subs	r3, r1, r3
 8000e9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ea2:	e778      	b.n	8000d96 <__udivmoddi4+0xbe>
 8000ea4:	f1c6 0c20 	rsb	ip, r6, #32
 8000ea8:	fa03 f406 	lsl.w	r4, r3, r6
 8000eac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000eb0:	431c      	orrs	r4, r3
 8000eb2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000ebe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ec2:	431f      	orrs	r7, r3
 8000ec4:	0c3b      	lsrs	r3, r7, #16
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fa1f f884 	uxth.w	r8, r4
 8000ece:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ed2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ed6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eda:	458a      	cmp	sl, r1
 8000edc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee4:	d908      	bls.n	8000ef8 <__udivmoddi4+0x220>
 8000ee6:	1861      	adds	r1, r4, r1
 8000ee8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eec:	d248      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000eee:	458a      	cmp	sl, r1
 8000ef0:	d946      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000ef2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef6:	4421      	add	r1, r4
 8000ef8:	eba1 010a 	sub.w	r1, r1, sl
 8000efc:	b2bf      	uxth	r7, r7
 8000efe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f0a:	fb00 f808 	mul.w	r8, r0, r8
 8000f0e:	45b8      	cmp	r8, r7
 8000f10:	d907      	bls.n	8000f22 <__udivmoddi4+0x24a>
 8000f12:	19e7      	adds	r7, r4, r7
 8000f14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f18:	d22e      	bcs.n	8000f78 <__udivmoddi4+0x2a0>
 8000f1a:	45b8      	cmp	r8, r7
 8000f1c:	d92c      	bls.n	8000f78 <__udivmoddi4+0x2a0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	4427      	add	r7, r4
 8000f22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f26:	eba7 0708 	sub.w	r7, r7, r8
 8000f2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f2e:	454f      	cmp	r7, r9
 8000f30:	46c6      	mov	lr, r8
 8000f32:	4649      	mov	r1, r9
 8000f34:	d31a      	bcc.n	8000f6c <__udivmoddi4+0x294>
 8000f36:	d017      	beq.n	8000f68 <__udivmoddi4+0x290>
 8000f38:	b15d      	cbz	r5, 8000f52 <__udivmoddi4+0x27a>
 8000f3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f46:	40f2      	lsrs	r2, r6
 8000f48:	ea4c 0202 	orr.w	r2, ip, r2
 8000f4c:	40f7      	lsrs	r7, r6
 8000f4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f52:	2600      	movs	r6, #0
 8000f54:	4631      	mov	r1, r6
 8000f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e70b      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e9      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6fd      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f68:	4543      	cmp	r3, r8
 8000f6a:	d2e5      	bcs.n	8000f38 <__udivmoddi4+0x260>
 8000f6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f70:	eb69 0104 	sbc.w	r1, r9, r4
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7df      	b.n	8000f38 <__udivmoddi4+0x260>
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e7d2      	b.n	8000f22 <__udivmoddi4+0x24a>
 8000f7c:	4660      	mov	r0, ip
 8000f7e:	e78d      	b.n	8000e9c <__udivmoddi4+0x1c4>
 8000f80:	4681      	mov	r9, r0
 8000f82:	e7b9      	b.n	8000ef8 <__udivmoddi4+0x220>
 8000f84:	4666      	mov	r6, ip
 8000f86:	e775      	b.n	8000e74 <__udivmoddi4+0x19c>
 8000f88:	4630      	mov	r0, r6
 8000f8a:	e74a      	b.n	8000e22 <__udivmoddi4+0x14a>
 8000f8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f90:	4439      	add	r1, r7
 8000f92:	e713      	b.n	8000dbc <__udivmoddi4+0xe4>
 8000f94:	3802      	subs	r0, #2
 8000f96:	443c      	add	r4, r7
 8000f98:	e724      	b.n	8000de4 <__udivmoddi4+0x10c>
 8000f9a:	bf00      	nop

08000f9c <__aeabi_idiv0>:
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	4b1b      	ldr	r3, [pc, #108]	; (8001018 <MX_DMA_Init+0x78>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fae:	4a1a      	ldr	r2, [pc, #104]	; (8001018 <MX_DMA_Init+0x78>)
 8000fb0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb6:	4b18      	ldr	r3, [pc, #96]	; (8001018 <MX_DMA_Init+0x78>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	603b      	str	r3, [r7, #0]
 8000fc6:	4b14      	ldr	r3, [pc, #80]	; (8001018 <MX_DMA_Init+0x78>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	4a13      	ldr	r2, [pc, #76]	; (8001018 <MX_DMA_Init+0x78>)
 8000fcc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd2:	4b11      	ldr	r3, [pc, #68]	; (8001018 <MX_DMA_Init+0x78>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 6, 0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2106      	movs	r1, #6
 8000fe2:	200e      	movs	r0, #14
 8000fe4:	f005 fd4c 	bl	8006a80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000fe8:	200e      	movs	r0, #14
 8000fea:	f005 fd65 	bl	8006ab8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 10, 0);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	210a      	movs	r1, #10
 8000ff2:	200f      	movs	r0, #15
 8000ff4:	f005 fd44 	bl	8006a80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000ff8:	200f      	movs	r0, #15
 8000ffa:	f005 fd5d 	bl	8006ab8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 11, 0);
 8000ffe:	2200      	movs	r2, #0
 8001000:	210b      	movs	r1, #11
 8001002:	203b      	movs	r0, #59	; 0x3b
 8001004:	f005 fd3c 	bl	8006a80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001008:	203b      	movs	r0, #59	; 0x3b
 800100a:	f005 fd55 	bl	8006ab8 <HAL_NVIC_EnableIRQ>

}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40023800 	.word	0x40023800

0800101c <INA226_getBusV>:
	******************************************************************************
	*/
	
#include "DS_INA226.h"

float32_t INA226_getBusV(I2C_HandleTypeDef *I2CHandler, uint16_t DevAddress) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	807b      	strh	r3, [r7, #2]
	return (INA226_getBusVReg(I2CHandler, DevAddress));
 8001028:	887b      	ldrh	r3, [r7, #2]
 800102a:	4619      	mov	r1, r3
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 f849 	bl	80010c4 <INA226_getBusVReg>
 8001032:	4603      	mov	r3, r0
 8001034:	ee07 3a90 	vmov	s15, r3
 8001038:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 800103c:	eeb0 0a67 	vmov.f32	s0, s15
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
	...

08001048 <INA226_getCurrent>:

float32_t INA226_getCurrent(I2C_HandleTypeDef *I2CHandler, uint16_t DevAddress) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	807b      	strh	r3, [r7, #2]
	return (INA226_getCurrentReg(I2CHandler, DevAddress)*INA226_CURRENTLSB_INV);
 8001054:	887b      	ldrh	r3, [r7, #2]
 8001056:	4619      	mov	r1, r3
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f000 f87e 	bl	800115a <INA226_getCurrentReg>
 800105e:	4603      	mov	r3, r0
 8001060:	ee07 3a90 	vmov	s15, r3
 8001064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001068:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001080 <INA226_getCurrent+0x38>
 800106c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001070:	eef0 7a66 	vmov.f32	s15, s13
}
 8001074:	eeb0 0a67 	vmov.f32	s0, s15
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	3d4ccccd 	.word	0x3d4ccccd

08001084 <INA226_setConfig>:

float32_t INA226_getPower(I2C_HandleTypeDef *I2CHandler, uint16_t DevAddress) {
	return (INA226_getPowerReg(I2CHandler, DevAddress)*INA226_POWERLSB_INV);
}
	
uint8_t INA226_setConfig(I2C_HandleTypeDef *I2CHandler, uint16_t DevAddress, uint16_t ConfigWord) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af02      	add	r7, sp, #8
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	807b      	strh	r3, [r7, #2]
 8001090:	4613      	mov	r3, r2
 8001092:	803b      	strh	r3, [r7, #0]
	uint8_t SentTable[3];
	SentTable[0] = INA226_CONFIG;
 8001094:	2300      	movs	r3, #0
 8001096:	733b      	strb	r3, [r7, #12]
	SentTable[1] = (ConfigWord & 0xFF00) >> 8;
 8001098:	883b      	ldrh	r3, [r7, #0]
 800109a:	0a1b      	lsrs	r3, r3, #8
 800109c:	b29b      	uxth	r3, r3
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	737b      	strb	r3, [r7, #13]
	SentTable[2] = (ConfigWord & 0x00FF);
 80010a2:	883b      	ldrh	r3, [r7, #0]
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	73bb      	strb	r3, [r7, #14]
	return HAL_I2C_Master_Transmit(I2CHandler, DevAddress, SentTable, 3, INA226_I2CTIMEOUT);
 80010a8:	f107 020c 	add.w	r2, r7, #12
 80010ac:	8879      	ldrh	r1, [r7, #2]
 80010ae:	230a      	movs	r3, #10
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	2303      	movs	r3, #3
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f007 fd4f 	bl	8008b58 <HAL_I2C_Master_Transmit>
 80010ba:	4603      	mov	r3, r0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <INA226_getBusVReg>:
	HAL_I2C_Master_Transmit(I2CHandler,DevAddress, SentTable, 1, INA226_I2CTIMEOUT);
	if (HAL_I2C_Master_Receive(I2CHandler,DevAddress, ReceivedTable, 2, INA226_I2CTIMEOUT) != HAL_OK) return 0xFF;
	else return ((uint16_t)ReceivedTable[0]<<8 | ReceivedTable[1]);
}

uint16_t INA226_getBusVReg(I2C_HandleTypeDef *I2CHandler, uint16_t DevAddress) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af02      	add	r7, sp, #8
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	807b      	strh	r3, [r7, #2]
	uint8_t SentTable[1] = {INA226_BUSV};
 80010d0:	2302      	movs	r3, #2
 80010d2:	733b      	strb	r3, [r7, #12]
	uint8_t ReceivedTable[2];
	HAL_I2C_Master_Transmit(I2CHandler,DevAddress, SentTable, 1, INA226_I2CTIMEOUT);
 80010d4:	f107 020c 	add.w	r2, r7, #12
 80010d8:	8879      	ldrh	r1, [r7, #2]
 80010da:	230a      	movs	r3, #10
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	2301      	movs	r3, #1
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f007 fd39 	bl	8008b58 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(I2CHandler,DevAddress, ReceivedTable, 2, INA226_I2CTIMEOUT) != HAL_OK) return 0xFF;
 80010e6:	f107 0208 	add.w	r2, r7, #8
 80010ea:	8879      	ldrh	r1, [r7, #2]
 80010ec:	230a      	movs	r3, #10
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2302      	movs	r3, #2
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f007 fe2e 	bl	8008d54 <HAL_I2C_Master_Receive>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <INA226_getBusVReg+0x3e>
 80010fe:	23ff      	movs	r3, #255	; 0xff
 8001100:	e007      	b.n	8001112 <INA226_getBusVReg+0x4e>
	else return ((uint16_t)ReceivedTable[0]<<8 | ReceivedTable[1]);
 8001102:	7a3b      	ldrb	r3, [r7, #8]
 8001104:	021b      	lsls	r3, r3, #8
 8001106:	b21a      	sxth	r2, r3
 8001108:	7a7b      	ldrb	r3, [r7, #9]
 800110a:	b21b      	sxth	r3, r3
 800110c:	4313      	orrs	r3, r2
 800110e:	b21b      	sxth	r3, r3
 8001110:	b29b      	uxth	r3, r3
}
 8001112:	4618      	mov	r0, r3
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <INA226_setCalibrationReg>:

uint8_t INA226_setCalibrationReg(I2C_HandleTypeDef *I2CHandler, uint16_t DevAddress, uint16_t ConfigWord) {
 800111a:	b580      	push	{r7, lr}
 800111c:	b086      	sub	sp, #24
 800111e:	af02      	add	r7, sp, #8
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
 8001126:	4613      	mov	r3, r2
 8001128:	803b      	strh	r3, [r7, #0]
	uint8_t SentTable[3];
	SentTable[0] = INA226_CALIB;
 800112a:	2305      	movs	r3, #5
 800112c:	733b      	strb	r3, [r7, #12]
	SentTable[1] = (ConfigWord & 0xFF00) >> 8;
 800112e:	883b      	ldrh	r3, [r7, #0]
 8001130:	0a1b      	lsrs	r3, r3, #8
 8001132:	b29b      	uxth	r3, r3
 8001134:	b2db      	uxtb	r3, r3
 8001136:	737b      	strb	r3, [r7, #13]
	SentTable[2] = (ConfigWord & 0x00FF);
 8001138:	883b      	ldrh	r3, [r7, #0]
 800113a:	b2db      	uxtb	r3, r3
 800113c:	73bb      	strb	r3, [r7, #14]
	return HAL_I2C_Master_Transmit(I2CHandler, DevAddress, SentTable, 3, INA226_I2CTIMEOUT);
 800113e:	f107 020c 	add.w	r2, r7, #12
 8001142:	8879      	ldrh	r1, [r7, #2]
 8001144:	230a      	movs	r3, #10
 8001146:	9300      	str	r3, [sp, #0]
 8001148:	2303      	movs	r3, #3
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f007 fd04 	bl	8008b58 <HAL_I2C_Master_Transmit>
 8001150:	4603      	mov	r3, r0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}

0800115a <INA226_getCurrentReg>:
	HAL_I2C_Master_Transmit(I2CHandler,DevAddress, SentTable, 1, INA226_I2CTIMEOUT);
	if (HAL_I2C_Master_Receive(I2CHandler,DevAddress, ReceivedTable, 2, INA226_I2CTIMEOUT) != HAL_OK) return 0xFF;
	else return ((uint16_t)ReceivedTable[0]<<8 | ReceivedTable[1]);
}

uint16_t INA226_getCurrentReg(I2C_HandleTypeDef *I2CHandler, uint16_t DevAddress) {
 800115a:	b580      	push	{r7, lr}
 800115c:	b086      	sub	sp, #24
 800115e:	af02      	add	r7, sp, #8
 8001160:	6078      	str	r0, [r7, #4]
 8001162:	460b      	mov	r3, r1
 8001164:	807b      	strh	r3, [r7, #2]
	uint8_t SentTable[1] = {INA226_CURRENT};
 8001166:	2304      	movs	r3, #4
 8001168:	733b      	strb	r3, [r7, #12]
	uint8_t ReceivedTable[2];
	HAL_I2C_Master_Transmit(I2CHandler,DevAddress, SentTable, 1, INA226_I2CTIMEOUT);
 800116a:	f107 020c 	add.w	r2, r7, #12
 800116e:	8879      	ldrh	r1, [r7, #2]
 8001170:	230a      	movs	r3, #10
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2301      	movs	r3, #1
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f007 fcee 	bl	8008b58 <HAL_I2C_Master_Transmit>
	if (HAL_I2C_Master_Receive(I2CHandler,DevAddress, ReceivedTable, 2, INA226_I2CTIMEOUT) != HAL_OK) return 0xFF;
 800117c:	f107 0208 	add.w	r2, r7, #8
 8001180:	8879      	ldrh	r1, [r7, #2]
 8001182:	230a      	movs	r3, #10
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2302      	movs	r3, #2
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f007 fde3 	bl	8008d54 <HAL_I2C_Master_Receive>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <INA226_getCurrentReg+0x3e>
 8001194:	23ff      	movs	r3, #255	; 0xff
 8001196:	e007      	b.n	80011a8 <INA226_getCurrentReg+0x4e>
	else return ((uint16_t)ReceivedTable[0]<<8 | ReceivedTable[1]);
 8001198:	7a3b      	ldrb	r3, [r7, #8]
 800119a:	021b      	lsls	r3, r3, #8
 800119c:	b21a      	sxth	r2, r3
 800119e:	7a7b      	ldrb	r3, [r7, #9]
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	4313      	orrs	r3, r2
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	b29b      	uxth	r3, r3
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3710      	adds	r7, #16
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <MX_FMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08e      	sub	sp, #56	; 0x38
 80011b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
 80011c4:	611a      	str	r2, [r3, #16]
 80011c6:	615a      	str	r2, [r3, #20]
 80011c8:	619a      	str	r2, [r3, #24]
  FMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80011ca:	463b      	mov	r3, r7
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
 80011d8:	615a      	str	r2, [r3, #20]
 80011da:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 80011dc:	4b30      	ldr	r3, [pc, #192]	; (80012a0 <MX_FMC_Init+0xf0>)
 80011de:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80011e2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80011e4:	4b2e      	ldr	r3, [pc, #184]	; (80012a0 <MX_FMC_Init+0xf0>)
 80011e6:	4a2f      	ldr	r2, [pc, #188]	; (80012a4 <MX_FMC_Init+0xf4>)
 80011e8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 80011ea:	4b2d      	ldr	r3, [pc, #180]	; (80012a0 <MX_FMC_Init+0xf0>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80011f0:	4b2b      	ldr	r3, [pc, #172]	; (80012a0 <MX_FMC_Init+0xf0>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80011f6:	4b2a      	ldr	r3, [pc, #168]	; (80012a0 <MX_FMC_Init+0xf0>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80011fc:	4b28      	ldr	r3, [pc, #160]	; (80012a0 <MX_FMC_Init+0xf0>)
 80011fe:	2210      	movs	r2, #16
 8001200:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001202:	4b27      	ldr	r3, [pc, #156]	; (80012a0 <MX_FMC_Init+0xf0>)
 8001204:	2200      	movs	r2, #0
 8001206:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001208:	4b25      	ldr	r3, [pc, #148]	; (80012a0 <MX_FMC_Init+0xf0>)
 800120a:	2200      	movs	r2, #0
 800120c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FMC_WRAP_MODE_DISABLE;
 800120e:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <MX_FMC_Init+0xf0>)
 8001210:	2200      	movs	r2, #0
 8001212:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001214:	4b22      	ldr	r3, [pc, #136]	; (80012a0 <MX_FMC_Init+0xf0>)
 8001216:	2200      	movs	r2, #0
 8001218:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 800121a:	4b21      	ldr	r3, [pc, #132]	; (80012a0 <MX_FMC_Init+0xf0>)
 800121c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001220:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001222:	4b1f      	ldr	r3, [pc, #124]	; (80012a0 <MX_FMC_Init+0xf0>)
 8001224:	2200      	movs	r2, #0
 8001226:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_ENABLE;
 8001228:	4b1d      	ldr	r3, [pc, #116]	; (80012a0 <MX_FMC_Init+0xf0>)
 800122a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800122e:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001230:	4b1b      	ldr	r3, [pc, #108]	; (80012a0 <MX_FMC_Init+0xf0>)
 8001232:	2200      	movs	r2, #0
 8001234:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001236:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <MX_FMC_Init+0xf0>)
 8001238:	2200      	movs	r2, #0
 800123a:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 800123c:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <MX_FMC_Init+0xf0>)
 800123e:	2200      	movs	r2, #0
 8001240:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001242:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <MX_FMC_Init+0xf0>)
 8001244:	2200      	movs	r2, #0
 8001246:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 3;
 8001248:	2303      	movs	r3, #3
 800124a:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800124c:	230f      	movs	r3, #15
 800124e:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 5;
 8001250:	2305      	movs	r3, #5
 8001252:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 15;
 8001254:	230f      	movs	r3, #15
 8001256:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001258:	2310      	movs	r3, #16
 800125a:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800125c:	2311      	movs	r3, #17
 800125e:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8001260:	2300      	movs	r3, #0
 8001262:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001268:	230f      	movs	r3, #15
 800126a:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 4;
 800126c:	2304      	movs	r3, #4
 800126e:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 8001270:	230f      	movs	r3, #15
 8001272:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001274:	2310      	movs	r3, #16
 8001276:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001278:	2311      	movs	r3, #17
 800127a:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FMC_ACCESS_MODE_A;
 800127c:	2300      	movs	r3, #0
 800127e:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001280:	463a      	mov	r2, r7
 8001282:	f107 031c 	add.w	r3, r7, #28
 8001286:	4619      	mov	r1, r3
 8001288:	4805      	ldr	r0, [pc, #20]	; (80012a0 <MX_FMC_Init+0xf0>)
 800128a:	f009 fd51 	bl	800ad30 <HAL_SRAM_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_FMC_Init+0xe8>
  {
    Error_Handler( );
 8001294:	f004 f98e 	bl	80055b4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001298:	bf00      	nop
 800129a:	3738      	adds	r7, #56	; 0x38
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20022abc 	.word	0x20022abc
 80012a4:	a0000104 	.word	0xa0000104

080012a8 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80012bc:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <HAL_FMC_MspInit+0x88>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d131      	bne.n	8001328 <HAL_FMC_MspInit+0x80>
    return;
  }
  FMC_Initialized = 1;
 80012c4:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <HAL_FMC_MspInit+0x88>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
 80012ce:	4b19      	ldr	r3, [pc, #100]	; (8001334 <HAL_FMC_MspInit+0x8c>)
 80012d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012d2:	4a18      	ldr	r2, [pc, #96]	; (8001334 <HAL_FMC_MspInit+0x8c>)
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6393      	str	r3, [r2, #56]	; 0x38
 80012da:	4b16      	ldr	r3, [pc, #88]	; (8001334 <HAL_FMC_MspInit+0x8c>)
 80012dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FMC_NOE
  PD5   ------> FMC_NWE
  PD7   ------> FMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80012e6:	f64f 7380 	movw	r3, #65408	; 0xff80
 80012ea:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ec:	2302      	movs	r3, #2
 80012ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f4:	2303      	movs	r3, #3
 80012f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012f8:	230c      	movs	r3, #12
 80012fa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4619      	mov	r1, r3
 8001300:	480d      	ldr	r0, [pc, #52]	; (8001338 <HAL_FMC_MspInit+0x90>)
 8001302:	f007 f91f 	bl	8008544 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 8001306:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 800130a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001314:	2303      	movs	r3, #3
 8001316:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001318:	230c      	movs	r3, #12
 800131a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	4619      	mov	r1, r3
 8001320:	4806      	ldr	r0, [pc, #24]	; (800133c <HAL_FMC_MspInit+0x94>)
 8001322:	f007 f90f 	bl	8008544 <HAL_GPIO_Init>
 8001326:	e000      	b.n	800132a <HAL_FMC_MspInit+0x82>
    return;
 8001328:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000210 	.word	0x20000210
 8001334:	40023800 	.word	0x40023800
 8001338:	40021000 	.word	0x40021000
 800133c:	40020c00 	.word	0x40020c00

08001340 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001348:	f7ff ffae 	bl	80012a8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <MX_FREERTOS_Init>:
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */

void MX_FREERTOS_Init(void) {
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	LCD_Init();					//LCD
 800135a:	f001 fa2d 	bl	80027b8 <LCD_Init>
	LCD_Display_Dir(0);//?????
 800135e:	2000      	movs	r0, #0
 8001360:	f001 f95a 	bl	8002618 <LCD_Display_Dir>
	W25qxx_Init();
 8001364:	f005 f900 	bl	8006568 <W25qxx_Init>
#if (_W25QXX_DEBUG_Read==1)
	  uint16_t i,j;
	  uint8_t rBuff[2]="";
 8001368:	2300      	movs	r3, #0
 800136a:	80bb      	strh	r3, [r7, #4]
	  uint32_t rnumber=0;
 800136c:	2300      	movs	r3, #0
 800136e:	60bb      	str	r3, [r7, #8]
	  for(i=0;i<LOGO_H;i++)
 8001370:	2300      	movs	r3, #0
 8001372:	81fb      	strh	r3, [r7, #14]
 8001374:	e02f      	b.n	80013d6 <MX_FREERTOS_Init+0x82>
		  {
			LCD_SetCursor(0,i);   	//
 8001376:	89fb      	ldrh	r3, [r7, #14]
 8001378:	4619      	mov	r1, r3
 800137a:	2000      	movs	r0, #0
 800137c:	f000 fdb4 	bl	8001ee8 <LCD_SetCursor>
			LCD_WriteRAM_Prepare();     //???????????????????????????????GRAM
 8001380:	f000 fda2 	bl	8001ec8 <LCD_WriteRAM_Prepare>
				for(j=0;j<LOGO_W;j++)
 8001384:	2300      	movs	r3, #0
 8001386:	81bb      	strh	r3, [r7, #12]
 8001388:	e01e      	b.n	80013c8 <MX_FREERTOS_Init+0x74>
		 // printf("\r\n wBuffL= 0x%x  wBuffH= 0x%x\r\n",wBuff[0],wBuff[1]);

		  W25qxx_WriteByte(wBuff[0],rnumber);
		  W25qxx_WriteByte(wBuff[1],rnumber+1);
		  */
		  W25qxx_ReadByte(&rBuff[0],rnumber);
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	68b9      	ldr	r1, [r7, #8]
 800138e:	4618      	mov	r0, r3
 8001390:	f005 fa10 	bl	80067b4 <W25qxx_ReadByte>
		  W25qxx_ReadByte(&rBuff[1],rnumber+1);
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	1c5a      	adds	r2, r3, #1
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	3301      	adds	r3, #1
 800139c:	4611      	mov	r1, r2
 800139e:	4618      	mov	r0, r3
 80013a0:	f005 fa08 	bl	80067b4 <W25qxx_ReadByte>
			// printf(" rBuffL=%x rBuffH= 0x%x \r\n",rBuff[0],rBuff[1]);
		  uint16_t readflash16hex;
		  readflash16hex=rBuff[1];
 80013a4:	797b      	ldrb	r3, [r7, #5]
 80013a6:	80fb      	strh	r3, [r7, #6]
		  readflash16hex=((readflash16hex<<8)+rBuff[0]);
 80013a8:	88fb      	ldrh	r3, [r7, #6]
 80013aa:	021b      	lsls	r3, r3, #8
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	793b      	ldrb	r3, [r7, #4]
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	4413      	add	r3, r2
 80013b4:	80fb      	strh	r3, [r7, #6]
		  LCD->LCD_RAM=readflash16hex;
 80013b6:	4a20      	ldr	r2, [pc, #128]	; (8001438 <MX_FREERTOS_Init+0xe4>)
 80013b8:	88fb      	ldrh	r3, [r7, #6]
 80013ba:	8053      	strh	r3, [r2, #2]
		//	 printf("\r\nrnumber %d\r\n",rnumber);
		//	 printf("\r\n>>>>>>readflash16hex= 0x%hx\r\n",readflash16hex);

			 rnumber=rnumber+2;
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	3302      	adds	r3, #2
 80013c0:	60bb      	str	r3, [r7, #8]
				for(j=0;j<LOGO_W;j++)
 80013c2:	89bb      	ldrh	r3, [r7, #12]
 80013c4:	3301      	adds	r3, #1
 80013c6:	81bb      	strh	r3, [r7, #12]
 80013c8:	89bb      	ldrh	r3, [r7, #12]
 80013ca:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80013ce:	d3dc      	bcc.n	800138a <MX_FREERTOS_Init+0x36>
	  for(i=0;i<LOGO_H;i++)
 80013d0:	89fb      	ldrh	r3, [r7, #14]
 80013d2:	3301      	adds	r3, #1
 80013d4:	81fb      	strh	r3, [r7, #14]
 80013d6:	89fb      	ldrh	r3, [r7, #14]
 80013d8:	f240 321e 	movw	r2, #798	; 0x31e
 80013dc:	4293      	cmp	r3, r2
 80013de:	d9ca      	bls.n	8001376 <MX_FREERTOS_Init+0x22>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80013e0:	4a16      	ldr	r2, [pc, #88]	; (800143c <MX_FREERTOS_Init+0xe8>)
 80013e2:	2100      	movs	r1, #0
 80013e4:	4816      	ldr	r0, [pc, #88]	; (8001440 <MX_FREERTOS_Init+0xec>)
 80013e6:	f00c fa86 	bl	800d8f6 <osThreadNew>
 80013ea:	4603      	mov	r3, r0
 80013ec:	4a15      	ldr	r2, [pc, #84]	; (8001444 <MX_FREERTOS_Init+0xf0>)
 80013ee:	6013      	str	r3, [r2, #0]

  /* creation of PingTask */
  PingTaskHandle = osThreadNew(StartPingTask, NULL, &PingTask_attributes);
 80013f0:	4a15      	ldr	r2, [pc, #84]	; (8001448 <MX_FREERTOS_Init+0xf4>)
 80013f2:	2100      	movs	r1, #0
 80013f4:	4815      	ldr	r0, [pc, #84]	; (800144c <MX_FREERTOS_Init+0xf8>)
 80013f6:	f00c fa7e 	bl	800d8f6 <osThreadNew>
 80013fa:	4603      	mov	r3, r0
 80013fc:	4a14      	ldr	r2, [pc, #80]	; (8001450 <MX_FREERTOS_Init+0xfc>)
 80013fe:	6013      	str	r3, [r2, #0]

  /* creation of UartTask */
  UartTaskHandle = osThreadNew(StartUartTask, NULL, &UartTask_attributes);
 8001400:	4a14      	ldr	r2, [pc, #80]	; (8001454 <MX_FREERTOS_Init+0x100>)
 8001402:	2100      	movs	r1, #0
 8001404:	4814      	ldr	r0, [pc, #80]	; (8001458 <MX_FREERTOS_Init+0x104>)
 8001406:	f00c fa76 	bl	800d8f6 <osThreadNew>
 800140a:	4603      	mov	r3, r0
 800140c:	4a13      	ldr	r2, [pc, #76]	; (800145c <MX_FREERTOS_Init+0x108>)
 800140e:	6013      	str	r3, [r2, #0]

  /* creation of Flash_w25q */
  Flash_w25qHandle = osThreadNew(StartFlash_w25q, NULL, &Flash_w25q_attributes);
 8001410:	4a13      	ldr	r2, [pc, #76]	; (8001460 <MX_FREERTOS_Init+0x10c>)
 8001412:	2100      	movs	r1, #0
 8001414:	4813      	ldr	r0, [pc, #76]	; (8001464 <MX_FREERTOS_Init+0x110>)
 8001416:	f00c fa6e 	bl	800d8f6 <osThreadNew>
 800141a:	4603      	mov	r3, r0
 800141c:	4a12      	ldr	r2, [pc, #72]	; (8001468 <MX_FREERTOS_Init+0x114>)
 800141e:	6013      	str	r3, [r2, #0]

  /* creation of AT24C16Start */
  AT24C16StartHandle = osThreadNew(StartAT24C16Start, NULL, &AT24C16Start_attributes);
 8001420:	4a12      	ldr	r2, [pc, #72]	; (800146c <MX_FREERTOS_Init+0x118>)
 8001422:	2100      	movs	r1, #0
 8001424:	4812      	ldr	r0, [pc, #72]	; (8001470 <MX_FREERTOS_Init+0x11c>)
 8001426:	f00c fa66 	bl	800d8f6 <osThreadNew>
 800142a:	4603      	mov	r3, r0
 800142c:	4a11      	ldr	r2, [pc, #68]	; (8001474 <MX_FREERTOS_Init+0x120>)
 800142e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001430:	bf00      	nop
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	6007fffe 	.word	0x6007fffe
 800143c:	08026d6c 	.word	0x08026d6c
 8001440:	08001479 	.word	0x08001479
 8001444:	20022b0c 	.word	0x20022b0c
 8001448:	08026d90 	.word	0x08026d90
 800144c:	080015d9 	.word	0x080015d9
 8001450:	20022b10 	.word	0x20022b10
 8001454:	08026db4 	.word	0x08026db4
 8001458:	08001701 	.word	0x08001701
 800145c:	20022b28 	.word	0x20022b28
 8001460:	08026dd8 	.word	0x08026dd8
 8001464:	0800171d 	.word	0x0800171d
 8001468:	20022b24 	.word	0x20022b24
 800146c:	08026dfc 	.word	0x08026dfc
 8001470:	08001749 	.word	0x08001749
 8001474:	20022b20 	.word	0x20022b20

08001478 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b093      	sub	sp, #76	; 0x4c
 800147c:	af02      	add	r7, sp, #8
 800147e:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001480:	f00b fc10 	bl	800cca4 <MX_LWIP_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* USER CODE BEGIN 5 */
    /* Infinite loop */
  	int sock = -1, connected;
 8001484:	f04f 33ff 	mov.w	r3, #4294967295
 8001488:	63fb      	str	r3, [r7, #60]	; 0x3c
  	char *recv_data;
  	struct sockaddr_in server_addr, client_addr;
  	socklen_t sin_size;
  	int recv_data_len;

  	recv_data = (char *)pvPortMalloc(RECV_DATA);
 800148a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800148e:	f00f febb 	bl	8011208 <pvPortMalloc>
 8001492:	63b8      	str	r0, [r7, #56]	; 0x38
  	if(recv_data == NULL)
 8001494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001496:	2b00      	cmp	r3, #0
 8001498:	d103      	bne.n	80014a2 <StartDefaultTask+0x2a>
  	{
  		printf("No memory\n");
 800149a:	4849      	ldr	r0, [pc, #292]	; (80015c0 <StartDefaultTask+0x148>)
 800149c:	f01f fcf4 	bl	8020e88 <puts>
  		goto __exit;
 80014a0:	e079      	b.n	8001596 <StartDefaultTask+0x11e>
  	}

  	sock = socket(AF_INET, SOCK_STREAM, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2101      	movs	r1, #1
 80014a6:	2002      	movs	r0, #2
 80014a8:	f013 faea 	bl	8014a80 <lwip_socket>
 80014ac:	63f8      	str	r0, [r7, #60]	; 0x3c
  	if(sock < 0)
 80014ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	da02      	bge.n	80014ba <StartDefaultTask+0x42>
  	{
  		printf("socket error\n");
 80014b4:	4843      	ldr	r0, [pc, #268]	; (80015c4 <StartDefaultTask+0x14c>)
 80014b6:	f01f fce7 	bl	8020e88 <puts>
  	}
  	server_addr.sin_family = AF_INET;
 80014ba:	2302      	movs	r3, #2
 80014bc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  	server_addr.sin_addr.s_addr = INADDR_ANY;
 80014c0:	2300      	movs	r3, #0
 80014c2:	627b      	str	r3, [r7, #36]	; 0x24
  	server_addr.sin_port = htons(PORT);
 80014c4:	f241 3089 	movw	r0, #5001	; 0x1389
 80014c8:	f014 f85c 	bl	8015584 <lwip_htons>
 80014cc:	4603      	mov	r3, r0
 80014ce:	847b      	strh	r3, [r7, #34]	; 0x22
  	memset(&(server_addr.sin_zero), 0, sizeof(server_addr.sin_zero));
 80014d0:	f107 0320 	add.w	r3, r7, #32
 80014d4:	3308      	adds	r3, #8
 80014d6:	2208      	movs	r2, #8
 80014d8:	2100      	movs	r1, #0
 80014da:	4618      	mov	r0, r3
 80014dc:	f01e ff32 	bl	8020344 <memset>

  	if(bind(sock, (struct sockaddr *)&server_addr, sizeof(struct sockaddr)) == -1)
 80014e0:	f107 0320 	add.w	r3, r7, #32
 80014e4:	2210      	movs	r2, #16
 80014e6:	4619      	mov	r1, r3
 80014e8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80014ea:	f012 fd75 	bl	8013fd8 <lwip_bind>
 80014ee:	4603      	mov	r3, r0
 80014f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014f4:	d103      	bne.n	80014fe <StartDefaultTask+0x86>
  	{
  		printf("unable to bind\n");
 80014f6:	4834      	ldr	r0, [pc, #208]	; (80015c8 <StartDefaultTask+0x150>)
 80014f8:	f01f fcc6 	bl	8020e88 <puts>
  		goto __exit;
 80014fc:	e04b      	b.n	8001596 <StartDefaultTask+0x11e>
  	}

  	listen(sock, 5);
 80014fe:	2105      	movs	r1, #5
 8001500:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001502:	f012 fe2d 	bl	8014160 <lwip_listen>

  	while(1)
  	{

  		sin_size = sizeof(struct sockaddr_in);
 8001506:	2310      	movs	r3, #16
 8001508:	60fb      	str	r3, [r7, #12]
  		connected = accept(sock, (struct sockaddr *)&client_addr, &sin_size);
 800150a:	f107 020c 	add.w	r2, r7, #12
 800150e:	f107 0310 	add.w	r3, r7, #16
 8001512:	4619      	mov	r1, r3
 8001514:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001516:	f012 fc41 	bl	8013d9c <lwip_accept>
 800151a:	6378      	str	r0, [r7, #52]	; 0x34
  		printf("new client connected from %s, %d\r\n", inet_ntoa(client_addr.sin_addr), ntohs(client_addr.sin_port));
 800151c:	f107 0310 	add.w	r3, r7, #16
 8001520:	3304      	adds	r3, #4
 8001522:	4618      	mov	r0, r3
 8001524:	f01d fd4a 	bl	801efbc <ip4addr_ntoa>
 8001528:	4604      	mov	r4, r0
 800152a:	8a7b      	ldrh	r3, [r7, #18]
 800152c:	4618      	mov	r0, r3
 800152e:	f014 f829 	bl	8015584 <lwip_htons>
 8001532:	4603      	mov	r3, r0
 8001534:	461a      	mov	r2, r3
 8001536:	4621      	mov	r1, r4
 8001538:	4824      	ldr	r0, [pc, #144]	; (80015cc <StartDefaultTask+0x154>)
 800153a:	f01f fc1f 	bl	8020d7c <iprintf>

  			int flag = 1;
 800153e:	2301      	movs	r3, #1
 8001540:	60bb      	str	r3, [r7, #8]
  			setsockopt(connected, IPPROTO_TCP, TCP_NODELAY, (void *)&flag, sizeof(int));
 8001542:	f107 0308 	add.w	r3, r7, #8
 8001546:	2204      	movs	r2, #4
 8001548:	9200      	str	r2, [sp, #0]
 800154a:	2201      	movs	r2, #1
 800154c:	2106      	movs	r1, #6
 800154e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001550:	f013 fcb4 	bl	8014ebc <lwip_setsockopt>

  		while(1)
  		{
  			recv_data_len = recv(connected, recv_data, RECV_DATA, 0);
 8001554:	2300      	movs	r3, #0
 8001556:	f44f 7280 	mov.w	r2, #256	; 0x100
 800155a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800155c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800155e:	f013 f969 	bl	8014834 <lwip_recv>
 8001562:	6338      	str	r0, [r7, #48]	; 0x30

  			if(recv_data_len <= 0)
 8001564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001566:	2b00      	cmp	r3, #0
 8001568:	dd0a      	ble.n	8001580 <StartDefaultTask+0x108>
  				break;
  			printf("recv %d len data\r\n", recv_data_len);
 800156a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800156c:	4818      	ldr	r0, [pc, #96]	; (80015d0 <StartDefaultTask+0x158>)
 800156e:	f01f fc05 	bl	8020d7c <iprintf>
  			write(connected, recv_data, recv_data_len);
 8001572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001574:	461a      	mov	r2, r3
 8001576:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001578:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800157a:	f013 fadf 	bl	8014b3c <lwip_write>
  			recv_data_len = recv(connected, recv_data, RECV_DATA, 0);
 800157e:	e7e9      	b.n	8001554 <StartDefaultTask+0xdc>
  				break;
 8001580:	bf00      	nop
  		}
  		if(connected >= 0)
 8001582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001584:	2b00      	cmp	r3, #0
 8001586:	db02      	blt.n	800158e <StartDefaultTask+0x116>
  			closesocket(connected);
 8001588:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800158a:	f012 fd93 	bl	80140b4 <lwip_close>
  		connected = -1;
 800158e:	f04f 33ff 	mov.w	r3, #4294967295
 8001592:	637b      	str	r3, [r7, #52]	; 0x34
  	{
 8001594:	e7b7      	b.n	8001506 <StartDefaultTask+0x8e>
  	}

  __exit:
  	if(recv_data) free(recv_data);
 8001596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001598:	2b00      	cmp	r3, #0
 800159a:	d002      	beq.n	80015a2 <StartDefaultTask+0x12a>
 800159c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800159e:	f01e fe93 	bl	80202c8 <free>
  	if(sock >= 0)  closesocket(sock);
 80015a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	db02      	blt.n	80015ae <StartDefaultTask+0x136>
 80015a8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80015aa:	f012 fd83 	bl	80140b4 <lwip_close>

  	vTaskDelete(defaultTaskHandle);
 80015ae:	4b09      	ldr	r3, [pc, #36]	; (80015d4 <StartDefaultTask+0x15c>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f00e f99e 	bl	800f8f4 <vTaskDelete>
    /* USER CODE END 5 */
  /* USER CODE END StartDefaultTask */
}
 80015b8:	bf00      	nop
 80015ba:	3744      	adds	r7, #68	; 0x44
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd90      	pop	{r4, r7, pc}
 80015c0:	08023338 	.word	0x08023338
 80015c4:	08023344 	.word	0x08023344
 80015c8:	08023354 	.word	0x08023354
 80015cc:	08023364 	.word	0x08023364
 80015d0:	08023388 	.word	0x08023388
 80015d4:	20022b0c 	.word	0x20022b0c

080015d8 <StartPingTask>:
uint8_t RGBvalve[]="",RGB_current[]="";
float val_float;
float current_float;
/* USER CODE END Header_StartPingTask */
void StartPingTask(void *argument)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPingTask */
	  /* Infinite loop */
	extern I2C_HandleTypeDef hi2c1;


	INA226_setConfig(&hi2c1, INA226_ADDRESS, INA226_MODE_CONT_SHUNT_AND_BUS | INA226_VBUS_140uS | INA226_VBUS_140uS | INA226_AVG_1024);
 80015e0:	f640 6207 	movw	r2, #3591	; 0xe07
 80015e4:	2184      	movs	r1, #132	; 0x84
 80015e6:	483c      	ldr	r0, [pc, #240]	; (80016d8 <StartPingTask+0x100>)
 80015e8:	f7ff fd4c 	bl	8001084 <INA226_setConfig>
	INA226_setCalibrationReg(&hi2c1, INA226_ADDRESS, INA226_CALIB_VAL);
 80015ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015f0:	2184      	movs	r1, #132	; 0x84
 80015f2:	4839      	ldr	r0, [pc, #228]	; (80016d8 <StartPingTask+0x100>)
 80015f4:	f7ff fd91 	bl	800111a <INA226_setCalibrationReg>
	/*SY6288 enable*/
	HAL_GPIO_WritePin(USB_EN_GPIO_Port, USB_EN_Pin, GPIO_PIN_RESET);//closed USB?VBUS1
 80015f8:	2200      	movs	r2, #0
 80015fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015fe:	4837      	ldr	r0, [pc, #220]	; (80016dc <StartPingTask+0x104>)
 8001600:	f007 f94c 	bl	800889c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(USB_POWER1_GPIO_Port, USB_POWER1_Pin, GPIO_PIN_SET);//USB?VBUS2
 8001604:	2201      	movs	r2, #1
 8001606:	2110      	movs	r1, #16
 8001608:	4835      	ldr	r0, [pc, #212]	; (80016e0 <StartPingTask+0x108>)
 800160a:	f007 f947 	bl	800889c <HAL_GPIO_WritePin>
	  for(;;)
	  {
		  val_float= INA226_getBusV(&hi2c1, INA226_ADDRESS);
 800160e:	2184      	movs	r1, #132	; 0x84
 8001610:	4831      	ldr	r0, [pc, #196]	; (80016d8 <StartPingTask+0x100>)
 8001612:	f7ff fd03 	bl	800101c <INA226_getBusV>
 8001616:	eef0 7a40 	vmov.f32	s15, s0
 800161a:	4b32      	ldr	r3, [pc, #200]	; (80016e4 <StartPingTask+0x10c>)
 800161c:	edc3 7a00 	vstr	s15, [r3]
		  val_float=(val_float*1.25/1000);
 8001620:	4b30      	ldr	r3, [pc, #192]	; (80016e4 <StartPingTask+0x10c>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f7fe ff9f 	bl	8000568 <__aeabi_f2d>
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	4b2e      	ldr	r3, [pc, #184]	; (80016e8 <StartPingTask+0x110>)
 8001630:	f7fe fff2 	bl	8000618 <__aeabi_dmul>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4610      	mov	r0, r2
 800163a:	4619      	mov	r1, r3
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	4b2a      	ldr	r3, [pc, #168]	; (80016ec <StartPingTask+0x114>)
 8001642:	f7ff f913 	bl	800086c <__aeabi_ddiv>
 8001646:	4602      	mov	r2, r0
 8001648:	460b      	mov	r3, r1
 800164a:	4610      	mov	r0, r2
 800164c:	4619      	mov	r1, r3
 800164e:	f7ff fadb 	bl	8000c08 <__aeabi_d2f>
 8001652:	4603      	mov	r3, r0
 8001654:	4a23      	ldr	r2, [pc, #140]	; (80016e4 <StartPingTask+0x10c>)
 8001656:	6013      	str	r3, [r2, #0]
		  sprintf(RGBvalve, "%3f", val_float);
 8001658:	4b22      	ldr	r3, [pc, #136]	; (80016e4 <StartPingTask+0x10c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7fe ff83 	bl	8000568 <__aeabi_f2d>
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	4922      	ldr	r1, [pc, #136]	; (80016f0 <StartPingTask+0x118>)
 8001668:	4822      	ldr	r0, [pc, #136]	; (80016f4 <StartPingTask+0x11c>)
 800166a:	f01f fc65 	bl	8020f38 <siprintf>
		  printf(RGBvalve);
 800166e:	4821      	ldr	r0, [pc, #132]	; (80016f4 <StartPingTask+0x11c>)
 8001670:	f01f fb84 	bl	8020d7c <iprintf>
		  current_float=INA226_getCurrent(&hi2c1, INA226_ADDRESS);
 8001674:	2184      	movs	r1, #132	; 0x84
 8001676:	4818      	ldr	r0, [pc, #96]	; (80016d8 <StartPingTask+0x100>)
 8001678:	f7ff fce6 	bl	8001048 <INA226_getCurrent>
 800167c:	eef0 7a40 	vmov.f32	s15, s0
 8001680:	4b1d      	ldr	r3, [pc, #116]	; (80016f8 <StartPingTask+0x120>)
 8001682:	edc3 7a00 	vstr	s15, [r3]
		  current_float=(current_float*0.02);
 8001686:	4b1c      	ldr	r3, [pc, #112]	; (80016f8 <StartPingTask+0x120>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe ff6c 	bl	8000568 <__aeabi_f2d>
 8001690:	a30f      	add	r3, pc, #60	; (adr r3, 80016d0 <StartPingTask+0xf8>)
 8001692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001696:	f7fe ffbf 	bl	8000618 <__aeabi_dmul>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f7ff fab1 	bl	8000c08 <__aeabi_d2f>
 80016a6:	4603      	mov	r3, r0
 80016a8:	4a13      	ldr	r2, [pc, #76]	; (80016f8 <StartPingTask+0x120>)
 80016aa:	6013      	str	r3, [r2, #0]
		  sprintf(RGB_current, "%3f", current_float);
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <StartPingTask+0x120>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7fe ff59 	bl	8000568 <__aeabi_f2d>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	490d      	ldr	r1, [pc, #52]	; (80016f0 <StartPingTask+0x118>)
 80016bc:	480f      	ldr	r0, [pc, #60]	; (80016fc <StartPingTask+0x124>)
 80016be:	f01f fc3b 	bl	8020f38 <siprintf>
		  printf(RGB_current);
 80016c2:	480e      	ldr	r0, [pc, #56]	; (80016fc <StartPingTask+0x124>)
 80016c4:	f01f fb5a 	bl	8020d7c <iprintf>

	   osDelay(100);
 80016c8:	2064      	movs	r0, #100	; 0x64
 80016ca:	f00c f9a6 	bl	800da1a <osDelay>
		  val_float= INA226_getBusV(&hi2c1, INA226_ADDRESS);
 80016ce:	e79e      	b.n	800160e <StartPingTask+0x36>
 80016d0:	47ae147b 	.word	0x47ae147b
 80016d4:	3f947ae1 	.word	0x3f947ae1
 80016d8:	20022b2c 	.word	0x20022b2c
 80016dc:	40020000 	.word	0x40020000
 80016e0:	40022000 	.word	0x40022000
 80016e4:	20022b14 	.word	0x20022b14
 80016e8:	3ff40000 	.word	0x3ff40000
 80016ec:	408f4000 	.word	0x408f4000
 80016f0:	0802339c 	.word	0x0802339c
 80016f4:	20000214 	.word	0x20000214
 80016f8:	20022b18 	.word	0x20022b18
 80016fc:	20000218 	.word	0x20000218

08001700 <StartUartTask>:
* @retval None
*/

/* USER CODE END Header_StartUartTask */
void StartUartTask(void *argument)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	//	lcdtest();
  for(;;)
  {

	  //client();
	  printf("StartLCDTask\r\n");
 8001708:	4803      	ldr	r0, [pc, #12]	; (8001718 <StartUartTask+0x18>)
 800170a:	f01f fbbd 	bl	8020e88 <puts>
    osDelay(100);
 800170e:	2064      	movs	r0, #100	; 0x64
 8001710:	f00c f983 	bl	800da1a <osDelay>
	  printf("StartLCDTask\r\n");
 8001714:	e7f8      	b.n	8001708 <StartUartTask+0x8>
 8001716:	bf00      	nop
 8001718:	080233a0 	.word	0x080233a0

0800171c <StartFlash_w25q>:



/* USER CODE END Header_StartFlash_w25q */
void StartFlash_w25q(void *argument)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFlash_w25q */
	// W25qxx_Init();

	 // W25qxx_EraseSector(0);// erase page 0~15;

	 printf("\r\n note:w25qxx EraseSector_page_is_0-15\r\n");
 8001724:	4806      	ldr	r0, [pc, #24]	; (8001740 <StartFlash_w25q+0x24>)
 8001726:	f01f fbaf 	bl	8020e88 <puts>

			}
	  }

#endif
printf("\r\n >>>>>:w25qxx Write_done 0-15\r\n");
 800172a:	4806      	ldr	r0, [pc, #24]	; (8001744 <StartFlash_w25q+0x28>)
 800172c:	f01f fbac 	bl	8020e88 <puts>
  for(;;)
  {



	  printf("\r\n >>>>>:w25qxx Write_done 0-15\r\n");
 8001730:	4804      	ldr	r0, [pc, #16]	; (8001744 <StartFlash_w25q+0x28>)
 8001732:	f01f fba9 	bl	8020e88 <puts>
	//  vW25qx_Read(rBuff,0,66530);
	//  printf("\r\nlooprBuff=%x\r\\n",rBuff);
    osDelay(1000);
 8001736:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800173a:	f00c f96e 	bl	800da1a <osDelay>
	  printf("\r\n >>>>>:w25qxx Write_done 0-15\r\n");
 800173e:	e7f7      	b.n	8001730 <StartFlash_w25q+0x14>
 8001740:	080233b0 	.word	0x080233b0
 8001744:	080233dc 	.word	0x080233dc

08001748 <StartAT24C16Start>:
extern uint8_t pulse;
uint8_t resultflag;

/* USER CODE END Header_StartAT24C16Start */
void StartAT24C16Start(void *argument)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af04      	add	r7, sp, #16
 800174e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAT24C16Start */
  /* Infinite loop */
ws2812_init(LED_NUMS);//5050????????????????5050LED
 8001750:	2078      	movs	r0, #120	; 0x78
 8001752:	f003 ff91 	bl	8005678 <ws2812_init>
  {

if((current_float>10)||(RGB_FIXTRUE==1))
{

ws2812_example();
 8001756:	f004 f82b 	bl	80057b0 <ws2812_example>
//item 1 display
if( rgbset.R==1)
 800175a:	4b9b      	ldr	r3, [pc, #620]	; (80019c8 <StartAT24C16Start+0x280>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	f003 0303 	and.w	r3, r3, #3
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b01      	cmp	r3, #1
 8001766:	d10c      	bne.n	8001782 <StartAT24C16Start+0x3a>
#ifdef LBX_1250B_C_V12
#elif defined  LBX_1250B_E_V12
	LCD_ShowString(170,87,200,16,16,">set_6*10_R>>>>",1);
#elif defined LBX_1250B_C_D_V11
LCD_ShowString(170,87,200,16,16,">set_4*30_R>>>>",1);
 8001768:	2301      	movs	r3, #1
 800176a:	9302      	str	r3, [sp, #8]
 800176c:	4b97      	ldr	r3, [pc, #604]	; (80019cc <StartAT24C16Start+0x284>)
 800176e:	9301      	str	r3, [sp, #4]
 8001770:	2310      	movs	r3, #16
 8001772:	9300      	str	r3, [sp, #0]
 8001774:	2310      	movs	r3, #16
 8001776:	22c8      	movs	r2, #200	; 0xc8
 8001778:	2157      	movs	r1, #87	; 0x57
 800177a:	20aa      	movs	r0, #170	; 0xaa
 800177c:	f003 fe17 	bl	80053ae <LCD_ShowString>
 8001780:	e00b      	b.n	800179a <StartAT24C16Start+0x52>
#elif defined LBX_1250B_F_V12
LCD_ShowString(170,87,200,16,16,">set_4*10_R>>>>",1);
#elif defined LBX_1250C_B_V12
LCD_ShowString(170,87,200,16,16,">set_20*6_R>>>>",1);
#endif
else LCD_ShowString(170,87,150,16,16,">no_R_led_input",1);
 8001782:	2301      	movs	r3, #1
 8001784:	9302      	str	r3, [sp, #8]
 8001786:	4b92      	ldr	r3, [pc, #584]	; (80019d0 <StartAT24C16Start+0x288>)
 8001788:	9301      	str	r3, [sp, #4]
 800178a:	2310      	movs	r3, #16
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2310      	movs	r3, #16
 8001790:	2296      	movs	r2, #150	; 0x96
 8001792:	2157      	movs	r1, #87	; 0x57
 8001794:	20aa      	movs	r0, #170	; 0xaa
 8001796:	f003 fe0a 	bl	80053ae <LCD_ShowString>
if (rgbset.G==1)
 800179a:	4b8b      	ldr	r3, [pc, #556]	; (80019c8 <StartAT24C16Start+0x280>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	f003 030c 	and.w	r3, r3, #12
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b04      	cmp	r3, #4
 80017a6:	d10c      	bne.n	80017c2 <StartAT24C16Start+0x7a>
#ifdef LBX_1250B_C_V12
#elif defined  LBX_1250B_E_V12
	LCD_ShowString(170,126,200,16,16,">set_6*10_G>>>>",1);
#elif defined LBX_1250B_C_D_V11
	LCD_ShowString(170,126,200,16,16,">set_4*30_G>>>>",1);
 80017a8:	2301      	movs	r3, #1
 80017aa:	9302      	str	r3, [sp, #8]
 80017ac:	4b89      	ldr	r3, [pc, #548]	; (80019d4 <StartAT24C16Start+0x28c>)
 80017ae:	9301      	str	r3, [sp, #4]
 80017b0:	2310      	movs	r3, #16
 80017b2:	9300      	str	r3, [sp, #0]
 80017b4:	2310      	movs	r3, #16
 80017b6:	22c8      	movs	r2, #200	; 0xc8
 80017b8:	217e      	movs	r1, #126	; 0x7e
 80017ba:	20aa      	movs	r0, #170	; 0xaa
 80017bc:	f003 fdf7 	bl	80053ae <LCD_ShowString>
 80017c0:	e00b      	b.n	80017da <StartAT24C16Start+0x92>
#elif defined LBX_1250B_F_V12
	LCD_ShowString(170,126,200,16,16,">set_4*10_G>>>>",1);
#elif defined LBX_1250C_B_V12
	LCD_ShowString(170,126,200,16,16,">set_20*6_G>>>>",1);
#endif
else LCD_ShowString(170,126,150,16,16,">no_G_led_input",1);
 80017c2:	2301      	movs	r3, #1
 80017c4:	9302      	str	r3, [sp, #8]
 80017c6:	4b84      	ldr	r3, [pc, #528]	; (80019d8 <StartAT24C16Start+0x290>)
 80017c8:	9301      	str	r3, [sp, #4]
 80017ca:	2310      	movs	r3, #16
 80017cc:	9300      	str	r3, [sp, #0]
 80017ce:	2310      	movs	r3, #16
 80017d0:	2296      	movs	r2, #150	; 0x96
 80017d2:	217e      	movs	r1, #126	; 0x7e
 80017d4:	20aa      	movs	r0, #170	; 0xaa
 80017d6:	f003 fdea 	bl	80053ae <LCD_ShowString>
if (rgbset.B==1)
 80017da:	4b7b      	ldr	r3, [pc, #492]	; (80019c8 <StartAT24C16Start+0x280>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b10      	cmp	r3, #16
 80017e6:	d10c      	bne.n	8001802 <StartAT24C16Start+0xba>
#ifdef LBX_1250B_C_V12
#elif defined  LBX_1250B_E_V12
	LCD_ShowString(170,167,200,16,16,">set_6*10_B>>>>",1);
#elif defined LBX_1250B_C_D_V11
	LCD_ShowString(170,167,200,16,16,">set_4*30_B>>>>",1);
 80017e8:	2301      	movs	r3, #1
 80017ea:	9302      	str	r3, [sp, #8]
 80017ec:	4b7b      	ldr	r3, [pc, #492]	; (80019dc <StartAT24C16Start+0x294>)
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	2310      	movs	r3, #16
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	2310      	movs	r3, #16
 80017f6:	22c8      	movs	r2, #200	; 0xc8
 80017f8:	21a7      	movs	r1, #167	; 0xa7
 80017fa:	20aa      	movs	r0, #170	; 0xaa
 80017fc:	f003 fdd7 	bl	80053ae <LCD_ShowString>
 8001800:	e00b      	b.n	800181a <StartAT24C16Start+0xd2>
#elif defined LBX_1250B_F_V12
	LCD_ShowString(170,167,200,16,16,">set_4*10_B>>>>",1);
#elif defined LBX_1250C_B_V12
	LCD_ShowString(170,167,200,16,16,">set_20*6_B>>>>",1);
#endif
else LCD_ShowString(170,167,150,16,16,">no_B_led_input",1);
 8001802:	2301      	movs	r3, #1
 8001804:	9302      	str	r3, [sp, #8]
 8001806:	4b76      	ldr	r3, [pc, #472]	; (80019e0 <StartAT24C16Start+0x298>)
 8001808:	9301      	str	r3, [sp, #4]
 800180a:	2310      	movs	r3, #16
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	2310      	movs	r3, #16
 8001810:	2296      	movs	r2, #150	; 0x96
 8001812:	21a7      	movs	r1, #167	; 0xa7
 8001814:	20aa      	movs	r0, #170	; 0xaa
 8001816:	f003 fdca 	bl	80053ae <LCD_ShowString>
// item 2 display
LCD_ShowString(180,287,60,24,24,RGBvalve,1);
 800181a:	2301      	movs	r3, #1
 800181c:	9302      	str	r3, [sp, #8]
 800181e:	4b71      	ldr	r3, [pc, #452]	; (80019e4 <StartAT24C16Start+0x29c>)
 8001820:	9301      	str	r3, [sp, #4]
 8001822:	2318      	movs	r3, #24
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	2318      	movs	r3, #24
 8001828:	223c      	movs	r2, #60	; 0x3c
 800182a:	f240 111f 	movw	r1, #287	; 0x11f
 800182e:	20b4      	movs	r0, #180	; 0xb4
 8001830:	f003 fdbd 	bl	80053ae <LCD_ShowString>
LCD_ShowString(180,329,60,24,24,RGB_current,1);
 8001834:	2301      	movs	r3, #1
 8001836:	9302      	str	r3, [sp, #8]
 8001838:	4b6b      	ldr	r3, [pc, #428]	; (80019e8 <StartAT24C16Start+0x2a0>)
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	2318      	movs	r3, #24
 800183e:	9300      	str	r3, [sp, #0]
 8001840:	2318      	movs	r3, #24
 8001842:	223c      	movs	r2, #60	; 0x3c
 8001844:	f240 1149 	movw	r1, #329	; 0x149
 8001848:	20b4      	movs	r0, #180	; 0xb4
 800184a:	f003 fdb0 	bl	80053ae <LCD_ShowString>

if(((VALTAGE_MIN<((uint8_t)val_float))&&((uint8_t)val_float)<VALTAGE_MAX)) LCD_ShowString(373,287,60,24,24,"PASS",1);
 800184e:	4b67      	ldr	r3, [pc, #412]	; (80019ec <StartAT24C16Start+0x2a4>)
 8001850:	edd3 7a00 	vldr	s15, [r3]
 8001854:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001858:	edc7 7a00 	vstr	s15, [r7]
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2b03      	cmp	r3, #3
 8001862:	d919      	bls.n	8001898 <StartAT24C16Start+0x150>
 8001864:	4b61      	ldr	r3, [pc, #388]	; (80019ec <StartAT24C16Start+0x2a4>)
 8001866:	edd3 7a00 	vldr	s15, [r3]
 800186a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800186e:	edc7 7a00 	vstr	s15, [r7]
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	b2db      	uxtb	r3, r3
 8001876:	2b05      	cmp	r3, #5
 8001878:	d80e      	bhi.n	8001898 <StartAT24C16Start+0x150>
 800187a:	2301      	movs	r3, #1
 800187c:	9302      	str	r3, [sp, #8]
 800187e:	4b5c      	ldr	r3, [pc, #368]	; (80019f0 <StartAT24C16Start+0x2a8>)
 8001880:	9301      	str	r3, [sp, #4]
 8001882:	2318      	movs	r3, #24
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	2318      	movs	r3, #24
 8001888:	223c      	movs	r2, #60	; 0x3c
 800188a:	f240 111f 	movw	r1, #287	; 0x11f
 800188e:	f240 1075 	movw	r0, #373	; 0x175
 8001892:	f003 fd8c 	bl	80053ae <LCD_ShowString>
 8001896:	e00d      	b.n	80018b4 <StartAT24C16Start+0x16c>
else LCD_ShowString(373,287,60,24,24,"FAIL",1);
 8001898:	2301      	movs	r3, #1
 800189a:	9302      	str	r3, [sp, #8]
 800189c:	4b55      	ldr	r3, [pc, #340]	; (80019f4 <StartAT24C16Start+0x2ac>)
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	2318      	movs	r3, #24
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	2318      	movs	r3, #24
 80018a6:	223c      	movs	r2, #60	; 0x3c
 80018a8:	f240 111f 	movw	r1, #287	; 0x11f
 80018ac:	f240 1075 	movw	r0, #373	; 0x175
 80018b0:	f003 fd7d 	bl	80053ae <LCD_ShowString>

if(((CURRENT_MIN<(uint8_t)current_float)&&((uint8_t)current_float)<CURRENT_MAX)) LCD_ShowString(373,328,60,24,24,"PASS",1);
 80018b4:	4b50      	ldr	r3, [pc, #320]	; (80019f8 <StartAT24C16Start+0x2b0>)
 80018b6:	edd3 7a00 	vldr	s15, [r3]
 80018ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018be:	edc7 7a00 	vstr	s15, [r7]
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	2b96      	cmp	r3, #150	; 0x96
 80018c8:	d919      	bls.n	80018fe <StartAT24C16Start+0x1b6>
 80018ca:	4b4b      	ldr	r3, [pc, #300]	; (80019f8 <StartAT24C16Start+0x2b0>)
 80018cc:	edd3 7a00 	vldr	s15, [r3]
 80018d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018d4:	edc7 7a00 	vstr	s15, [r7]
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2bd6      	cmp	r3, #214	; 0xd6
 80018de:	d80e      	bhi.n	80018fe <StartAT24C16Start+0x1b6>
 80018e0:	2301      	movs	r3, #1
 80018e2:	9302      	str	r3, [sp, #8]
 80018e4:	4b42      	ldr	r3, [pc, #264]	; (80019f0 <StartAT24C16Start+0x2a8>)
 80018e6:	9301      	str	r3, [sp, #4]
 80018e8:	2318      	movs	r3, #24
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	2318      	movs	r3, #24
 80018ee:	223c      	movs	r2, #60	; 0x3c
 80018f0:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80018f4:	f240 1075 	movw	r0, #373	; 0x175
 80018f8:	f003 fd59 	bl	80053ae <LCD_ShowString>
 80018fc:	e00d      	b.n	800191a <StartAT24C16Start+0x1d2>
else LCD_ShowString(373,328,60,24,24,"FAIL",1);
 80018fe:	2301      	movs	r3, #1
 8001900:	9302      	str	r3, [sp, #8]
 8001902:	4b3c      	ldr	r3, [pc, #240]	; (80019f4 <StartAT24C16Start+0x2ac>)
 8001904:	9301      	str	r3, [sp, #4]
 8001906:	2318      	movs	r3, #24
 8001908:	9300      	str	r3, [sp, #0]
 800190a:	2318      	movs	r3, #24
 800190c:	223c      	movs	r2, #60	; 0x3c
 800190e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8001912:	f240 1075 	movw	r0, #373	; 0x175
 8001916:	f003 fd4a 	bl	80053ae <LCD_ShowString>

resultflag++;
 800191a:	4b38      	ldr	r3, [pc, #224]	; (80019fc <StartAT24C16Start+0x2b4>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	3301      	adds	r3, #1
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4b36      	ldr	r3, [pc, #216]	; (80019fc <StartAT24C16Start+0x2b4>)
 8001924:	701a      	strb	r2, [r3, #0]
if(	resultflag==1)
 8001926:	4b35      	ldr	r3, [pc, #212]	; (80019fc <StartAT24C16Start+0x2b4>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d117      	bne.n	800195e <StartAT24C16Start+0x216>
{
LCD_ShowBigString(156,566,400,148,148,"%&'(",BIGWORD_ClEARCOLOR,1);//flash"FAILED"?????
 800192e:	2301      	movs	r3, #1
 8001930:	9303      	str	r3, [sp, #12]
 8001932:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001936:	9302      	str	r3, [sp, #8]
 8001938:	4b31      	ldr	r3, [pc, #196]	; (8001a00 <StartAT24C16Start+0x2b8>)
 800193a:	9301      	str	r3, [sp, #4]
 800193c:	2394      	movs	r3, #148	; 0x94
 800193e:	9300      	str	r3, [sp, #0]
 8001940:	2394      	movs	r3, #148	; 0x94
 8001942:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001946:	f240 2136 	movw	r1, #566	; 0x236
 800194a:	209c      	movs	r0, #156	; 0x9c
 800194c:	f003 fcde 	bl	800530c <LCD_ShowBigString>
//for(uint8_t i=40;i<50;i++)
LCD_Draw_Circle(270,650,50);
 8001950:	2232      	movs	r2, #50	; 0x32
 8001952:	f240 218a 	movw	r1, #650	; 0x28a
 8001956:	f44f 7087 	mov.w	r0, #270	; 0x10e
 800195a:	f003 f9a5 	bl	8004ca8 <LCD_Draw_Circle>

}
if(	resultflag>=3)//delay(1S) Display result time for reset testing;
 800195e:	4b27      	ldr	r3, [pc, #156]	; (80019fc <StartAT24C16Start+0x2b4>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b02      	cmp	r3, #2
 8001964:	f240 80c2 	bls.w	8001aec <StartAT24C16Start+0x3a4>
{resultflag=0;
 8001968:	4b24      	ldr	r3, [pc, #144]	; (80019fc <StartAT24C16Start+0x2b4>)
 800196a:	2200      	movs	r2, #0
 800196c:	701a      	strb	r2, [r3, #0]
//item 3display
uint8_t pulsenumber[1]="0";
 800196e:	2330      	movs	r3, #48	; 0x30
 8001970:	733b      	strb	r3, [r7, #12]
sprintf(pulsenumber, "%2d", pulse);
 8001972:	4b24      	ldr	r3, [pc, #144]	; (8001a04 <StartAT24C16Start+0x2bc>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	461a      	mov	r2, r3
 8001978:	f107 030c 	add.w	r3, r7, #12
 800197c:	4922      	ldr	r1, [pc, #136]	; (8001a08 <StartAT24C16Start+0x2c0>)
 800197e:	4618      	mov	r0, r3
 8001980:	f01f fada 	bl	8020f38 <siprintf>
LCD_ShowString(257,430,32,32,32,pulsenumber,1);
 8001984:	2301      	movs	r3, #1
 8001986:	9302      	str	r3, [sp, #8]
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	9301      	str	r3, [sp, #4]
 800198e:	2320      	movs	r3, #32
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	2320      	movs	r3, #32
 8001994:	2220      	movs	r2, #32
 8001996:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800199a:	f240 1001 	movw	r0, #257	; 0x101
 800199e:	f003 fd06 	bl	80053ae <LCD_ShowString>
if(pulse==PULSE_DOUT) LCD_ShowString(257,471,100,32,32,"PASS",1);
 80019a2:	4b18      	ldr	r3, [pc, #96]	; (8001a04 <StartAT24C16Start+0x2bc>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	2b03      	cmp	r3, #3
 80019a8:	d130      	bne.n	8001a0c <StartAT24C16Start+0x2c4>
 80019aa:	2301      	movs	r3, #1
 80019ac:	9302      	str	r3, [sp, #8]
 80019ae:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <StartAT24C16Start+0x2a8>)
 80019b0:	9301      	str	r3, [sp, #4]
 80019b2:	2320      	movs	r3, #32
 80019b4:	9300      	str	r3, [sp, #0]
 80019b6:	2320      	movs	r3, #32
 80019b8:	2264      	movs	r2, #100	; 0x64
 80019ba:	f240 11d7 	movw	r1, #471	; 0x1d7
 80019be:	f240 1001 	movw	r0, #257	; 0x101
 80019c2:	f003 fcf4 	bl	80053ae <LCD_ShowString>
 80019c6:	e02f      	b.n	8001a28 <StartAT24C16Start+0x2e0>
 80019c8:	20022b1c 	.word	0x20022b1c
 80019cc:	08023400 	.word	0x08023400
 80019d0:	08023410 	.word	0x08023410
 80019d4:	08023420 	.word	0x08023420
 80019d8:	08023430 	.word	0x08023430
 80019dc:	08023440 	.word	0x08023440
 80019e0:	08023450 	.word	0x08023450
 80019e4:	20000214 	.word	0x20000214
 80019e8:	20000218 	.word	0x20000218
 80019ec:	20022b14 	.word	0x20022b14
 80019f0:	08023460 	.word	0x08023460
 80019f4:	08023468 	.word	0x08023468
 80019f8:	20022b18 	.word	0x20022b18
 80019fc:	20022b1d 	.word	0x20022b1d
 8001a00:	08023470 	.word	0x08023470
 8001a04:	200031fc 	.word	0x200031fc
 8001a08:	08023478 	.word	0x08023478
else LCD_ShowString(257,471,100,32,32,"FAIL",1);
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	9302      	str	r3, [sp, #8]
 8001a10:	4b38      	ldr	r3, [pc, #224]	; (8001af4 <StartAT24C16Start+0x3ac>)
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	2320      	movs	r3, #32
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	2320      	movs	r3, #32
 8001a1a:	2264      	movs	r2, #100	; 0x64
 8001a1c:	f240 11d7 	movw	r1, #471	; 0x1d7
 8001a20:	f240 1001 	movw	r0, #257	; 0x101
 8001a24:	f003 fcc3 	bl	80053ae <LCD_ShowString>
if((pulse%2)&&(((VALTAGE_MIN<((uint8_t)val_float))&&((uint8_t)val_float)<VALTAGE_MAX))&&(((CURRENT_MIN<(uint8_t)current_float)&&((uint8_t)current_float)<CURRENT_MAX)))//Dout=2,90ma<current<110ma,3v<valtage<6V
 8001a28:	4b33      	ldr	r3, [pc, #204]	; (8001af8 <StartAT24C16Start+0x3b0>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	f003 0301 	and.w	r3, r3, #1
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d03c      	beq.n	8001ab0 <StartAT24C16Start+0x368>
 8001a36:	4b31      	ldr	r3, [pc, #196]	; (8001afc <StartAT24C16Start+0x3b4>)
 8001a38:	edd3 7a00 	vldr	s15, [r3]
 8001a3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a40:	edc7 7a00 	vstr	s15, [r7]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	2b03      	cmp	r3, #3
 8001a4a:	d931      	bls.n	8001ab0 <StartAT24C16Start+0x368>
 8001a4c:	4b2b      	ldr	r3, [pc, #172]	; (8001afc <StartAT24C16Start+0x3b4>)
 8001a4e:	edd3 7a00 	vldr	s15, [r3]
 8001a52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a56:	edc7 7a00 	vstr	s15, [r7]
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	2b05      	cmp	r3, #5
 8001a60:	d826      	bhi.n	8001ab0 <StartAT24C16Start+0x368>
 8001a62:	4b27      	ldr	r3, [pc, #156]	; (8001b00 <StartAT24C16Start+0x3b8>)
 8001a64:	edd3 7a00 	vldr	s15, [r3]
 8001a68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a6c:	edc7 7a00 	vstr	s15, [r7]
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b96      	cmp	r3, #150	; 0x96
 8001a76:	d91b      	bls.n	8001ab0 <StartAT24C16Start+0x368>
 8001a78:	4b21      	ldr	r3, [pc, #132]	; (8001b00 <StartAT24C16Start+0x3b8>)
 8001a7a:	edd3 7a00 	vldr	s15, [r3]
 8001a7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a82:	edc7 7a00 	vstr	s15, [r7]
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2bd6      	cmp	r3, #214	; 0xd6
 8001a8c:	d810      	bhi.n	8001ab0 <StartAT24C16Start+0x368>
LCD_ShowBigString(156,566,230,148,148," !#$",BIGWORD_GREENCOLOR,1);// !"#$?????flash?????"PASS"?????
 8001a8e:	2301      	movs	r3, #1
 8001a90:	9303      	str	r3, [sp, #12]
 8001a92:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001a96:	9302      	str	r3, [sp, #8]
 8001a98:	4b1a      	ldr	r3, [pc, #104]	; (8001b04 <StartAT24C16Start+0x3bc>)
 8001a9a:	9301      	str	r3, [sp, #4]
 8001a9c:	2394      	movs	r3, #148	; 0x94
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	2394      	movs	r3, #148	; 0x94
 8001aa2:	22e6      	movs	r2, #230	; 0xe6
 8001aa4:	f240 2136 	movw	r1, #566	; 0x236
 8001aa8:	209c      	movs	r0, #156	; 0x9c
 8001aaa:	f003 fc2f 	bl	800530c <LCD_ShowBigString>
 8001aae:	e00f      	b.n	8001ad0 <StartAT24C16Start+0x388>
else
LCD_ShowBigString(156,566,230,148,148,"%&'(",BIGWORD_REDCOLOR,1);//flash"FAILED"?????
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	9303      	str	r3, [sp, #12]
 8001ab4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001ab8:	9302      	str	r3, [sp, #8]
 8001aba:	4b13      	ldr	r3, [pc, #76]	; (8001b08 <StartAT24C16Start+0x3c0>)
 8001abc:	9301      	str	r3, [sp, #4]
 8001abe:	2394      	movs	r3, #148	; 0x94
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	2394      	movs	r3, #148	; 0x94
 8001ac4:	22e6      	movs	r2, #230	; 0xe6
 8001ac6:	f240 2136 	movw	r1, #566	; 0x236
 8001aca:	209c      	movs	r0, #156	; 0x9c
 8001acc:	f003 fc1e 	bl	800530c <LCD_ShowBigString>
pulse=0;
 8001ad0:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <StartAT24C16Start+0x3b0>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	701a      	strb	r2, [r3, #0]

while(current_float>10);
 8001ad6:	bf00      	nop
 8001ad8:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <StartAT24C16Start+0x3b8>)
 8001ada:	edd3 7a00 	vldr	s15, [r3]
 8001ade:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ae2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aea:	dcf5      	bgt.n	8001ad8 <StartAT24C16Start+0x390>
resultflag=0;
}


// vE2romTest();
    osDelay(2);
 8001aec:	2002      	movs	r0, #2
 8001aee:	f00b ff94 	bl	800da1a <osDelay>
if((current_float>10)||(RGB_FIXTRUE==1))
 8001af2:	e630      	b.n	8001756 <StartAT24C16Start+0xe>
 8001af4:	08023468 	.word	0x08023468
 8001af8:	200031fc 	.word	0x200031fc
 8001afc:	20022b14 	.word	0x20022b14
 8001b00:	20022b18 	.word	0x20022b18
 8001b04:	0802347c 	.word	0x0802347c
 8001b08:	08023470 	.word	0x08023470

08001b0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08e      	sub	sp, #56	; 0x38
 8001b10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	605a      	str	r2, [r3, #4]
 8001b1c:	609a      	str	r2, [r3, #8]
 8001b1e:	60da      	str	r2, [r3, #12]
 8001b20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	623b      	str	r3, [r7, #32]
 8001b26:	4b77      	ldr	r3, [pc, #476]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	4a76      	ldr	r2, [pc, #472]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b2c:	f043 0304 	orr.w	r3, r3, #4
 8001b30:	6313      	str	r3, [r2, #48]	; 0x30
 8001b32:	4b74      	ldr	r3, [pc, #464]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	f003 0304 	and.w	r3, r3, #4
 8001b3a:	623b      	str	r3, [r7, #32]
 8001b3c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
 8001b42:	4b70      	ldr	r3, [pc, #448]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	4a6f      	ldr	r2, [pc, #444]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4e:	4b6d      	ldr	r3, [pc, #436]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b56:	61fb      	str	r3, [r7, #28]
 8001b58:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61bb      	str	r3, [r7, #24]
 8001b5e:	4b69      	ldr	r3, [pc, #420]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	4a68      	ldr	r2, [pc, #416]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6a:	4b66      	ldr	r3, [pc, #408]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	61bb      	str	r3, [r7, #24]
 8001b74:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
 8001b7a:	4b62      	ldr	r3, [pc, #392]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	4a61      	ldr	r2, [pc, #388]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b80:	f043 0310 	orr.w	r3, r3, #16
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
 8001b86:	4b5f      	ldr	r3, [pc, #380]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	f003 0310 	and.w	r3, r3, #16
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	4b5b      	ldr	r3, [pc, #364]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	4a5a      	ldr	r2, [pc, #360]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001b9c:	f043 0302 	orr.w	r3, r3, #2
 8001ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba2:	4b58      	ldr	r3, [pc, #352]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	4b54      	ldr	r3, [pc, #336]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	4a53      	ldr	r2, [pc, #332]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001bb8:	f043 0308 	orr.w	r3, r3, #8
 8001bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bbe:	4b51      	ldr	r3, [pc, #324]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	f003 0308 	and.w	r3, r3, #8
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	4b4d      	ldr	r3, [pc, #308]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	4a4c      	ldr	r2, [pc, #304]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001bd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bda:	4b4a      	ldr	r3, [pc, #296]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	4b46      	ldr	r3, [pc, #280]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	4a45      	ldr	r2, [pc, #276]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001bf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf6:	4b43      	ldr	r3, [pc, #268]	; (8001d04 <MX_GPIO_Init+0x1f8>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bfe:	607b      	str	r3, [r7, #4]
 8001c00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ETH_RST_Pin|USB_EN_Pin, GPIO_PIN_RESET);
 8001c02:	2200      	movs	r2, #0
 8001c04:	f240 4101 	movw	r1, #1025	; 0x401
 8001c08:	483f      	ldr	r0, [pc, #252]	; (8001d08 <MX_GPIO_Init+0x1fc>)
 8001c0a:	f006 fe47 	bl	800889c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, FLASH_HOLD_Pin|FLASH_WP_Pin, GPIO_PIN_SET);
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001c14:	483d      	ldr	r0, [pc, #244]	; (8001d0c <MX_GPIO_Init+0x200>)
 8001c16:	f006 fe41 	bl	800889c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FLASH_CS_Pin|LCD_BL_Pin, GPIO_PIN_RESET);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8001c20:	483b      	ldr	r0, [pc, #236]	; (8001d10 <MX_GPIO_Init+0x204>)
 8001c22:	f006 fe3b 	bl	800889c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_POWER1_GPIO_Port, USB_POWER1_Pin, GPIO_PIN_RESET);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2110      	movs	r1, #16
 8001c2a:	483a      	ldr	r0, [pc, #232]	; (8001d14 <MX_GPIO_Init+0x208>)
 8001c2c:	f006 fe36 	bl	800889c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ETH_RST_Pin;
 8001c30:	2301      	movs	r3, #1
 8001c32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c34:	2301      	movs	r3, #1
 8001c36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ETH_RST_GPIO_Port, &GPIO_InitStruct);
 8001c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c44:	4619      	mov	r1, r3
 8001c46:	4830      	ldr	r0, [pc, #192]	; (8001d08 <MX_GPIO_Init+0x1fc>)
 8001c48:	f006 fc7c 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_HOLD_Pin;
 8001c4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c52:	2301      	movs	r3, #1
 8001c54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FLASH_HOLD_GPIO_Port, &GPIO_InitStruct);
 8001c5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c62:	4619      	mov	r1, r3
 8001c64:	4829      	ldr	r0, [pc, #164]	; (8001d0c <MX_GPIO_Init+0x200>)
 8001c66:	f006 fc6d 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_WP_Pin;
 8001c6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c70:	2301      	movs	r3, #1
 8001c72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c74:	2301      	movs	r3, #1
 8001c76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FLASH_WP_GPIO_Port, &GPIO_InitStruct);
 8001c7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c80:	4619      	mov	r1, r3
 8001c82:	4822      	ldr	r0, [pc, #136]	; (8001d0c <MX_GPIO_Init+0x200>)
 8001c84:	f006 fc5e 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin|LCD_BL_Pin;
 8001c88:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c96:	2300      	movs	r3, #0
 8001c98:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	481b      	ldr	r0, [pc, #108]	; (8001d10 <MX_GPIO_Init+0x204>)
 8001ca2:	f006 fc4f 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ca6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001caa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cac:	2300      	movs	r3, #0
 8001cae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4813      	ldr	r0, [pc, #76]	; (8001d08 <MX_GPIO_Init+0x1fc>)
 8001cbc:	f006 fc42 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_EN_Pin;
 8001cc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_EN_GPIO_Port, &GPIO_InitStruct);
 8001cd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	480b      	ldr	r0, [pc, #44]	; (8001d08 <MX_GPIO_Init+0x1fc>)
 8001cda:	f006 fc33 	bl	8008544 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_POWER1_Pin;
 8001cde:	2310      	movs	r3, #16
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cea:	2300      	movs	r3, #0
 8001cec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_POWER1_GPIO_Port, &GPIO_InitStruct);
 8001cee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4807      	ldr	r0, [pc, #28]	; (8001d14 <MX_GPIO_Init+0x208>)
 8001cf6:	f006 fc25 	bl	8008544 <HAL_GPIO_Init>

}
 8001cfa:	bf00      	nop
 8001cfc:	3738      	adds	r7, #56	; 0x38
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40020000 	.word	0x40020000
 8001d0c:	40021c00 	.word	0x40021c00
 8001d10:	40020400 	.word	0x40020400
 8001d14:	40022000 	.word	0x40022000

08001d18 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 1 */
	/*The INA226 supports the transmission protocol for fast mode (1 kHz to 400 kHz) and high-speed mode (1 kHz to
	2.94 MHz). All data bytes are transmitted most significant byte first.*/
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d1c:	4b1b      	ldr	r3, [pc, #108]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d1e:	4a1c      	ldr	r2, [pc, #112]	; (8001d90 <MX_I2C1_Init+0x78>)
 8001d20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001d22:	4b1a      	ldr	r3, [pc, #104]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d24:	4a1b      	ldr	r2, [pc, #108]	; (8001d94 <MX_I2C1_Init+0x7c>)
 8001d26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d28:	4b18      	ldr	r3, [pc, #96]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d2e:	4b17      	ldr	r3, [pc, #92]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d34:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d3c:	4b13      	ldr	r3, [pc, #76]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d42:	4b12      	ldr	r3, [pc, #72]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d48:	4b10      	ldr	r3, [pc, #64]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d4e:	4b0f      	ldr	r3, [pc, #60]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d54:	480d      	ldr	r0, [pc, #52]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d56:	f006 fdbb 	bl	80088d0 <HAL_I2C_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d60:	f003 fc28 	bl	80055b4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d64:	2100      	movs	r1, #0
 8001d66:	4809      	ldr	r0, [pc, #36]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d68:	f007 fd47 	bl	80097fa <HAL_I2CEx_ConfigAnalogFilter>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001d72:	f003 fc1f 	bl	80055b4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0x0) != HAL_OK)
 8001d76:	2100      	movs	r1, #0
 8001d78:	4804      	ldr	r0, [pc, #16]	; (8001d8c <MX_I2C1_Init+0x74>)
 8001d7a:	f007 fd7a 	bl	8009872 <HAL_I2CEx_ConfigDigitalFilter>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001d84:	f003 fc16 	bl	80055b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20022b2c 	.word	0x20022b2c
 8001d90:	40005400 	.word	0x40005400
 8001d94:	000186a0 	.word	0x000186a0

08001d98 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08a      	sub	sp, #40	; 0x28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a19      	ldr	r2, [pc, #100]	; (8001e1c <HAL_I2C_MspInit+0x84>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d12c      	bne.n	8001e14 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	4b18      	ldr	r3, [pc, #96]	; (8001e20 <HAL_I2C_MspInit+0x88>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a17      	ldr	r2, [pc, #92]	; (8001e20 <HAL_I2C_MspInit+0x88>)
 8001dc4:	f043 0302 	orr.w	r3, r3, #2
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b15      	ldr	r3, [pc, #84]	; (8001e20 <HAL_I2C_MspInit+0x88>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dd6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ddc:	2312      	movs	r3, #18
 8001dde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de4:	2303      	movs	r3, #3
 8001de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001de8:	2304      	movs	r3, #4
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dec:	f107 0314 	add.w	r3, r7, #20
 8001df0:	4619      	mov	r1, r3
 8001df2:	480c      	ldr	r0, [pc, #48]	; (8001e24 <HAL_I2C_MspInit+0x8c>)
 8001df4:	f006 fba6 	bl	8008544 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	4b08      	ldr	r3, [pc, #32]	; (8001e20 <HAL_I2C_MspInit+0x88>)
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e00:	4a07      	ldr	r2, [pc, #28]	; (8001e20 <HAL_I2C_MspInit+0x88>)
 8001e02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e06:	6413      	str	r3, [r2, #64]	; 0x40
 8001e08:	4b05      	ldr	r3, [pc, #20]	; (8001e20 <HAL_I2C_MspInit+0x88>)
 8001e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e14:	bf00      	nop
 8001e16:	3728      	adds	r7, #40	; 0x28
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40005400 	.word	0x40005400
 8001e20:	40023800 	.word	0x40023800
 8001e24:	40020400 	.word	0x40020400

08001e28 <LCD_WR_REG>:
_lcd_dev lcddev;
	 
//
//regval:
void LCD_WR_REG(vu16 regval)
{   
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	80fb      	strh	r3, [r7, #6]
	regval=regval;		//-O2,
 8001e32:	88fb      	ldrh	r3, [r7, #6]
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=regval;//
 8001e38:	4b04      	ldr	r3, [pc, #16]	; (8001e4c <LCD_WR_REG+0x24>)
 8001e3a:	88fa      	ldrh	r2, [r7, #6]
 8001e3c:	b292      	uxth	r2, r2
 8001e3e:	801a      	strh	r2, [r3, #0]
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	6007fffe 	.word	0x6007fffe

08001e50 <LCD_WR_DATA>:
//LCD
//data:
void LCD_WR_DATA(vu16 data)
{	  
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	80fb      	strh	r3, [r7, #6]
	data=data;			//-O2,
 8001e5a:	88fb      	ldrh	r3, [r7, #6]
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;		 
 8001e60:	4b04      	ldr	r3, [pc, #16]	; (8001e74 <LCD_WR_DATA+0x24>)
 8001e62:	88fa      	ldrh	r2, [r7, #6]
 8001e64:	b292      	uxth	r2, r2
 8001e66:	805a      	strh	r2, [r3, #2]
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	6007fffe 	.word	0x6007fffe

08001e78 <LCD_RD_DATA>:
//LCD
//:
u16 LCD_RD_DATA(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
	vu16 ram;			//
	ram=LCD->LCD_RAM;	
 8001e7e:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <LCD_RD_DATA+0x20>)
 8001e80:	885b      	ldrh	r3, [r3, #2]
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	80fb      	strh	r3, [r7, #6]
	return ram;	 
 8001e86:	88fb      	ldrh	r3, [r7, #6]
 8001e88:	b29b      	uxth	r3, r3
}					   
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	6007fffe 	.word	0x6007fffe

08001e9c <LCD_WriteReg>:
//
//LCD_Reg:
//LCD_RegValue:
void LCD_WriteReg(u16 LCD_Reg,u16 LCD_RegValue)
{	
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	460a      	mov	r2, r1
 8001ea6:	80fb      	strh	r3, [r7, #6]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	80bb      	strh	r3, [r7, #4]
	LCD->LCD_REG = LCD_Reg;		//
 8001eac:	4a05      	ldr	r2, [pc, #20]	; (8001ec4 <LCD_WriteReg+0x28>)
 8001eae:	88fb      	ldrh	r3, [r7, #6]
 8001eb0:	8013      	strh	r3, [r2, #0]
	LCD->LCD_RAM = LCD_RegValue;//
 8001eb2:	4a04      	ldr	r2, [pc, #16]	; (8001ec4 <LCD_WriteReg+0x28>)
 8001eb4:	88bb      	ldrh	r3, [r7, #4]
 8001eb6:	8053      	strh	r3, [r2, #2]
}	   
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	6007fffe 	.word	0x6007fffe

08001ec8 <LCD_WriteRAM_Prepare>:
	HAL_Delay(1);
	return LCD_RD_DATA();		//
}   
//GRAM
void LCD_WriteRAM_Prepare(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
 	LCD->LCD_REG=lcddev.wramcmd;	  
 8001ecc:	4b04      	ldr	r3, [pc, #16]	; (8001ee0 <LCD_WriteRAM_Prepare+0x18>)
 8001ece:	4a05      	ldr	r2, [pc, #20]	; (8001ee4 <LCD_WriteRAM_Prepare+0x1c>)
 8001ed0:	8912      	ldrh	r2, [r2, #8]
 8001ed2:	801a      	strh	r2, [r3, #0]
}	 
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	6007fffe 	.word	0x6007fffe
 8001ee4:	20022b80 	.word	0x20022b80

08001ee8 <LCD_SetCursor>:
}   
//(RGB)
//Xpos:
//Ypos:
void LCD_SetCursor(u16 Xpos, u16 Ypos)
{	 
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	460a      	mov	r2, r1
 8001ef2:	80fb      	strh	r3, [r7, #6]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	80bb      	strh	r3, [r7, #4]
 	if(lcddev.id==0X9341||lcddev.id==0X5310)
 8001ef8:	4b6b      	ldr	r3, [pc, #428]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001efa:	889b      	ldrh	r3, [r3, #4]
 8001efc:	f249 3241 	movw	r2, #37697	; 0x9341
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d005      	beq.n	8001f10 <LCD_SetCursor+0x28>
 8001f04:	4b68      	ldr	r3, [pc, #416]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001f06:	889b      	ldrh	r3, [r3, #4]
 8001f08:	f245 3210 	movw	r2, #21264	; 0x5310
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d122      	bne.n	8001f56 <LCD_SetCursor+0x6e>
	{		    
		LCD_WR_REG(lcddev.setxcmd); 
 8001f10:	4b65      	ldr	r3, [pc, #404]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001f12:	895b      	ldrh	r3, [r3, #10]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff ff87 	bl	8001e28 <LCD_WR_REG>
		LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF); 			 
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	0a1b      	lsrs	r3, r3, #8
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff95 	bl	8001e50 <LCD_WR_DATA>
 8001f26:	88fb      	ldrh	r3, [r7, #6]
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff ff8f 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd); 
 8001f32:	4b5d      	ldr	r3, [pc, #372]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001f34:	899b      	ldrh	r3, [r3, #12]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff ff76 	bl	8001e28 <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF); 		
 8001f3c:	88bb      	ldrh	r3, [r7, #4]
 8001f3e:	0a1b      	lsrs	r3, r3, #8
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff ff84 	bl	8001e50 <LCD_WR_DATA>
 8001f48:	88bb      	ldrh	r3, [r7, #4]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff ff7e 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(Xpos>>8); 		
		LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(Xpos&0XFF);			 
		LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(Ypos>>8);  		
		LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(Ypos&0XFF);			
	} 
} 		 
 8001f54:	e0a3      	b.n	800209e <LCD_SetCursor+0x1b6>
	}else if(lcddev.id==0X1963)
 8001f56:	4b54      	ldr	r3, [pc, #336]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001f58:	889b      	ldrh	r3, [r3, #4]
 8001f5a:	f641 1263 	movw	r2, #6499	; 0x1963
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d167      	bne.n	8002032 <LCD_SetCursor+0x14a>
		if(lcddev.dir==0)//x
 8001f62:	4b51      	ldr	r3, [pc, #324]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001f64:	799b      	ldrb	r3, [r3, #6]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d11e      	bne.n	8001fa8 <LCD_SetCursor+0xc0>
			Xpos=lcddev.width-1-Xpos;
 8001f6a:	4b4f      	ldr	r3, [pc, #316]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001f6c:	881a      	ldrh	r2, [r3, #0]
 8001f6e:	88fb      	ldrh	r3, [r7, #6]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	3b01      	subs	r3, #1
 8001f76:	80fb      	strh	r3, [r7, #6]
			LCD_WR_REG(lcddev.setxcmd); 
 8001f78:	4b4b      	ldr	r3, [pc, #300]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001f7a:	895b      	ldrh	r3, [r3, #10]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff ff53 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0); 		
 8001f82:	2000      	movs	r0, #0
 8001f84:	f7ff ff64 	bl	8001e50 <LCD_WR_DATA>
 8001f88:	2000      	movs	r0, #0
 8001f8a:	f7ff ff61 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);		 	 
 8001f8e:	88fb      	ldrh	r3, [r7, #6]
 8001f90:	0a1b      	lsrs	r3, r3, #8
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff5b 	bl	8001e50 <LCD_WR_DATA>
 8001f9a:	88fb      	ldrh	r3, [r7, #6]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7ff ff55 	bl	8001e50 <LCD_WR_DATA>
 8001fa6:	e021      	b.n	8001fec <LCD_SetCursor+0x104>
			LCD_WR_REG(lcddev.setxcmd); 
 8001fa8:	4b3f      	ldr	r3, [pc, #252]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001faa:	895b      	ldrh	r3, [r3, #10]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff ff3b 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF); 		
 8001fb2:	88fb      	ldrh	r3, [r7, #6]
 8001fb4:	0a1b      	lsrs	r3, r3, #8
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff ff49 	bl	8001e50 <LCD_WR_DATA>
 8001fbe:	88fb      	ldrh	r3, [r7, #6]
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff ff43 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.width-1)>>8);LCD_WR_DATA((lcddev.width-1)&0XFF);		 	 			
 8001fca:	4b37      	ldr	r3, [pc, #220]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	121b      	asrs	r3, r3, #8
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff ff3b 	bl	8001e50 <LCD_WR_DATA>
 8001fda:	4b33      	ldr	r3, [pc, #204]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	3b01      	subs	r3, #1
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff ff32 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd); 
 8001fec:	4b2e      	ldr	r3, [pc, #184]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8001fee:	899b      	ldrh	r3, [r3, #12]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff ff19 	bl	8001e28 <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF); 		
 8001ff6:	88bb      	ldrh	r3, [r7, #4]
 8001ff8:	0a1b      	lsrs	r3, r3, #8
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff ff27 	bl	8001e50 <LCD_WR_DATA>
 8002002:	88bb      	ldrh	r3, [r7, #4]
 8002004:	b2db      	uxtb	r3, r3
 8002006:	b29b      	uxth	r3, r3
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff21 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF); 			 		
 800200e:	4b26      	ldr	r3, [pc, #152]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8002010:	885b      	ldrh	r3, [r3, #2]
 8002012:	3b01      	subs	r3, #1
 8002014:	121b      	asrs	r3, r3, #8
 8002016:	b29b      	uxth	r3, r3
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff ff19 	bl	8001e50 <LCD_WR_DATA>
 800201e:	4b22      	ldr	r3, [pc, #136]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8002020:	885b      	ldrh	r3, [r3, #2]
 8002022:	3b01      	subs	r3, #1
 8002024:	b29b      	uxth	r3, r3
 8002026:	b2db      	uxtb	r3, r3
 8002028:	b29b      	uxth	r3, r3
 800202a:	4618      	mov	r0, r3
 800202c:	f7ff ff10 	bl	8001e50 <LCD_WR_DATA>
} 		 
 8002030:	e035      	b.n	800209e <LCD_SetCursor+0x1b6>
	}else if(lcddev.id==0X5510)
 8002032:	4b1d      	ldr	r3, [pc, #116]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8002034:	889b      	ldrh	r3, [r3, #4]
 8002036:	f245 5210 	movw	r2, #21776	; 0x5510
 800203a:	4293      	cmp	r3, r2
 800203c:	d12f      	bne.n	800209e <LCD_SetCursor+0x1b6>
		LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(Xpos>>8); 		
 800203e:	4b1a      	ldr	r3, [pc, #104]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8002040:	895b      	ldrh	r3, [r3, #10]
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff fef0 	bl	8001e28 <LCD_WR_REG>
 8002048:	88fb      	ldrh	r3, [r7, #6]
 800204a:	0a1b      	lsrs	r3, r3, #8
 800204c:	b29b      	uxth	r3, r3
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fefe 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(Xpos&0XFF);			 
 8002054:	4b14      	ldr	r3, [pc, #80]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8002056:	895b      	ldrh	r3, [r3, #10]
 8002058:	3301      	adds	r3, #1
 800205a:	b29b      	uxth	r3, r3
 800205c:	4618      	mov	r0, r3
 800205e:	f7ff fee3 	bl	8001e28 <LCD_WR_REG>
 8002062:	88fb      	ldrh	r3, [r7, #6]
 8002064:	b2db      	uxtb	r3, r3
 8002066:	b29b      	uxth	r3, r3
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fef1 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(Ypos>>8);  		
 800206e:	4b0e      	ldr	r3, [pc, #56]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8002070:	899b      	ldrh	r3, [r3, #12]
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff fed8 	bl	8001e28 <LCD_WR_REG>
 8002078:	88bb      	ldrh	r3, [r7, #4]
 800207a:	0a1b      	lsrs	r3, r3, #8
 800207c:	b29b      	uxth	r3, r3
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff fee6 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(Ypos&0XFF);			
 8002084:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <LCD_SetCursor+0x1c0>)
 8002086:	899b      	ldrh	r3, [r3, #12]
 8002088:	3301      	adds	r3, #1
 800208a:	b29b      	uxth	r3, r3
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fecb 	bl	8001e28 <LCD_WR_REG>
 8002092:	88bb      	ldrh	r3, [r7, #4]
 8002094:	b2db      	uxtb	r3, r3
 8002096:	b29b      	uxth	r3, r3
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff fed9 	bl	8001e50 <LCD_WR_DATA>
} 		 
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20022b80 	.word	0x20022b80

080020ac <LCD_Scan_Dir>:
//:(9341),
//,L2R_U2D,,.
//dir:0~7,8(lcd.h)
//9341/5310/5510/1963IC
void LCD_Scan_Dir(u8 dir)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
	u16 regval=0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	81fb      	strh	r3, [r7, #14]
	u16 dirreg=0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	81bb      	strh	r3, [r7, #12]
	u16 temp;  
	if((lcddev.dir==1&&lcddev.id!=0X1963)||(lcddev.dir==0&&lcddev.id==0X1963))//19631963
 80020be:	4ba9      	ldr	r3, [pc, #676]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80020c0:	799b      	ldrb	r3, [r3, #6]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d105      	bne.n	80020d2 <LCD_Scan_Dir+0x26>
 80020c6:	4ba7      	ldr	r3, [pc, #668]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80020c8:	889b      	ldrh	r3, [r3, #4]
 80020ca:	f641 1263 	movw	r2, #6499	; 0x1963
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d109      	bne.n	80020e6 <LCD_Scan_Dir+0x3a>
 80020d2:	4ba4      	ldr	r3, [pc, #656]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80020d4:	799b      	ldrb	r3, [r3, #6]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d134      	bne.n	8002144 <LCD_Scan_Dir+0x98>
 80020da:	4ba2      	ldr	r3, [pc, #648]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80020dc:	889b      	ldrh	r3, [r3, #4]
 80020de:	f641 1263 	movw	r2, #6499	; 0x1963
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d12e      	bne.n	8002144 <LCD_Scan_Dir+0x98>
	{			   
		switch(dir)//
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	2b07      	cmp	r3, #7
 80020ea:	d82c      	bhi.n	8002146 <LCD_Scan_Dir+0x9a>
 80020ec:	a201      	add	r2, pc, #4	; (adr r2, 80020f4 <LCD_Scan_Dir+0x48>)
 80020ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f2:	bf00      	nop
 80020f4:	08002115 	.word	0x08002115
 80020f8:	0800211b 	.word	0x0800211b
 80020fc:	08002121 	.word	0x08002121
 8002100:	08002127 	.word	0x08002127
 8002104:	0800212d 	.word	0x0800212d
 8002108:	08002133 	.word	0x08002133
 800210c:	08002139 	.word	0x08002139
 8002110:	0800213f 	.word	0x0800213f
		{
			case 0:dir=6;break;
 8002114:	2306      	movs	r3, #6
 8002116:	71fb      	strb	r3, [r7, #7]
 8002118:	e015      	b.n	8002146 <LCD_Scan_Dir+0x9a>
			case 1:dir=7;break;
 800211a:	2307      	movs	r3, #7
 800211c:	71fb      	strb	r3, [r7, #7]
 800211e:	e012      	b.n	8002146 <LCD_Scan_Dir+0x9a>
			case 2:dir=4;break;
 8002120:	2304      	movs	r3, #4
 8002122:	71fb      	strb	r3, [r7, #7]
 8002124:	e00f      	b.n	8002146 <LCD_Scan_Dir+0x9a>
			case 3:dir=5;break;
 8002126:	2305      	movs	r3, #5
 8002128:	71fb      	strb	r3, [r7, #7]
 800212a:	e00c      	b.n	8002146 <LCD_Scan_Dir+0x9a>
			case 4:dir=1;break;
 800212c:	2301      	movs	r3, #1
 800212e:	71fb      	strb	r3, [r7, #7]
 8002130:	e009      	b.n	8002146 <LCD_Scan_Dir+0x9a>
			case 5:dir=0;break;
 8002132:	2300      	movs	r3, #0
 8002134:	71fb      	strb	r3, [r7, #7]
 8002136:	e006      	b.n	8002146 <LCD_Scan_Dir+0x9a>
			case 6:dir=3;break;
 8002138:	2303      	movs	r3, #3
 800213a:	71fb      	strb	r3, [r7, #7]
 800213c:	e003      	b.n	8002146 <LCD_Scan_Dir+0x9a>
			case 7:dir=2;break;	     
 800213e:	2302      	movs	r3, #2
 8002140:	71fb      	strb	r3, [r7, #7]
 8002142:	e000      	b.n	8002146 <LCD_Scan_Dir+0x9a>
		}
	} 
 8002144:	bf00      	nop
	if(lcddev.id==0x9341||lcddev.id==0X5310||lcddev.id==0X5510||lcddev.id==0X1963)//9341/5310/5510/1963,
 8002146:	4b87      	ldr	r3, [pc, #540]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002148:	889b      	ldrh	r3, [r3, #4]
 800214a:	f249 3241 	movw	r2, #37697	; 0x9341
 800214e:	4293      	cmp	r3, r2
 8002150:	d012      	beq.n	8002178 <LCD_Scan_Dir+0xcc>
 8002152:	4b84      	ldr	r3, [pc, #528]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002154:	889b      	ldrh	r3, [r3, #4]
 8002156:	f245 3210 	movw	r2, #21264	; 0x5310
 800215a:	4293      	cmp	r3, r2
 800215c:	d00c      	beq.n	8002178 <LCD_Scan_Dir+0xcc>
 800215e:	4b81      	ldr	r3, [pc, #516]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002160:	889b      	ldrh	r3, [r3, #4]
 8002162:	f245 5210 	movw	r2, #21776	; 0x5510
 8002166:	4293      	cmp	r3, r2
 8002168:	d006      	beq.n	8002178 <LCD_Scan_Dir+0xcc>
 800216a:	4b7e      	ldr	r3, [pc, #504]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 800216c:	889b      	ldrh	r3, [r3, #4]
 800216e:	f641 1263 	movw	r2, #6499	; 0x1963
 8002172:	4293      	cmp	r3, r2
 8002174:	f040 8130 	bne.w	80023d8 <LCD_Scan_Dir+0x32c>
	{
		switch(dir)
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	2b07      	cmp	r3, #7
 800217c:	d835      	bhi.n	80021ea <LCD_Scan_Dir+0x13e>
 800217e:	a201      	add	r2, pc, #4	; (adr r2, 8002184 <LCD_Scan_Dir+0xd8>)
 8002180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002184:	080021eb 	.word	0x080021eb
 8002188:	080021a5 	.word	0x080021a5
 800218c:	080021af 	.word	0x080021af
 8002190:	080021b9 	.word	0x080021b9
 8002194:	080021c3 	.word	0x080021c3
 8002198:	080021cd 	.word	0x080021cd
 800219c:	080021d7 	.word	0x080021d7
 80021a0:	080021e1 	.word	0x080021e1
		{
			case L2R_U2D://,
				regval|=(0<<7)|(0<<6)|(0<<5); 
				break;
			case L2R_D2U://,
				regval|=(1<<7)|(0<<6)|(0<<5); 
 80021a4:	89fb      	ldrh	r3, [r7, #14]
 80021a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021aa:	81fb      	strh	r3, [r7, #14]
				break;
 80021ac:	e01d      	b.n	80021ea <LCD_Scan_Dir+0x13e>
			case R2L_U2D://,
				regval|=(0<<7)|(1<<6)|(0<<5); 
 80021ae:	89fb      	ldrh	r3, [r7, #14]
 80021b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021b4:	81fb      	strh	r3, [r7, #14]
				break;
 80021b6:	e018      	b.n	80021ea <LCD_Scan_Dir+0x13e>
			case R2L_D2U://,
				regval|=(1<<7)|(1<<6)|(0<<5); 
 80021b8:	89fb      	ldrh	r3, [r7, #14]
 80021ba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80021be:	81fb      	strh	r3, [r7, #14]
				break;	 
 80021c0:	e013      	b.n	80021ea <LCD_Scan_Dir+0x13e>
			case U2D_L2R://,
				regval|=(0<<7)|(0<<6)|(1<<5); 
 80021c2:	89fb      	ldrh	r3, [r7, #14]
 80021c4:	f043 0320 	orr.w	r3, r3, #32
 80021c8:	81fb      	strh	r3, [r7, #14]
				break;
 80021ca:	e00e      	b.n	80021ea <LCD_Scan_Dir+0x13e>
			case U2D_R2L://,
				regval|=(0<<7)|(1<<6)|(1<<5); 
 80021cc:	89fb      	ldrh	r3, [r7, #14]
 80021ce:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80021d2:	81fb      	strh	r3, [r7, #14]
				break;
 80021d4:	e009      	b.n	80021ea <LCD_Scan_Dir+0x13e>
			case D2U_L2R://,
				regval|=(1<<7)|(0<<6)|(1<<5); 
 80021d6:	89fb      	ldrh	r3, [r7, #14]
 80021d8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80021dc:	81fb      	strh	r3, [r7, #14]
				break;
 80021de:	e004      	b.n	80021ea <LCD_Scan_Dir+0x13e>
			case D2U_R2L://,
				regval|=(1<<7)|(1<<6)|(1<<5); 
 80021e0:	89fb      	ldrh	r3, [r7, #14]
 80021e2:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80021e6:	81fb      	strh	r3, [r7, #14]
				break;	 
 80021e8:	bf00      	nop
		}
		if(lcddev.id==0X5510)dirreg=0X3600;
 80021ea:	4b5e      	ldr	r3, [pc, #376]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80021ec:	889b      	ldrh	r3, [r3, #4]
 80021ee:	f245 5210 	movw	r2, #21776	; 0x5510
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d103      	bne.n	80021fe <LCD_Scan_Dir+0x152>
 80021f6:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80021fa:	81bb      	strh	r3, [r7, #12]
 80021fc:	e001      	b.n	8002202 <LCD_Scan_Dir+0x156>
		else dirreg=0X36;
 80021fe:	2336      	movs	r3, #54	; 0x36
 8002200:	81bb      	strh	r3, [r7, #12]
 		if((lcddev.id!=0X5310)&&(lcddev.id!=0X5510)&&(lcddev.id!=0X1963))regval|=0X08;//5310/5510/1963BGR
 8002202:	4b58      	ldr	r3, [pc, #352]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002204:	889b      	ldrh	r3, [r3, #4]
 8002206:	f245 3210 	movw	r2, #21264	; 0x5310
 800220a:	4293      	cmp	r3, r2
 800220c:	d00f      	beq.n	800222e <LCD_Scan_Dir+0x182>
 800220e:	4b55      	ldr	r3, [pc, #340]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002210:	889b      	ldrh	r3, [r3, #4]
 8002212:	f245 5210 	movw	r2, #21776	; 0x5510
 8002216:	4293      	cmp	r3, r2
 8002218:	d009      	beq.n	800222e <LCD_Scan_Dir+0x182>
 800221a:	4b52      	ldr	r3, [pc, #328]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 800221c:	889b      	ldrh	r3, [r3, #4]
 800221e:	f641 1263 	movw	r2, #6499	; 0x1963
 8002222:	4293      	cmp	r3, r2
 8002224:	d003      	beq.n	800222e <LCD_Scan_Dir+0x182>
 8002226:	89fb      	ldrh	r3, [r7, #14]
 8002228:	f043 0308 	orr.w	r3, r3, #8
 800222c:	81fb      	strh	r3, [r7, #14]
 		LCD_WriteReg(dirreg,regval);
 800222e:	89fa      	ldrh	r2, [r7, #14]
 8002230:	89bb      	ldrh	r3, [r7, #12]
 8002232:	4611      	mov	r1, r2
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff fe31 	bl	8001e9c <LCD_WriteReg>
		if(lcddev.id!=0X1963)//1963
 800223a:	4b4a      	ldr	r3, [pc, #296]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 800223c:	889b      	ldrh	r3, [r3, #4]
 800223e:	f641 1263 	movw	r2, #6499	; 0x1963
 8002242:	4293      	cmp	r3, r2
 8002244:	d025      	beq.n	8002292 <LCD_Scan_Dir+0x1e6>
		{
			if(regval&0X20)
 8002246:	89fb      	ldrh	r3, [r7, #14]
 8002248:	f003 0320 	and.w	r3, r3, #32
 800224c:	2b00      	cmp	r3, #0
 800224e:	d010      	beq.n	8002272 <LCD_Scan_Dir+0x1c6>
			{
				if(lcddev.width<lcddev.height)//X,Y
 8002250:	4b44      	ldr	r3, [pc, #272]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002252:	881a      	ldrh	r2, [r3, #0]
 8002254:	4b43      	ldr	r3, [pc, #268]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002256:	885b      	ldrh	r3, [r3, #2]
 8002258:	429a      	cmp	r2, r3
 800225a:	d21a      	bcs.n	8002292 <LCD_Scan_Dir+0x1e6>
				{
					temp=lcddev.width;
 800225c:	4b41      	ldr	r3, [pc, #260]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 800225e:	881b      	ldrh	r3, [r3, #0]
 8002260:	817b      	strh	r3, [r7, #10]
					lcddev.width=lcddev.height;
 8002262:	4b40      	ldr	r3, [pc, #256]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002264:	885a      	ldrh	r2, [r3, #2]
 8002266:	4b3f      	ldr	r3, [pc, #252]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002268:	801a      	strh	r2, [r3, #0]
					lcddev.height=temp;
 800226a:	4a3e      	ldr	r2, [pc, #248]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 800226c:	897b      	ldrh	r3, [r7, #10]
 800226e:	8053      	strh	r3, [r2, #2]
 8002270:	e00f      	b.n	8002292 <LCD_Scan_Dir+0x1e6>
				}
			}else  
			{
				if(lcddev.width>lcddev.height)//X,Y
 8002272:	4b3c      	ldr	r3, [pc, #240]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002274:	881a      	ldrh	r2, [r3, #0]
 8002276:	4b3b      	ldr	r3, [pc, #236]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002278:	885b      	ldrh	r3, [r3, #2]
 800227a:	429a      	cmp	r2, r3
 800227c:	d909      	bls.n	8002292 <LCD_Scan_Dir+0x1e6>
				{
					temp=lcddev.width;
 800227e:	4b39      	ldr	r3, [pc, #228]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002280:	881b      	ldrh	r3, [r3, #0]
 8002282:	817b      	strh	r3, [r7, #10]
					lcddev.width=lcddev.height;
 8002284:	4b37      	ldr	r3, [pc, #220]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002286:	885a      	ldrh	r2, [r3, #2]
 8002288:	4b36      	ldr	r3, [pc, #216]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 800228a:	801a      	strh	r2, [r3, #0]
					lcddev.height=temp;
 800228c:	4a35      	ldr	r2, [pc, #212]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 800228e:	897b      	ldrh	r3, [r7, #10]
 8002290:	8053      	strh	r3, [r2, #2]
				}
			}  
		}
		if(lcddev.id==0X5510)
 8002292:	4b34      	ldr	r3, [pc, #208]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002294:	889b      	ldrh	r3, [r3, #4]
 8002296:	f245 5210 	movw	r2, #21776	; 0x5510
 800229a:	4293      	cmp	r3, r2
 800229c:	d164      	bne.n	8002368 <LCD_Scan_Dir+0x2bc>
		{
			LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(0); 
 800229e:	4b31      	ldr	r3, [pc, #196]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80022a0:	895b      	ldrh	r3, [r3, #10]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff fdc0 	bl	8001e28 <LCD_WR_REG>
 80022a8:	2000      	movs	r0, #0
 80022aa:	f7ff fdd1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(0); 
 80022ae:	4b2d      	ldr	r3, [pc, #180]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80022b0:	895b      	ldrh	r3, [r3, #10]
 80022b2:	3301      	adds	r3, #1
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff fdb6 	bl	8001e28 <LCD_WR_REG>
 80022bc:	2000      	movs	r0, #0
 80022be:	f7ff fdc7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+2);LCD_WR_DATA((lcddev.width-1)>>8); 
 80022c2:	4b28      	ldr	r3, [pc, #160]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80022c4:	895b      	ldrh	r3, [r3, #10]
 80022c6:	3302      	adds	r3, #2
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff fdac 	bl	8001e28 <LCD_WR_REG>
 80022d0:	4b24      	ldr	r3, [pc, #144]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	3b01      	subs	r3, #1
 80022d6:	121b      	asrs	r3, r3, #8
 80022d8:	b29b      	uxth	r3, r3
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff fdb8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+3);LCD_WR_DATA((lcddev.width-1)&0XFF); 
 80022e0:	4b20      	ldr	r3, [pc, #128]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80022e2:	895b      	ldrh	r3, [r3, #10]
 80022e4:	3303      	adds	r3, #3
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff fd9d 	bl	8001e28 <LCD_WR_REG>
 80022ee:	4b1d      	ldr	r3, [pc, #116]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 80022f0:	881b      	ldrh	r3, [r3, #0]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7ff fda8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(0); 
 8002300:	4b18      	ldr	r3, [pc, #96]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002302:	899b      	ldrh	r3, [r3, #12]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff fd8f 	bl	8001e28 <LCD_WR_REG>
 800230a:	2000      	movs	r0, #0
 800230c:	f7ff fda0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(0); 
 8002310:	4b14      	ldr	r3, [pc, #80]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002312:	899b      	ldrh	r3, [r3, #12]
 8002314:	3301      	adds	r3, #1
 8002316:	b29b      	uxth	r3, r3
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fd85 	bl	8001e28 <LCD_WR_REG>
 800231e:	2000      	movs	r0, #0
 8002320:	f7ff fd96 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+2);LCD_WR_DATA((lcddev.height-1)>>8); 
 8002324:	4b0f      	ldr	r3, [pc, #60]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002326:	899b      	ldrh	r3, [r3, #12]
 8002328:	3302      	adds	r3, #2
 800232a:	b29b      	uxth	r3, r3
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff fd7b 	bl	8001e28 <LCD_WR_REG>
 8002332:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002334:	885b      	ldrh	r3, [r3, #2]
 8002336:	3b01      	subs	r3, #1
 8002338:	121b      	asrs	r3, r3, #8
 800233a:	b29b      	uxth	r3, r3
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff fd87 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+3);LCD_WR_DATA((lcddev.height-1)&0XFF);
 8002342:	4b08      	ldr	r3, [pc, #32]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002344:	899b      	ldrh	r3, [r3, #12]
 8002346:	3303      	adds	r3, #3
 8002348:	b29b      	uxth	r3, r3
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff fd6c 	bl	8001e28 <LCD_WR_REG>
 8002350:	4b04      	ldr	r3, [pc, #16]	; (8002364 <LCD_Scan_Dir+0x2b8>)
 8002352:	885b      	ldrh	r3, [r3, #2]
 8002354:	3b01      	subs	r3, #1
 8002356:	b29b      	uxth	r3, r3
 8002358:	b2db      	uxtb	r3, r3
 800235a:	b29b      	uxth	r3, r3
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff fd77 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd); 
			LCD_WR_DATA(0);LCD_WR_DATA(0);
			LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF);  
		}
  	} 
}     
 8002362:	e039      	b.n	80023d8 <LCD_Scan_Dir+0x32c>
 8002364:	20022b80 	.word	0x20022b80
			LCD_WR_REG(lcddev.setxcmd); 
 8002368:	4b1d      	ldr	r3, [pc, #116]	; (80023e0 <LCD_Scan_Dir+0x334>)
 800236a:	895b      	ldrh	r3, [r3, #10]
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff fd5b 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 8002372:	2000      	movs	r0, #0
 8002374:	f7ff fd6c 	bl	8001e50 <LCD_WR_DATA>
 8002378:	2000      	movs	r0, #0
 800237a:	f7ff fd69 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.width-1)>>8);LCD_WR_DATA((lcddev.width-1)&0XFF);
 800237e:	4b18      	ldr	r3, [pc, #96]	; (80023e0 <LCD_Scan_Dir+0x334>)
 8002380:	881b      	ldrh	r3, [r3, #0]
 8002382:	3b01      	subs	r3, #1
 8002384:	121b      	asrs	r3, r3, #8
 8002386:	b29b      	uxth	r3, r3
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff fd61 	bl	8001e50 <LCD_WR_DATA>
 800238e:	4b14      	ldr	r3, [pc, #80]	; (80023e0 <LCD_Scan_Dir+0x334>)
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	3b01      	subs	r3, #1
 8002394:	b29b      	uxth	r3, r3
 8002396:	b2db      	uxtb	r3, r3
 8002398:	b29b      	uxth	r3, r3
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff fd58 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd); 
 80023a0:	4b0f      	ldr	r3, [pc, #60]	; (80023e0 <LCD_Scan_Dir+0x334>)
 80023a2:	899b      	ldrh	r3, [r3, #12]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff fd3f 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 80023aa:	2000      	movs	r0, #0
 80023ac:	f7ff fd50 	bl	8001e50 <LCD_WR_DATA>
 80023b0:	2000      	movs	r0, #0
 80023b2:	f7ff fd4d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF);  
 80023b6:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <LCD_Scan_Dir+0x334>)
 80023b8:	885b      	ldrh	r3, [r3, #2]
 80023ba:	3b01      	subs	r3, #1
 80023bc:	121b      	asrs	r3, r3, #8
 80023be:	b29b      	uxth	r3, r3
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff fd45 	bl	8001e50 <LCD_WR_DATA>
 80023c6:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <LCD_Scan_Dir+0x334>)
 80023c8:	885b      	ldrh	r3, [r3, #2]
 80023ca:	3b01      	subs	r3, #1
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff fd3c 	bl	8001e50 <LCD_WR_DATA>
}     
 80023d8:	bf00      	nop
 80023da:	3710      	adds	r7, #16
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	20022b80 	.word	0x20022b80

080023e4 <LCD_DrawPointcolor>:

//
//x,y:
//POINT_COLOR:
void LCD_DrawPointcolor(u16 x,u16 y,u16 color)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	80fb      	strh	r3, [r7, #6]
 80023ee:	460b      	mov	r3, r1
 80023f0:	80bb      	strh	r3, [r7, #4]
 80023f2:	4613      	mov	r3, r2
 80023f4:	807b      	strh	r3, [r7, #2]

		LCD_SetCursor(x,y);		//
 80023f6:	88ba      	ldrh	r2, [r7, #4]
 80023f8:	88fb      	ldrh	r3, [r7, #6]
 80023fa:	4611      	mov	r1, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff fd73 	bl	8001ee8 <LCD_SetCursor>
		LCD_WriteRAM_Prepare();	//GRAM
 8002402:	f7ff fd61 	bl	8001ec8 <LCD_WriteRAM_Prepare>
		LCD->LCD_RAM=color;
 8002406:	4a03      	ldr	r2, [pc, #12]	; (8002414 <LCD_DrawPointcolor+0x30>)
 8002408:	887b      	ldrh	r3, [r7, #2]
 800240a:	8053      	strh	r3, [r2, #2]
}
 800240c:	bf00      	nop
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	6007fffe 	.word	0x6007fffe

08002418 <LCD_Fast_DrawPoint>:
//
//x,y:
//color:
void LCD_Fast_DrawPoint(u16 x,u16 y,u32 color)
{	   
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	603a      	str	r2, [r7, #0]
 8002422:	80fb      	strh	r3, [r7, #6]
 8002424:	460b      	mov	r3, r1
 8002426:	80bb      	strh	r3, [r7, #4]
if(lcddev.id==0X9341||lcddev.id==0X5310)
 8002428:	4b5e      	ldr	r3, [pc, #376]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 800242a:	889b      	ldrh	r3, [r3, #4]
 800242c:	f249 3241 	movw	r2, #37697	; 0x9341
 8002430:	4293      	cmp	r3, r2
 8002432:	d005      	beq.n	8002440 <LCD_Fast_DrawPoint+0x28>
 8002434:	4b5b      	ldr	r3, [pc, #364]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 8002436:	889b      	ldrh	r3, [r3, #4]
 8002438:	f245 3210 	movw	r2, #21264	; 0x5310
 800243c:	4293      	cmp	r3, r2
 800243e:	d122      	bne.n	8002486 <LCD_Fast_DrawPoint+0x6e>
	{
		LCD_WR_REG(lcddev.setxcmd); 
 8002440:	4b58      	ldr	r3, [pc, #352]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 8002442:	895b      	ldrh	r3, [r3, #10]
 8002444:	4618      	mov	r0, r3
 8002446:	f7ff fcef 	bl	8001e28 <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);  			 
 800244a:	88fb      	ldrh	r3, [r7, #6]
 800244c:	0a1b      	lsrs	r3, r3, #8
 800244e:	b29b      	uxth	r3, r3
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff fcfd 	bl	8001e50 <LCD_WR_DATA>
 8002456:	88fb      	ldrh	r3, [r7, #6]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	b29b      	uxth	r3, r3
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff fcf7 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd); 
 8002462:	4b50      	ldr	r3, [pc, #320]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 8002464:	899b      	ldrh	r3, [r3, #12]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff fcde 	bl	8001e28 <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF); 		 	 
 800246c:	88bb      	ldrh	r3, [r7, #4]
 800246e:	0a1b      	lsrs	r3, r3, #8
 8002470:	b29b      	uxth	r3, r3
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff fcec 	bl	8001e50 <LCD_WR_DATA>
 8002478:	88bb      	ldrh	r3, [r7, #4]
 800247a:	b2db      	uxtb	r3, r3
 800247c:	b29b      	uxth	r3, r3
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff fce6 	bl	8001e50 <LCD_WR_DATA>
 8002484:	e081      	b.n	800258a <LCD_Fast_DrawPoint+0x172>
	}else if(lcddev.id==0X5510)
 8002486:	4b47      	ldr	r3, [pc, #284]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 8002488:	889b      	ldrh	r3, [r3, #4]
 800248a:	f245 5210 	movw	r2, #21776	; 0x5510
 800248e:	4293      	cmp	r3, r2
 8002490:	d130      	bne.n	80024f4 <LCD_Fast_DrawPoint+0xdc>
	{
		LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(x>>8);  
 8002492:	4b44      	ldr	r3, [pc, #272]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 8002494:	895b      	ldrh	r3, [r3, #10]
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff fcc6 	bl	8001e28 <LCD_WR_REG>
 800249c:	88fb      	ldrh	r3, [r7, #6]
 800249e:	0a1b      	lsrs	r3, r3, #8
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fcd4 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(x&0XFF);	  
 80024a8:	4b3e      	ldr	r3, [pc, #248]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 80024aa:	895b      	ldrh	r3, [r3, #10]
 80024ac:	3301      	adds	r3, #1
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fcb9 	bl	8001e28 <LCD_WR_REG>
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff fcc7 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(y>>8);  
 80024c2:	4b38      	ldr	r3, [pc, #224]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 80024c4:	899b      	ldrh	r3, [r3, #12]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fcae 	bl	8001e28 <LCD_WR_REG>
 80024cc:	88bb      	ldrh	r3, [r7, #4]
 80024ce:	0a1b      	lsrs	r3, r3, #8
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff fcbc 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(y&0XFF); 
 80024d8:	4b32      	ldr	r3, [pc, #200]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 80024da:	899b      	ldrh	r3, [r3, #12]
 80024dc:	3301      	adds	r3, #1
 80024de:	b29b      	uxth	r3, r3
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff fca1 	bl	8001e28 <LCD_WR_REG>
 80024e6:	88bb      	ldrh	r3, [r7, #4]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff fcaf 	bl	8001e50 <LCD_WR_DATA>
 80024f2:	e04a      	b.n	800258a <LCD_Fast_DrawPoint+0x172>
	}else if(lcddev.id==0X1963)
 80024f4:	4b2b      	ldr	r3, [pc, #172]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 80024f6:	889b      	ldrh	r3, [r3, #4]
 80024f8:	f641 1263 	movw	r2, #6499	; 0x1963
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d144      	bne.n	800258a <LCD_Fast_DrawPoint+0x172>
	{
		if(lcddev.dir==0)x=lcddev.width-1-x;
 8002500:	4b28      	ldr	r3, [pc, #160]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 8002502:	799b      	ldrb	r3, [r3, #6]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d106      	bne.n	8002516 <LCD_Fast_DrawPoint+0xfe>
 8002508:	4b26      	ldr	r3, [pc, #152]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 800250a:	881a      	ldrh	r2, [r3, #0]
 800250c:	88fb      	ldrh	r3, [r7, #6]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	b29b      	uxth	r3, r3
 8002512:	3b01      	subs	r3, #1
 8002514:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd); 
 8002516:	4b23      	ldr	r3, [pc, #140]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 8002518:	895b      	ldrh	r3, [r3, #10]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fc84 	bl	8001e28 <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF); 		
 8002520:	88fb      	ldrh	r3, [r7, #6]
 8002522:	0a1b      	lsrs	r3, r3, #8
 8002524:	b29b      	uxth	r3, r3
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff fc92 	bl	8001e50 <LCD_WR_DATA>
 800252c:	88fb      	ldrh	r3, [r7, #6]
 800252e:	b2db      	uxtb	r3, r3
 8002530:	b29b      	uxth	r3, r3
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff fc8c 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF); 		
 8002538:	88fb      	ldrh	r3, [r7, #6]
 800253a:	0a1b      	lsrs	r3, r3, #8
 800253c:	b29b      	uxth	r3, r3
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fc86 	bl	8001e50 <LCD_WR_DATA>
 8002544:	88fb      	ldrh	r3, [r7, #6]
 8002546:	b2db      	uxtb	r3, r3
 8002548:	b29b      	uxth	r3, r3
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff fc80 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd); 
 8002550:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 8002552:	899b      	ldrh	r3, [r3, #12]
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff fc67 	bl	8001e28 <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF); 		
 800255a:	88bb      	ldrh	r3, [r7, #4]
 800255c:	0a1b      	lsrs	r3, r3, #8
 800255e:	b29b      	uxth	r3, r3
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff fc75 	bl	8001e50 <LCD_WR_DATA>
 8002566:	88bb      	ldrh	r3, [r7, #4]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	b29b      	uxth	r3, r3
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff fc6f 	bl	8001e50 <LCD_WR_DATA>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF); 		
 8002572:	88bb      	ldrh	r3, [r7, #4]
 8002574:	0a1b      	lsrs	r3, r3, #8
 8002576:	b29b      	uxth	r3, r3
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff fc69 	bl	8001e50 <LCD_WR_DATA>
 800257e:	88bb      	ldrh	r3, [r7, #4]
 8002580:	b2db      	uxtb	r3, r3
 8002582:	b29b      	uxth	r3, r3
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff fc63 	bl	8001e50 <LCD_WR_DATA>
	}		 
	LCD->LCD_REG=lcddev.wramcmd; 
 800258a:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <LCD_Fast_DrawPoint+0x190>)
 800258c:	4a05      	ldr	r2, [pc, #20]	; (80025a4 <LCD_Fast_DrawPoint+0x18c>)
 800258e:	8912      	ldrh	r2, [r2, #8]
 8002590:	801a      	strh	r2, [r3, #0]
	LCD->LCD_RAM=color; 
 8002592:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <LCD_Fast_DrawPoint+0x190>)
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	b292      	uxth	r2, r2
 8002598:	805a      	strh	r2, [r3, #2]
}	 
 800259a:	bf00      	nop
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20022b80 	.word	0x20022b80
 80025a8:	6007fffe 	.word	0x6007fffe
 80025ac:	00000000 	.word	0x00000000

080025b0 <LCD_SSD_BackLightSet>:
//SSD1963 
//pwm:,0~100..
void LCD_SSD_BackLightSet(u8 pwm)
{	
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	71fb      	strb	r3, [r7, #7]
	LCD_WR_REG(0xBE);	//PWM
 80025ba:	20be      	movs	r0, #190	; 0xbe
 80025bc:	f7ff fc34 	bl	8001e28 <LCD_WR_REG>
	LCD_WR_DATA(0x05);	//1PWM
 80025c0:	2005      	movs	r0, #5
 80025c2:	f7ff fc45 	bl	8001e50 <LCD_WR_DATA>
	LCD_WR_DATA(pwm*2.55);//2PWM
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fd ffbb 	bl	8000544 <__aeabi_i2d>
 80025ce:	a310      	add	r3, pc, #64	; (adr r3, 8002610 <LCD_SSD_BackLightSet+0x60>)
 80025d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d4:	f7fe f820 	bl	8000618 <__aeabi_dmul>
 80025d8:	4602      	mov	r2, r0
 80025da:	460b      	mov	r3, r1
 80025dc:	4610      	mov	r0, r2
 80025de:	4619      	mov	r1, r3
 80025e0:	f7fe faf2 	bl	8000bc8 <__aeabi_d2uiz>
 80025e4:	4603      	mov	r3, r0
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff fc31 	bl	8001e50 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);	//3C
 80025ee:	2001      	movs	r0, #1
 80025f0:	f7ff fc2e 	bl	8001e50 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF);	//4D
 80025f4:	20ff      	movs	r0, #255	; 0xff
 80025f6:	f7ff fc2b 	bl	8001e50 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);	//5E
 80025fa:	2000      	movs	r0, #0
 80025fc:	f7ff fc28 	bl	8001e50 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);	//6F
 8002600:	2000      	movs	r0, #0
 8002602:	f7ff fc25 	bl	8001e50 <LCD_WR_DATA>
}
 8002606:	bf00      	nop
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	66666666 	.word	0x66666666
 8002614:	40046666 	.word	0x40046666

08002618 <LCD_Display_Dir>:

//LCD
//dir:0,1,
void LCD_Display_Dir(u8 dir)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	71fb      	strb	r3, [r7, #7]
	lcddev.dir=dir;		///
 8002622:	4a64      	ldr	r2, [pc, #400]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	7193      	strb	r3, [r2, #6]
	if(dir==0)			//
 8002628:	79fb      	ldrb	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d15e      	bne.n	80026ec <LCD_Display_Dir+0xd4>
	{
		lcddev.width=240;
 800262e:	4b61      	ldr	r3, [pc, #388]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002630:	22f0      	movs	r2, #240	; 0xf0
 8002632:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8002634:	4b5f      	ldr	r3, [pc, #380]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002636:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800263a:	805a      	strh	r2, [r3, #2]
		if(lcddev.id==0X9341||lcddev.id==0X5310)
 800263c:	4b5d      	ldr	r3, [pc, #372]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800263e:	889b      	ldrh	r3, [r3, #4]
 8002640:	f249 3241 	movw	r2, #37697	; 0x9341
 8002644:	4293      	cmp	r3, r2
 8002646:	d005      	beq.n	8002654 <LCD_Display_Dir+0x3c>
 8002648:	4b5a      	ldr	r3, [pc, #360]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800264a:	889b      	ldrh	r3, [r3, #4]
 800264c:	f245 3210 	movw	r2, #21264	; 0x5310
 8002650:	4293      	cmp	r3, r2
 8002652:	d118      	bne.n	8002686 <LCD_Display_Dir+0x6e>
		{
			lcddev.wramcmd=0X2C;
 8002654:	4b57      	ldr	r3, [pc, #348]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002656:	222c      	movs	r2, #44	; 0x2c
 8002658:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A;
 800265a:	4b56      	ldr	r3, [pc, #344]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800265c:	222a      	movs	r2, #42	; 0x2a
 800265e:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;  	 
 8002660:	4b54      	ldr	r3, [pc, #336]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002662:	222b      	movs	r2, #43	; 0x2b
 8002664:	819a      	strh	r2, [r3, #12]
			if(lcddev.id==0X5310)
 8002666:	4b53      	ldr	r3, [pc, #332]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002668:	889b      	ldrh	r3, [r3, #4]
 800266a:	f245 3210 	movw	r2, #21264	; 0x5310
 800266e:	4293      	cmp	r3, r2
 8002670:	f040 8099 	bne.w	80027a6 <LCD_Display_Dir+0x18e>
			{
				lcddev.width=320;
 8002674:	4b4f      	ldr	r3, [pc, #316]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002676:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800267a:	801a      	strh	r2, [r3, #0]
				lcddev.height=480;
 800267c:	4b4d      	ldr	r3, [pc, #308]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800267e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002682:	805a      	strh	r2, [r3, #2]
			if(lcddev.id==0X5310)
 8002684:	e08f      	b.n	80027a6 <LCD_Display_Dir+0x18e>
			}
		}else if(lcddev.id==0x5510)
 8002686:	4b4b      	ldr	r3, [pc, #300]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002688:	889b      	ldrh	r3, [r3, #4]
 800268a:	f245 5210 	movw	r2, #21776	; 0x5510
 800268e:	4293      	cmp	r3, r2
 8002690:	d114      	bne.n	80026bc <LCD_Display_Dir+0xa4>
		{
			lcddev.wramcmd=0X2C00;
 8002692:	4b48      	ldr	r3, [pc, #288]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002694:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8002698:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A00;
 800269a:	4b46      	ldr	r3, [pc, #280]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800269c:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 80026a0:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B00; 
 80026a2:	4b44      	ldr	r3, [pc, #272]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026a4:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 80026a8:	819a      	strh	r2, [r3, #12]
			lcddev.width=480;
 80026aa:	4b42      	ldr	r3, [pc, #264]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026ac:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80026b0:	801a      	strh	r2, [r3, #0]
			lcddev.height=800;
 80026b2:	4b40      	ldr	r3, [pc, #256]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026b4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80026b8:	805a      	strh	r2, [r3, #2]
 80026ba:	e074      	b.n	80027a6 <LCD_Display_Dir+0x18e>
		}else if(lcddev.id==0X1963)
 80026bc:	4b3d      	ldr	r3, [pc, #244]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026be:	889b      	ldrh	r3, [r3, #4]
 80026c0:	f641 1263 	movw	r2, #6499	; 0x1963
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d16e      	bne.n	80027a6 <LCD_Display_Dir+0x18e>
		{
			lcddev.wramcmd=0X2C;	//GRAM
 80026c8:	4b3a      	ldr	r3, [pc, #232]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026ca:	222c      	movs	r2, #44	; 0x2c
 80026cc:	811a      	strh	r2, [r3, #8]
			lcddev.setxcmd=0X2B;	//X
 80026ce:	4b39      	ldr	r3, [pc, #228]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026d0:	222b      	movs	r2, #43	; 0x2b
 80026d2:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2A;	//Y
 80026d4:	4b37      	ldr	r3, [pc, #220]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026d6:	222a      	movs	r2, #42	; 0x2a
 80026d8:	819a      	strh	r2, [r3, #12]
			lcddev.width=480;		//480
 80026da:	4b36      	ldr	r3, [pc, #216]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026dc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80026e0:	801a      	strh	r2, [r3, #0]
			lcddev.height=800;		//800
 80026e2:	4b34      	ldr	r3, [pc, #208]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026e4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80026e8:	805a      	strh	r2, [r3, #2]
 80026ea:	e05c      	b.n	80027a6 <LCD_Display_Dir+0x18e>
		}
	}else 				//
	{	  				 
		lcddev.width=320;
 80026ec:	4b31      	ldr	r3, [pc, #196]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026ee:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80026f2:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 80026f4:	4b2f      	ldr	r3, [pc, #188]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026f6:	22f0      	movs	r2, #240	; 0xf0
 80026f8:	805a      	strh	r2, [r3, #2]
		if(lcddev.id==0X9341||lcddev.id==0X5310)
 80026fa:	4b2e      	ldr	r3, [pc, #184]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80026fc:	889b      	ldrh	r3, [r3, #4]
 80026fe:	f249 3241 	movw	r2, #37697	; 0x9341
 8002702:	4293      	cmp	r3, r2
 8002704:	d005      	beq.n	8002712 <LCD_Display_Dir+0xfa>
 8002706:	4b2b      	ldr	r3, [pc, #172]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002708:	889b      	ldrh	r3, [r3, #4]
 800270a:	f245 3210 	movw	r2, #21264	; 0x5310
 800270e:	4293      	cmp	r3, r2
 8002710:	d109      	bne.n	8002726 <LCD_Display_Dir+0x10e>
		{
			lcddev.wramcmd=0X2C;
 8002712:	4b28      	ldr	r3, [pc, #160]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002714:	222c      	movs	r2, #44	; 0x2c
 8002716:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A;
 8002718:	4b26      	ldr	r3, [pc, #152]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800271a:	222a      	movs	r2, #42	; 0x2a
 800271c:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;  	 
 800271e:	4b25      	ldr	r3, [pc, #148]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002720:	222b      	movs	r2, #43	; 0x2b
 8002722:	819a      	strh	r2, [r3, #12]
 8002724:	e031      	b.n	800278a <LCD_Display_Dir+0x172>
		}else if(lcddev.id==0x5510)
 8002726:	4b23      	ldr	r3, [pc, #140]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002728:	889b      	ldrh	r3, [r3, #4]
 800272a:	f245 5210 	movw	r2, #21776	; 0x5510
 800272e:	4293      	cmp	r3, r2
 8002730:	d114      	bne.n	800275c <LCD_Display_Dir+0x144>
		{
			lcddev.wramcmd=0X2C00;
 8002732:	4b20      	ldr	r3, [pc, #128]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002734:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8002738:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A00;
 800273a:	4b1e      	ldr	r3, [pc, #120]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800273c:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8002740:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B00; 
 8002742:	4b1c      	ldr	r3, [pc, #112]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002744:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8002748:	819a      	strh	r2, [r3, #12]
			lcddev.width=800;
 800274a:	4b1a      	ldr	r3, [pc, #104]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800274c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002750:	801a      	strh	r2, [r3, #0]
			lcddev.height=480;
 8002752:	4b18      	ldr	r3, [pc, #96]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002754:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002758:	805a      	strh	r2, [r3, #2]
 800275a:	e016      	b.n	800278a <LCD_Display_Dir+0x172>
		}else if(lcddev.id==0X1963)
 800275c:	4b15      	ldr	r3, [pc, #84]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800275e:	889b      	ldrh	r3, [r3, #4]
 8002760:	f641 1263 	movw	r2, #6499	; 0x1963
 8002764:	4293      	cmp	r3, r2
 8002766:	d110      	bne.n	800278a <LCD_Display_Dir+0x172>
		{
			lcddev.wramcmd=0X2C;	//GRAM
 8002768:	4b12      	ldr	r3, [pc, #72]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800276a:	222c      	movs	r2, #44	; 0x2c
 800276c:	811a      	strh	r2, [r3, #8]
			lcddev.setxcmd=0X2A;	//X
 800276e:	4b11      	ldr	r3, [pc, #68]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002770:	222a      	movs	r2, #42	; 0x2a
 8002772:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;	//Y
 8002774:	4b0f      	ldr	r3, [pc, #60]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002776:	222b      	movs	r2, #43	; 0x2b
 8002778:	819a      	strh	r2, [r3, #12]
			lcddev.width=800;		//800
 800277a:	4b0e      	ldr	r3, [pc, #56]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800277c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002780:	801a      	strh	r2, [r3, #0]
			lcddev.height=480;		//480
 8002782:	4b0c      	ldr	r3, [pc, #48]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002784:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002788:	805a      	strh	r2, [r3, #2]
		}
		if(lcddev.id==0X5310)
 800278a:	4b0a      	ldr	r3, [pc, #40]	; (80027b4 <LCD_Display_Dir+0x19c>)
 800278c:	889b      	ldrh	r3, [r3, #4]
 800278e:	f245 3210 	movw	r2, #21264	; 0x5310
 8002792:	4293      	cmp	r3, r2
 8002794:	d107      	bne.n	80027a6 <LCD_Display_Dir+0x18e>
		{ 	 
			lcddev.width=480;
 8002796:	4b07      	ldr	r3, [pc, #28]	; (80027b4 <LCD_Display_Dir+0x19c>)
 8002798:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800279c:	801a      	strh	r2, [r3, #0]
			lcddev.height=320; 			
 800279e:	4b05      	ldr	r3, [pc, #20]	; (80027b4 <LCD_Display_Dir+0x19c>)
 80027a0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80027a4:	805a      	strh	r2, [r3, #2]
		}
	} 
	LCD_Scan_Dir(DFT_SCAN_DIR);	//
 80027a6:	2003      	movs	r0, #3
 80027a8:	f7ff fc80 	bl	80020ac <LCD_Scan_Dir>
}	 
 80027ac:	bf00      	nop
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	20022b80 	.word	0x20022b80

080027b8 <LCD_Init>:
	} 
}
//lcd
//LCD(.c)
void LCD_Init(void)
{ 	 //
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
	//bank1NE1~4,BCR+TCR
	//NE1 BTCR[0],[1]
	FMC_Bank1->BTCR[0]=0X00000000;
 80027bc:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80027c0:	2200      	movs	r2, #0
 80027c2:	601a      	str	r2, [r3, #0]
	FMC_Bank1->BTCR[1]=0X00000000;
 80027c4:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80027c8:	2200      	movs	r2, #0
 80027ca:	605a      	str	r2, [r3, #4]
	FMC_Bank1E->BWTR[0]=0X00000000;
 80027cc:	4b89      	ldr	r3, [pc, #548]	; (80029f4 <LCD_Init+0x23c>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]
	//BCR	
	FMC_Bank1->BTCR[0]|=1<<12;		//
 80027d2:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80027dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027e0:	6013      	str	r3, [r2, #0]
	FMC_Bank1->BTCR[0]|=1<<14;		//
 80027e2:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80027ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027f0:	6013      	str	r3, [r2, #0]
	FMC_Bank1->BTCR[0]|=1<<4; 		//16bit
 80027f2:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80027fc:	f043 0310 	orr.w	r3, r3, #16
 8002800:	6013      	str	r3, [r2, #0]
	//BTR
	//
	FMC_Bank1->BTCR[1]|=0<<28;		//A
 8002802:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002806:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	6053      	str	r3, [r2, #4]
	FMC_Bank1->BTCR[1]|=0XF<<0; 	//(ADDSET)15HCLK 1/192M=5.2ns*15=78ns
 800280e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002818:	f043 030f 	orr.w	r3, r3, #15
 800281c:	6053      	str	r3, [r2, #4]
	//IC,
	FMC_Bank1->BTCR[1]|=70<<8;  	//(DATAST)60HCLK	=5.2*70=360ns
 800281e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002828:	f443 438c 	orr.w	r3, r3, #17920	; 0x4600
 800282c:	6053      	str	r3, [r2, #4]
	//
	FMC_Bank1E->BWTR[0]|=0<<28; 	//A
 800282e:	4b71      	ldr	r3, [pc, #452]	; (80029f4 <LCD_Init+0x23c>)
 8002830:	4a70      	ldr	r2, [pc, #448]	; (80029f4 <LCD_Init+0x23c>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6013      	str	r3, [r2, #0]
	FMC_Bank1E->BWTR[0]|=15<<0;		//(ADDSET)15HCLK=78ns
 8002836:	4b6f      	ldr	r3, [pc, #444]	; (80029f4 <LCD_Init+0x23c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a6e      	ldr	r2, [pc, #440]	; (80029f4 <LCD_Init+0x23c>)
 800283c:	f043 030f 	orr.w	r3, r3, #15
 8002840:	6013      	str	r3, [r2, #0]
	//10HCLKHCLK=192M,IC50ns
	FMC_Bank1E->BWTR[0]|=15<<8; 	//(DATAST)5.2ns*15HCLK=78ns
 8002842:	4b6c      	ldr	r3, [pc, #432]	; (80029f4 <LCD_Init+0x23c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a6b      	ldr	r2, [pc, #428]	; (80029f4 <LCD_Init+0x23c>)
 8002848:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 800284c:	6013      	str	r3, [r2, #0]
	//BANK1,1
	FMC_Bank1->BTCR[0]|=1<<0;		//BANK11
 800284e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002858:	f043 0301 	orr.w	r3, r3, #1
 800285c:	6013      	str	r3, [r2, #0]
			osDelay(100);
 800285e:	2064      	movs	r0, #100	; 0x64
 8002860:	f00b f8db 	bl	800da1a <osDelay>
	printf("\r\n LCD Init_start\r\n"); //LCD Init_start
 8002864:	4864      	ldr	r0, [pc, #400]	; (80029f8 <LCD_Init+0x240>)
 8002866:	f01e fb0f 	bl	8020e88 <puts>
		//9341 ID
		LCD_WR_REG(0XD3);				   
 800286a:	20d3      	movs	r0, #211	; 0xd3
 800286c:	f7ff fadc 	bl	8001e28 <LCD_WR_REG>
		lcddev.id=LCD_RD_DATA();	//dummy read 	
 8002870:	f7ff fb02 	bl	8001e78 <LCD_RD_DATA>
 8002874:	4603      	mov	r3, r0
 8002876:	461a      	mov	r2, r3
 8002878:	4b60      	ldr	r3, [pc, #384]	; (80029fc <LCD_Init+0x244>)
 800287a:	809a      	strh	r2, [r3, #4]
		lcddev.id=LCD_RD_DATA();	//0X00
 800287c:	f7ff fafc 	bl	8001e78 <LCD_RD_DATA>
 8002880:	4603      	mov	r3, r0
 8002882:	461a      	mov	r2, r3
 8002884:	4b5d      	ldr	r3, [pc, #372]	; (80029fc <LCD_Init+0x244>)
 8002886:	809a      	strh	r2, [r3, #4]
		lcddev.id=LCD_RD_DATA();   	//93
 8002888:	f7ff faf6 	bl	8001e78 <LCD_RD_DATA>
 800288c:	4603      	mov	r3, r0
 800288e:	461a      	mov	r2, r3
 8002890:	4b5a      	ldr	r3, [pc, #360]	; (80029fc <LCD_Init+0x244>)
 8002892:	809a      	strh	r2, [r3, #4]
		lcddev.id<<=8;
 8002894:	4b59      	ldr	r3, [pc, #356]	; (80029fc <LCD_Init+0x244>)
 8002896:	889b      	ldrh	r3, [r3, #4]
 8002898:	021b      	lsls	r3, r3, #8
 800289a:	b29a      	uxth	r2, r3
 800289c:	4b57      	ldr	r3, [pc, #348]	; (80029fc <LCD_Init+0x244>)
 800289e:	809a      	strh	r2, [r3, #4]
		lcddev.id|=LCD_RD_DATA();  	//41
 80028a0:	f7ff faea 	bl	8001e78 <LCD_RD_DATA>
 80028a4:	4603      	mov	r3, r0
 80028a6:	461a      	mov	r2, r3
 80028a8:	4b54      	ldr	r3, [pc, #336]	; (80029fc <LCD_Init+0x244>)
 80028aa:	889b      	ldrh	r3, [r3, #4]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	4b52      	ldr	r3, [pc, #328]	; (80029fc <LCD_Init+0x244>)
 80028b2:	809a      	strh	r2, [r3, #4]
		if(lcddev.id!=0X9341)		//9341,NT35310
 80028b4:	4b51      	ldr	r3, [pc, #324]	; (80029fc <LCD_Init+0x244>)
 80028b6:	889b      	ldrh	r3, [r3, #4]
 80028b8:	f249 3241 	movw	r2, #37697	; 0x9341
 80028bc:	4293      	cmp	r3, r2
 80028be:	f000 808b 	beq.w	80029d8 <LCD_Init+0x220>
		{	 
			LCD_WR_REG(0XD4);				   
 80028c2:	20d4      	movs	r0, #212	; 0xd4
 80028c4:	f7ff fab0 	bl	8001e28 <LCD_WR_REG>
			lcddev.id=LCD_RD_DATA();//dummy read  
 80028c8:	f7ff fad6 	bl	8001e78 <LCD_RD_DATA>
 80028cc:	4603      	mov	r3, r0
 80028ce:	461a      	mov	r2, r3
 80028d0:	4b4a      	ldr	r3, [pc, #296]	; (80029fc <LCD_Init+0x244>)
 80028d2:	809a      	strh	r2, [r3, #4]
			lcddev.id=LCD_RD_DATA();//0X01
 80028d4:	f7ff fad0 	bl	8001e78 <LCD_RD_DATA>
 80028d8:	4603      	mov	r3, r0
 80028da:	461a      	mov	r2, r3
 80028dc:	4b47      	ldr	r3, [pc, #284]	; (80029fc <LCD_Init+0x244>)
 80028de:	809a      	strh	r2, [r3, #4]
			lcddev.id=LCD_RD_DATA();//0X53
 80028e0:	f7ff faca 	bl	8001e78 <LCD_RD_DATA>
 80028e4:	4603      	mov	r3, r0
 80028e6:	461a      	mov	r2, r3
 80028e8:	4b44      	ldr	r3, [pc, #272]	; (80029fc <LCD_Init+0x244>)
 80028ea:	809a      	strh	r2, [r3, #4]
			lcddev.id<<=8;	 
 80028ec:	4b43      	ldr	r3, [pc, #268]	; (80029fc <LCD_Init+0x244>)
 80028ee:	889b      	ldrh	r3, [r3, #4]
 80028f0:	021b      	lsls	r3, r3, #8
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	4b41      	ldr	r3, [pc, #260]	; (80029fc <LCD_Init+0x244>)
 80028f6:	809a      	strh	r2, [r3, #4]
			lcddev.id|=LCD_RD_DATA();	//0X10
 80028f8:	f7ff fabe 	bl	8001e78 <LCD_RD_DATA>
 80028fc:	4603      	mov	r3, r0
 80028fe:	461a      	mov	r2, r3
 8002900:	4b3e      	ldr	r3, [pc, #248]	; (80029fc <LCD_Init+0x244>)
 8002902:	889b      	ldrh	r3, [r3, #4]
 8002904:	4313      	orrs	r3, r2
 8002906:	b29a      	uxth	r2, r3
 8002908:	4b3c      	ldr	r3, [pc, #240]	; (80029fc <LCD_Init+0x244>)
 800290a:	809a      	strh	r2, [r3, #4]
			if(lcddev.id!=0X5310)		//NT35310,NT35510
 800290c:	4b3b      	ldr	r3, [pc, #236]	; (80029fc <LCD_Init+0x244>)
 800290e:	889b      	ldrh	r3, [r3, #4]
 8002910:	f245 3210 	movw	r2, #21264	; 0x5310
 8002914:	4293      	cmp	r3, r2
 8002916:	d05f      	beq.n	80029d8 <LCD_Init+0x220>
			{
				LCD_WR_REG(0XDA00);	
 8002918:	f44f 405a 	mov.w	r0, #55808	; 0xda00
 800291c:	f7ff fa84 	bl	8001e28 <LCD_WR_REG>
				lcddev.id=LCD_RD_DATA();		//0X00
 8002920:	f7ff faaa 	bl	8001e78 <LCD_RD_DATA>
 8002924:	4603      	mov	r3, r0
 8002926:	461a      	mov	r2, r3
 8002928:	4b34      	ldr	r3, [pc, #208]	; (80029fc <LCD_Init+0x244>)
 800292a:	809a      	strh	r2, [r3, #4]
				LCD_WR_REG(0XDB00);	
 800292c:	f44f 405b 	mov.w	r0, #56064	; 0xdb00
 8002930:	f7ff fa7a 	bl	8001e28 <LCD_WR_REG>
				lcddev.id=LCD_RD_DATA();		//0X80
 8002934:	f7ff faa0 	bl	8001e78 <LCD_RD_DATA>
 8002938:	4603      	mov	r3, r0
 800293a:	461a      	mov	r2, r3
 800293c:	4b2f      	ldr	r3, [pc, #188]	; (80029fc <LCD_Init+0x244>)
 800293e:	809a      	strh	r2, [r3, #4]
				lcddev.id<<=8;	
 8002940:	4b2e      	ldr	r3, [pc, #184]	; (80029fc <LCD_Init+0x244>)
 8002942:	889b      	ldrh	r3, [r3, #4]
 8002944:	021b      	lsls	r3, r3, #8
 8002946:	b29a      	uxth	r2, r3
 8002948:	4b2c      	ldr	r3, [pc, #176]	; (80029fc <LCD_Init+0x244>)
 800294a:	809a      	strh	r2, [r3, #4]
				LCD_WR_REG(0XDC00);	
 800294c:	f44f 405c 	mov.w	r0, #56320	; 0xdc00
 8002950:	f7ff fa6a 	bl	8001e28 <LCD_WR_REG>
				lcddev.id|=LCD_RD_DATA();		//0X00
 8002954:	f7ff fa90 	bl	8001e78 <LCD_RD_DATA>
 8002958:	4603      	mov	r3, r0
 800295a:	461a      	mov	r2, r3
 800295c:	4b27      	ldr	r3, [pc, #156]	; (80029fc <LCD_Init+0x244>)
 800295e:	889b      	ldrh	r3, [r3, #4]
 8002960:	4313      	orrs	r3, r2
 8002962:	b29a      	uxth	r2, r3
 8002964:	4b25      	ldr	r3, [pc, #148]	; (80029fc <LCD_Init+0x244>)
 8002966:	809a      	strh	r2, [r3, #4]
				if(lcddev.id==0x8000)lcddev.id=0x5510;//NT35510ID8000H,,5510
 8002968:	4b24      	ldr	r3, [pc, #144]	; (80029fc <LCD_Init+0x244>)
 800296a:	889b      	ldrh	r3, [r3, #4]
 800296c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002970:	d103      	bne.n	800297a <LCD_Init+0x1c2>
 8002972:	4b22      	ldr	r3, [pc, #136]	; (80029fc <LCD_Init+0x244>)
 8002974:	f245 5210 	movw	r2, #21776	; 0x5510
 8002978:	809a      	strh	r2, [r3, #4]
				if(lcddev.id!=0X5510)			//NT5510,SSD1963
 800297a:	4b20      	ldr	r3, [pc, #128]	; (80029fc <LCD_Init+0x244>)
 800297c:	889b      	ldrh	r3, [r3, #4]
 800297e:	f245 5210 	movw	r2, #21776	; 0x5510
 8002982:	4293      	cmp	r3, r2
 8002984:	d028      	beq.n	80029d8 <LCD_Init+0x220>
				{
					LCD_WR_REG(0XA1);
 8002986:	20a1      	movs	r0, #161	; 0xa1
 8002988:	f7ff fa4e 	bl	8001e28 <LCD_WR_REG>
					lcddev.id=LCD_RD_DATA();
 800298c:	f7ff fa74 	bl	8001e78 <LCD_RD_DATA>
 8002990:	4603      	mov	r3, r0
 8002992:	461a      	mov	r2, r3
 8002994:	4b19      	ldr	r3, [pc, #100]	; (80029fc <LCD_Init+0x244>)
 8002996:	809a      	strh	r2, [r3, #4]
					lcddev.id=LCD_RD_DATA();	//0X57
 8002998:	f7ff fa6e 	bl	8001e78 <LCD_RD_DATA>
 800299c:	4603      	mov	r3, r0
 800299e:	461a      	mov	r2, r3
 80029a0:	4b16      	ldr	r3, [pc, #88]	; (80029fc <LCD_Init+0x244>)
 80029a2:	809a      	strh	r2, [r3, #4]
					lcddev.id<<=8;	 
 80029a4:	4b15      	ldr	r3, [pc, #84]	; (80029fc <LCD_Init+0x244>)
 80029a6:	889b      	ldrh	r3, [r3, #4]
 80029a8:	021b      	lsls	r3, r3, #8
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	4b13      	ldr	r3, [pc, #76]	; (80029fc <LCD_Init+0x244>)
 80029ae:	809a      	strh	r2, [r3, #4]
					lcddev.id|=LCD_RD_DATA();	//0X61
 80029b0:	f7ff fa62 	bl	8001e78 <LCD_RD_DATA>
 80029b4:	4603      	mov	r3, r0
 80029b6:	461a      	mov	r2, r3
 80029b8:	4b10      	ldr	r3, [pc, #64]	; (80029fc <LCD_Init+0x244>)
 80029ba:	889b      	ldrh	r3, [r3, #4]
 80029bc:	4313      	orrs	r3, r2
 80029be:	b29a      	uxth	r2, r3
 80029c0:	4b0e      	ldr	r3, [pc, #56]	; (80029fc <LCD_Init+0x244>)
 80029c2:	809a      	strh	r2, [r3, #4]
					if(lcddev.id==0X5761)lcddev.id=0X1963;//SSD1963ID5761H,,1963
 80029c4:	4b0d      	ldr	r3, [pc, #52]	; (80029fc <LCD_Init+0x244>)
 80029c6:	889b      	ldrh	r3, [r3, #4]
 80029c8:	f245 7261 	movw	r2, #22369	; 0x5761
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d103      	bne.n	80029d8 <LCD_Init+0x220>
 80029d0:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <LCD_Init+0x244>)
 80029d2:	f641 1263 	movw	r2, #6499	; 0x1963
 80029d6:	809a      	strh	r2, [r3, #4]
				} 
			}
		}   
		printf(" LCD ID:%x\r\n",lcddev.id); //LCD ID
 80029d8:	4b08      	ldr	r3, [pc, #32]	; (80029fc <LCD_Init+0x244>)
 80029da:	889b      	ldrh	r3, [r3, #4]
 80029dc:	4619      	mov	r1, r3
 80029de:	4808      	ldr	r0, [pc, #32]	; (8002a00 <LCD_Init+0x248>)
 80029e0:	f01e f9cc 	bl	8020d7c <iprintf>
		if(lcddev.id==0X9341)	//9341
 80029e4:	4b05      	ldr	r3, [pc, #20]	; (80029fc <LCD_Init+0x244>)
 80029e6:	889b      	ldrh	r3, [r3, #4]
 80029e8:	f249 3241 	movw	r2, #37697	; 0x9341
 80029ec:	4293      	cmp	r3, r2
 80029ee:	f040 811f 	bne.w	8002c30 <LCD_Init+0x478>
 80029f2:	e007      	b.n	8002a04 <LCD_Init+0x24c>
 80029f4:	a0000104 	.word	0xa0000104
 80029f8:	080234ec 	.word	0x080234ec
 80029fc:	20022b80 	.word	0x20022b80
 8002a00:	08023500 	.word	0x08023500
		{	 
			LCD_WR_REG(0xCF);  
 8002a04:	20cf      	movs	r0, #207	; 0xcf
 8002a06:	f7ff fa0f 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00); 
 8002a0a:	2000      	movs	r0, #0
 8002a0c:	f7ff fa20 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xC1); 
 8002a10:	20c1      	movs	r0, #193	; 0xc1
 8002a12:	f7ff fa1d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0X30); 
 8002a16:	2030      	movs	r0, #48	; 0x30
 8002a18:	f7ff fa1a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xED);  
 8002a1c:	20ed      	movs	r0, #237	; 0xed
 8002a1e:	f7ff fa03 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x64); 
 8002a22:	2064      	movs	r0, #100	; 0x64
 8002a24:	f7ff fa14 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x03); 
 8002a28:	2003      	movs	r0, #3
 8002a2a:	f7ff fa11 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0X12); 
 8002a2e:	2012      	movs	r0, #18
 8002a30:	f7ff fa0e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0X81); 
 8002a34:	2081      	movs	r0, #129	; 0x81
 8002a36:	f7ff fa0b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xE8);  
 8002a3a:	20e8      	movs	r0, #232	; 0xe8
 8002a3c:	f7ff f9f4 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x85); 
 8002a40:	2085      	movs	r0, #133	; 0x85
 8002a42:	f7ff fa05 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x10); 
 8002a46:	2010      	movs	r0, #16
 8002a48:	f7ff fa02 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x7A); 
 8002a4c:	207a      	movs	r0, #122	; 0x7a
 8002a4e:	f7ff f9ff 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xCB);  
 8002a52:	20cb      	movs	r0, #203	; 0xcb
 8002a54:	f7ff f9e8 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x39); 
 8002a58:	2039      	movs	r0, #57	; 0x39
 8002a5a:	f7ff f9f9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x2C); 
 8002a5e:	202c      	movs	r0, #44	; 0x2c
 8002a60:	f7ff f9f6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00); 
 8002a64:	2000      	movs	r0, #0
 8002a66:	f7ff f9f3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x34); 
 8002a6a:	2034      	movs	r0, #52	; 0x34
 8002a6c:	f7ff f9f0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x02); 
 8002a70:	2002      	movs	r0, #2
 8002a72:	f7ff f9ed 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xF7);  
 8002a76:	20f7      	movs	r0, #247	; 0xf7
 8002a78:	f7ff f9d6 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x20); 
 8002a7c:	2020      	movs	r0, #32
 8002a7e:	f7ff f9e7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xEA);  
 8002a82:	20ea      	movs	r0, #234	; 0xea
 8002a84:	f7ff f9d0 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00); 
 8002a88:	2000      	movs	r0, #0
 8002a8a:	f7ff f9e1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00); 
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f7ff f9de 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xC0);    //Power control 
 8002a94:	20c0      	movs	r0, #192	; 0xc0
 8002a96:	f7ff f9c7 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x1B);   //VRH[5:0] 
 8002a9a:	201b      	movs	r0, #27
 8002a9c:	f7ff f9d8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xC1);    //Power control 
 8002aa0:	20c1      	movs	r0, #193	; 0xc1
 8002aa2:	f7ff f9c1 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0] 
 8002aa6:	2001      	movs	r0, #1
 8002aa8:	f7ff f9d2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xC5);    //VCM control 
 8002aac:	20c5      	movs	r0, #197	; 0xc5
 8002aae:	f7ff f9bb 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x30); 	 //3F
 8002ab2:	2030      	movs	r0, #48	; 0x30
 8002ab4:	f7ff f9cc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x30); 	 //3C
 8002ab8:	2030      	movs	r0, #48	; 0x30
 8002aba:	f7ff f9c9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xC7);    //VCM control2 
 8002abe:	20c7      	movs	r0, #199	; 0xc7
 8002ac0:	f7ff f9b2 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0XB7); 
 8002ac4:	20b7      	movs	r0, #183	; 0xb7
 8002ac6:	f7ff f9c3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0x36);    // Memory Access Control 
 8002aca:	2036      	movs	r0, #54	; 0x36
 8002acc:	f7ff f9ac 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x48); 
 8002ad0:	2048      	movs	r0, #72	; 0x48
 8002ad2:	f7ff f9bd 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0x3A);   
 8002ad6:	203a      	movs	r0, #58	; 0x3a
 8002ad8:	f7ff f9a6 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x55); 
 8002adc:	2055      	movs	r0, #85	; 0x55
 8002ade:	f7ff f9b7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xB1);   
 8002ae2:	20b1      	movs	r0, #177	; 0xb1
 8002ae4:	f7ff f9a0 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);   
 8002ae8:	2000      	movs	r0, #0
 8002aea:	f7ff f9b1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x1A); 
 8002aee:	201a      	movs	r0, #26
 8002af0:	f7ff f9ae 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xB6);    // Display Function Control 
 8002af4:	20b6      	movs	r0, #182	; 0xb6
 8002af6:	f7ff f997 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x0A); 
 8002afa:	200a      	movs	r0, #10
 8002afc:	f7ff f9a8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA2); 
 8002b00:	20a2      	movs	r0, #162	; 0xa2
 8002b02:	f7ff f9a5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xF2);    // 3Gamma Function Disable 
 8002b06:	20f2      	movs	r0, #242	; 0xf2
 8002b08:	f7ff f98e 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00); 
 8002b0c:	2000      	movs	r0, #0
 8002b0e:	f7ff f99f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0x26);    //Gamma curve selected 
 8002b12:	2026      	movs	r0, #38	; 0x26
 8002b14:	f7ff f988 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x01); 
 8002b18:	2001      	movs	r0, #1
 8002b1a:	f7ff f999 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xE0);    //Set Gamma 
 8002b1e:	20e0      	movs	r0, #224	; 0xe0
 8002b20:	f7ff f982 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x0F); 
 8002b24:	200f      	movs	r0, #15
 8002b26:	f7ff f993 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x2A); 
 8002b2a:	202a      	movs	r0, #42	; 0x2a
 8002b2c:	f7ff f990 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x28); 
 8002b30:	2028      	movs	r0, #40	; 0x28
 8002b32:	f7ff f98d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x08); 
 8002b36:	2008      	movs	r0, #8
 8002b38:	f7ff f98a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x0E); 
 8002b3c:	200e      	movs	r0, #14
 8002b3e:	f7ff f987 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x08); 
 8002b42:	2008      	movs	r0, #8
 8002b44:	f7ff f984 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x54); 
 8002b48:	2054      	movs	r0, #84	; 0x54
 8002b4a:	f7ff f981 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0XA9); 
 8002b4e:	20a9      	movs	r0, #169	; 0xa9
 8002b50:	f7ff f97e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x43); 
 8002b54:	2043      	movs	r0, #67	; 0x43
 8002b56:	f7ff f97b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x0A); 
 8002b5a:	200a      	movs	r0, #10
 8002b5c:	f7ff f978 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x0F); 
 8002b60:	200f      	movs	r0, #15
 8002b62:	f7ff f975 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00); 
 8002b66:	2000      	movs	r0, #0
 8002b68:	f7ff f972 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00); 
 8002b6c:	2000      	movs	r0, #0
 8002b6e:	f7ff f96f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00); 
 8002b72:	2000      	movs	r0, #0
 8002b74:	f7ff f96c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00); 		 
 8002b78:	2000      	movs	r0, #0
 8002b7a:	f7ff f969 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0XE1);    //Set Gamma 
 8002b7e:	20e1      	movs	r0, #225	; 0xe1
 8002b80:	f7ff f952 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00); 
 8002b84:	2000      	movs	r0, #0
 8002b86:	f7ff f963 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x15); 
 8002b8a:	2015      	movs	r0, #21
 8002b8c:	f7ff f960 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x17); 
 8002b90:	2017      	movs	r0, #23
 8002b92:	f7ff f95d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x07); 
 8002b96:	2007      	movs	r0, #7
 8002b98:	f7ff f95a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x11); 
 8002b9c:	2011      	movs	r0, #17
 8002b9e:	f7ff f957 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x06); 
 8002ba2:	2006      	movs	r0, #6
 8002ba4:	f7ff f954 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x2B); 
 8002ba8:	202b      	movs	r0, #43	; 0x2b
 8002baa:	f7ff f951 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x56); 
 8002bae:	2056      	movs	r0, #86	; 0x56
 8002bb0:	f7ff f94e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3C); 
 8002bb4:	203c      	movs	r0, #60	; 0x3c
 8002bb6:	f7ff f94b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x05); 
 8002bba:	2005      	movs	r0, #5
 8002bbc:	f7ff f948 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x10); 
 8002bc0:	2010      	movs	r0, #16
 8002bc2:	f7ff f945 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x0F); 
 8002bc6:	200f      	movs	r0, #15
 8002bc8:	f7ff f942 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3F); 
 8002bcc:	203f      	movs	r0, #63	; 0x3f
 8002bce:	f7ff f93f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3F); 
 8002bd2:	203f      	movs	r0, #63	; 0x3f
 8002bd4:	f7ff f93c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x0F); 
 8002bd8:	200f      	movs	r0, #15
 8002bda:	f7ff f939 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0x2B); 
 8002bde:	202b      	movs	r0, #43	; 0x2b
 8002be0:	f7ff f922 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8002be4:	2000      	movs	r0, #0
 8002be6:	f7ff f933 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002bea:	2000      	movs	r0, #0
 8002bec:	f7ff f930 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x01);
 8002bf0:	2001      	movs	r0, #1
 8002bf2:	f7ff f92d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3f);
 8002bf6:	203f      	movs	r0, #63	; 0x3f
 8002bf8:	f7ff f92a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0x2A); 
 8002bfc:	202a      	movs	r0, #42	; 0x2a
 8002bfe:	f7ff f913 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8002c02:	2000      	movs	r0, #0
 8002c04:	f7ff f924 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002c08:	2000      	movs	r0, #0
 8002c0a:	f7ff f921 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002c0e:	2000      	movs	r0, #0
 8002c10:	f7ff f91e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xef);	 
 8002c14:	20ef      	movs	r0, #239	; 0xef
 8002c16:	f7ff f91b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0x11); //Exit Sleep
 8002c1a:	2011      	movs	r0, #17
 8002c1c:	f7ff f904 	bl	8001e28 <LCD_WR_REG>
			HAL_Delay(120);
 8002c20:	2078      	movs	r0, #120	; 0x78
 8002c22:	f003 fe51 	bl	80068c8 <HAL_Delay>
			LCD_WR_REG(0x29); //display on	
 8002c26:	2029      	movs	r0, #41	; 0x29
 8002c28:	f7ff f8fe 	bl	8001e28 <LCD_WR_REG>
 8002c2c:	f001 bfca 	b.w	8004bc4 <LCD_Init+0x240c>
		}else if(lcddev.id==0x5310)
 8002c30:	4b03      	ldr	r3, [pc, #12]	; (8002c40 <LCD_Init+0x488>)
 8002c32:	889b      	ldrh	r3, [r3, #4]
 8002c34:	f245 3210 	movw	r2, #21264	; 0x5310
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	f040 877c 	bne.w	8003b36 <LCD_Init+0x137e>
 8002c3e:	e001      	b.n	8002c44 <LCD_Init+0x48c>
 8002c40:	20022b80 	.word	0x20022b80
		{ 
			LCD_WR_REG(0xED);
 8002c44:	20ed      	movs	r0, #237	; 0xed
 8002c46:	f7ff f8ef 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x01);
 8002c4a:	2001      	movs	r0, #1
 8002c4c:	f7ff f900 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xFE);
 8002c50:	20fe      	movs	r0, #254	; 0xfe
 8002c52:	f7ff f8fd 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xEE);
 8002c56:	20ee      	movs	r0, #238	; 0xee
 8002c58:	f7ff f8e6 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0xDE);
 8002c5c:	20de      	movs	r0, #222	; 0xde
 8002c5e:	f7ff f8f7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x21);
 8002c62:	2021      	movs	r0, #33	; 0x21
 8002c64:	f7ff f8f4 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xF1);
 8002c68:	20f1      	movs	r0, #241	; 0xf1
 8002c6a:	f7ff f8dd 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x01);
 8002c6e:	2001      	movs	r0, #1
 8002c70:	f7ff f8ee 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xDF);
 8002c74:	20df      	movs	r0, #223	; 0xdf
 8002c76:	f7ff f8d7 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x10);
 8002c7a:	2010      	movs	r0, #16
 8002c7c:	f7ff f8e8 	bl	8001e50 <LCD_WR_DATA>

			//VCOMvoltage//
			LCD_WR_REG(0xC4);
 8002c80:	20c4      	movs	r0, #196	; 0xc4
 8002c82:	f7ff f8d1 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x8F);	  //5f
 8002c86:	208f      	movs	r0, #143	; 0x8f
 8002c88:	f7ff f8e2 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC6);
 8002c8c:	20c6      	movs	r0, #198	; 0xc6
 8002c8e:	f7ff f8cb 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8002c92:	2000      	movs	r0, #0
 8002c94:	f7ff f8dc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xE2);
 8002c98:	20e2      	movs	r0, #226	; 0xe2
 8002c9a:	f7ff f8d9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xE2);
 8002c9e:	20e2      	movs	r0, #226	; 0xe2
 8002ca0:	f7ff f8d6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xE2);
 8002ca4:	20e2      	movs	r0, #226	; 0xe2
 8002ca6:	f7ff f8d3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xBF);
 8002caa:	20bf      	movs	r0, #191	; 0xbf
 8002cac:	f7ff f8bc 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0xAA);
 8002cb0:	20aa      	movs	r0, #170	; 0xaa
 8002cb2:	f7ff f8cd 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xB0);
 8002cb6:	20b0      	movs	r0, #176	; 0xb0
 8002cb8:	f7ff f8b6 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x0D);
 8002cbc:	200d      	movs	r0, #13
 8002cbe:	f7ff f8c7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002cc2:	2000      	movs	r0, #0
 8002cc4:	f7ff f8c4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x0D);
 8002cc8:	200d      	movs	r0, #13
 8002cca:	f7ff f8c1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002cce:	2000      	movs	r0, #0
 8002cd0:	f7ff f8be 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x11);
 8002cd4:	2011      	movs	r0, #17
 8002cd6:	f7ff f8bb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002cda:	2000      	movs	r0, #0
 8002cdc:	f7ff f8b8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x19);
 8002ce0:	2019      	movs	r0, #25
 8002ce2:	f7ff f8b5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ce6:	2000      	movs	r0, #0
 8002ce8:	f7ff f8b2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x21);
 8002cec:	2021      	movs	r0, #33	; 0x21
 8002cee:	f7ff f8af 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	f7ff f8ac 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x2D);
 8002cf8:	202d      	movs	r0, #45	; 0x2d
 8002cfa:	f7ff f8a9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002cfe:	2000      	movs	r0, #0
 8002d00:	f7ff f8a6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3D);
 8002d04:	203d      	movs	r0, #61	; 0x3d
 8002d06:	f7ff f8a3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	f7ff f8a0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x5D);
 8002d10:	205d      	movs	r0, #93	; 0x5d
 8002d12:	f7ff f89d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d16:	2000      	movs	r0, #0
 8002d18:	f7ff f89a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x5D);
 8002d1c:	205d      	movs	r0, #93	; 0x5d
 8002d1e:	f7ff f897 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d22:	2000      	movs	r0, #0
 8002d24:	f7ff f894 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xB1);
 8002d28:	20b1      	movs	r0, #177	; 0xb1
 8002d2a:	f7ff f87d 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x80);
 8002d2e:	2080      	movs	r0, #128	; 0x80
 8002d30:	f7ff f88e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d34:	2000      	movs	r0, #0
 8002d36:	f7ff f88b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x8B);
 8002d3a:	208b      	movs	r0, #139	; 0x8b
 8002d3c:	f7ff f888 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d40:	2000      	movs	r0, #0
 8002d42:	f7ff f885 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x96);
 8002d46:	2096      	movs	r0, #150	; 0x96
 8002d48:	f7ff f882 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d4c:	2000      	movs	r0, #0
 8002d4e:	f7ff f87f 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xB2);
 8002d52:	20b2      	movs	r0, #178	; 0xb2
 8002d54:	f7ff f868 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8002d58:	2000      	movs	r0, #0
 8002d5a:	f7ff f879 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d5e:	2000      	movs	r0, #0
 8002d60:	f7ff f876 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x02);
 8002d64:	2002      	movs	r0, #2
 8002d66:	f7ff f873 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d6a:	2000      	movs	r0, #0
 8002d6c:	f7ff f870 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x03);
 8002d70:	2003      	movs	r0, #3
 8002d72:	f7ff f86d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d76:	2000      	movs	r0, #0
 8002d78:	f7ff f86a 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xB3);
 8002d7c:	20b3      	movs	r0, #179	; 0xb3
 8002d7e:	f7ff f853 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8002d82:	2000      	movs	r0, #0
 8002d84:	f7ff f864 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d88:	2000      	movs	r0, #0
 8002d8a:	f7ff f861 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d8e:	2000      	movs	r0, #0
 8002d90:	f7ff f85e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d94:	2000      	movs	r0, #0
 8002d96:	f7ff f85b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002d9a:	2000      	movs	r0, #0
 8002d9c:	f7ff f858 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002da0:	2000      	movs	r0, #0
 8002da2:	f7ff f855 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002da6:	2000      	movs	r0, #0
 8002da8:	f7ff f852 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002dac:	2000      	movs	r0, #0
 8002dae:	f7ff f84f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002db2:	2000      	movs	r0, #0
 8002db4:	f7ff f84c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002db8:	2000      	movs	r0, #0
 8002dba:	f7ff f849 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002dbe:	2000      	movs	r0, #0
 8002dc0:	f7ff f846 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	f7ff f843 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002dca:	2000      	movs	r0, #0
 8002dcc:	f7ff f840 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	f7ff f83d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002dd6:	2000      	movs	r0, #0
 8002dd8:	f7ff f83a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ddc:	2000      	movs	r0, #0
 8002dde:	f7ff f837 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002de2:	2000      	movs	r0, #0
 8002de4:	f7ff f834 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002de8:	2000      	movs	r0, #0
 8002dea:	f7ff f831 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002dee:	2000      	movs	r0, #0
 8002df0:	f7ff f82e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002df4:	2000      	movs	r0, #0
 8002df6:	f7ff f82b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	f7ff f828 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e00:	2000      	movs	r0, #0
 8002e02:	f7ff f825 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e06:	2000      	movs	r0, #0
 8002e08:	f7ff f822 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e0c:	2000      	movs	r0, #0
 8002e0e:	f7ff f81f 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xB4);
 8002e12:	20b4      	movs	r0, #180	; 0xb4
 8002e14:	f7ff f808 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x8B);
 8002e18:	208b      	movs	r0, #139	; 0x8b
 8002e1a:	f7ff f819 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e1e:	2000      	movs	r0, #0
 8002e20:	f7ff f816 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x96);
 8002e24:	2096      	movs	r0, #150	; 0x96
 8002e26:	f7ff f813 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e2a:	2000      	movs	r0, #0
 8002e2c:	f7ff f810 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA1);
 8002e30:	20a1      	movs	r0, #161	; 0xa1
 8002e32:	f7ff f80d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e36:	2000      	movs	r0, #0
 8002e38:	f7ff f80a 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xB5);
 8002e3c:	20b5      	movs	r0, #181	; 0xb5
 8002e3e:	f7fe fff3 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x02);
 8002e42:	2002      	movs	r0, #2
 8002e44:	f7ff f804 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e48:	2000      	movs	r0, #0
 8002e4a:	f7ff f801 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x03);
 8002e4e:	2003      	movs	r0, #3
 8002e50:	f7fe fffe 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e54:	2000      	movs	r0, #0
 8002e56:	f7fe fffb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x04);
 8002e5a:	2004      	movs	r0, #4
 8002e5c:	f7fe fff8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e60:	2000      	movs	r0, #0
 8002e62:	f7fe fff5 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xB6);
 8002e66:	20b6      	movs	r0, #182	; 0xb6
 8002e68:	f7fe ffde 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8002e6c:	2000      	movs	r0, #0
 8002e6e:	f7fe ffef 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e72:	2000      	movs	r0, #0
 8002e74:	f7fe ffec 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xB7);
 8002e78:	20b7      	movs	r0, #183	; 0xb7
 8002e7a:	f7fe ffd5 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8002e7e:	2000      	movs	r0, #0
 8002e80:	f7fe ffe6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e84:	2000      	movs	r0, #0
 8002e86:	f7fe ffe3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3F);
 8002e8a:	203f      	movs	r0, #63	; 0x3f
 8002e8c:	f7fe ffe0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e90:	2000      	movs	r0, #0
 8002e92:	f7fe ffdd 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x5E);
 8002e96:	205e      	movs	r0, #94	; 0x5e
 8002e98:	f7fe ffda 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	f7fe ffd7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x64);
 8002ea2:	2064      	movs	r0, #100	; 0x64
 8002ea4:	f7fe ffd4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	f7fe ffd1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x8C);
 8002eae:	208c      	movs	r0, #140	; 0x8c
 8002eb0:	f7fe ffce 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002eb4:	2000      	movs	r0, #0
 8002eb6:	f7fe ffcb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xAC);
 8002eba:	20ac      	movs	r0, #172	; 0xac
 8002ebc:	f7fe ffc8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ec0:	2000      	movs	r0, #0
 8002ec2:	f7fe ffc5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xDC);
 8002ec6:	20dc      	movs	r0, #220	; 0xdc
 8002ec8:	f7fe ffc2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ecc:	2000      	movs	r0, #0
 8002ece:	f7fe ffbf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x70);
 8002ed2:	2070      	movs	r0, #112	; 0x70
 8002ed4:	f7fe ffbc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ed8:	2000      	movs	r0, #0
 8002eda:	f7fe ffb9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x90);
 8002ede:	2090      	movs	r0, #144	; 0x90
 8002ee0:	f7fe ffb6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	f7fe ffb3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xEB);
 8002eea:	20eb      	movs	r0, #235	; 0xeb
 8002eec:	f7fe ffb0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	f7fe ffad 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xDC);
 8002ef6:	20dc      	movs	r0, #220	; 0xdc
 8002ef8:	f7fe ffaa 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002efc:	2000      	movs	r0, #0
 8002efe:	f7fe ffa7 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xB8);
 8002f02:	20b8      	movs	r0, #184	; 0xb8
 8002f04:	f7fe ff90 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8002f08:	2000      	movs	r0, #0
 8002f0a:	f7fe ffa1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f0e:	2000      	movs	r0, #0
 8002f10:	f7fe ff9e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f14:	2000      	movs	r0, #0
 8002f16:	f7fe ff9b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f7fe ff98 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f20:	2000      	movs	r0, #0
 8002f22:	f7fe ff95 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f26:	2000      	movs	r0, #0
 8002f28:	f7fe ff92 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f2c:	2000      	movs	r0, #0
 8002f2e:	f7fe ff8f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f32:	2000      	movs	r0, #0
 8002f34:	f7fe ff8c 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xBA);
 8002f38:	20ba      	movs	r0, #186	; 0xba
 8002f3a:	f7fe ff75 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x24);
 8002f3e:	2024      	movs	r0, #36	; 0x24
 8002f40:	f7fe ff86 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f44:	2000      	movs	r0, #0
 8002f46:	f7fe ff83 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	f7fe ff80 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f50:	2000      	movs	r0, #0
 8002f52:	f7fe ff7d 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC1);
 8002f56:	20c1      	movs	r0, #193	; 0xc1
 8002f58:	f7fe ff66 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x20);
 8002f5c:	2020      	movs	r0, #32
 8002f5e:	f7fe ff77 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f62:	2000      	movs	r0, #0
 8002f64:	f7fe ff74 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x54);
 8002f68:	2054      	movs	r0, #84	; 0x54
 8002f6a:	f7fe ff71 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f6e:	2000      	movs	r0, #0
 8002f70:	f7fe ff6e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xFF);
 8002f74:	20ff      	movs	r0, #255	; 0xff
 8002f76:	f7fe ff6b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	f7fe ff68 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC2);
 8002f80:	20c2      	movs	r0, #194	; 0xc2
 8002f82:	f7fe ff51 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x0A);
 8002f86:	200a      	movs	r0, #10
 8002f88:	f7fe ff62 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f8c:	2000      	movs	r0, #0
 8002f8e:	f7fe ff5f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x04);
 8002f92:	2004      	movs	r0, #4
 8002f94:	f7fe ff5c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002f98:	2000      	movs	r0, #0
 8002f9a:	f7fe ff59 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC3);
 8002f9e:	20c3      	movs	r0, #195	; 0xc3
 8002fa0:	f7fe ff42 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x3C);
 8002fa4:	203c      	movs	r0, #60	; 0x3c
 8002fa6:	f7fe ff53 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002faa:	2000      	movs	r0, #0
 8002fac:	f7fe ff50 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3A);
 8002fb0:	203a      	movs	r0, #58	; 0x3a
 8002fb2:	f7fe ff4d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002fb6:	2000      	movs	r0, #0
 8002fb8:	f7fe ff4a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x39);
 8002fbc:	2039      	movs	r0, #57	; 0x39
 8002fbe:	f7fe ff47 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002fc2:	2000      	movs	r0, #0
 8002fc4:	f7fe ff44 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x37);
 8002fc8:	2037      	movs	r0, #55	; 0x37
 8002fca:	f7fe ff41 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002fce:	2000      	movs	r0, #0
 8002fd0:	f7fe ff3e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3C);
 8002fd4:	203c      	movs	r0, #60	; 0x3c
 8002fd6:	f7fe ff3b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002fda:	2000      	movs	r0, #0
 8002fdc:	f7fe ff38 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x36);
 8002fe0:	2036      	movs	r0, #54	; 0x36
 8002fe2:	f7fe ff35 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	f7fe ff32 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x32);
 8002fec:	2032      	movs	r0, #50	; 0x32
 8002fee:	f7fe ff2f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ff2:	2000      	movs	r0, #0
 8002ff4:	f7fe ff2c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x2F);
 8002ff8:	202f      	movs	r0, #47	; 0x2f
 8002ffa:	f7fe ff29 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8002ffe:	2000      	movs	r0, #0
 8003000:	f7fe ff26 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x2C);
 8003004:	202c      	movs	r0, #44	; 0x2c
 8003006:	f7fe ff23 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800300a:	2000      	movs	r0, #0
 800300c:	f7fe ff20 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x29);
 8003010:	2029      	movs	r0, #41	; 0x29
 8003012:	f7fe ff1d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003016:	2000      	movs	r0, #0
 8003018:	f7fe ff1a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x26);
 800301c:	2026      	movs	r0, #38	; 0x26
 800301e:	f7fe ff17 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003022:	2000      	movs	r0, #0
 8003024:	f7fe ff14 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x24);
 8003028:	2024      	movs	r0, #36	; 0x24
 800302a:	f7fe ff11 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800302e:	2000      	movs	r0, #0
 8003030:	f7fe ff0e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x24);
 8003034:	2024      	movs	r0, #36	; 0x24
 8003036:	f7fe ff0b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800303a:	2000      	movs	r0, #0
 800303c:	f7fe ff08 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x23);
 8003040:	2023      	movs	r0, #35	; 0x23
 8003042:	f7fe ff05 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003046:	2000      	movs	r0, #0
 8003048:	f7fe ff02 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3C);
 800304c:	203c      	movs	r0, #60	; 0x3c
 800304e:	f7fe feff 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003052:	2000      	movs	r0, #0
 8003054:	f7fe fefc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x36);
 8003058:	2036      	movs	r0, #54	; 0x36
 800305a:	f7fe fef9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800305e:	2000      	movs	r0, #0
 8003060:	f7fe fef6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x32);
 8003064:	2032      	movs	r0, #50	; 0x32
 8003066:	f7fe fef3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800306a:	2000      	movs	r0, #0
 800306c:	f7fe fef0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x2F);
 8003070:	202f      	movs	r0, #47	; 0x2f
 8003072:	f7fe feed 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003076:	2000      	movs	r0, #0
 8003078:	f7fe feea 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x2C);
 800307c:	202c      	movs	r0, #44	; 0x2c
 800307e:	f7fe fee7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003082:	2000      	movs	r0, #0
 8003084:	f7fe fee4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x29);
 8003088:	2029      	movs	r0, #41	; 0x29
 800308a:	f7fe fee1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800308e:	2000      	movs	r0, #0
 8003090:	f7fe fede 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x26);
 8003094:	2026      	movs	r0, #38	; 0x26
 8003096:	f7fe fedb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800309a:	2000      	movs	r0, #0
 800309c:	f7fe fed8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x24);
 80030a0:	2024      	movs	r0, #36	; 0x24
 80030a2:	f7fe fed5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80030a6:	2000      	movs	r0, #0
 80030a8:	f7fe fed2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x24);
 80030ac:	2024      	movs	r0, #36	; 0x24
 80030ae:	f7fe fecf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80030b2:	2000      	movs	r0, #0
 80030b4:	f7fe fecc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x23);
 80030b8:	2023      	movs	r0, #35	; 0x23
 80030ba:	f7fe fec9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80030be:	2000      	movs	r0, #0
 80030c0:	f7fe fec6 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC4);
 80030c4:	20c4      	movs	r0, #196	; 0xc4
 80030c6:	f7fe feaf 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x62);
 80030ca:	2062      	movs	r0, #98	; 0x62
 80030cc:	f7fe fec0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80030d0:	2000      	movs	r0, #0
 80030d2:	f7fe febd 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x05);
 80030d6:	2005      	movs	r0, #5
 80030d8:	f7fe feba 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80030dc:	2000      	movs	r0, #0
 80030de:	f7fe feb7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x84);
 80030e2:	2084      	movs	r0, #132	; 0x84
 80030e4:	f7fe feb4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80030e8:	2000      	movs	r0, #0
 80030ea:	f7fe feb1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xF0);
 80030ee:	20f0      	movs	r0, #240	; 0xf0
 80030f0:	f7fe feae 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80030f4:	2000      	movs	r0, #0
 80030f6:	f7fe feab 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x18);
 80030fa:	2018      	movs	r0, #24
 80030fc:	f7fe fea8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003100:	2000      	movs	r0, #0
 8003102:	f7fe fea5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA4);
 8003106:	20a4      	movs	r0, #164	; 0xa4
 8003108:	f7fe fea2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800310c:	2000      	movs	r0, #0
 800310e:	f7fe fe9f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x18);
 8003112:	2018      	movs	r0, #24
 8003114:	f7fe fe9c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003118:	2000      	movs	r0, #0
 800311a:	f7fe fe99 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x50);
 800311e:	2050      	movs	r0, #80	; 0x50
 8003120:	f7fe fe96 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003124:	2000      	movs	r0, #0
 8003126:	f7fe fe93 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x0C);
 800312a:	200c      	movs	r0, #12
 800312c:	f7fe fe90 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003130:	2000      	movs	r0, #0
 8003132:	f7fe fe8d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x17);
 8003136:	2017      	movs	r0, #23
 8003138:	f7fe fe8a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800313c:	2000      	movs	r0, #0
 800313e:	f7fe fe87 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x95);
 8003142:	2095      	movs	r0, #149	; 0x95
 8003144:	f7fe fe84 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003148:	2000      	movs	r0, #0
 800314a:	f7fe fe81 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xF3);
 800314e:	20f3      	movs	r0, #243	; 0xf3
 8003150:	f7fe fe7e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003154:	2000      	movs	r0, #0
 8003156:	f7fe fe7b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xE6);
 800315a:	20e6      	movs	r0, #230	; 0xe6
 800315c:	f7fe fe78 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003160:	2000      	movs	r0, #0
 8003162:	f7fe fe75 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC5);
 8003166:	20c5      	movs	r0, #197	; 0xc5
 8003168:	f7fe fe5e 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x32);
 800316c:	2032      	movs	r0, #50	; 0x32
 800316e:	f7fe fe6f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003172:	2000      	movs	r0, #0
 8003174:	f7fe fe6c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x44);
 8003178:	2044      	movs	r0, #68	; 0x44
 800317a:	f7fe fe69 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800317e:	2000      	movs	r0, #0
 8003180:	f7fe fe66 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x65);
 8003184:	2065      	movs	r0, #101	; 0x65
 8003186:	f7fe fe63 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800318a:	2000      	movs	r0, #0
 800318c:	f7fe fe60 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x76);
 8003190:	2076      	movs	r0, #118	; 0x76
 8003192:	f7fe fe5d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003196:	2000      	movs	r0, #0
 8003198:	f7fe fe5a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x88);
 800319c:	2088      	movs	r0, #136	; 0x88
 800319e:	f7fe fe57 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80031a2:	2000      	movs	r0, #0
 80031a4:	f7fe fe54 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC6);
 80031a8:	20c6      	movs	r0, #198	; 0xc6
 80031aa:	f7fe fe3d 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x20);
 80031ae:	2020      	movs	r0, #32
 80031b0:	f7fe fe4e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80031b4:	2000      	movs	r0, #0
 80031b6:	f7fe fe4b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x17);
 80031ba:	2017      	movs	r0, #23
 80031bc:	f7fe fe48 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80031c0:	2000      	movs	r0, #0
 80031c2:	f7fe fe45 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x01);
 80031c6:	2001      	movs	r0, #1
 80031c8:	f7fe fe42 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80031cc:	2000      	movs	r0, #0
 80031ce:	f7fe fe3f 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC7);
 80031d2:	20c7      	movs	r0, #199	; 0xc7
 80031d4:	f7fe fe28 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 80031d8:	2000      	movs	r0, #0
 80031da:	f7fe fe39 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80031de:	2000      	movs	r0, #0
 80031e0:	f7fe fe36 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80031e4:	2000      	movs	r0, #0
 80031e6:	f7fe fe33 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80031ea:	2000      	movs	r0, #0
 80031ec:	f7fe fe30 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC8);
 80031f0:	20c8      	movs	r0, #200	; 0xc8
 80031f2:	f7fe fe19 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 80031f6:	2000      	movs	r0, #0
 80031f8:	f7fe fe2a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80031fc:	2000      	movs	r0, #0
 80031fe:	f7fe fe27 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003202:	2000      	movs	r0, #0
 8003204:	f7fe fe24 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003208:	2000      	movs	r0, #0
 800320a:	f7fe fe21 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xC9);
 800320e:	20c9      	movs	r0, #201	; 0xc9
 8003210:	f7fe fe0a 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8003214:	2000      	movs	r0, #0
 8003216:	f7fe fe1b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800321a:	2000      	movs	r0, #0
 800321c:	f7fe fe18 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003220:	2000      	movs	r0, #0
 8003222:	f7fe fe15 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003226:	2000      	movs	r0, #0
 8003228:	f7fe fe12 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800322c:	2000      	movs	r0, #0
 800322e:	f7fe fe0f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003232:	2000      	movs	r0, #0
 8003234:	f7fe fe0c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003238:	2000      	movs	r0, #0
 800323a:	f7fe fe09 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800323e:	2000      	movs	r0, #0
 8003240:	f7fe fe06 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003244:	2000      	movs	r0, #0
 8003246:	f7fe fe03 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800324a:	2000      	movs	r0, #0
 800324c:	f7fe fe00 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003250:	2000      	movs	r0, #0
 8003252:	f7fe fdfd 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003256:	2000      	movs	r0, #0
 8003258:	f7fe fdfa 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800325c:	2000      	movs	r0, #0
 800325e:	f7fe fdf7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003262:	2000      	movs	r0, #0
 8003264:	f7fe fdf4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003268:	2000      	movs	r0, #0
 800326a:	f7fe fdf1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800326e:	2000      	movs	r0, #0
 8003270:	f7fe fdee 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xE0);
 8003274:	20e0      	movs	r0, #224	; 0xe0
 8003276:	f7fe fdd7 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x16);
 800327a:	2016      	movs	r0, #22
 800327c:	f7fe fde8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003280:	2000      	movs	r0, #0
 8003282:	f7fe fde5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x1C);
 8003286:	201c      	movs	r0, #28
 8003288:	f7fe fde2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800328c:	2000      	movs	r0, #0
 800328e:	f7fe fddf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x21);
 8003292:	2021      	movs	r0, #33	; 0x21
 8003294:	f7fe fddc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003298:	2000      	movs	r0, #0
 800329a:	f7fe fdd9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x36);
 800329e:	2036      	movs	r0, #54	; 0x36
 80032a0:	f7fe fdd6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80032a4:	2000      	movs	r0, #0
 80032a6:	f7fe fdd3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x46);
 80032aa:	2046      	movs	r0, #70	; 0x46
 80032ac:	f7fe fdd0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80032b0:	2000      	movs	r0, #0
 80032b2:	f7fe fdcd 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x52);
 80032b6:	2052      	movs	r0, #82	; 0x52
 80032b8:	f7fe fdca 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80032bc:	2000      	movs	r0, #0
 80032be:	f7fe fdc7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x64);
 80032c2:	2064      	movs	r0, #100	; 0x64
 80032c4:	f7fe fdc4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80032c8:	2000      	movs	r0, #0
 80032ca:	f7fe fdc1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x7A);
 80032ce:	207a      	movs	r0, #122	; 0x7a
 80032d0:	f7fe fdbe 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80032d4:	2000      	movs	r0, #0
 80032d6:	f7fe fdbb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x8B);
 80032da:	208b      	movs	r0, #139	; 0x8b
 80032dc:	f7fe fdb8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80032e0:	2000      	movs	r0, #0
 80032e2:	f7fe fdb5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x99);
 80032e6:	2099      	movs	r0, #153	; 0x99
 80032e8:	f7fe fdb2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80032ec:	2000      	movs	r0, #0
 80032ee:	f7fe fdaf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA8);
 80032f2:	20a8      	movs	r0, #168	; 0xa8
 80032f4:	f7fe fdac 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80032f8:	2000      	movs	r0, #0
 80032fa:	f7fe fda9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xB9);
 80032fe:	20b9      	movs	r0, #185	; 0xb9
 8003300:	f7fe fda6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003304:	2000      	movs	r0, #0
 8003306:	f7fe fda3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xC4);
 800330a:	20c4      	movs	r0, #196	; 0xc4
 800330c:	f7fe fda0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003310:	2000      	movs	r0, #0
 8003312:	f7fe fd9d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xCA);
 8003316:	20ca      	movs	r0, #202	; 0xca
 8003318:	f7fe fd9a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800331c:	2000      	movs	r0, #0
 800331e:	f7fe fd97 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD2);
 8003322:	20d2      	movs	r0, #210	; 0xd2
 8003324:	f7fe fd94 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003328:	2000      	movs	r0, #0
 800332a:	f7fe fd91 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD9);
 800332e:	20d9      	movs	r0, #217	; 0xd9
 8003330:	f7fe fd8e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003334:	2000      	movs	r0, #0
 8003336:	f7fe fd8b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xE0);
 800333a:	20e0      	movs	r0, #224	; 0xe0
 800333c:	f7fe fd88 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003340:	2000      	movs	r0, #0
 8003342:	f7fe fd85 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xF3);
 8003346:	20f3      	movs	r0, #243	; 0xf3
 8003348:	f7fe fd82 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800334c:	2000      	movs	r0, #0
 800334e:	f7fe fd7f 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xE1);
 8003352:	20e1      	movs	r0, #225	; 0xe1
 8003354:	f7fe fd68 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x16);
 8003358:	2016      	movs	r0, #22
 800335a:	f7fe fd79 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800335e:	2000      	movs	r0, #0
 8003360:	f7fe fd76 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x1C);
 8003364:	201c      	movs	r0, #28
 8003366:	f7fe fd73 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800336a:	2000      	movs	r0, #0
 800336c:	f7fe fd70 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x22);
 8003370:	2022      	movs	r0, #34	; 0x22
 8003372:	f7fe fd6d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003376:	2000      	movs	r0, #0
 8003378:	f7fe fd6a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x36);
 800337c:	2036      	movs	r0, #54	; 0x36
 800337e:	f7fe fd67 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003382:	2000      	movs	r0, #0
 8003384:	f7fe fd64 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x45);
 8003388:	2045      	movs	r0, #69	; 0x45
 800338a:	f7fe fd61 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800338e:	2000      	movs	r0, #0
 8003390:	f7fe fd5e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x52);
 8003394:	2052      	movs	r0, #82	; 0x52
 8003396:	f7fe fd5b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800339a:	2000      	movs	r0, #0
 800339c:	f7fe fd58 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x64);
 80033a0:	2064      	movs	r0, #100	; 0x64
 80033a2:	f7fe fd55 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80033a6:	2000      	movs	r0, #0
 80033a8:	f7fe fd52 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x7A);
 80033ac:	207a      	movs	r0, #122	; 0x7a
 80033ae:	f7fe fd4f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80033b2:	2000      	movs	r0, #0
 80033b4:	f7fe fd4c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x8B);
 80033b8:	208b      	movs	r0, #139	; 0x8b
 80033ba:	f7fe fd49 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80033be:	2000      	movs	r0, #0
 80033c0:	f7fe fd46 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x99);
 80033c4:	2099      	movs	r0, #153	; 0x99
 80033c6:	f7fe fd43 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80033ca:	2000      	movs	r0, #0
 80033cc:	f7fe fd40 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA8);
 80033d0:	20a8      	movs	r0, #168	; 0xa8
 80033d2:	f7fe fd3d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80033d6:	2000      	movs	r0, #0
 80033d8:	f7fe fd3a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xB9);
 80033dc:	20b9      	movs	r0, #185	; 0xb9
 80033de:	f7fe fd37 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80033e2:	2000      	movs	r0, #0
 80033e4:	f7fe fd34 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xC4);
 80033e8:	20c4      	movs	r0, #196	; 0xc4
 80033ea:	f7fe fd31 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80033ee:	2000      	movs	r0, #0
 80033f0:	f7fe fd2e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xCA);
 80033f4:	20ca      	movs	r0, #202	; 0xca
 80033f6:	f7fe fd2b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80033fa:	2000      	movs	r0, #0
 80033fc:	f7fe fd28 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD2);
 8003400:	20d2      	movs	r0, #210	; 0xd2
 8003402:	f7fe fd25 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003406:	2000      	movs	r0, #0
 8003408:	f7fe fd22 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD8);
 800340c:	20d8      	movs	r0, #216	; 0xd8
 800340e:	f7fe fd1f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003412:	2000      	movs	r0, #0
 8003414:	f7fe fd1c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xE0);
 8003418:	20e0      	movs	r0, #224	; 0xe0
 800341a:	f7fe fd19 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800341e:	2000      	movs	r0, #0
 8003420:	f7fe fd16 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xF3);
 8003424:	20f3      	movs	r0, #243	; 0xf3
 8003426:	f7fe fd13 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800342a:	2000      	movs	r0, #0
 800342c:	f7fe fd10 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xE2);
 8003430:	20e2      	movs	r0, #226	; 0xe2
 8003432:	f7fe fcf9 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x05);
 8003436:	2005      	movs	r0, #5
 8003438:	f7fe fd0a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800343c:	2000      	movs	r0, #0
 800343e:	f7fe fd07 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x0B);
 8003442:	200b      	movs	r0, #11
 8003444:	f7fe fd04 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003448:	2000      	movs	r0, #0
 800344a:	f7fe fd01 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x1B);
 800344e:	201b      	movs	r0, #27
 8003450:	f7fe fcfe 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003454:	2000      	movs	r0, #0
 8003456:	f7fe fcfb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x34);
 800345a:	2034      	movs	r0, #52	; 0x34
 800345c:	f7fe fcf8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003460:	2000      	movs	r0, #0
 8003462:	f7fe fcf5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x44);
 8003466:	2044      	movs	r0, #68	; 0x44
 8003468:	f7fe fcf2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800346c:	2000      	movs	r0, #0
 800346e:	f7fe fcef 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x4F);
 8003472:	204f      	movs	r0, #79	; 0x4f
 8003474:	f7fe fcec 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003478:	2000      	movs	r0, #0
 800347a:	f7fe fce9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x61);
 800347e:	2061      	movs	r0, #97	; 0x61
 8003480:	f7fe fce6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003484:	2000      	movs	r0, #0
 8003486:	f7fe fce3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x79);
 800348a:	2079      	movs	r0, #121	; 0x79
 800348c:	f7fe fce0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003490:	2000      	movs	r0, #0
 8003492:	f7fe fcdd 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x88);
 8003496:	2088      	movs	r0, #136	; 0x88
 8003498:	f7fe fcda 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800349c:	2000      	movs	r0, #0
 800349e:	f7fe fcd7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x97);
 80034a2:	2097      	movs	r0, #151	; 0x97
 80034a4:	f7fe fcd4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80034a8:	2000      	movs	r0, #0
 80034aa:	f7fe fcd1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA6);
 80034ae:	20a6      	movs	r0, #166	; 0xa6
 80034b0:	f7fe fcce 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80034b4:	2000      	movs	r0, #0
 80034b6:	f7fe fccb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xB7);
 80034ba:	20b7      	movs	r0, #183	; 0xb7
 80034bc:	f7fe fcc8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80034c0:	2000      	movs	r0, #0
 80034c2:	f7fe fcc5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xC2);
 80034c6:	20c2      	movs	r0, #194	; 0xc2
 80034c8:	f7fe fcc2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80034cc:	2000      	movs	r0, #0
 80034ce:	f7fe fcbf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xC7);
 80034d2:	20c7      	movs	r0, #199	; 0xc7
 80034d4:	f7fe fcbc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80034d8:	2000      	movs	r0, #0
 80034da:	f7fe fcb9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD1);
 80034de:	20d1      	movs	r0, #209	; 0xd1
 80034e0:	f7fe fcb6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80034e4:	2000      	movs	r0, #0
 80034e6:	f7fe fcb3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD6);
 80034ea:	20d6      	movs	r0, #214	; 0xd6
 80034ec:	f7fe fcb0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80034f0:	2000      	movs	r0, #0
 80034f2:	f7fe fcad 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xDD);
 80034f6:	20dd      	movs	r0, #221	; 0xdd
 80034f8:	f7fe fcaa 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80034fc:	2000      	movs	r0, #0
 80034fe:	f7fe fca7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xF3);
 8003502:	20f3      	movs	r0, #243	; 0xf3
 8003504:	f7fe fca4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003508:	2000      	movs	r0, #0
 800350a:	f7fe fca1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xE3);
 800350e:	20e3      	movs	r0, #227	; 0xe3
 8003510:	f7fe fc8a 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x05);
 8003514:	2005      	movs	r0, #5
 8003516:	f7fe fc9b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800351a:	2000      	movs	r0, #0
 800351c:	f7fe fc98 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA);
 8003520:	200a      	movs	r0, #10
 8003522:	f7fe fc95 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003526:	2000      	movs	r0, #0
 8003528:	f7fe fc92 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x1C);
 800352c:	201c      	movs	r0, #28
 800352e:	f7fe fc8f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003532:	2000      	movs	r0, #0
 8003534:	f7fe fc8c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x33);
 8003538:	2033      	movs	r0, #51	; 0x33
 800353a:	f7fe fc89 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800353e:	2000      	movs	r0, #0
 8003540:	f7fe fc86 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x44);
 8003544:	2044      	movs	r0, #68	; 0x44
 8003546:	f7fe fc83 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800354a:	2000      	movs	r0, #0
 800354c:	f7fe fc80 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x50);
 8003550:	2050      	movs	r0, #80	; 0x50
 8003552:	f7fe fc7d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003556:	2000      	movs	r0, #0
 8003558:	f7fe fc7a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x62);
 800355c:	2062      	movs	r0, #98	; 0x62
 800355e:	f7fe fc77 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003562:	2000      	movs	r0, #0
 8003564:	f7fe fc74 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x78);
 8003568:	2078      	movs	r0, #120	; 0x78
 800356a:	f7fe fc71 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800356e:	2000      	movs	r0, #0
 8003570:	f7fe fc6e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x88);
 8003574:	2088      	movs	r0, #136	; 0x88
 8003576:	f7fe fc6b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800357a:	2000      	movs	r0, #0
 800357c:	f7fe fc68 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x97);
 8003580:	2097      	movs	r0, #151	; 0x97
 8003582:	f7fe fc65 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003586:	2000      	movs	r0, #0
 8003588:	f7fe fc62 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA6);
 800358c:	20a6      	movs	r0, #166	; 0xa6
 800358e:	f7fe fc5f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003592:	2000      	movs	r0, #0
 8003594:	f7fe fc5c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xB7);
 8003598:	20b7      	movs	r0, #183	; 0xb7
 800359a:	f7fe fc59 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800359e:	2000      	movs	r0, #0
 80035a0:	f7fe fc56 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xC2);
 80035a4:	20c2      	movs	r0, #194	; 0xc2
 80035a6:	f7fe fc53 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80035aa:	2000      	movs	r0, #0
 80035ac:	f7fe fc50 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xC7);
 80035b0:	20c7      	movs	r0, #199	; 0xc7
 80035b2:	f7fe fc4d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80035b6:	2000      	movs	r0, #0
 80035b8:	f7fe fc4a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD1);
 80035bc:	20d1      	movs	r0, #209	; 0xd1
 80035be:	f7fe fc47 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80035c2:	2000      	movs	r0, #0
 80035c4:	f7fe fc44 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD5);
 80035c8:	20d5      	movs	r0, #213	; 0xd5
 80035ca:	f7fe fc41 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80035ce:	2000      	movs	r0, #0
 80035d0:	f7fe fc3e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xDD);
 80035d4:	20dd      	movs	r0, #221	; 0xdd
 80035d6:	f7fe fc3b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80035da:	2000      	movs	r0, #0
 80035dc:	f7fe fc38 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xF3);
 80035e0:	20f3      	movs	r0, #243	; 0xf3
 80035e2:	f7fe fc35 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80035e6:	2000      	movs	r0, #0
 80035e8:	f7fe fc32 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xE4);
 80035ec:	20e4      	movs	r0, #228	; 0xe4
 80035ee:	f7fe fc1b 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x01);
 80035f2:	2001      	movs	r0, #1
 80035f4:	f7fe fc2c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80035f8:	2000      	movs	r0, #0
 80035fa:	f7fe fc29 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x01);
 80035fe:	2001      	movs	r0, #1
 8003600:	f7fe fc26 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003604:	2000      	movs	r0, #0
 8003606:	f7fe fc23 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x02);
 800360a:	2002      	movs	r0, #2
 800360c:	f7fe fc20 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003610:	2000      	movs	r0, #0
 8003612:	f7fe fc1d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x2A);
 8003616:	202a      	movs	r0, #42	; 0x2a
 8003618:	f7fe fc1a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800361c:	2000      	movs	r0, #0
 800361e:	f7fe fc17 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3C);
 8003622:	203c      	movs	r0, #60	; 0x3c
 8003624:	f7fe fc14 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003628:	2000      	movs	r0, #0
 800362a:	f7fe fc11 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x4B);
 800362e:	204b      	movs	r0, #75	; 0x4b
 8003630:	f7fe fc0e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003634:	2000      	movs	r0, #0
 8003636:	f7fe fc0b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x5D);
 800363a:	205d      	movs	r0, #93	; 0x5d
 800363c:	f7fe fc08 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003640:	2000      	movs	r0, #0
 8003642:	f7fe fc05 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x74);
 8003646:	2074      	movs	r0, #116	; 0x74
 8003648:	f7fe fc02 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800364c:	2000      	movs	r0, #0
 800364e:	f7fe fbff 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x84);
 8003652:	2084      	movs	r0, #132	; 0x84
 8003654:	f7fe fbfc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003658:	2000      	movs	r0, #0
 800365a:	f7fe fbf9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x93);
 800365e:	2093      	movs	r0, #147	; 0x93
 8003660:	f7fe fbf6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003664:	2000      	movs	r0, #0
 8003666:	f7fe fbf3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA2);
 800366a:	20a2      	movs	r0, #162	; 0xa2
 800366c:	f7fe fbf0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003670:	2000      	movs	r0, #0
 8003672:	f7fe fbed 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xB3);
 8003676:	20b3      	movs	r0, #179	; 0xb3
 8003678:	f7fe fbea 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800367c:	2000      	movs	r0, #0
 800367e:	f7fe fbe7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xBE);
 8003682:	20be      	movs	r0, #190	; 0xbe
 8003684:	f7fe fbe4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003688:	2000      	movs	r0, #0
 800368a:	f7fe fbe1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xC4);
 800368e:	20c4      	movs	r0, #196	; 0xc4
 8003690:	f7fe fbde 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003694:	2000      	movs	r0, #0
 8003696:	f7fe fbdb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xCD);
 800369a:	20cd      	movs	r0, #205	; 0xcd
 800369c:	f7fe fbd8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80036a0:	2000      	movs	r0, #0
 80036a2:	f7fe fbd5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD3);
 80036a6:	20d3      	movs	r0, #211	; 0xd3
 80036a8:	f7fe fbd2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80036ac:	2000      	movs	r0, #0
 80036ae:	f7fe fbcf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xDD);
 80036b2:	20dd      	movs	r0, #221	; 0xdd
 80036b4:	f7fe fbcc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80036b8:	2000      	movs	r0, #0
 80036ba:	f7fe fbc9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xF3);
 80036be:	20f3      	movs	r0, #243	; 0xf3
 80036c0:	f7fe fbc6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80036c4:	2000      	movs	r0, #0
 80036c6:	f7fe fbc3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xE5);
 80036ca:	20e5      	movs	r0, #229	; 0xe5
 80036cc:	f7fe fbac 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 80036d0:	2000      	movs	r0, #0
 80036d2:	f7fe fbbd 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80036d6:	2000      	movs	r0, #0
 80036d8:	f7fe fbba 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80036dc:	2000      	movs	r0, #0
 80036de:	f7fe fbb7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80036e2:	2000      	movs	r0, #0
 80036e4:	f7fe fbb4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x02);
 80036e8:	2002      	movs	r0, #2
 80036ea:	f7fe fbb1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80036ee:	2000      	movs	r0, #0
 80036f0:	f7fe fbae 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x29);
 80036f4:	2029      	movs	r0, #41	; 0x29
 80036f6:	f7fe fbab 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80036fa:	2000      	movs	r0, #0
 80036fc:	f7fe fba8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x3C);
 8003700:	203c      	movs	r0, #60	; 0x3c
 8003702:	f7fe fba5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003706:	2000      	movs	r0, #0
 8003708:	f7fe fba2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x4B);
 800370c:	204b      	movs	r0, #75	; 0x4b
 800370e:	f7fe fb9f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003712:	2000      	movs	r0, #0
 8003714:	f7fe fb9c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x5D);
 8003718:	205d      	movs	r0, #93	; 0x5d
 800371a:	f7fe fb99 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800371e:	2000      	movs	r0, #0
 8003720:	f7fe fb96 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x74);
 8003724:	2074      	movs	r0, #116	; 0x74
 8003726:	f7fe fb93 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800372a:	2000      	movs	r0, #0
 800372c:	f7fe fb90 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x84);
 8003730:	2084      	movs	r0, #132	; 0x84
 8003732:	f7fe fb8d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003736:	2000      	movs	r0, #0
 8003738:	f7fe fb8a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x93);
 800373c:	2093      	movs	r0, #147	; 0x93
 800373e:	f7fe fb87 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003742:	2000      	movs	r0, #0
 8003744:	f7fe fb84 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xA2);
 8003748:	20a2      	movs	r0, #162	; 0xa2
 800374a:	f7fe fb81 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800374e:	2000      	movs	r0, #0
 8003750:	f7fe fb7e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xB3);
 8003754:	20b3      	movs	r0, #179	; 0xb3
 8003756:	f7fe fb7b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800375a:	2000      	movs	r0, #0
 800375c:	f7fe fb78 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xBE);
 8003760:	20be      	movs	r0, #190	; 0xbe
 8003762:	f7fe fb75 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003766:	2000      	movs	r0, #0
 8003768:	f7fe fb72 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xC4);
 800376c:	20c4      	movs	r0, #196	; 0xc4
 800376e:	f7fe fb6f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003772:	2000      	movs	r0, #0
 8003774:	f7fe fb6c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xCD);
 8003778:	20cd      	movs	r0, #205	; 0xcd
 800377a:	f7fe fb69 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800377e:	2000      	movs	r0, #0
 8003780:	f7fe fb66 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xD3);
 8003784:	20d3      	movs	r0, #211	; 0xd3
 8003786:	f7fe fb63 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800378a:	2000      	movs	r0, #0
 800378c:	f7fe fb60 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xDC);
 8003790:	20dc      	movs	r0, #220	; 0xdc
 8003792:	f7fe fb5d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003796:	2000      	movs	r0, #0
 8003798:	f7fe fb5a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xF3);
 800379c:	20f3      	movs	r0, #243	; 0xf3
 800379e:	f7fe fb57 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80037a2:	2000      	movs	r0, #0
 80037a4:	f7fe fb54 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xE6);
 80037a8:	20e6      	movs	r0, #230	; 0xe6
 80037aa:	f7fe fb3d 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x11);
 80037ae:	2011      	movs	r0, #17
 80037b0:	f7fe fb4e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80037b4:	2000      	movs	r0, #0
 80037b6:	f7fe fb4b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x34);
 80037ba:	2034      	movs	r0, #52	; 0x34
 80037bc:	f7fe fb48 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80037c0:	2000      	movs	r0, #0
 80037c2:	f7fe fb45 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x56);
 80037c6:	2056      	movs	r0, #86	; 0x56
 80037c8:	f7fe fb42 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80037cc:	2000      	movs	r0, #0
 80037ce:	f7fe fb3f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x76);
 80037d2:	2076      	movs	r0, #118	; 0x76
 80037d4:	f7fe fb3c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80037d8:	2000      	movs	r0, #0
 80037da:	f7fe fb39 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x77);
 80037de:	2077      	movs	r0, #119	; 0x77
 80037e0:	f7fe fb36 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80037e4:	2000      	movs	r0, #0
 80037e6:	f7fe fb33 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x66);
 80037ea:	2066      	movs	r0, #102	; 0x66
 80037ec:	f7fe fb30 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80037f0:	2000      	movs	r0, #0
 80037f2:	f7fe fb2d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x88);
 80037f6:	2088      	movs	r0, #136	; 0x88
 80037f8:	f7fe fb2a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80037fc:	2000      	movs	r0, #0
 80037fe:	f7fe fb27 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x99);
 8003802:	2099      	movs	r0, #153	; 0x99
 8003804:	f7fe fb24 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003808:	2000      	movs	r0, #0
 800380a:	f7fe fb21 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xBB);
 800380e:	20bb      	movs	r0, #187	; 0xbb
 8003810:	f7fe fb1e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003814:	2000      	movs	r0, #0
 8003816:	f7fe fb1b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x99);
 800381a:	2099      	movs	r0, #153	; 0x99
 800381c:	f7fe fb18 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003820:	2000      	movs	r0, #0
 8003822:	f7fe fb15 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x66);
 8003826:	2066      	movs	r0, #102	; 0x66
 8003828:	f7fe fb12 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800382c:	2000      	movs	r0, #0
 800382e:	f7fe fb0f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x55);
 8003832:	2055      	movs	r0, #85	; 0x55
 8003834:	f7fe fb0c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003838:	2000      	movs	r0, #0
 800383a:	f7fe fb09 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x55);
 800383e:	2055      	movs	r0, #85	; 0x55
 8003840:	f7fe fb06 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003844:	2000      	movs	r0, #0
 8003846:	f7fe fb03 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x45);
 800384a:	2045      	movs	r0, #69	; 0x45
 800384c:	f7fe fb00 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003850:	2000      	movs	r0, #0
 8003852:	f7fe fafd 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x43);
 8003856:	2043      	movs	r0, #67	; 0x43
 8003858:	f7fe fafa 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800385c:	2000      	movs	r0, #0
 800385e:	f7fe faf7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x44);
 8003862:	2044      	movs	r0, #68	; 0x44
 8003864:	f7fe faf4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003868:	2000      	movs	r0, #0
 800386a:	f7fe faf1 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xE7);
 800386e:	20e7      	movs	r0, #231	; 0xe7
 8003870:	f7fe fada 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x32);
 8003874:	2032      	movs	r0, #50	; 0x32
 8003876:	f7fe faeb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800387a:	2000      	movs	r0, #0
 800387c:	f7fe fae8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x55);
 8003880:	2055      	movs	r0, #85	; 0x55
 8003882:	f7fe fae5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003886:	2000      	movs	r0, #0
 8003888:	f7fe fae2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x76);
 800388c:	2076      	movs	r0, #118	; 0x76
 800388e:	f7fe fadf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003892:	2000      	movs	r0, #0
 8003894:	f7fe fadc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x66);
 8003898:	2066      	movs	r0, #102	; 0x66
 800389a:	f7fe fad9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800389e:	2000      	movs	r0, #0
 80038a0:	f7fe fad6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x67);
 80038a4:	2067      	movs	r0, #103	; 0x67
 80038a6:	f7fe fad3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80038aa:	2000      	movs	r0, #0
 80038ac:	f7fe fad0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x67);
 80038b0:	2067      	movs	r0, #103	; 0x67
 80038b2:	f7fe facd 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80038b6:	2000      	movs	r0, #0
 80038b8:	f7fe faca 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x87);
 80038bc:	2087      	movs	r0, #135	; 0x87
 80038be:	f7fe fac7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80038c2:	2000      	movs	r0, #0
 80038c4:	f7fe fac4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x99);
 80038c8:	2099      	movs	r0, #153	; 0x99
 80038ca:	f7fe fac1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80038ce:	2000      	movs	r0, #0
 80038d0:	f7fe fabe 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xBB);
 80038d4:	20bb      	movs	r0, #187	; 0xbb
 80038d6:	f7fe fabb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80038da:	2000      	movs	r0, #0
 80038dc:	f7fe fab8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x99);
 80038e0:	2099      	movs	r0, #153	; 0x99
 80038e2:	f7fe fab5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80038e6:	2000      	movs	r0, #0
 80038e8:	f7fe fab2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x77);
 80038ec:	2077      	movs	r0, #119	; 0x77
 80038ee:	f7fe faaf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80038f2:	2000      	movs	r0, #0
 80038f4:	f7fe faac 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x44);
 80038f8:	2044      	movs	r0, #68	; 0x44
 80038fa:	f7fe faa9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80038fe:	2000      	movs	r0, #0
 8003900:	f7fe faa6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x56);
 8003904:	2056      	movs	r0, #86	; 0x56
 8003906:	f7fe faa3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800390a:	2000      	movs	r0, #0
 800390c:	f7fe faa0 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x23); 
 8003910:	2023      	movs	r0, #35	; 0x23
 8003912:	f7fe fa9d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003916:	2000      	movs	r0, #0
 8003918:	f7fe fa9a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x33);
 800391c:	2033      	movs	r0, #51	; 0x33
 800391e:	f7fe fa97 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003922:	2000      	movs	r0, #0
 8003924:	f7fe fa94 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x45);
 8003928:	2045      	movs	r0, #69	; 0x45
 800392a:	f7fe fa91 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800392e:	2000      	movs	r0, #0
 8003930:	f7fe fa8e 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xE8);
 8003934:	20e8      	movs	r0, #232	; 0xe8
 8003936:	f7fe fa77 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 800393a:	2000      	movs	r0, #0
 800393c:	f7fe fa88 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003940:	2000      	movs	r0, #0
 8003942:	f7fe fa85 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x99);
 8003946:	2099      	movs	r0, #153	; 0x99
 8003948:	f7fe fa82 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800394c:	2000      	movs	r0, #0
 800394e:	f7fe fa7f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x87);
 8003952:	2087      	movs	r0, #135	; 0x87
 8003954:	f7fe fa7c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003958:	2000      	movs	r0, #0
 800395a:	f7fe fa79 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x88);
 800395e:	2088      	movs	r0, #136	; 0x88
 8003960:	f7fe fa76 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003964:	2000      	movs	r0, #0
 8003966:	f7fe fa73 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x77);
 800396a:	2077      	movs	r0, #119	; 0x77
 800396c:	f7fe fa70 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003970:	2000      	movs	r0, #0
 8003972:	f7fe fa6d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x66);
 8003976:	2066      	movs	r0, #102	; 0x66
 8003978:	f7fe fa6a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 800397c:	2000      	movs	r0, #0
 800397e:	f7fe fa67 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x88);
 8003982:	2088      	movs	r0, #136	; 0x88
 8003984:	f7fe fa64 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003988:	2000      	movs	r0, #0
 800398a:	f7fe fa61 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xAA);
 800398e:	20aa      	movs	r0, #170	; 0xaa
 8003990:	f7fe fa5e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003994:	2000      	movs	r0, #0
 8003996:	f7fe fa5b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xBB);
 800399a:	20bb      	movs	r0, #187	; 0xbb
 800399c:	f7fe fa58 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80039a0:	2000      	movs	r0, #0
 80039a2:	f7fe fa55 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x99);
 80039a6:	2099      	movs	r0, #153	; 0x99
 80039a8:	f7fe fa52 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80039ac:	2000      	movs	r0, #0
 80039ae:	f7fe fa4f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x66);
 80039b2:	2066      	movs	r0, #102	; 0x66
 80039b4:	f7fe fa4c 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80039b8:	2000      	movs	r0, #0
 80039ba:	f7fe fa49 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x55);
 80039be:	2055      	movs	r0, #85	; 0x55
 80039c0:	f7fe fa46 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80039c4:	2000      	movs	r0, #0
 80039c6:	f7fe fa43 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x55);
 80039ca:	2055      	movs	r0, #85	; 0x55
 80039cc:	f7fe fa40 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80039d0:	2000      	movs	r0, #0
 80039d2:	f7fe fa3d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x44);
 80039d6:	2044      	movs	r0, #68	; 0x44
 80039d8:	f7fe fa3a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80039dc:	2000      	movs	r0, #0
 80039de:	f7fe fa37 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x44);
 80039e2:	2044      	movs	r0, #68	; 0x44
 80039e4:	f7fe fa34 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80039e8:	2000      	movs	r0, #0
 80039ea:	f7fe fa31 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x55);
 80039ee:	2055      	movs	r0, #85	; 0x55
 80039f0:	f7fe fa2e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 80039f4:	2000      	movs	r0, #0
 80039f6:	f7fe fa2b 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xE9);
 80039fa:	20e9      	movs	r0, #233	; 0xe9
 80039fc:	f7fe fa14 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0xAA);
 8003a00:	20aa      	movs	r0, #170	; 0xaa
 8003a02:	f7fe fa25 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a06:	2000      	movs	r0, #0
 8003a08:	f7fe fa22 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	f7fe fa1f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a12:	2000      	movs	r0, #0
 8003a14:	f7fe fa1c 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0x00);
 8003a18:	2000      	movs	r0, #0
 8003a1a:	f7fe fa05 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0xAA);
 8003a1e:	20aa      	movs	r0, #170	; 0xaa
 8003a20:	f7fe fa16 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xCF);
 8003a24:	20cf      	movs	r0, #207	; 0xcf
 8003a26:	f7fe f9ff 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8003a2a:	2000      	movs	r0, #0
 8003a2c:	f7fe fa10 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a30:	2000      	movs	r0, #0
 8003a32:	f7fe fa0d 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a36:	2000      	movs	r0, #0
 8003a38:	f7fe fa0a 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f7fe fa07 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a42:	2000      	movs	r0, #0
 8003a44:	f7fe fa04 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a48:	2000      	movs	r0, #0
 8003a4a:	f7fe fa01 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a4e:	2000      	movs	r0, #0
 8003a50:	f7fe f9fe 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a54:	2000      	movs	r0, #0
 8003a56:	f7fe f9fb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a5a:	2000      	movs	r0, #0
 8003a5c:	f7fe f9f8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a60:	2000      	movs	r0, #0
 8003a62:	f7fe f9f5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a66:	2000      	movs	r0, #0
 8003a68:	f7fe f9f2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	f7fe f9ef 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a72:	2000      	movs	r0, #0
 8003a74:	f7fe f9ec 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a78:	2000      	movs	r0, #0
 8003a7a:	f7fe f9e9 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a7e:	2000      	movs	r0, #0
 8003a80:	f7fe f9e6 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a84:	2000      	movs	r0, #0
 8003a86:	f7fe f9e3 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	f7fe f9e0 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xF0);
 8003a90:	20f0      	movs	r0, #240	; 0xf0
 8003a92:	f7fe f9c9 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8003a96:	2000      	movs	r0, #0
 8003a98:	f7fe f9da 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x50);
 8003a9c:	2050      	movs	r0, #80	; 0x50
 8003a9e:	f7fe f9d7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003aa2:	2000      	movs	r0, #0
 8003aa4:	f7fe f9d4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003aa8:	2000      	movs	r0, #0
 8003aaa:	f7fe f9d1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003aae:	2000      	movs	r0, #0
 8003ab0:	f7fe f9ce 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xF3);
 8003ab4:	20f3      	movs	r0, #243	; 0xf3
 8003ab6:	f7fe f9b7 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8003aba:	2000      	movs	r0, #0
 8003abc:	f7fe f9c8 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0xF9);
 8003ac0:	20f9      	movs	r0, #249	; 0xf9
 8003ac2:	f7fe f9b1 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x06);
 8003ac6:	2006      	movs	r0, #6
 8003ac8:	f7fe f9c2 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x10);
 8003acc:	2010      	movs	r0, #16
 8003ace:	f7fe f9bf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x29);
 8003ad2:	2029      	movs	r0, #41	; 0x29
 8003ad4:	f7fe f9bc 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8003ad8:	2000      	movs	r0, #0
 8003ada:	f7fe f9b9 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0x3A);
 8003ade:	203a      	movs	r0, #58	; 0x3a
 8003ae0:	f7fe f9a2 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x55);	//66
 8003ae4:	2055      	movs	r0, #85	; 0x55
 8003ae6:	f7fe f9b3 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0x11);
 8003aea:	2011      	movs	r0, #17
 8003aec:	f7fe f99c 	bl	8001e28 <LCD_WR_REG>
			HAL_Delay(100);
 8003af0:	2064      	movs	r0, #100	; 0x64
 8003af2:	f002 fee9 	bl	80068c8 <HAL_Delay>
			LCD_WR_REG(0x29);
 8003af6:	2029      	movs	r0, #41	; 0x29
 8003af8:	f7fe f996 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_REG(0x35);
 8003afc:	2035      	movs	r0, #53	; 0x35
 8003afe:	f7fe f993 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);
 8003b02:	2000      	movs	r0, #0
 8003b04:	f7fe f9a4 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0x51);
 8003b08:	2051      	movs	r0, #81	; 0x51
 8003b0a:	f7fe f98d 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0xFF);
 8003b0e:	20ff      	movs	r0, #255	; 0xff
 8003b10:	f7fe f99e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0x53);
 8003b14:	2053      	movs	r0, #83	; 0x53
 8003b16:	f7fe f987 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x2C);
 8003b1a:	202c      	movs	r0, #44	; 0x2c
 8003b1c:	f7fe f998 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0x55);
 8003b20:	2055      	movs	r0, #85	; 0x55
 8003b22:	f7fe f981 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x82);
 8003b26:	2082      	movs	r0, #130	; 0x82
 8003b28:	f7fe f992 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0x2c);
 8003b2c:	202c      	movs	r0, #44	; 0x2c
 8003b2e:	f7fe f97b 	bl	8001e28 <LCD_WR_REG>
 8003b32:	f001 b847 	b.w	8004bc4 <LCD_Init+0x240c>
		}else if(lcddev.id==0x5510)
 8003b36:	4b04      	ldr	r3, [pc, #16]	; (8003b48 <LCD_Init+0x1390>)
 8003b38:	889b      	ldrh	r3, [r3, #4]
 8003b3a:	f245 5210 	movw	r2, #21776	; 0x5510
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	f040 8781 	bne.w	8004a46 <LCD_Init+0x228e>
 8003b44:	e002      	b.n	8003b4c <LCD_Init+0x1394>
 8003b46:	bf00      	nop
 8003b48:	20022b80 	.word	0x20022b80
		{
			LCD_WriteReg(0xF000,0x55);
 8003b4c:	2155      	movs	r1, #85	; 0x55
 8003b4e:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8003b52:	f7fe f9a3 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xF001,0xAA);
 8003b56:	21aa      	movs	r1, #170	; 0xaa
 8003b58:	f24f 0001 	movw	r0, #61441	; 0xf001
 8003b5c:	f7fe f99e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xF002,0x52);
 8003b60:	2152      	movs	r1, #82	; 0x52
 8003b62:	f24f 0002 	movw	r0, #61442	; 0xf002
 8003b66:	f7fe f999 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xF003,0x08);
 8003b6a:	2108      	movs	r1, #8
 8003b6c:	f24f 0003 	movw	r0, #61443	; 0xf003
 8003b70:	f7fe f994 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xF004,0x01);
 8003b74:	2101      	movs	r1, #1
 8003b76:	f24f 0004 	movw	r0, #61444	; 0xf004
 8003b7a:	f7fe f98f 	bl	8001e9c <LCD_WriteReg>
			//AVDD Set AVDD 5.2V
			LCD_WriteReg(0xB000,0x0D);
 8003b7e:	210d      	movs	r1, #13
 8003b80:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8003b84:	f7fe f98a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB001,0x0D);
 8003b88:	210d      	movs	r1, #13
 8003b8a:	f24b 0001 	movw	r0, #45057	; 0xb001
 8003b8e:	f7fe f985 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB002,0x0D);
 8003b92:	210d      	movs	r1, #13
 8003b94:	f24b 0002 	movw	r0, #45058	; 0xb002
 8003b98:	f7fe f980 	bl	8001e9c <LCD_WriteReg>
			//AVDD ratio
			LCD_WriteReg(0xB600,0x34);
 8003b9c:	2134      	movs	r1, #52	; 0x34
 8003b9e:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8003ba2:	f7fe f97b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB601,0x34);
 8003ba6:	2134      	movs	r1, #52	; 0x34
 8003ba8:	f24b 6001 	movw	r0, #46593	; 0xb601
 8003bac:	f7fe f976 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB602,0x34);
 8003bb0:	2134      	movs	r1, #52	; 0x34
 8003bb2:	f24b 6002 	movw	r0, #46594	; 0xb602
 8003bb6:	f7fe f971 	bl	8001e9c <LCD_WriteReg>
			//AVEE -5.2V
			LCD_WriteReg(0xB100,0x0D);
 8003bba:	210d      	movs	r1, #13
 8003bbc:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8003bc0:	f7fe f96c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB101,0x0D);
 8003bc4:	210d      	movs	r1, #13
 8003bc6:	f24b 1001 	movw	r0, #45313	; 0xb101
 8003bca:	f7fe f967 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB102,0x0D);
 8003bce:	210d      	movs	r1, #13
 8003bd0:	f24b 1002 	movw	r0, #45314	; 0xb102
 8003bd4:	f7fe f962 	bl	8001e9c <LCD_WriteReg>
			//AVEE ratio
			LCD_WriteReg(0xB700,0x34);
 8003bd8:	2134      	movs	r1, #52	; 0x34
 8003bda:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8003bde:	f7fe f95d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB701,0x34);
 8003be2:	2134      	movs	r1, #52	; 0x34
 8003be4:	f24b 7001 	movw	r0, #46849	; 0xb701
 8003be8:	f7fe f958 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB702,0x34);
 8003bec:	2134      	movs	r1, #52	; 0x34
 8003bee:	f24b 7002 	movw	r0, #46850	; 0xb702
 8003bf2:	f7fe f953 	bl	8001e9c <LCD_WriteReg>
			//VCL -2.5V
			LCD_WriteReg(0xB200,0x00);
 8003bf6:	2100      	movs	r1, #0
 8003bf8:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 8003bfc:	f7fe f94e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB201,0x00);
 8003c00:	2100      	movs	r1, #0
 8003c02:	f24b 2001 	movw	r0, #45569	; 0xb201
 8003c06:	f7fe f949 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB202,0x00);
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	f24b 2002 	movw	r0, #45570	; 0xb202
 8003c10:	f7fe f944 	bl	8001e9c <LCD_WriteReg>
			//VCL ratio
			LCD_WriteReg(0xB800,0x24);
 8003c14:	2124      	movs	r1, #36	; 0x24
 8003c16:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8003c1a:	f7fe f93f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB801,0x24);
 8003c1e:	2124      	movs	r1, #36	; 0x24
 8003c20:	f64b 0001 	movw	r0, #47105	; 0xb801
 8003c24:	f7fe f93a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB802,0x24);
 8003c28:	2124      	movs	r1, #36	; 0x24
 8003c2a:	f64b 0002 	movw	r0, #47106	; 0xb802
 8003c2e:	f7fe f935 	bl	8001e9c <LCD_WriteReg>
			//VGH 15V (Free pump)
			LCD_WriteReg(0xBF00,0x01);
 8003c32:	2101      	movs	r1, #1
 8003c34:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 8003c38:	f7fe f930 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB300,0x0F);
 8003c3c:	210f      	movs	r1, #15
 8003c3e:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 8003c42:	f7fe f92b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB301,0x0F);
 8003c46:	210f      	movs	r1, #15
 8003c48:	f24b 3001 	movw	r0, #45825	; 0xb301
 8003c4c:	f7fe f926 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB302,0x0F);
 8003c50:	210f      	movs	r1, #15
 8003c52:	f24b 3002 	movw	r0, #45826	; 0xb302
 8003c56:	f7fe f921 	bl	8001e9c <LCD_WriteReg>
			//VGH ratio
			LCD_WriteReg(0xB900,0x34);
 8003c5a:	2134      	movs	r1, #52	; 0x34
 8003c5c:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8003c60:	f7fe f91c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB901,0x34);
 8003c64:	2134      	movs	r1, #52	; 0x34
 8003c66:	f64b 1001 	movw	r0, #47361	; 0xb901
 8003c6a:	f7fe f917 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB902,0x34);
 8003c6e:	2134      	movs	r1, #52	; 0x34
 8003c70:	f64b 1002 	movw	r0, #47362	; 0xb902
 8003c74:	f7fe f912 	bl	8001e9c <LCD_WriteReg>
			//VGL_REG -10V
			LCD_WriteReg(0xB500,0x08);
 8003c78:	2108      	movs	r1, #8
 8003c7a:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8003c7e:	f7fe f90d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB501,0x08);
 8003c82:	2108      	movs	r1, #8
 8003c84:	f24b 5001 	movw	r0, #46337	; 0xb501
 8003c88:	f7fe f908 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB502,0x08);
 8003c8c:	2108      	movs	r1, #8
 8003c8e:	f24b 5002 	movw	r0, #46338	; 0xb502
 8003c92:	f7fe f903 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xC200,0x03);
 8003c96:	2103      	movs	r1, #3
 8003c98:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 8003c9c:	f7fe f8fe 	bl	8001e9c <LCD_WriteReg>
			//VGLX ratio
			LCD_WriteReg(0xBA00,0x24);
 8003ca0:	2124      	movs	r1, #36	; 0x24
 8003ca2:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 8003ca6:	f7fe f8f9 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xBA01,0x24);
 8003caa:	2124      	movs	r1, #36	; 0x24
 8003cac:	f64b 2001 	movw	r0, #47617	; 0xba01
 8003cb0:	f7fe f8f4 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xBA02,0x24);
 8003cb4:	2124      	movs	r1, #36	; 0x24
 8003cb6:	f64b 2002 	movw	r0, #47618	; 0xba02
 8003cba:	f7fe f8ef 	bl	8001e9c <LCD_WriteReg>
			//VGMP/VGSP 4.5V/0V
			LCD_WriteReg(0xBC00,0x00);
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8003cc4:	f7fe f8ea 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xBC01,0x78);
 8003cc8:	2178      	movs	r1, #120	; 0x78
 8003cca:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8003cce:	f7fe f8e5 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xBC02,0x00);
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8003cd8:	f7fe f8e0 	bl	8001e9c <LCD_WriteReg>
			//VGMN/VGSN -4.5V/0V
			LCD_WriteReg(0xBD00,0x00);
 8003cdc:	2100      	movs	r1, #0
 8003cde:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 8003ce2:	f7fe f8db 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xBD01,0x78);
 8003ce6:	2178      	movs	r1, #120	; 0x78
 8003ce8:	f64b 5001 	movw	r0, #48385	; 0xbd01
 8003cec:	f7fe f8d6 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xBD02,0x00);
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	f64b 5002 	movw	r0, #48386	; 0xbd02
 8003cf6:	f7fe f8d1 	bl	8001e9c <LCD_WriteReg>
			//VCOM
			LCD_WriteReg(0xBE00,0x00);
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 8003d00:	f7fe f8cc 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xBE01,0x64);
 8003d04:	2164      	movs	r1, #100	; 0x64
 8003d06:	f64b 6001 	movw	r0, #48641	; 0xbe01
 8003d0a:	f7fe f8c7 	bl	8001e9c <LCD_WriteReg>
			//Gamma Setting
			LCD_WriteReg(0xD100,0x00);
 8003d0e:	2100      	movs	r1, #0
 8003d10:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 8003d14:	f7fe f8c2 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD101,0x33);
 8003d18:	2133      	movs	r1, #51	; 0x33
 8003d1a:	f24d 1001 	movw	r0, #53505	; 0xd101
 8003d1e:	f7fe f8bd 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD102,0x00);
 8003d22:	2100      	movs	r1, #0
 8003d24:	f24d 1002 	movw	r0, #53506	; 0xd102
 8003d28:	f7fe f8b8 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD103,0x34);
 8003d2c:	2134      	movs	r1, #52	; 0x34
 8003d2e:	f24d 1003 	movw	r0, #53507	; 0xd103
 8003d32:	f7fe f8b3 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD104,0x00);
 8003d36:	2100      	movs	r1, #0
 8003d38:	f24d 1004 	movw	r0, #53508	; 0xd104
 8003d3c:	f7fe f8ae 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD105,0x3A);
 8003d40:	213a      	movs	r1, #58	; 0x3a
 8003d42:	f24d 1005 	movw	r0, #53509	; 0xd105
 8003d46:	f7fe f8a9 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD106,0x00);
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	f24d 1006 	movw	r0, #53510	; 0xd106
 8003d50:	f7fe f8a4 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD107,0x4A);
 8003d54:	214a      	movs	r1, #74	; 0x4a
 8003d56:	f24d 1007 	movw	r0, #53511	; 0xd107
 8003d5a:	f7fe f89f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD108,0x00);
 8003d5e:	2100      	movs	r1, #0
 8003d60:	f24d 1008 	movw	r0, #53512	; 0xd108
 8003d64:	f7fe f89a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD109,0x5C);
 8003d68:	215c      	movs	r1, #92	; 0x5c
 8003d6a:	f24d 1009 	movw	r0, #53513	; 0xd109
 8003d6e:	f7fe f895 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD10A,0x00);
 8003d72:	2100      	movs	r1, #0
 8003d74:	f24d 100a 	movw	r0, #53514	; 0xd10a
 8003d78:	f7fe f890 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD10B,0x81);
 8003d7c:	2181      	movs	r1, #129	; 0x81
 8003d7e:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8003d82:	f7fe f88b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD10C,0x00);
 8003d86:	2100      	movs	r1, #0
 8003d88:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8003d8c:	f7fe f886 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD10D,0xA6);
 8003d90:	21a6      	movs	r1, #166	; 0xa6
 8003d92:	f24d 100d 	movw	r0, #53517	; 0xd10d
 8003d96:	f7fe f881 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD10E,0x00);
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8003da0:	f7fe f87c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD10F,0xE5);
 8003da4:	21e5      	movs	r1, #229	; 0xe5
 8003da6:	f24d 100f 	movw	r0, #53519	; 0xd10f
 8003daa:	f7fe f877 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD110,0x01);
 8003dae:	2101      	movs	r1, #1
 8003db0:	f24d 1010 	movw	r0, #53520	; 0xd110
 8003db4:	f7fe f872 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD111,0x13);
 8003db8:	2113      	movs	r1, #19
 8003dba:	f24d 1011 	movw	r0, #53521	; 0xd111
 8003dbe:	f7fe f86d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD112,0x01);
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	f24d 1012 	movw	r0, #53522	; 0xd112
 8003dc8:	f7fe f868 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD113,0x54);
 8003dcc:	2154      	movs	r1, #84	; 0x54
 8003dce:	f24d 1013 	movw	r0, #53523	; 0xd113
 8003dd2:	f7fe f863 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD114,0x01);
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	f24d 1014 	movw	r0, #53524	; 0xd114
 8003ddc:	f7fe f85e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD115,0x82);
 8003de0:	2182      	movs	r1, #130	; 0x82
 8003de2:	f24d 1015 	movw	r0, #53525	; 0xd115
 8003de6:	f7fe f859 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD116,0x01);
 8003dea:	2101      	movs	r1, #1
 8003dec:	f24d 1016 	movw	r0, #53526	; 0xd116
 8003df0:	f7fe f854 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD117,0xCA);
 8003df4:	21ca      	movs	r1, #202	; 0xca
 8003df6:	f24d 1017 	movw	r0, #53527	; 0xd117
 8003dfa:	f7fe f84f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD118,0x02);
 8003dfe:	2102      	movs	r1, #2
 8003e00:	f24d 1018 	movw	r0, #53528	; 0xd118
 8003e04:	f7fe f84a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD119,0x00);
 8003e08:	2100      	movs	r1, #0
 8003e0a:	f24d 1019 	movw	r0, #53529	; 0xd119
 8003e0e:	f7fe f845 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD11A,0x02);
 8003e12:	2102      	movs	r1, #2
 8003e14:	f24d 101a 	movw	r0, #53530	; 0xd11a
 8003e18:	f7fe f840 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD11B,0x01);
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	f24d 101b 	movw	r0, #53531	; 0xd11b
 8003e22:	f7fe f83b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD11C,0x02);
 8003e26:	2102      	movs	r1, #2
 8003e28:	f24d 101c 	movw	r0, #53532	; 0xd11c
 8003e2c:	f7fe f836 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD11D,0x34);
 8003e30:	2134      	movs	r1, #52	; 0x34
 8003e32:	f24d 101d 	movw	r0, #53533	; 0xd11d
 8003e36:	f7fe f831 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD11E,0x02);
 8003e3a:	2102      	movs	r1, #2
 8003e3c:	f24d 101e 	movw	r0, #53534	; 0xd11e
 8003e40:	f7fe f82c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD11F,0x67);
 8003e44:	2167      	movs	r1, #103	; 0x67
 8003e46:	f24d 101f 	movw	r0, #53535	; 0xd11f
 8003e4a:	f7fe f827 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD120,0x02);
 8003e4e:	2102      	movs	r1, #2
 8003e50:	f24d 1020 	movw	r0, #53536	; 0xd120
 8003e54:	f7fe f822 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD121,0x84);
 8003e58:	2184      	movs	r1, #132	; 0x84
 8003e5a:	f24d 1021 	movw	r0, #53537	; 0xd121
 8003e5e:	f7fe f81d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD122,0x02);
 8003e62:	2102      	movs	r1, #2
 8003e64:	f24d 1022 	movw	r0, #53538	; 0xd122
 8003e68:	f7fe f818 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD123,0xA4);
 8003e6c:	21a4      	movs	r1, #164	; 0xa4
 8003e6e:	f24d 1023 	movw	r0, #53539	; 0xd123
 8003e72:	f7fe f813 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD124,0x02);
 8003e76:	2102      	movs	r1, #2
 8003e78:	f24d 1024 	movw	r0, #53540	; 0xd124
 8003e7c:	f7fe f80e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD125,0xB7);
 8003e80:	21b7      	movs	r1, #183	; 0xb7
 8003e82:	f24d 1025 	movw	r0, #53541	; 0xd125
 8003e86:	f7fe f809 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD126,0x02);
 8003e8a:	2102      	movs	r1, #2
 8003e8c:	f24d 1026 	movw	r0, #53542	; 0xd126
 8003e90:	f7fe f804 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD127,0xCF);
 8003e94:	21cf      	movs	r1, #207	; 0xcf
 8003e96:	f24d 1027 	movw	r0, #53543	; 0xd127
 8003e9a:	f7fd ffff 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD128,0x02);
 8003e9e:	2102      	movs	r1, #2
 8003ea0:	f24d 1028 	movw	r0, #53544	; 0xd128
 8003ea4:	f7fd fffa 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD129,0xDE);
 8003ea8:	21de      	movs	r1, #222	; 0xde
 8003eaa:	f24d 1029 	movw	r0, #53545	; 0xd129
 8003eae:	f7fd fff5 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD12A,0x02);
 8003eb2:	2102      	movs	r1, #2
 8003eb4:	f24d 102a 	movw	r0, #53546	; 0xd12a
 8003eb8:	f7fd fff0 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD12B,0xF2);
 8003ebc:	21f2      	movs	r1, #242	; 0xf2
 8003ebe:	f24d 102b 	movw	r0, #53547	; 0xd12b
 8003ec2:	f7fd ffeb 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD12C,0x02);
 8003ec6:	2102      	movs	r1, #2
 8003ec8:	f24d 102c 	movw	r0, #53548	; 0xd12c
 8003ecc:	f7fd ffe6 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD12D,0xFE);
 8003ed0:	21fe      	movs	r1, #254	; 0xfe
 8003ed2:	f24d 102d 	movw	r0, #53549	; 0xd12d
 8003ed6:	f7fd ffe1 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD12E,0x03);
 8003eda:	2103      	movs	r1, #3
 8003edc:	f24d 102e 	movw	r0, #53550	; 0xd12e
 8003ee0:	f7fd ffdc 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD12F,0x10);
 8003ee4:	2110      	movs	r1, #16
 8003ee6:	f24d 102f 	movw	r0, #53551	; 0xd12f
 8003eea:	f7fd ffd7 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD130,0x03);
 8003eee:	2103      	movs	r1, #3
 8003ef0:	f24d 1030 	movw	r0, #53552	; 0xd130
 8003ef4:	f7fd ffd2 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD131,0x33);
 8003ef8:	2133      	movs	r1, #51	; 0x33
 8003efa:	f24d 1031 	movw	r0, #53553	; 0xd131
 8003efe:	f7fd ffcd 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD132,0x03);
 8003f02:	2103      	movs	r1, #3
 8003f04:	f24d 1032 	movw	r0, #53554	; 0xd132
 8003f08:	f7fd ffc8 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD133,0x6D);
 8003f0c:	216d      	movs	r1, #109	; 0x6d
 8003f0e:	f24d 1033 	movw	r0, #53555	; 0xd133
 8003f12:	f7fd ffc3 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD200,0x00);
 8003f16:	2100      	movs	r1, #0
 8003f18:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 8003f1c:	f7fd ffbe 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD201,0x33);
 8003f20:	2133      	movs	r1, #51	; 0x33
 8003f22:	f24d 2001 	movw	r0, #53761	; 0xd201
 8003f26:	f7fd ffb9 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD202,0x00);
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	f24d 2002 	movw	r0, #53762	; 0xd202
 8003f30:	f7fd ffb4 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD203,0x34);
 8003f34:	2134      	movs	r1, #52	; 0x34
 8003f36:	f24d 2003 	movw	r0, #53763	; 0xd203
 8003f3a:	f7fd ffaf 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD204,0x00);
 8003f3e:	2100      	movs	r1, #0
 8003f40:	f24d 2004 	movw	r0, #53764	; 0xd204
 8003f44:	f7fd ffaa 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD205,0x3A);
 8003f48:	213a      	movs	r1, #58	; 0x3a
 8003f4a:	f24d 2005 	movw	r0, #53765	; 0xd205
 8003f4e:	f7fd ffa5 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD206,0x00);
 8003f52:	2100      	movs	r1, #0
 8003f54:	f24d 2006 	movw	r0, #53766	; 0xd206
 8003f58:	f7fd ffa0 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD207,0x4A);
 8003f5c:	214a      	movs	r1, #74	; 0x4a
 8003f5e:	f24d 2007 	movw	r0, #53767	; 0xd207
 8003f62:	f7fd ff9b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD208,0x00);
 8003f66:	2100      	movs	r1, #0
 8003f68:	f24d 2008 	movw	r0, #53768	; 0xd208
 8003f6c:	f7fd ff96 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD209,0x5C);
 8003f70:	215c      	movs	r1, #92	; 0x5c
 8003f72:	f24d 2009 	movw	r0, #53769	; 0xd209
 8003f76:	f7fd ff91 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD20A,0x00);
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8003f80:	f7fd ff8c 	bl	8001e9c <LCD_WriteReg>

			LCD_WriteReg(0xD20B,0x81);
 8003f84:	2181      	movs	r1, #129	; 0x81
 8003f86:	f24d 200b 	movw	r0, #53771	; 0xd20b
 8003f8a:	f7fd ff87 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD20C,0x00);
 8003f8e:	2100      	movs	r1, #0
 8003f90:	f24d 200c 	movw	r0, #53772	; 0xd20c
 8003f94:	f7fd ff82 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD20D,0xA6);
 8003f98:	21a6      	movs	r1, #166	; 0xa6
 8003f9a:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8003f9e:	f7fd ff7d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD20E,0x00);
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	f24d 200e 	movw	r0, #53774	; 0xd20e
 8003fa8:	f7fd ff78 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD20F,0xE5);
 8003fac:	21e5      	movs	r1, #229	; 0xe5
 8003fae:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8003fb2:	f7fd ff73 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD210,0x01);
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	f24d 2010 	movw	r0, #53776	; 0xd210
 8003fbc:	f7fd ff6e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD211,0x13);
 8003fc0:	2113      	movs	r1, #19
 8003fc2:	f24d 2011 	movw	r0, #53777	; 0xd211
 8003fc6:	f7fd ff69 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD212,0x01);
 8003fca:	2101      	movs	r1, #1
 8003fcc:	f24d 2012 	movw	r0, #53778	; 0xd212
 8003fd0:	f7fd ff64 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD213,0x54);
 8003fd4:	2154      	movs	r1, #84	; 0x54
 8003fd6:	f24d 2013 	movw	r0, #53779	; 0xd213
 8003fda:	f7fd ff5f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD214,0x01);
 8003fde:	2101      	movs	r1, #1
 8003fe0:	f24d 2014 	movw	r0, #53780	; 0xd214
 8003fe4:	f7fd ff5a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD215,0x82);
 8003fe8:	2182      	movs	r1, #130	; 0x82
 8003fea:	f24d 2015 	movw	r0, #53781	; 0xd215
 8003fee:	f7fd ff55 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD216,0x01);
 8003ff2:	2101      	movs	r1, #1
 8003ff4:	f24d 2016 	movw	r0, #53782	; 0xd216
 8003ff8:	f7fd ff50 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD217,0xCA);
 8003ffc:	21ca      	movs	r1, #202	; 0xca
 8003ffe:	f24d 2017 	movw	r0, #53783	; 0xd217
 8004002:	f7fd ff4b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD218,0x02);
 8004006:	2102      	movs	r1, #2
 8004008:	f24d 2018 	movw	r0, #53784	; 0xd218
 800400c:	f7fd ff46 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD219,0x00);
 8004010:	2100      	movs	r1, #0
 8004012:	f24d 2019 	movw	r0, #53785	; 0xd219
 8004016:	f7fd ff41 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD21A,0x02);
 800401a:	2102      	movs	r1, #2
 800401c:	f24d 201a 	movw	r0, #53786	; 0xd21a
 8004020:	f7fd ff3c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD21B,0x01);
 8004024:	2101      	movs	r1, #1
 8004026:	f24d 201b 	movw	r0, #53787	; 0xd21b
 800402a:	f7fd ff37 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD21C,0x02);
 800402e:	2102      	movs	r1, #2
 8004030:	f24d 201c 	movw	r0, #53788	; 0xd21c
 8004034:	f7fd ff32 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD21D,0x34);
 8004038:	2134      	movs	r1, #52	; 0x34
 800403a:	f24d 201d 	movw	r0, #53789	; 0xd21d
 800403e:	f7fd ff2d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD21E,0x02);
 8004042:	2102      	movs	r1, #2
 8004044:	f24d 201e 	movw	r0, #53790	; 0xd21e
 8004048:	f7fd ff28 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD21F,0x67);
 800404c:	2167      	movs	r1, #103	; 0x67
 800404e:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8004052:	f7fd ff23 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD220,0x02);
 8004056:	2102      	movs	r1, #2
 8004058:	f24d 2020 	movw	r0, #53792	; 0xd220
 800405c:	f7fd ff1e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD221,0x84);
 8004060:	2184      	movs	r1, #132	; 0x84
 8004062:	f24d 2021 	movw	r0, #53793	; 0xd221
 8004066:	f7fd ff19 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD222,0x02);
 800406a:	2102      	movs	r1, #2
 800406c:	f24d 2022 	movw	r0, #53794	; 0xd222
 8004070:	f7fd ff14 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD223,0xA4);
 8004074:	21a4      	movs	r1, #164	; 0xa4
 8004076:	f24d 2023 	movw	r0, #53795	; 0xd223
 800407a:	f7fd ff0f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD224,0x02);
 800407e:	2102      	movs	r1, #2
 8004080:	f24d 2024 	movw	r0, #53796	; 0xd224
 8004084:	f7fd ff0a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD225,0xB7);
 8004088:	21b7      	movs	r1, #183	; 0xb7
 800408a:	f24d 2025 	movw	r0, #53797	; 0xd225
 800408e:	f7fd ff05 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD226,0x02);
 8004092:	2102      	movs	r1, #2
 8004094:	f24d 2026 	movw	r0, #53798	; 0xd226
 8004098:	f7fd ff00 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD227,0xCF);
 800409c:	21cf      	movs	r1, #207	; 0xcf
 800409e:	f24d 2027 	movw	r0, #53799	; 0xd227
 80040a2:	f7fd fefb 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD228,0x02);
 80040a6:	2102      	movs	r1, #2
 80040a8:	f24d 2028 	movw	r0, #53800	; 0xd228
 80040ac:	f7fd fef6 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD229,0xDE);
 80040b0:	21de      	movs	r1, #222	; 0xde
 80040b2:	f24d 2029 	movw	r0, #53801	; 0xd229
 80040b6:	f7fd fef1 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD22A,0x02);
 80040ba:	2102      	movs	r1, #2
 80040bc:	f24d 202a 	movw	r0, #53802	; 0xd22a
 80040c0:	f7fd feec 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD22B,0xF2);
 80040c4:	21f2      	movs	r1, #242	; 0xf2
 80040c6:	f24d 202b 	movw	r0, #53803	; 0xd22b
 80040ca:	f7fd fee7 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD22C,0x02);
 80040ce:	2102      	movs	r1, #2
 80040d0:	f24d 202c 	movw	r0, #53804	; 0xd22c
 80040d4:	f7fd fee2 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD22D,0xFE);
 80040d8:	21fe      	movs	r1, #254	; 0xfe
 80040da:	f24d 202d 	movw	r0, #53805	; 0xd22d
 80040de:	f7fd fedd 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD22E,0x03);
 80040e2:	2103      	movs	r1, #3
 80040e4:	f24d 202e 	movw	r0, #53806	; 0xd22e
 80040e8:	f7fd fed8 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD22F,0x10);
 80040ec:	2110      	movs	r1, #16
 80040ee:	f24d 202f 	movw	r0, #53807	; 0xd22f
 80040f2:	f7fd fed3 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD230,0x03);
 80040f6:	2103      	movs	r1, #3
 80040f8:	f24d 2030 	movw	r0, #53808	; 0xd230
 80040fc:	f7fd fece 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD231,0x33);
 8004100:	2133      	movs	r1, #51	; 0x33
 8004102:	f24d 2031 	movw	r0, #53809	; 0xd231
 8004106:	f7fd fec9 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD232,0x03);
 800410a:	2103      	movs	r1, #3
 800410c:	f24d 2032 	movw	r0, #53810	; 0xd232
 8004110:	f7fd fec4 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD233,0x6D);
 8004114:	216d      	movs	r1, #109	; 0x6d
 8004116:	f24d 2033 	movw	r0, #53811	; 0xd233
 800411a:	f7fd febf 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD300,0x00);
 800411e:	2100      	movs	r1, #0
 8004120:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 8004124:	f7fd feba 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD301,0x33);
 8004128:	2133      	movs	r1, #51	; 0x33
 800412a:	f24d 3001 	movw	r0, #54017	; 0xd301
 800412e:	f7fd feb5 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD302,0x00);
 8004132:	2100      	movs	r1, #0
 8004134:	f24d 3002 	movw	r0, #54018	; 0xd302
 8004138:	f7fd feb0 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD303,0x34);
 800413c:	2134      	movs	r1, #52	; 0x34
 800413e:	f24d 3003 	movw	r0, #54019	; 0xd303
 8004142:	f7fd feab 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD304,0x00);
 8004146:	2100      	movs	r1, #0
 8004148:	f24d 3004 	movw	r0, #54020	; 0xd304
 800414c:	f7fd fea6 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD305,0x3A);
 8004150:	213a      	movs	r1, #58	; 0x3a
 8004152:	f24d 3005 	movw	r0, #54021	; 0xd305
 8004156:	f7fd fea1 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD306,0x00);
 800415a:	2100      	movs	r1, #0
 800415c:	f24d 3006 	movw	r0, #54022	; 0xd306
 8004160:	f7fd fe9c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD307,0x4A);
 8004164:	214a      	movs	r1, #74	; 0x4a
 8004166:	f24d 3007 	movw	r0, #54023	; 0xd307
 800416a:	f7fd fe97 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD308,0x00);
 800416e:	2100      	movs	r1, #0
 8004170:	f24d 3008 	movw	r0, #54024	; 0xd308
 8004174:	f7fd fe92 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD309,0x5C);
 8004178:	215c      	movs	r1, #92	; 0x5c
 800417a:	f24d 3009 	movw	r0, #54025	; 0xd309
 800417e:	f7fd fe8d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD30A,0x00);
 8004182:	2100      	movs	r1, #0
 8004184:	f24d 300a 	movw	r0, #54026	; 0xd30a
 8004188:	f7fd fe88 	bl	8001e9c <LCD_WriteReg>

			LCD_WriteReg(0xD30B,0x81);
 800418c:	2181      	movs	r1, #129	; 0x81
 800418e:	f24d 300b 	movw	r0, #54027	; 0xd30b
 8004192:	f7fd fe83 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD30C,0x00);
 8004196:	2100      	movs	r1, #0
 8004198:	f24d 300c 	movw	r0, #54028	; 0xd30c
 800419c:	f7fd fe7e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD30D,0xA6);
 80041a0:	21a6      	movs	r1, #166	; 0xa6
 80041a2:	f24d 300d 	movw	r0, #54029	; 0xd30d
 80041a6:	f7fd fe79 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD30E,0x00);
 80041aa:	2100      	movs	r1, #0
 80041ac:	f24d 300e 	movw	r0, #54030	; 0xd30e
 80041b0:	f7fd fe74 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD30F,0xE5);
 80041b4:	21e5      	movs	r1, #229	; 0xe5
 80041b6:	f24d 300f 	movw	r0, #54031	; 0xd30f
 80041ba:	f7fd fe6f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD310,0x01);
 80041be:	2101      	movs	r1, #1
 80041c0:	f24d 3010 	movw	r0, #54032	; 0xd310
 80041c4:	f7fd fe6a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD311,0x13);
 80041c8:	2113      	movs	r1, #19
 80041ca:	f24d 3011 	movw	r0, #54033	; 0xd311
 80041ce:	f7fd fe65 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD312,0x01);
 80041d2:	2101      	movs	r1, #1
 80041d4:	f24d 3012 	movw	r0, #54034	; 0xd312
 80041d8:	f7fd fe60 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD313,0x54);
 80041dc:	2154      	movs	r1, #84	; 0x54
 80041de:	f24d 3013 	movw	r0, #54035	; 0xd313
 80041e2:	f7fd fe5b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD314,0x01);
 80041e6:	2101      	movs	r1, #1
 80041e8:	f24d 3014 	movw	r0, #54036	; 0xd314
 80041ec:	f7fd fe56 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD315,0x82);
 80041f0:	2182      	movs	r1, #130	; 0x82
 80041f2:	f24d 3015 	movw	r0, #54037	; 0xd315
 80041f6:	f7fd fe51 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD316,0x01);
 80041fa:	2101      	movs	r1, #1
 80041fc:	f24d 3016 	movw	r0, #54038	; 0xd316
 8004200:	f7fd fe4c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD317,0xCA);
 8004204:	21ca      	movs	r1, #202	; 0xca
 8004206:	f24d 3017 	movw	r0, #54039	; 0xd317
 800420a:	f7fd fe47 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD318,0x02);
 800420e:	2102      	movs	r1, #2
 8004210:	f24d 3018 	movw	r0, #54040	; 0xd318
 8004214:	f7fd fe42 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD319,0x00);
 8004218:	2100      	movs	r1, #0
 800421a:	f24d 3019 	movw	r0, #54041	; 0xd319
 800421e:	f7fd fe3d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD31A,0x02);
 8004222:	2102      	movs	r1, #2
 8004224:	f24d 301a 	movw	r0, #54042	; 0xd31a
 8004228:	f7fd fe38 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD31B,0x01);
 800422c:	2101      	movs	r1, #1
 800422e:	f24d 301b 	movw	r0, #54043	; 0xd31b
 8004232:	f7fd fe33 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD31C,0x02);
 8004236:	2102      	movs	r1, #2
 8004238:	f24d 301c 	movw	r0, #54044	; 0xd31c
 800423c:	f7fd fe2e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD31D,0x34);
 8004240:	2134      	movs	r1, #52	; 0x34
 8004242:	f24d 301d 	movw	r0, #54045	; 0xd31d
 8004246:	f7fd fe29 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD31E,0x02);
 800424a:	2102      	movs	r1, #2
 800424c:	f24d 301e 	movw	r0, #54046	; 0xd31e
 8004250:	f7fd fe24 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD31F,0x67);
 8004254:	2167      	movs	r1, #103	; 0x67
 8004256:	f24d 301f 	movw	r0, #54047	; 0xd31f
 800425a:	f7fd fe1f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD320,0x02);
 800425e:	2102      	movs	r1, #2
 8004260:	f24d 3020 	movw	r0, #54048	; 0xd320
 8004264:	f7fd fe1a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD321,0x84);
 8004268:	2184      	movs	r1, #132	; 0x84
 800426a:	f24d 3021 	movw	r0, #54049	; 0xd321
 800426e:	f7fd fe15 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD322,0x02);
 8004272:	2102      	movs	r1, #2
 8004274:	f24d 3022 	movw	r0, #54050	; 0xd322
 8004278:	f7fd fe10 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD323,0xA4);
 800427c:	21a4      	movs	r1, #164	; 0xa4
 800427e:	f24d 3023 	movw	r0, #54051	; 0xd323
 8004282:	f7fd fe0b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD324,0x02);
 8004286:	2102      	movs	r1, #2
 8004288:	f24d 3024 	movw	r0, #54052	; 0xd324
 800428c:	f7fd fe06 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD325,0xB7);
 8004290:	21b7      	movs	r1, #183	; 0xb7
 8004292:	f24d 3025 	movw	r0, #54053	; 0xd325
 8004296:	f7fd fe01 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD326,0x02);
 800429a:	2102      	movs	r1, #2
 800429c:	f24d 3026 	movw	r0, #54054	; 0xd326
 80042a0:	f7fd fdfc 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD327,0xCF);
 80042a4:	21cf      	movs	r1, #207	; 0xcf
 80042a6:	f24d 3027 	movw	r0, #54055	; 0xd327
 80042aa:	f7fd fdf7 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD328,0x02);
 80042ae:	2102      	movs	r1, #2
 80042b0:	f24d 3028 	movw	r0, #54056	; 0xd328
 80042b4:	f7fd fdf2 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD329,0xDE);
 80042b8:	21de      	movs	r1, #222	; 0xde
 80042ba:	f24d 3029 	movw	r0, #54057	; 0xd329
 80042be:	f7fd fded 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD32A,0x02);
 80042c2:	2102      	movs	r1, #2
 80042c4:	f24d 302a 	movw	r0, #54058	; 0xd32a
 80042c8:	f7fd fde8 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD32B,0xF2);
 80042cc:	21f2      	movs	r1, #242	; 0xf2
 80042ce:	f24d 302b 	movw	r0, #54059	; 0xd32b
 80042d2:	f7fd fde3 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD32C,0x02);
 80042d6:	2102      	movs	r1, #2
 80042d8:	f24d 302c 	movw	r0, #54060	; 0xd32c
 80042dc:	f7fd fdde 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD32D,0xFE);
 80042e0:	21fe      	movs	r1, #254	; 0xfe
 80042e2:	f24d 302d 	movw	r0, #54061	; 0xd32d
 80042e6:	f7fd fdd9 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD32E,0x03);
 80042ea:	2103      	movs	r1, #3
 80042ec:	f24d 302e 	movw	r0, #54062	; 0xd32e
 80042f0:	f7fd fdd4 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD32F,0x10);
 80042f4:	2110      	movs	r1, #16
 80042f6:	f24d 302f 	movw	r0, #54063	; 0xd32f
 80042fa:	f7fd fdcf 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD330,0x03);
 80042fe:	2103      	movs	r1, #3
 8004300:	f24d 3030 	movw	r0, #54064	; 0xd330
 8004304:	f7fd fdca 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD331,0x33);
 8004308:	2133      	movs	r1, #51	; 0x33
 800430a:	f24d 3031 	movw	r0, #54065	; 0xd331
 800430e:	f7fd fdc5 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD332,0x03);
 8004312:	2103      	movs	r1, #3
 8004314:	f24d 3032 	movw	r0, #54066	; 0xd332
 8004318:	f7fd fdc0 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD333,0x6D);
 800431c:	216d      	movs	r1, #109	; 0x6d
 800431e:	f24d 3033 	movw	r0, #54067	; 0xd333
 8004322:	f7fd fdbb 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD400,0x00);
 8004326:	2100      	movs	r1, #0
 8004328:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 800432c:	f7fd fdb6 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD401,0x33);
 8004330:	2133      	movs	r1, #51	; 0x33
 8004332:	f24d 4001 	movw	r0, #54273	; 0xd401
 8004336:	f7fd fdb1 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD402,0x00);
 800433a:	2100      	movs	r1, #0
 800433c:	f24d 4002 	movw	r0, #54274	; 0xd402
 8004340:	f7fd fdac 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD403,0x34);
 8004344:	2134      	movs	r1, #52	; 0x34
 8004346:	f24d 4003 	movw	r0, #54275	; 0xd403
 800434a:	f7fd fda7 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD404,0x00);
 800434e:	2100      	movs	r1, #0
 8004350:	f24d 4004 	movw	r0, #54276	; 0xd404
 8004354:	f7fd fda2 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD405,0x3A);
 8004358:	213a      	movs	r1, #58	; 0x3a
 800435a:	f24d 4005 	movw	r0, #54277	; 0xd405
 800435e:	f7fd fd9d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD406,0x00);
 8004362:	2100      	movs	r1, #0
 8004364:	f24d 4006 	movw	r0, #54278	; 0xd406
 8004368:	f7fd fd98 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD407,0x4A);
 800436c:	214a      	movs	r1, #74	; 0x4a
 800436e:	f24d 4007 	movw	r0, #54279	; 0xd407
 8004372:	f7fd fd93 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD408,0x00);
 8004376:	2100      	movs	r1, #0
 8004378:	f24d 4008 	movw	r0, #54280	; 0xd408
 800437c:	f7fd fd8e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD409,0x5C);
 8004380:	215c      	movs	r1, #92	; 0x5c
 8004382:	f24d 4009 	movw	r0, #54281	; 0xd409
 8004386:	f7fd fd89 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD40A,0x00);
 800438a:	2100      	movs	r1, #0
 800438c:	f24d 400a 	movw	r0, #54282	; 0xd40a
 8004390:	f7fd fd84 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD40B,0x81);
 8004394:	2181      	movs	r1, #129	; 0x81
 8004396:	f24d 400b 	movw	r0, #54283	; 0xd40b
 800439a:	f7fd fd7f 	bl	8001e9c <LCD_WriteReg>

			LCD_WriteReg(0xD40C,0x00);
 800439e:	2100      	movs	r1, #0
 80043a0:	f24d 400c 	movw	r0, #54284	; 0xd40c
 80043a4:	f7fd fd7a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD40D,0xA6);
 80043a8:	21a6      	movs	r1, #166	; 0xa6
 80043aa:	f24d 400d 	movw	r0, #54285	; 0xd40d
 80043ae:	f7fd fd75 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD40E,0x00);
 80043b2:	2100      	movs	r1, #0
 80043b4:	f24d 400e 	movw	r0, #54286	; 0xd40e
 80043b8:	f7fd fd70 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD40F,0xE5);
 80043bc:	21e5      	movs	r1, #229	; 0xe5
 80043be:	f24d 400f 	movw	r0, #54287	; 0xd40f
 80043c2:	f7fd fd6b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD410,0x01);
 80043c6:	2101      	movs	r1, #1
 80043c8:	f24d 4010 	movw	r0, #54288	; 0xd410
 80043cc:	f7fd fd66 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD411,0x13);
 80043d0:	2113      	movs	r1, #19
 80043d2:	f24d 4011 	movw	r0, #54289	; 0xd411
 80043d6:	f7fd fd61 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD412,0x01);
 80043da:	2101      	movs	r1, #1
 80043dc:	f24d 4012 	movw	r0, #54290	; 0xd412
 80043e0:	f7fd fd5c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD413,0x54);
 80043e4:	2154      	movs	r1, #84	; 0x54
 80043e6:	f24d 4013 	movw	r0, #54291	; 0xd413
 80043ea:	f7fd fd57 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD414,0x01);
 80043ee:	2101      	movs	r1, #1
 80043f0:	f24d 4014 	movw	r0, #54292	; 0xd414
 80043f4:	f7fd fd52 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD415,0x82);
 80043f8:	2182      	movs	r1, #130	; 0x82
 80043fa:	f24d 4015 	movw	r0, #54293	; 0xd415
 80043fe:	f7fd fd4d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD416,0x01);
 8004402:	2101      	movs	r1, #1
 8004404:	f24d 4016 	movw	r0, #54294	; 0xd416
 8004408:	f7fd fd48 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD417,0xCA);
 800440c:	21ca      	movs	r1, #202	; 0xca
 800440e:	f24d 4017 	movw	r0, #54295	; 0xd417
 8004412:	f7fd fd43 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD418,0x02);
 8004416:	2102      	movs	r1, #2
 8004418:	f24d 4018 	movw	r0, #54296	; 0xd418
 800441c:	f7fd fd3e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD419,0x00);
 8004420:	2100      	movs	r1, #0
 8004422:	f24d 4019 	movw	r0, #54297	; 0xd419
 8004426:	f7fd fd39 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD41A,0x02);
 800442a:	2102      	movs	r1, #2
 800442c:	f24d 401a 	movw	r0, #54298	; 0xd41a
 8004430:	f7fd fd34 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD41B,0x01);
 8004434:	2101      	movs	r1, #1
 8004436:	f24d 401b 	movw	r0, #54299	; 0xd41b
 800443a:	f7fd fd2f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD41C,0x02);
 800443e:	2102      	movs	r1, #2
 8004440:	f24d 401c 	movw	r0, #54300	; 0xd41c
 8004444:	f7fd fd2a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD41D,0x34);
 8004448:	2134      	movs	r1, #52	; 0x34
 800444a:	f24d 401d 	movw	r0, #54301	; 0xd41d
 800444e:	f7fd fd25 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD41E,0x02);
 8004452:	2102      	movs	r1, #2
 8004454:	f24d 401e 	movw	r0, #54302	; 0xd41e
 8004458:	f7fd fd20 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD41F,0x67);
 800445c:	2167      	movs	r1, #103	; 0x67
 800445e:	f24d 401f 	movw	r0, #54303	; 0xd41f
 8004462:	f7fd fd1b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD420,0x02);
 8004466:	2102      	movs	r1, #2
 8004468:	f24d 4020 	movw	r0, #54304	; 0xd420
 800446c:	f7fd fd16 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD421,0x84);
 8004470:	2184      	movs	r1, #132	; 0x84
 8004472:	f24d 4021 	movw	r0, #54305	; 0xd421
 8004476:	f7fd fd11 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD422,0x02);
 800447a:	2102      	movs	r1, #2
 800447c:	f24d 4022 	movw	r0, #54306	; 0xd422
 8004480:	f7fd fd0c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD423,0xA4);
 8004484:	21a4      	movs	r1, #164	; 0xa4
 8004486:	f24d 4023 	movw	r0, #54307	; 0xd423
 800448a:	f7fd fd07 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD424,0x02);
 800448e:	2102      	movs	r1, #2
 8004490:	f24d 4024 	movw	r0, #54308	; 0xd424
 8004494:	f7fd fd02 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD425,0xB7);
 8004498:	21b7      	movs	r1, #183	; 0xb7
 800449a:	f24d 4025 	movw	r0, #54309	; 0xd425
 800449e:	f7fd fcfd 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD426,0x02);
 80044a2:	2102      	movs	r1, #2
 80044a4:	f24d 4026 	movw	r0, #54310	; 0xd426
 80044a8:	f7fd fcf8 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD427,0xCF);
 80044ac:	21cf      	movs	r1, #207	; 0xcf
 80044ae:	f24d 4027 	movw	r0, #54311	; 0xd427
 80044b2:	f7fd fcf3 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD428,0x02);
 80044b6:	2102      	movs	r1, #2
 80044b8:	f24d 4028 	movw	r0, #54312	; 0xd428
 80044bc:	f7fd fcee 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD429,0xDE);
 80044c0:	21de      	movs	r1, #222	; 0xde
 80044c2:	f24d 4029 	movw	r0, #54313	; 0xd429
 80044c6:	f7fd fce9 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD42A,0x02);
 80044ca:	2102      	movs	r1, #2
 80044cc:	f24d 402a 	movw	r0, #54314	; 0xd42a
 80044d0:	f7fd fce4 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD42B,0xF2);
 80044d4:	21f2      	movs	r1, #242	; 0xf2
 80044d6:	f24d 402b 	movw	r0, #54315	; 0xd42b
 80044da:	f7fd fcdf 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD42C,0x02);
 80044de:	2102      	movs	r1, #2
 80044e0:	f24d 402c 	movw	r0, #54316	; 0xd42c
 80044e4:	f7fd fcda 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD42D,0xFE);
 80044e8:	21fe      	movs	r1, #254	; 0xfe
 80044ea:	f24d 402d 	movw	r0, #54317	; 0xd42d
 80044ee:	f7fd fcd5 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD42E,0x03);
 80044f2:	2103      	movs	r1, #3
 80044f4:	f24d 402e 	movw	r0, #54318	; 0xd42e
 80044f8:	f7fd fcd0 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD42F,0x10);
 80044fc:	2110      	movs	r1, #16
 80044fe:	f24d 402f 	movw	r0, #54319	; 0xd42f
 8004502:	f7fd fccb 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD430,0x03);
 8004506:	2103      	movs	r1, #3
 8004508:	f24d 4030 	movw	r0, #54320	; 0xd430
 800450c:	f7fd fcc6 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD431,0x33);
 8004510:	2133      	movs	r1, #51	; 0x33
 8004512:	f24d 4031 	movw	r0, #54321	; 0xd431
 8004516:	f7fd fcc1 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD432,0x03);
 800451a:	2103      	movs	r1, #3
 800451c:	f24d 4032 	movw	r0, #54322	; 0xd432
 8004520:	f7fd fcbc 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD433,0x6D);
 8004524:	216d      	movs	r1, #109	; 0x6d
 8004526:	f24d 4033 	movw	r0, #54323	; 0xd433
 800452a:	f7fd fcb7 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD500,0x00);
 800452e:	2100      	movs	r1, #0
 8004530:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 8004534:	f7fd fcb2 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD501,0x33);
 8004538:	2133      	movs	r1, #51	; 0x33
 800453a:	f24d 5001 	movw	r0, #54529	; 0xd501
 800453e:	f7fd fcad 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD502,0x00);
 8004542:	2100      	movs	r1, #0
 8004544:	f24d 5002 	movw	r0, #54530	; 0xd502
 8004548:	f7fd fca8 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD503,0x34);
 800454c:	2134      	movs	r1, #52	; 0x34
 800454e:	f24d 5003 	movw	r0, #54531	; 0xd503
 8004552:	f7fd fca3 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD504,0x00);
 8004556:	2100      	movs	r1, #0
 8004558:	f24d 5004 	movw	r0, #54532	; 0xd504
 800455c:	f7fd fc9e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD505,0x3A);
 8004560:	213a      	movs	r1, #58	; 0x3a
 8004562:	f24d 5005 	movw	r0, #54533	; 0xd505
 8004566:	f7fd fc99 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD506,0x00);
 800456a:	2100      	movs	r1, #0
 800456c:	f24d 5006 	movw	r0, #54534	; 0xd506
 8004570:	f7fd fc94 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD507,0x4A);
 8004574:	214a      	movs	r1, #74	; 0x4a
 8004576:	f24d 5007 	movw	r0, #54535	; 0xd507
 800457a:	f7fd fc8f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD508,0x00);
 800457e:	2100      	movs	r1, #0
 8004580:	f24d 5008 	movw	r0, #54536	; 0xd508
 8004584:	f7fd fc8a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD509,0x5C);
 8004588:	215c      	movs	r1, #92	; 0x5c
 800458a:	f24d 5009 	movw	r0, #54537	; 0xd509
 800458e:	f7fd fc85 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD50A,0x00);
 8004592:	2100      	movs	r1, #0
 8004594:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8004598:	f7fd fc80 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD50B,0x81);
 800459c:	2181      	movs	r1, #129	; 0x81
 800459e:	f24d 500b 	movw	r0, #54539	; 0xd50b
 80045a2:	f7fd fc7b 	bl	8001e9c <LCD_WriteReg>

			LCD_WriteReg(0xD50C,0x00);
 80045a6:	2100      	movs	r1, #0
 80045a8:	f24d 500c 	movw	r0, #54540	; 0xd50c
 80045ac:	f7fd fc76 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD50D,0xA6);
 80045b0:	21a6      	movs	r1, #166	; 0xa6
 80045b2:	f24d 500d 	movw	r0, #54541	; 0xd50d
 80045b6:	f7fd fc71 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD50E,0x00);
 80045ba:	2100      	movs	r1, #0
 80045bc:	f24d 500e 	movw	r0, #54542	; 0xd50e
 80045c0:	f7fd fc6c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD50F,0xE5);
 80045c4:	21e5      	movs	r1, #229	; 0xe5
 80045c6:	f24d 500f 	movw	r0, #54543	; 0xd50f
 80045ca:	f7fd fc67 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD510,0x01);
 80045ce:	2101      	movs	r1, #1
 80045d0:	f24d 5010 	movw	r0, #54544	; 0xd510
 80045d4:	f7fd fc62 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD511,0x13);
 80045d8:	2113      	movs	r1, #19
 80045da:	f24d 5011 	movw	r0, #54545	; 0xd511
 80045de:	f7fd fc5d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD512,0x01);
 80045e2:	2101      	movs	r1, #1
 80045e4:	f24d 5012 	movw	r0, #54546	; 0xd512
 80045e8:	f7fd fc58 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD513,0x54);
 80045ec:	2154      	movs	r1, #84	; 0x54
 80045ee:	f24d 5013 	movw	r0, #54547	; 0xd513
 80045f2:	f7fd fc53 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD514,0x01);
 80045f6:	2101      	movs	r1, #1
 80045f8:	f24d 5014 	movw	r0, #54548	; 0xd514
 80045fc:	f7fd fc4e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD515,0x82);
 8004600:	2182      	movs	r1, #130	; 0x82
 8004602:	f24d 5015 	movw	r0, #54549	; 0xd515
 8004606:	f7fd fc49 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD516,0x01);
 800460a:	2101      	movs	r1, #1
 800460c:	f24d 5016 	movw	r0, #54550	; 0xd516
 8004610:	f7fd fc44 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD517,0xCA);
 8004614:	21ca      	movs	r1, #202	; 0xca
 8004616:	f24d 5017 	movw	r0, #54551	; 0xd517
 800461a:	f7fd fc3f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD518,0x02);
 800461e:	2102      	movs	r1, #2
 8004620:	f24d 5018 	movw	r0, #54552	; 0xd518
 8004624:	f7fd fc3a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD519,0x00);
 8004628:	2100      	movs	r1, #0
 800462a:	f24d 5019 	movw	r0, #54553	; 0xd519
 800462e:	f7fd fc35 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD51A,0x02);
 8004632:	2102      	movs	r1, #2
 8004634:	f24d 501a 	movw	r0, #54554	; 0xd51a
 8004638:	f7fd fc30 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD51B,0x01);
 800463c:	2101      	movs	r1, #1
 800463e:	f24d 501b 	movw	r0, #54555	; 0xd51b
 8004642:	f7fd fc2b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD51C,0x02);
 8004646:	2102      	movs	r1, #2
 8004648:	f24d 501c 	movw	r0, #54556	; 0xd51c
 800464c:	f7fd fc26 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD51D,0x34);
 8004650:	2134      	movs	r1, #52	; 0x34
 8004652:	f24d 501d 	movw	r0, #54557	; 0xd51d
 8004656:	f7fd fc21 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD51E,0x02);
 800465a:	2102      	movs	r1, #2
 800465c:	f24d 501e 	movw	r0, #54558	; 0xd51e
 8004660:	f7fd fc1c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD51F,0x67);
 8004664:	2167      	movs	r1, #103	; 0x67
 8004666:	f24d 501f 	movw	r0, #54559	; 0xd51f
 800466a:	f7fd fc17 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD520,0x02);
 800466e:	2102      	movs	r1, #2
 8004670:	f24d 5020 	movw	r0, #54560	; 0xd520
 8004674:	f7fd fc12 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD521,0x84);
 8004678:	2184      	movs	r1, #132	; 0x84
 800467a:	f24d 5021 	movw	r0, #54561	; 0xd521
 800467e:	f7fd fc0d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD522,0x02);
 8004682:	2102      	movs	r1, #2
 8004684:	f24d 5022 	movw	r0, #54562	; 0xd522
 8004688:	f7fd fc08 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD523,0xA4);
 800468c:	21a4      	movs	r1, #164	; 0xa4
 800468e:	f24d 5023 	movw	r0, #54563	; 0xd523
 8004692:	f7fd fc03 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD524,0x02);
 8004696:	2102      	movs	r1, #2
 8004698:	f24d 5024 	movw	r0, #54564	; 0xd524
 800469c:	f7fd fbfe 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD525,0xB7);
 80046a0:	21b7      	movs	r1, #183	; 0xb7
 80046a2:	f24d 5025 	movw	r0, #54565	; 0xd525
 80046a6:	f7fd fbf9 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD526,0x02);
 80046aa:	2102      	movs	r1, #2
 80046ac:	f24d 5026 	movw	r0, #54566	; 0xd526
 80046b0:	f7fd fbf4 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD527,0xCF);
 80046b4:	21cf      	movs	r1, #207	; 0xcf
 80046b6:	f24d 5027 	movw	r0, #54567	; 0xd527
 80046ba:	f7fd fbef 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD528,0x02);
 80046be:	2102      	movs	r1, #2
 80046c0:	f24d 5028 	movw	r0, #54568	; 0xd528
 80046c4:	f7fd fbea 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD529,0xDE);
 80046c8:	21de      	movs	r1, #222	; 0xde
 80046ca:	f24d 5029 	movw	r0, #54569	; 0xd529
 80046ce:	f7fd fbe5 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD52A,0x02);
 80046d2:	2102      	movs	r1, #2
 80046d4:	f24d 502a 	movw	r0, #54570	; 0xd52a
 80046d8:	f7fd fbe0 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD52B,0xF2);
 80046dc:	21f2      	movs	r1, #242	; 0xf2
 80046de:	f24d 502b 	movw	r0, #54571	; 0xd52b
 80046e2:	f7fd fbdb 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD52C,0x02);
 80046e6:	2102      	movs	r1, #2
 80046e8:	f24d 502c 	movw	r0, #54572	; 0xd52c
 80046ec:	f7fd fbd6 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD52D,0xFE);
 80046f0:	21fe      	movs	r1, #254	; 0xfe
 80046f2:	f24d 502d 	movw	r0, #54573	; 0xd52d
 80046f6:	f7fd fbd1 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD52E,0x03);
 80046fa:	2103      	movs	r1, #3
 80046fc:	f24d 502e 	movw	r0, #54574	; 0xd52e
 8004700:	f7fd fbcc 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD52F,0x10);
 8004704:	2110      	movs	r1, #16
 8004706:	f24d 502f 	movw	r0, #54575	; 0xd52f
 800470a:	f7fd fbc7 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD530,0x03);
 800470e:	2103      	movs	r1, #3
 8004710:	f24d 5030 	movw	r0, #54576	; 0xd530
 8004714:	f7fd fbc2 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD531,0x33);
 8004718:	2133      	movs	r1, #51	; 0x33
 800471a:	f24d 5031 	movw	r0, #54577	; 0xd531
 800471e:	f7fd fbbd 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD532,0x03);
 8004722:	2103      	movs	r1, #3
 8004724:	f24d 5032 	movw	r0, #54578	; 0xd532
 8004728:	f7fd fbb8 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD533,0x6D);
 800472c:	216d      	movs	r1, #109	; 0x6d
 800472e:	f24d 5033 	movw	r0, #54579	; 0xd533
 8004732:	f7fd fbb3 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD600,0x00);
 8004736:	2100      	movs	r1, #0
 8004738:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 800473c:	f7fd fbae 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD601,0x33);
 8004740:	2133      	movs	r1, #51	; 0x33
 8004742:	f24d 6001 	movw	r0, #54785	; 0xd601
 8004746:	f7fd fba9 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD602,0x00);
 800474a:	2100      	movs	r1, #0
 800474c:	f24d 6002 	movw	r0, #54786	; 0xd602
 8004750:	f7fd fba4 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD603,0x34);
 8004754:	2134      	movs	r1, #52	; 0x34
 8004756:	f24d 6003 	movw	r0, #54787	; 0xd603
 800475a:	f7fd fb9f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD604,0x00);
 800475e:	2100      	movs	r1, #0
 8004760:	f24d 6004 	movw	r0, #54788	; 0xd604
 8004764:	f7fd fb9a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD605,0x3A);
 8004768:	213a      	movs	r1, #58	; 0x3a
 800476a:	f24d 6005 	movw	r0, #54789	; 0xd605
 800476e:	f7fd fb95 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD606,0x00);
 8004772:	2100      	movs	r1, #0
 8004774:	f24d 6006 	movw	r0, #54790	; 0xd606
 8004778:	f7fd fb90 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD607,0x4A);
 800477c:	214a      	movs	r1, #74	; 0x4a
 800477e:	f24d 6007 	movw	r0, #54791	; 0xd607
 8004782:	f7fd fb8b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD608,0x00);
 8004786:	2100      	movs	r1, #0
 8004788:	f24d 6008 	movw	r0, #54792	; 0xd608
 800478c:	f7fd fb86 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD609,0x5C);
 8004790:	215c      	movs	r1, #92	; 0x5c
 8004792:	f24d 6009 	movw	r0, #54793	; 0xd609
 8004796:	f7fd fb81 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD60A,0x00);
 800479a:	2100      	movs	r1, #0
 800479c:	f24d 600a 	movw	r0, #54794	; 0xd60a
 80047a0:	f7fd fb7c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD60B,0x81);
 80047a4:	2181      	movs	r1, #129	; 0x81
 80047a6:	f24d 600b 	movw	r0, #54795	; 0xd60b
 80047aa:	f7fd fb77 	bl	8001e9c <LCD_WriteReg>

			LCD_WriteReg(0xD60C,0x00);
 80047ae:	2100      	movs	r1, #0
 80047b0:	f24d 600c 	movw	r0, #54796	; 0xd60c
 80047b4:	f7fd fb72 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD60D,0xA6);
 80047b8:	21a6      	movs	r1, #166	; 0xa6
 80047ba:	f24d 600d 	movw	r0, #54797	; 0xd60d
 80047be:	f7fd fb6d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD60E,0x00);
 80047c2:	2100      	movs	r1, #0
 80047c4:	f24d 600e 	movw	r0, #54798	; 0xd60e
 80047c8:	f7fd fb68 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD60F,0xE5);
 80047cc:	21e5      	movs	r1, #229	; 0xe5
 80047ce:	f24d 600f 	movw	r0, #54799	; 0xd60f
 80047d2:	f7fd fb63 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD610,0x01);
 80047d6:	2101      	movs	r1, #1
 80047d8:	f24d 6010 	movw	r0, #54800	; 0xd610
 80047dc:	f7fd fb5e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD611,0x13);
 80047e0:	2113      	movs	r1, #19
 80047e2:	f24d 6011 	movw	r0, #54801	; 0xd611
 80047e6:	f7fd fb59 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD612,0x01);
 80047ea:	2101      	movs	r1, #1
 80047ec:	f24d 6012 	movw	r0, #54802	; 0xd612
 80047f0:	f7fd fb54 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD613,0x54);
 80047f4:	2154      	movs	r1, #84	; 0x54
 80047f6:	f24d 6013 	movw	r0, #54803	; 0xd613
 80047fa:	f7fd fb4f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD614,0x01);
 80047fe:	2101      	movs	r1, #1
 8004800:	f24d 6014 	movw	r0, #54804	; 0xd614
 8004804:	f7fd fb4a 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD615,0x82);
 8004808:	2182      	movs	r1, #130	; 0x82
 800480a:	f24d 6015 	movw	r0, #54805	; 0xd615
 800480e:	f7fd fb45 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD616,0x01);
 8004812:	2101      	movs	r1, #1
 8004814:	f24d 6016 	movw	r0, #54806	; 0xd616
 8004818:	f7fd fb40 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD617,0xCA);
 800481c:	21ca      	movs	r1, #202	; 0xca
 800481e:	f24d 6017 	movw	r0, #54807	; 0xd617
 8004822:	f7fd fb3b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD618,0x02);
 8004826:	2102      	movs	r1, #2
 8004828:	f24d 6018 	movw	r0, #54808	; 0xd618
 800482c:	f7fd fb36 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD619,0x00);
 8004830:	2100      	movs	r1, #0
 8004832:	f24d 6019 	movw	r0, #54809	; 0xd619
 8004836:	f7fd fb31 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD61A,0x02);
 800483a:	2102      	movs	r1, #2
 800483c:	f24d 601a 	movw	r0, #54810	; 0xd61a
 8004840:	f7fd fb2c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD61B,0x01);
 8004844:	2101      	movs	r1, #1
 8004846:	f24d 601b 	movw	r0, #54811	; 0xd61b
 800484a:	f7fd fb27 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD61C,0x02);
 800484e:	2102      	movs	r1, #2
 8004850:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8004854:	f7fd fb22 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD61D,0x34);
 8004858:	2134      	movs	r1, #52	; 0x34
 800485a:	f24d 601d 	movw	r0, #54813	; 0xd61d
 800485e:	f7fd fb1d 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD61E,0x02);
 8004862:	2102      	movs	r1, #2
 8004864:	f24d 601e 	movw	r0, #54814	; 0xd61e
 8004868:	f7fd fb18 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD61F,0x67);
 800486c:	2167      	movs	r1, #103	; 0x67
 800486e:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8004872:	f7fd fb13 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD620,0x02);
 8004876:	2102      	movs	r1, #2
 8004878:	f24d 6020 	movw	r0, #54816	; 0xd620
 800487c:	f7fd fb0e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD621,0x84);
 8004880:	2184      	movs	r1, #132	; 0x84
 8004882:	f24d 6021 	movw	r0, #54817	; 0xd621
 8004886:	f7fd fb09 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD622,0x02);
 800488a:	2102      	movs	r1, #2
 800488c:	f24d 6022 	movw	r0, #54818	; 0xd622
 8004890:	f7fd fb04 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD623,0xA4);
 8004894:	21a4      	movs	r1, #164	; 0xa4
 8004896:	f24d 6023 	movw	r0, #54819	; 0xd623
 800489a:	f7fd faff 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD624,0x02);
 800489e:	2102      	movs	r1, #2
 80048a0:	f24d 6024 	movw	r0, #54820	; 0xd624
 80048a4:	f7fd fafa 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD625,0xB7);
 80048a8:	21b7      	movs	r1, #183	; 0xb7
 80048aa:	f24d 6025 	movw	r0, #54821	; 0xd625
 80048ae:	f7fd faf5 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD626,0x02);
 80048b2:	2102      	movs	r1, #2
 80048b4:	f24d 6026 	movw	r0, #54822	; 0xd626
 80048b8:	f7fd faf0 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD627,0xCF);
 80048bc:	21cf      	movs	r1, #207	; 0xcf
 80048be:	f24d 6027 	movw	r0, #54823	; 0xd627
 80048c2:	f7fd faeb 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD628,0x02);
 80048c6:	2102      	movs	r1, #2
 80048c8:	f24d 6028 	movw	r0, #54824	; 0xd628
 80048cc:	f7fd fae6 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD629,0xDE);
 80048d0:	21de      	movs	r1, #222	; 0xde
 80048d2:	f24d 6029 	movw	r0, #54825	; 0xd629
 80048d6:	f7fd fae1 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD62A,0x02);
 80048da:	2102      	movs	r1, #2
 80048dc:	f24d 602a 	movw	r0, #54826	; 0xd62a
 80048e0:	f7fd fadc 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD62B,0xF2);
 80048e4:	21f2      	movs	r1, #242	; 0xf2
 80048e6:	f24d 602b 	movw	r0, #54827	; 0xd62b
 80048ea:	f7fd fad7 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD62C,0x02);
 80048ee:	2102      	movs	r1, #2
 80048f0:	f24d 602c 	movw	r0, #54828	; 0xd62c
 80048f4:	f7fd fad2 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD62D,0xFE);
 80048f8:	21fe      	movs	r1, #254	; 0xfe
 80048fa:	f24d 602d 	movw	r0, #54829	; 0xd62d
 80048fe:	f7fd facd 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD62E,0x03);
 8004902:	2103      	movs	r1, #3
 8004904:	f24d 602e 	movw	r0, #54830	; 0xd62e
 8004908:	f7fd fac8 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD62F,0x10);
 800490c:	2110      	movs	r1, #16
 800490e:	f24d 602f 	movw	r0, #54831	; 0xd62f
 8004912:	f7fd fac3 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD630,0x03);
 8004916:	2103      	movs	r1, #3
 8004918:	f24d 6030 	movw	r0, #54832	; 0xd630
 800491c:	f7fd fabe 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD631,0x33);
 8004920:	2133      	movs	r1, #51	; 0x33
 8004922:	f24d 6031 	movw	r0, #54833	; 0xd631
 8004926:	f7fd fab9 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD632,0x03);
 800492a:	2103      	movs	r1, #3
 800492c:	f24d 6032 	movw	r0, #54834	; 0xd632
 8004930:	f7fd fab4 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xD633,0x6D);
 8004934:	216d      	movs	r1, #109	; 0x6d
 8004936:	f24d 6033 	movw	r0, #54835	; 0xd633
 800493a:	f7fd faaf 	bl	8001e9c <LCD_WriteReg>
			//LV2 Page 0 enable
			LCD_WriteReg(0xF000,0x55);
 800493e:	2155      	movs	r1, #85	; 0x55
 8004940:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8004944:	f7fd faaa 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xF001,0xAA);
 8004948:	21aa      	movs	r1, #170	; 0xaa
 800494a:	f24f 0001 	movw	r0, #61441	; 0xf001
 800494e:	f7fd faa5 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xF002,0x52);
 8004952:	2152      	movs	r1, #82	; 0x52
 8004954:	f24f 0002 	movw	r0, #61442	; 0xf002
 8004958:	f7fd faa0 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xF003,0x08);
 800495c:	2108      	movs	r1, #8
 800495e:	f24f 0003 	movw	r0, #61443	; 0xf003
 8004962:	f7fd fa9b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xF004,0x00);
 8004966:	2100      	movs	r1, #0
 8004968:	f24f 0004 	movw	r0, #61444	; 0xf004
 800496c:	f7fd fa96 	bl	8001e9c <LCD_WriteReg>
			//Display control
			LCD_WriteReg(0xB100, 0xCC);
 8004970:	21cc      	movs	r1, #204	; 0xcc
 8004972:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8004976:	f7fd fa91 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB101, 0x00);
 800497a:	2100      	movs	r1, #0
 800497c:	f24b 1001 	movw	r0, #45313	; 0xb101
 8004980:	f7fd fa8c 	bl	8001e9c <LCD_WriteReg>
			//Source hold time
			LCD_WriteReg(0xB600,0x05);
 8004984:	2105      	movs	r1, #5
 8004986:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 800498a:	f7fd fa87 	bl	8001e9c <LCD_WriteReg>
			//Gate EQ control
			LCD_WriteReg(0xB700,0x70);
 800498e:	2170      	movs	r1, #112	; 0x70
 8004990:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8004994:	f7fd fa82 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB701,0x70);
 8004998:	2170      	movs	r1, #112	; 0x70
 800499a:	f24b 7001 	movw	r0, #46849	; 0xb701
 800499e:	f7fd fa7d 	bl	8001e9c <LCD_WriteReg>
			//Source EQ control (Mode 2)
			LCD_WriteReg(0xB800,0x01);
 80049a2:	2101      	movs	r1, #1
 80049a4:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 80049a8:	f7fd fa78 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB801,0x03);
 80049ac:	2103      	movs	r1, #3
 80049ae:	f64b 0001 	movw	r0, #47105	; 0xb801
 80049b2:	f7fd fa73 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB802,0x03);
 80049b6:	2103      	movs	r1, #3
 80049b8:	f64b 0002 	movw	r0, #47106	; 0xb802
 80049bc:	f7fd fa6e 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xB803,0x03);
 80049c0:	2103      	movs	r1, #3
 80049c2:	f64b 0003 	movw	r0, #47107	; 0xb803
 80049c6:	f7fd fa69 	bl	8001e9c <LCD_WriteReg>
			//Inversion mode (2-dot)
			LCD_WriteReg(0xBC00,0x02);
 80049ca:	2102      	movs	r1, #2
 80049cc:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 80049d0:	f7fd fa64 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xBC01,0x00);
 80049d4:	2100      	movs	r1, #0
 80049d6:	f64b 4001 	movw	r0, #48129	; 0xbc01
 80049da:	f7fd fa5f 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xBC02,0x00);
 80049de:	2100      	movs	r1, #0
 80049e0:	f64b 4002 	movw	r0, #48130	; 0xbc02
 80049e4:	f7fd fa5a 	bl	8001e9c <LCD_WriteReg>
			//Timing control 4H w/ 4-delay
			LCD_WriteReg(0xC900,0xD0);
 80049e8:	21d0      	movs	r1, #208	; 0xd0
 80049ea:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 80049ee:	f7fd fa55 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xC901,0x02);
 80049f2:	2102      	movs	r1, #2
 80049f4:	f64c 1001 	movw	r0, #51457	; 0xc901
 80049f8:	f7fd fa50 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xC902,0x50);
 80049fc:	2150      	movs	r1, #80	; 0x50
 80049fe:	f64c 1002 	movw	r0, #51458	; 0xc902
 8004a02:	f7fd fa4b 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xC903,0x50);
 8004a06:	2150      	movs	r1, #80	; 0x50
 8004a08:	f64c 1003 	movw	r0, #51459	; 0xc903
 8004a0c:	f7fd fa46 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0xC904,0x50);
 8004a10:	2150      	movs	r1, #80	; 0x50
 8004a12:	f64c 1004 	movw	r0, #51460	; 0xc904
 8004a16:	f7fd fa41 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0x3500,0x00);
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 8004a20:	f7fd fa3c 	bl	8001e9c <LCD_WriteReg>
			LCD_WriteReg(0x3A00,0x55);  //16-bit/pixel
 8004a24:	2155      	movs	r1, #85	; 0x55
 8004a26:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 8004a2a:	f7fd fa37 	bl	8001e9c <LCD_WriteReg>
			LCD_WR_REG(0x1100);
 8004a2e:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 8004a32:	f7fd f9f9 	bl	8001e28 <LCD_WR_REG>
			HAL_Delay(1);
 8004a36:	2001      	movs	r0, #1
 8004a38:	f001 ff46 	bl	80068c8 <HAL_Delay>
			LCD_WR_REG(0x2900);  
 8004a3c:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 8004a40:	f7fd f9f2 	bl	8001e28 <LCD_WR_REG>
 8004a44:	e0be      	b.n	8004bc4 <LCD_Init+0x240c>
		}else if(lcddev.id==0X1963)
 8004a46:	4b7e      	ldr	r3, [pc, #504]	; (8004c40 <LCD_Init+0x2488>)
 8004a48:	889b      	ldrh	r3, [r3, #4]
 8004a4a:	f641 1263 	movw	r2, #6499	; 0x1963
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	f040 80b8 	bne.w	8004bc4 <LCD_Init+0x240c>
		{
			LCD_WR_REG(0xE2);		//Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz
 8004a54:	20e2      	movs	r0, #226	; 0xe2
 8004a56:	f7fd f9e7 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x1D);		//1
 8004a5a:	201d      	movs	r0, #29
 8004a5c:	f7fd f9f8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x02);		//2 Divider M = 2, PLL = 300/(M+1) = 100MHz
 8004a60:	2002      	movs	r0, #2
 8004a62:	f7fd f9f5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x04);		//3 Validate M and N values
 8004a66:	2004      	movs	r0, #4
 8004a68:	f7fd f9f2 	bl	8001e50 <LCD_WR_DATA>
			HAL_Delay(1);
 8004a6c:	2001      	movs	r0, #1
 8004a6e:	f001 ff2b 	bl	80068c8 <HAL_Delay>
			LCD_WR_REG(0xE0);		// Start PLL command
 8004a72:	20e0      	movs	r0, #224	; 0xe0
 8004a74:	f7fd f9d8 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x01);		// enable PLL
 8004a78:	2001      	movs	r0, #1
 8004a7a:	f7fd f9e9 	bl	8001e50 <LCD_WR_DATA>
			HAL_Delay(10);
 8004a7e:	200a      	movs	r0, #10
 8004a80:	f001 ff22 	bl	80068c8 <HAL_Delay>
			LCD_WR_REG(0xE0);		// Start PLL command again
 8004a84:	20e0      	movs	r0, #224	; 0xe0
 8004a86:	f7fd f9cf 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x03);		// now, use PLL output as system clock	
 8004a8a:	2003      	movs	r0, #3
 8004a8c:	f7fd f9e0 	bl	8001e50 <LCD_WR_DATA>
			HAL_Delay(12);
 8004a90:	200c      	movs	r0, #12
 8004a92:	f001 ff19 	bl	80068c8 <HAL_Delay>
			LCD_WR_REG(0x01);		//
 8004a96:	2001      	movs	r0, #1
 8004a98:	f7fd f9c6 	bl	8001e28 <LCD_WR_REG>
			HAL_Delay(10);
 8004a9c:	200a      	movs	r0, #10
 8004a9e:	f001 ff13 	bl	80068c8 <HAL_Delay>
			
			LCD_WR_REG(0xE6);		//,33Mhz
 8004aa2:	20e6      	movs	r0, #230	; 0xe6
 8004aa4:	f7fd f9c0 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x2F);
 8004aa8:	202f      	movs	r0, #47	; 0x2f
 8004aaa:	f7fd f9d1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xFF);
 8004aae:	20ff      	movs	r0, #255	; 0xff
 8004ab0:	f7fd f9ce 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xFF);
 8004ab4:	20ff      	movs	r0, #255	; 0xff
 8004ab6:	f7fd f9cb 	bl	8001e50 <LCD_WR_DATA>
			
			LCD_WR_REG(0xB0);		//LCD
 8004aba:	20b0      	movs	r0, #176	; 0xb0
 8004abc:	f7fd f9b4 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x20);		//24
 8004ac0:	2020      	movs	r0, #32
 8004ac2:	f7fd f9c5 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);		//TFT 
 8004ac6:	2000      	movs	r0, #0
 8004ac8:	f7fd f9c2 	bl	8001e50 <LCD_WR_DATA>
		
			LCD_WR_DATA((SSD_HOR_RESOLUTION-1)>>8);//LCD
 8004acc:	2003      	movs	r0, #3
 8004ace:	f7fd f9bf 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_HOR_RESOLUTION-1);		 
 8004ad2:	f240 301f 	movw	r0, #799	; 0x31f
 8004ad6:	f7fd f9bb 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA((SSD_VER_RESOLUTION-1)>>8);//LCD
 8004ada:	2001      	movs	r0, #1
 8004adc:	f7fd f9b8 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_VER_RESOLUTION-1);		 
 8004ae0:	f240 10df 	movw	r0, #479	; 0x1df
 8004ae4:	f7fd f9b4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);		//RGB
 8004ae8:	2000      	movs	r0, #0
 8004aea:	f7fd f9b1 	bl	8001e50 <LCD_WR_DATA>
			
			LCD_WR_REG(0xB4);		//Set horizontal period
 8004aee:	20b4      	movs	r0, #180	; 0xb4
 8004af0:	f7fd f99a 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA((SSD_HT-1)>>8);
 8004af4:	2004      	movs	r0, #4
 8004af6:	f7fd f9ab 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_HT-1);
 8004afa:	f240 401f 	movw	r0, #1055	; 0x41f
 8004afe:	f7fd f9a7 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_HPS>>8);
 8004b02:	2000      	movs	r0, #0
 8004b04:	f7fd f9a4 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_HPS);
 8004b08:	202e      	movs	r0, #46	; 0x2e
 8004b0a:	f7fd f9a1 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_HOR_PULSE_WIDTH-1);
 8004b0e:	2000      	movs	r0, #0
 8004b10:	f7fd f99e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8004b14:	2000      	movs	r0, #0
 8004b16:	f7fd f99b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8004b1a:	2000      	movs	r0, #0
 8004b1c:	f7fd f998 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8004b20:	2000      	movs	r0, #0
 8004b22:	f7fd f995 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xB6);		//Set vertical period
 8004b26:	20b6      	movs	r0, #182	; 0xb6
 8004b28:	f7fd f97e 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA((SSD_VT-1)>>8);
 8004b2c:	2002      	movs	r0, #2
 8004b2e:	f7fd f98f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_VT-1);
 8004b32:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8004b36:	f7fd f98b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_VPS>>8);
 8004b3a:	2000      	movs	r0, #0
 8004b3c:	f7fd f988 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_VPS);
 8004b40:	2017      	movs	r0, #23
 8004b42:	f7fd f985 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(SSD_VER_FRONT_PORCH-1);
 8004b46:	2015      	movs	r0, #21
 8004b48:	f7fd f982 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8004b4c:	2000      	movs	r0, #0
 8004b4e:	f7fd f97f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);
 8004b52:	2000      	movs	r0, #0
 8004b54:	f7fd f97c 	bl	8001e50 <LCD_WR_DATA>
			
			LCD_WR_REG(0xF0);	//SSD1963CPU16bit
 8004b58:	20f0      	movs	r0, #240	; 0xf0
 8004b5a:	f7fd f965 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x03);	//16-bit(565 format) data for 16bpp 
 8004b5e:	2003      	movs	r0, #3
 8004b60:	f7fd f976 	bl	8001e50 <LCD_WR_DATA>

			LCD_WR_REG(0x29);	//
 8004b64:	2029      	movs	r0, #41	; 0x29
 8004b66:	f7fd f95f 	bl	8001e28 <LCD_WR_REG>
			//PWM  
			LCD_WR_REG(0xD0);	//DBC
 8004b6a:	20d0      	movs	r0, #208	; 0xd0
 8004b6c:	f7fd f95c 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x00);	//disable
 8004b70:	2000      	movs	r0, #0
 8004b72:	f7fd f96d 	bl	8001e50 <LCD_WR_DATA>
		
			LCD_WR_REG(0xBE);	//PWM
 8004b76:	20be      	movs	r0, #190	; 0xbe
 8004b78:	f7fd f956 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x05);	//1PWM
 8004b7c:	2005      	movs	r0, #5
 8004b7e:	f7fd f967 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0xFE);	//2PWM
 8004b82:	20fe      	movs	r0, #254	; 0xfe
 8004b84:	f7fd f964 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x01);	//3C
 8004b88:	2001      	movs	r0, #1
 8004b8a:	f7fd f961 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);	//4D
 8004b8e:	2000      	movs	r0, #0
 8004b90:	f7fd f95e 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);	//5E
 8004b94:	2000      	movs	r0, #0
 8004b96:	f7fd f95b 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x00);	//6F
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	f7fd f958 	bl	8001e50 <LCD_WR_DATA>
			
			LCD_WR_REG(0xB8);	//GPIO
 8004ba0:	20b8      	movs	r0, #184	; 0xb8
 8004ba2:	f7fd f941 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0x03);	//2IO
 8004ba6:	2003      	movs	r0, #3
 8004ba8:	f7fd f952 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_DATA(0x01);	//GPIOIO
 8004bac:	2001      	movs	r0, #1
 8004bae:	f7fd f94f 	bl	8001e50 <LCD_WR_DATA>
			LCD_WR_REG(0xBA);
 8004bb2:	20ba      	movs	r0, #186	; 0xba
 8004bb4:	f7fd f938 	bl	8001e28 <LCD_WR_REG>
			LCD_WR_DATA(0X01);	//GPIO[1:0]=01,LCD
 8004bb8:	2001      	movs	r0, #1
 8004bba:	f7fd f949 	bl	8001e50 <LCD_WR_DATA>
			
			LCD_SSD_BackLightSet(100);//
 8004bbe:	2064      	movs	r0, #100	; 0x64
 8004bc0:	f7fd fcf6 	bl	80025b0 <LCD_SSD_BackLightSet>
		}	
		
	//,
	if(lcddev.id==0X9341||lcddev.id==0X5310||lcddev.id==0X5510||lcddev.id==0X1963)//IC,WR
 8004bc4:	4b1e      	ldr	r3, [pc, #120]	; (8004c40 <LCD_Init+0x2488>)
 8004bc6:	889b      	ldrh	r3, [r3, #4]
 8004bc8:	f249 3241 	movw	r2, #37697	; 0x9341
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d011      	beq.n	8004bf4 <LCD_Init+0x243c>
 8004bd0:	4b1b      	ldr	r3, [pc, #108]	; (8004c40 <LCD_Init+0x2488>)
 8004bd2:	889b      	ldrh	r3, [r3, #4]
 8004bd4:	f245 3210 	movw	r2, #21264	; 0x5310
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d00b      	beq.n	8004bf4 <LCD_Init+0x243c>
 8004bdc:	4b18      	ldr	r3, [pc, #96]	; (8004c40 <LCD_Init+0x2488>)
 8004bde:	889b      	ldrh	r3, [r3, #4]
 8004be0:	f245 5210 	movw	r2, #21776	; 0x5510
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d005      	beq.n	8004bf4 <LCD_Init+0x243c>
 8004be8:	4b15      	ldr	r3, [pc, #84]	; (8004c40 <LCD_Init+0x2488>)
 8004bea:	889b      	ldrh	r3, [r3, #4]
 8004bec:	f641 1263 	movw	r2, #6499	; 0x1963
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d117      	bne.n	8004c24 <LCD_Init+0x246c>
	{
		//
		FMC_Bank1E->BWTR[0]&=~(0XF<<0);	//(ADDSET)
 8004bf4:	4b13      	ldr	r3, [pc, #76]	; (8004c44 <LCD_Init+0x248c>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a12      	ldr	r2, [pc, #72]	; (8004c44 <LCD_Init+0x248c>)
 8004bfa:	f023 030f 	bic.w	r3, r3, #15
 8004bfe:	6013      	str	r3, [r2, #0]
		FMC_Bank1E->BWTR[0]&=~(0XF<<8);	//
 8004c00:	4b10      	ldr	r3, [pc, #64]	; (8004c44 <LCD_Init+0x248c>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a0f      	ldr	r2, [pc, #60]	; (8004c44 <LCD_Init+0x248c>)
 8004c06:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004c0a:	6013      	str	r3, [r2, #0]
		FMC_Bank1E->BWTR[0]|=4<<0;	 	//(ADDSET)4HCLK =21ns
 8004c0c:	4b0d      	ldr	r3, [pc, #52]	; (8004c44 <LCD_Init+0x248c>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a0c      	ldr	r2, [pc, #48]	; (8004c44 <LCD_Init+0x248c>)
 8004c12:	f043 0304 	orr.w	r3, r3, #4
 8004c16:	6013      	str	r3, [r2, #0]
		FMC_Bank1E->BWTR[0]|=4<<8; 		//(DATAST)5.2ns*4HCLK=21ns
 8004c18:	4b0a      	ldr	r3, [pc, #40]	; (8004c44 <LCD_Init+0x248c>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a09      	ldr	r2, [pc, #36]	; (8004c44 <LCD_Init+0x248c>)
 8004c1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c22:	6013      	str	r3, [r2, #0]
	} 
	LCD_Display_Dir(0);		//
 8004c24:	2000      	movs	r0, #0
 8004c26:	f7fd fcf7 	bl	8002618 <LCD_Display_Dir>
	HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);			//
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	2120      	movs	r1, #32
 8004c2e:	4806      	ldr	r0, [pc, #24]	; (8004c48 <LCD_Init+0x2490>)
 8004c30:	f003 fe34 	bl	800889c <HAL_GPIO_WritePin>
	LCD_Clear(WHITE);
 8004c34:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004c38:	f000 f808 	bl	8004c4c <LCD_Clear>
}  
 8004c3c:	bf00      	nop
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	20022b80 	.word	0x20022b80
 8004c44:	a0000104 	.word	0xa0000104
 8004c48:	40020400 	.word	0x40020400

08004c4c <LCD_Clear>:
//
//color:
void LCD_Clear(u32 color)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
	u32 index=0;      
 8004c54:	2300      	movs	r3, #0
 8004c56:	60fb      	str	r3, [r7, #12]
	u32 totalpoint=lcddev.width;
 8004c58:	4b11      	ldr	r3, [pc, #68]	; (8004ca0 <LCD_Clear+0x54>)
 8004c5a:	881b      	ldrh	r3, [r3, #0]
 8004c5c:	60bb      	str	r3, [r7, #8]

		totalpoint*=lcddev.height; 			//
 8004c5e:	4b10      	ldr	r3, [pc, #64]	; (8004ca0 <LCD_Clear+0x54>)
 8004c60:	885b      	ldrh	r3, [r3, #2]
 8004c62:	461a      	mov	r2, r3
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	fb02 f303 	mul.w	r3, r2, r3
 8004c6a:	60bb      	str	r3, [r7, #8]
		LCD_SetCursor(0x00,0x0000);			//
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	2000      	movs	r0, #0
 8004c70:	f7fd f93a 	bl	8001ee8 <LCD_SetCursor>
		LCD_WriteRAM_Prepare();     		//GRAM
 8004c74:	f7fd f928 	bl	8001ec8 <LCD_WriteRAM_Prepare>
		for(index=0;index<totalpoint;index++)
 8004c78:	2300      	movs	r3, #0
 8004c7a:	60fb      	str	r3, [r7, #12]
 8004c7c:	e006      	b.n	8004c8c <LCD_Clear+0x40>
		{
			LCD->LCD_RAM=color;	
 8004c7e:	4b09      	ldr	r3, [pc, #36]	; (8004ca4 <LCD_Clear+0x58>)
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	b292      	uxth	r2, r2
 8004c84:	805a      	strh	r2, [r3, #2]
		for(index=0;index<totalpoint;index++)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	3301      	adds	r3, #1
 8004c8a:	60fb      	str	r3, [r7, #12]
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d3f4      	bcc.n	8004c7e <LCD_Clear+0x32>
		}
	
}  
 8004c94:	bf00      	nop
 8004c96:	bf00      	nop
 8004c98:	3710      	adds	r7, #16
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	20022b80 	.word	0x20022b80
 8004ca4:	6007fffe 	.word	0x6007fffe

08004ca8 <LCD_Draw_Circle>:
}
//
//(x,y):
//r    :
void LCD_Draw_Circle(u16 x0,u16 y0,u8 r)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	80fb      	strh	r3, [r7, #6]
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	80bb      	strh	r3, [r7, #4]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	70fb      	strb	r3, [r7, #3]
	int a,b;
	int di;uint8_t i;
	a=0;b=r;	  
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
 8004cbe:	78fb      	ldrb	r3, [r7, #3]
 8004cc0:	613b      	str	r3, [r7, #16]
	di=3-(r<<1);             //
 8004cc2:	78fb      	ldrb	r3, [r7, #3]
 8004cc4:	005b      	lsls	r3, r3, #1
 8004cc6:	f1c3 0303 	rsb	r3, r3, #3
 8004cca:	60fb      	str	r3, [r7, #12]
	while(a<=b)
 8004ccc:	e12f      	b.n	8004f2e <LCD_Draw_Circle+0x286>
	{

		for (i=0;i<8;i++)
 8004cce:	2300      	movs	r3, #0
 8004cd0:	72fb      	strb	r3, [r7, #11]
 8004cd2:	e019      	b.n	8004d08 <LCD_Draw_Circle+0x60>
		LCD_DrawPointcolor(x0+b+i,y0-a+i,GBLUE);             //0
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	88fb      	ldrh	r3, [r7, #6]
 8004cda:	4413      	add	r3, r2
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	7afb      	ldrb	r3, [r7, #11]
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	4413      	add	r3, r2
 8004ce4:	b298      	uxth	r0, r3
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	88ba      	ldrh	r2, [r7, #4]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	7afb      	ldrb	r3, [r7, #11]
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	4413      	add	r3, r2
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	f7fd fb71 	bl	80023e4 <LCD_DrawPointcolor>
		for (i=0;i<8;i++)
 8004d02:	7afb      	ldrb	r3, [r7, #11]
 8004d04:	3301      	adds	r3, #1
 8004d06:	72fb      	strb	r3, [r7, #11]
 8004d08:	7afb      	ldrb	r3, [r7, #11]
 8004d0a:	2b07      	cmp	r3, #7
 8004d0c:	d9e2      	bls.n	8004cd4 <LCD_Draw_Circle+0x2c>
		osDelay(3);
 8004d0e:	2003      	movs	r0, #3
 8004d10:	f008 fe83 	bl	800da1a <osDelay>
		for (i=0;i<8;i++)
 8004d14:	2300      	movs	r3, #0
 8004d16:	72fb      	strb	r3, [r7, #11]
 8004d18:	e019      	b.n	8004d4e <LCD_Draw_Circle+0xa6>
		LCD_DrawPointcolor(x0-a+i,y0+b+i,LIGHTGREEN);             //1
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	88fa      	ldrh	r2, [r7, #6]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	b29a      	uxth	r2, r3
 8004d24:	7afb      	ldrb	r3, [r7, #11]
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	4413      	add	r3, r2
 8004d2a:	b298      	uxth	r0, r3
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	88bb      	ldrh	r3, [r7, #4]
 8004d32:	4413      	add	r3, r2
 8004d34:	b29a      	uxth	r2, r3
 8004d36:	7afb      	ldrb	r3, [r7, #11]
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	4413      	add	r3, r2
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	f248 421f 	movw	r2, #33823	; 0x841f
 8004d42:	4619      	mov	r1, r3
 8004d44:	f7fd fb4e 	bl	80023e4 <LCD_DrawPointcolor>
		for (i=0;i<8;i++)
 8004d48:	7afb      	ldrb	r3, [r7, #11]
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	72fb      	strb	r3, [r7, #11]
 8004d4e:	7afb      	ldrb	r3, [r7, #11]
 8004d50:	2b07      	cmp	r3, #7
 8004d52:	d9e2      	bls.n	8004d1a <LCD_Draw_Circle+0x72>
		osDelay(3);
 8004d54:	2003      	movs	r0, #3
 8004d56:	f008 fe60 	bl	800da1a <osDelay>
		for (i=0;i<8;i++)
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	72fb      	strb	r3, [r7, #11]
 8004d5e:	e019      	b.n	8004d94 <LCD_Draw_Circle+0xec>
		LCD_DrawPointcolor(x0-a+i,y0-b+i,LIGHTGREEN);             //2
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	88fa      	ldrh	r2, [r7, #6]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	b29a      	uxth	r2, r3
 8004d6a:	7afb      	ldrb	r3, [r7, #11]
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	4413      	add	r3, r2
 8004d70:	b298      	uxth	r0, r3
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	88ba      	ldrh	r2, [r7, #4]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	7afb      	ldrb	r3, [r7, #11]
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	4413      	add	r3, r2
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	f248 421f 	movw	r2, #33823	; 0x841f
 8004d88:	4619      	mov	r1, r3
 8004d8a:	f7fd fb2b 	bl	80023e4 <LCD_DrawPointcolor>
		for (i=0;i<8;i++)
 8004d8e:	7afb      	ldrb	r3, [r7, #11]
 8004d90:	3301      	adds	r3, #1
 8004d92:	72fb      	strb	r3, [r7, #11]
 8004d94:	7afb      	ldrb	r3, [r7, #11]
 8004d96:	2b07      	cmp	r3, #7
 8004d98:	d9e2      	bls.n	8004d60 <LCD_Draw_Circle+0xb8>
		osDelay(3);
 8004d9a:	2003      	movs	r0, #3
 8004d9c:	f008 fe3d 	bl	800da1a <osDelay>
		for (i=0;i<8;i++)
 8004da0:	2300      	movs	r3, #0
 8004da2:	72fb      	strb	r3, [r7, #11]
 8004da4:	e019      	b.n	8004dda <LCD_Draw_Circle+0x132>
		LCD_DrawPointcolor(x0-b+i,y0+a+i,GBLUE);                  //3
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	88fa      	ldrh	r2, [r7, #6]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	7afb      	ldrb	r3, [r7, #11]
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	4413      	add	r3, r2
 8004db6:	b298      	uxth	r0, r3
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	88bb      	ldrh	r3, [r7, #4]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	7afb      	ldrb	r3, [r7, #11]
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	4413      	add	r3, r2
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004dce:	4619      	mov	r1, r3
 8004dd0:	f7fd fb08 	bl	80023e4 <LCD_DrawPointcolor>
		for (i=0;i<8;i++)
 8004dd4:	7afb      	ldrb	r3, [r7, #11]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	72fb      	strb	r3, [r7, #11]
 8004dda:	7afb      	ldrb	r3, [r7, #11]
 8004ddc:	2b07      	cmp	r3, #7
 8004dde:	d9e2      	bls.n	8004da6 <LCD_Draw_Circle+0xfe>
		osDelay(3);
 8004de0:	2003      	movs	r0, #3
 8004de2:	f008 fe1a 	bl	800da1a <osDelay>
		for (i=0;i<8;i++)
 8004de6:	2300      	movs	r3, #0
 8004de8:	72fb      	strb	r3, [r7, #11]
 8004dea:	e019      	b.n	8004e20 <LCD_Draw_Circle+0x178>
		LCD_DrawPointcolor(x0+b+i,y0+a+i,RED);             //4
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	88fb      	ldrh	r3, [r7, #6]
 8004df2:	4413      	add	r3, r2
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	7afb      	ldrb	r3, [r7, #11]
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	4413      	add	r3, r2
 8004dfc:	b298      	uxth	r0, r3
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	88bb      	ldrh	r3, [r7, #4]
 8004e04:	4413      	add	r3, r2
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	7afb      	ldrb	r3, [r7, #11]
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	4413      	add	r3, r2
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004e14:	4619      	mov	r1, r3
 8004e16:	f7fd fae5 	bl	80023e4 <LCD_DrawPointcolor>
		for (i=0;i<8;i++)
 8004e1a:	7afb      	ldrb	r3, [r7, #11]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	72fb      	strb	r3, [r7, #11]
 8004e20:	7afb      	ldrb	r3, [r7, #11]
 8004e22:	2b07      	cmp	r3, #7
 8004e24:	d9e2      	bls.n	8004dec <LCD_Draw_Circle+0x144>
		osDelay(3);
 8004e26:	2003      	movs	r0, #3
 8004e28:	f008 fdf7 	bl	800da1a <osDelay>
		for (i=0;i<8;i++)
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	72fb      	strb	r3, [r7, #11]
 8004e30:	e019      	b.n	8004e66 <LCD_Draw_Circle+0x1be>
	    LCD_DrawPointcolor(x0+a+i,y0-b+i,RED);             //5
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	88fb      	ldrh	r3, [r7, #6]
 8004e38:	4413      	add	r3, r2
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	7afb      	ldrb	r3, [r7, #11]
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	4413      	add	r3, r2
 8004e42:	b298      	uxth	r0, r3
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	88ba      	ldrh	r2, [r7, #4]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	b29a      	uxth	r2, r3
 8004e4e:	7afb      	ldrb	r3, [r7, #11]
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	4413      	add	r3, r2
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	f7fd fac2 	bl	80023e4 <LCD_DrawPointcolor>
		for (i=0;i<8;i++)
 8004e60:	7afb      	ldrb	r3, [r7, #11]
 8004e62:	3301      	adds	r3, #1
 8004e64:	72fb      	strb	r3, [r7, #11]
 8004e66:	7afb      	ldrb	r3, [r7, #11]
 8004e68:	2b07      	cmp	r3, #7
 8004e6a:	d9e2      	bls.n	8004e32 <LCD_Draw_Circle+0x18a>
		osDelay(3);
 8004e6c:	2003      	movs	r0, #3
 8004e6e:	f008 fdd4 	bl	800da1a <osDelay>
		for (i=0;i<8;i++)
 8004e72:	2300      	movs	r3, #0
 8004e74:	72fb      	strb	r3, [r7, #11]
 8004e76:	e019      	b.n	8004eac <LCD_Draw_Circle+0x204>
		LCD_DrawPointcolor(x0+a+i,y0+b+i,GBLUE);             //6
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	88fb      	ldrh	r3, [r7, #6]
 8004e7e:	4413      	add	r3, r2
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	7afb      	ldrb	r3, [r7, #11]
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	4413      	add	r3, r2
 8004e88:	b298      	uxth	r0, r3
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	88bb      	ldrh	r3, [r7, #4]
 8004e90:	4413      	add	r3, r2
 8004e92:	b29a      	uxth	r2, r3
 8004e94:	7afb      	ldrb	r3, [r7, #11]
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	4413      	add	r3, r2
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	f7fd fa9f 	bl	80023e4 <LCD_DrawPointcolor>
		for (i=0;i<8;i++)
 8004ea6:	7afb      	ldrb	r3, [r7, #11]
 8004ea8:	3301      	adds	r3, #1
 8004eaa:	72fb      	strb	r3, [r7, #11]
 8004eac:	7afb      	ldrb	r3, [r7, #11]
 8004eae:	2b07      	cmp	r3, #7
 8004eb0:	d9e2      	bls.n	8004e78 <LCD_Draw_Circle+0x1d0>
		osDelay(3);
 8004eb2:	2003      	movs	r0, #3
 8004eb4:	f008 fdb1 	bl	800da1a <osDelay>
		for (i=0;i<8;i++)
 8004eb8:	2300      	movs	r3, #0
 8004eba:	72fb      	strb	r3, [r7, #11]
 8004ebc:	e019      	b.n	8004ef2 <LCD_Draw_Circle+0x24a>
		LCD_DrawPointcolor(x0-b+i,y0-a+i,GBLUE);             //7
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	88fa      	ldrh	r2, [r7, #6]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	7afb      	ldrb	r3, [r7, #11]
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	4413      	add	r3, r2
 8004ece:	b298      	uxth	r0, r3
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	88ba      	ldrh	r2, [r7, #4]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	7afb      	ldrb	r3, [r7, #11]
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	4413      	add	r3, r2
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	f7fd fa7c 	bl	80023e4 <LCD_DrawPointcolor>
		for (i=0;i<8;i++)
 8004eec:	7afb      	ldrb	r3, [r7, #11]
 8004eee:	3301      	adds	r3, #1
 8004ef0:	72fb      	strb	r3, [r7, #11]
 8004ef2:	7afb      	ldrb	r3, [r7, #11]
 8004ef4:	2b07      	cmp	r3, #7
 8004ef6:	d9e2      	bls.n	8004ebe <LCD_Draw_Circle+0x216>
		osDelay(3);
 8004ef8:	2003      	movs	r0, #3
 8004efa:	f008 fd8e 	bl	800da1a <osDelay>
		a++;
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	3301      	adds	r3, #1
 8004f02:	617b      	str	r3, [r7, #20]
		//Bresenham
		if(di<0)di +=4*a+6;	  
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	da06      	bge.n	8004f18 <LCD_Draw_Circle+0x270>
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	3306      	adds	r3, #6
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	4413      	add	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]
 8004f16:	e00a      	b.n	8004f2e <LCD_Draw_Circle+0x286>
		else
		{
			di+=10+4*(a-b);   
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	330a      	adds	r3, #10
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	4413      	add	r3, r2
 8004f26:	60fb      	str	r3, [r7, #12]
			b--;
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	613b      	str	r3, [r7, #16]
	while(a<=b)
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	f77f aecb 	ble.w	8004cce <LCD_Draw_Circle+0x26>
		} 						    
	}
}
 8004f38:	bf00      	nop
 8004f3a:	bf00      	nop
 8004f3c:	3718      	adds	r7, #24
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
	...

08004f44 <LCD_ShowChar>:
//num::" "--->"~"
//size: 12/16/24/32
//mode:(1)(0)

void LCD_ShowChar(u16 x,u16 y,u8 num,u8 size,u8 mode)
{  							  
 8004f44:	b590      	push	{r4, r7, lr}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	4604      	mov	r4, r0
 8004f4c:	4608      	mov	r0, r1
 8004f4e:	4611      	mov	r1, r2
 8004f50:	461a      	mov	r2, r3
 8004f52:	4623      	mov	r3, r4
 8004f54:	80fb      	strh	r3, [r7, #6]
 8004f56:	4603      	mov	r3, r0
 8004f58:	80bb      	strh	r3, [r7, #4]
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	70fb      	strb	r3, [r7, #3]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	70bb      	strb	r3, [r7, #2]
    u8 temp,t1,t;
	u16 y0=y;
 8004f62:	88bb      	ldrh	r3, [r7, #4]
 8004f64:	817b      	strh	r3, [r7, #10]
	u8 csize=(size/8+((size%8)?1:0))*(size/2);		//(size%8)?1:0)10
 8004f66:	78bb      	ldrb	r3, [r7, #2]
 8004f68:	08db      	lsrs	r3, r3, #3
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	78bb      	ldrb	r3, [r7, #2]
 8004f70:	f003 0307 	and.w	r3, r3, #7
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	bf14      	ite	ne
 8004f7a:	2301      	movne	r3, #1
 8004f7c:	2300      	moveq	r3, #0
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	4413      	add	r3, r2
 8004f82:	b2da      	uxtb	r2, r3
 8004f84:	78bb      	ldrb	r3, [r7, #2]
 8004f86:	085b      	lsrs	r3, r3, #1
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	fb12 f303 	smulbb	r3, r2, r3
 8004f8e:	727b      	strb	r3, [r7, #9]
 	num=num-' ';//ASCII-' '
 8004f90:	78fb      	ldrb	r3, [r7, #3]
 8004f92:	3b20      	subs	r3, #32
 8004f94:	70fb      	strb	r3, [r7, #3]
	for(t=0;t<csize;t++)
 8004f96:	2300      	movs	r3, #0
 8004f98:	737b      	strb	r3, [r7, #13]
 8004f9a:	e0ab      	b.n	80050f4 <LCD_ShowChar+0x1b0>
	{   
		if(size==12)temp=asc2_1206[num][t]; 	 	//1206
 8004f9c:	78bb      	ldrb	r3, [r7, #2]
 8004f9e:	2b0c      	cmp	r3, #12
 8004fa0:	d10b      	bne.n	8004fba <LCD_ShowChar+0x76>
 8004fa2:	78fa      	ldrb	r2, [r7, #3]
 8004fa4:	7b79      	ldrb	r1, [r7, #13]
 8004fa6:	4859      	ldr	r0, [pc, #356]	; (800510c <LCD_ShowChar+0x1c8>)
 8004fa8:	4613      	mov	r3, r2
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	4413      	add	r3, r2
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4403      	add	r3, r0
 8004fb2:	440b      	add	r3, r1
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	73fb      	strb	r3, [r7, #15]
 8004fb8:	e026      	b.n	8005008 <LCD_ShowChar+0xc4>
		else if(size==16)temp=asc2_1608[num][t];	//1608
 8004fba:	78bb      	ldrb	r3, [r7, #2]
 8004fbc:	2b10      	cmp	r3, #16
 8004fbe:	d108      	bne.n	8004fd2 <LCD_ShowChar+0x8e>
 8004fc0:	78fa      	ldrb	r2, [r7, #3]
 8004fc2:	7b7b      	ldrb	r3, [r7, #13]
 8004fc4:	4952      	ldr	r1, [pc, #328]	; (8005110 <LCD_ShowChar+0x1cc>)
 8004fc6:	0112      	lsls	r2, r2, #4
 8004fc8:	440a      	add	r2, r1
 8004fca:	4413      	add	r3, r2
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	73fb      	strb	r3, [r7, #15]
 8004fd0:	e01a      	b.n	8005008 <LCD_ShowChar+0xc4>
		else if(size==24)temp=asc2_2412[num][t];	//2412
 8004fd2:	78bb      	ldrb	r3, [r7, #2]
 8004fd4:	2b18      	cmp	r3, #24
 8004fd6:	d10b      	bne.n	8004ff0 <LCD_ShowChar+0xac>
 8004fd8:	78fa      	ldrb	r2, [r7, #3]
 8004fda:	7b79      	ldrb	r1, [r7, #13]
 8004fdc:	484d      	ldr	r0, [pc, #308]	; (8005114 <LCD_ShowChar+0x1d0>)
 8004fde:	4613      	mov	r3, r2
 8004fe0:	00db      	lsls	r3, r3, #3
 8004fe2:	4413      	add	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	4403      	add	r3, r0
 8004fe8:	440b      	add	r3, r1
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	73fb      	strb	r3, [r7, #15]
 8004fee:	e00b      	b.n	8005008 <LCD_ShowChar+0xc4>
		else if(size==32)temp=asc2_3216[num][t];	//3216
 8004ff0:	78bb      	ldrb	r3, [r7, #2]
 8004ff2:	2b20      	cmp	r3, #32
 8004ff4:	f040 8084 	bne.w	8005100 <LCD_ShowChar+0x1bc>
 8004ff8:	78fa      	ldrb	r2, [r7, #3]
 8004ffa:	7b7b      	ldrb	r3, [r7, #13]
 8004ffc:	4946      	ldr	r1, [pc, #280]	; (8005118 <LCD_ShowChar+0x1d4>)
 8004ffe:	0192      	lsls	r2, r2, #6
 8005000:	440a      	add	r2, r1
 8005002:	4413      	add	r3, r2
 8005004:	781b      	ldrb	r3, [r3, #0]
 8005006:	73fb      	strb	r3, [r7, #15]
		else return;								//
		for(t1=0;t1<8;t1++)
 8005008:	2300      	movs	r3, #0
 800500a:	73bb      	strb	r3, [r7, #14]
 800500c:	e06a      	b.n	80050e4 <LCD_ShowChar+0x1a0>
		{
			if(temp&0x80)LCD_Fast_DrawPoint(x,y,POINT_COLOR);
 800500e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005012:	2b00      	cmp	r3, #0
 8005014:	da07      	bge.n	8005026 <LCD_ShowChar+0xe2>
 8005016:	4b41      	ldr	r3, [pc, #260]	; (800511c <LCD_ShowChar+0x1d8>)
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	88b9      	ldrh	r1, [r7, #4]
 800501c:	88fb      	ldrh	r3, [r7, #6]
 800501e:	4618      	mov	r0, r3
 8005020:	f7fd f9fa 	bl	8002418 <LCD_Fast_DrawPoint>
 8005024:	e03f      	b.n	80050a6 <LCD_ShowChar+0x162>
			else if(mode==0)LCD_Fast_DrawPoint(x,y,BACK_COLOR);
 8005026:	f897 3020 	ldrb.w	r3, [r7, #32]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d107      	bne.n	800503e <LCD_ShowChar+0xfa>
 800502e:	4b3c      	ldr	r3, [pc, #240]	; (8005120 <LCD_ShowChar+0x1dc>)
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	88b9      	ldrh	r1, [r7, #4]
 8005034:	88fb      	ldrh	r3, [r7, #6]
 8005036:	4618      	mov	r0, r3
 8005038:	f7fd f9ee 	bl	8002418 <LCD_Fast_DrawPoint>
 800503c:	e033      	b.n	80050a6 <LCD_ShowChar+0x162>
			else//stm32 SPI w25qxx
			{
				 static uint8_t rBuff[2]="";
				 static uint32_t rnumber=0;
				 static uint16_t readflash16hex;
				  rnumber=(y*LOGO_W+x)*2;//w25qxx
 800503e:	88ba      	ldrh	r2, [r7, #4]
 8005040:	4613      	mov	r3, r2
 8005042:	011b      	lsls	r3, r3, #4
 8005044:	1a9b      	subs	r3, r3, r2
 8005046:	015b      	lsls	r3, r3, #5
 8005048:	461a      	mov	r2, r3
 800504a:	88fb      	ldrh	r3, [r7, #6]
 800504c:	4413      	add	r3, r2
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	461a      	mov	r2, r3
 8005052:	4b34      	ldr	r3, [pc, #208]	; (8005124 <LCD_ShowChar+0x1e0>)
 8005054:	601a      	str	r2, [r3, #0]
				  W25qxx_ReadByte(&rBuff[0],rnumber);
 8005056:	4b33      	ldr	r3, [pc, #204]	; (8005124 <LCD_ShowChar+0x1e0>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4619      	mov	r1, r3
 800505c:	4832      	ldr	r0, [pc, #200]	; (8005128 <LCD_ShowChar+0x1e4>)
 800505e:	f001 fba9 	bl	80067b4 <W25qxx_ReadByte>
				  W25qxx_ReadByte(&rBuff[1],rnumber+1);
 8005062:	4b30      	ldr	r3, [pc, #192]	; (8005124 <LCD_ShowChar+0x1e0>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	3301      	adds	r3, #1
 8005068:	4619      	mov	r1, r3
 800506a:	4830      	ldr	r0, [pc, #192]	; (800512c <LCD_ShowChar+0x1e8>)
 800506c:	f001 fba2 	bl	80067b4 <W25qxx_ReadByte>
				  readflash16hex=rBuff[1];
 8005070:	4b2d      	ldr	r3, [pc, #180]	; (8005128 <LCD_ShowChar+0x1e4>)
 8005072:	785b      	ldrb	r3, [r3, #1]
 8005074:	b29a      	uxth	r2, r3
 8005076:	4b2e      	ldr	r3, [pc, #184]	; (8005130 <LCD_ShowChar+0x1ec>)
 8005078:	801a      	strh	r2, [r3, #0]
				  readflash16hex=((readflash16hex<<8)+rBuff[0]);
 800507a:	4b2d      	ldr	r3, [pc, #180]	; (8005130 <LCD_ShowChar+0x1ec>)
 800507c:	881b      	ldrh	r3, [r3, #0]
 800507e:	021b      	lsls	r3, r3, #8
 8005080:	b29a      	uxth	r2, r3
 8005082:	4b29      	ldr	r3, [pc, #164]	; (8005128 <LCD_ShowChar+0x1e4>)
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	b29b      	uxth	r3, r3
 8005088:	4413      	add	r3, r2
 800508a:	b29a      	uxth	r2, r3
 800508c:	4b28      	ldr	r3, [pc, #160]	; (8005130 <LCD_ShowChar+0x1ec>)
 800508e:	801a      	strh	r2, [r3, #0]
				LCD_Fast_DrawPoint(x+1,y+1,readflash16hex);
 8005090:	88fb      	ldrh	r3, [r7, #6]
 8005092:	3301      	adds	r3, #1
 8005094:	b298      	uxth	r0, r3
 8005096:	88bb      	ldrh	r3, [r7, #4]
 8005098:	3301      	adds	r3, #1
 800509a:	b29b      	uxth	r3, r3
 800509c:	4a24      	ldr	r2, [pc, #144]	; (8005130 <LCD_ShowChar+0x1ec>)
 800509e:	8812      	ldrh	r2, [r2, #0]
 80050a0:	4619      	mov	r1, r3
 80050a2:	f7fd f9b9 	bl	8002418 <LCD_Fast_DrawPoint>

			}
			temp<<=1;
 80050a6:	7bfb      	ldrb	r3, [r7, #15]
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	73fb      	strb	r3, [r7, #15]
			y++;
 80050ac:	88bb      	ldrh	r3, [r7, #4]
 80050ae:	3301      	adds	r3, #1
 80050b0:	80bb      	strh	r3, [r7, #4]
			if(y>=lcddev.height)return;		//
 80050b2:	4b20      	ldr	r3, [pc, #128]	; (8005134 <LCD_ShowChar+0x1f0>)
 80050b4:	885b      	ldrh	r3, [r3, #2]
 80050b6:	88ba      	ldrh	r2, [r7, #4]
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d223      	bcs.n	8005104 <LCD_ShowChar+0x1c0>
			if((y-y0)==size)
 80050bc:	88ba      	ldrh	r2, [r7, #4]
 80050be:	897b      	ldrh	r3, [r7, #10]
 80050c0:	1ad2      	subs	r2, r2, r3
 80050c2:	78bb      	ldrb	r3, [r7, #2]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	d10a      	bne.n	80050de <LCD_ShowChar+0x19a>
			{
				y=y0;
 80050c8:	897b      	ldrh	r3, [r7, #10]
 80050ca:	80bb      	strh	r3, [r7, #4]
				x++;
 80050cc:	88fb      	ldrh	r3, [r7, #6]
 80050ce:	3301      	adds	r3, #1
 80050d0:	80fb      	strh	r3, [r7, #6]
				if(x>=lcddev.width)return;	//
 80050d2:	4b18      	ldr	r3, [pc, #96]	; (8005134 <LCD_ShowChar+0x1f0>)
 80050d4:	881b      	ldrh	r3, [r3, #0]
 80050d6:	88fa      	ldrh	r2, [r7, #6]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d307      	bcc.n	80050ec <LCD_ShowChar+0x1a8>
 80050dc:	e013      	b.n	8005106 <LCD_ShowChar+0x1c2>
		for(t1=0;t1<8;t1++)
 80050de:	7bbb      	ldrb	r3, [r7, #14]
 80050e0:	3301      	adds	r3, #1
 80050e2:	73bb      	strb	r3, [r7, #14]
 80050e4:	7bbb      	ldrb	r3, [r7, #14]
 80050e6:	2b07      	cmp	r3, #7
 80050e8:	d991      	bls.n	800500e <LCD_ShowChar+0xca>
 80050ea:	e000      	b.n	80050ee <LCD_ShowChar+0x1aa>
				break;
 80050ec:	bf00      	nop
	for(t=0;t<csize;t++)
 80050ee:	7b7b      	ldrb	r3, [r7, #13]
 80050f0:	3301      	adds	r3, #1
 80050f2:	737b      	strb	r3, [r7, #13]
 80050f4:	7b7a      	ldrb	r2, [r7, #13]
 80050f6:	7a7b      	ldrb	r3, [r7, #9]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	f4ff af4f 	bcc.w	8004f9c <LCD_ShowChar+0x58>
 80050fe:	e002      	b.n	8005106 <LCD_ShowChar+0x1c2>
		else return;								//
 8005100:	bf00      	nop
 8005102:	e000      	b.n	8005106 <LCD_ShowChar+0x1c2>
			if(y>=lcddev.height)return;		//
 8005104:	bf00      	nop
			}
		}  	 
	}  	    	   	 	  
}
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	bd90      	pop	{r4, r7, pc}
 800510c:	08026e20 	.word	0x08026e20
 8005110:	08027294 	.word	0x08027294
 8005114:	08027884 	.word	0x08027884
 8005118:	080285e0 	.word	0x080285e0
 800511c:	20000000 	.word	0x20000000
 8005120:	20000004 	.word	0x20000004
 8005124:	2000021c 	.word	0x2000021c
 8005128:	20000220 	.word	0x20000220
 800512c:	20000221 	.word	0x20000221
 8005130:	20000222 	.word	0x20000222
 8005134:	20022b80 	.word	0x20022b80

08005138 <LCD_ShowChar1>:
//u16,64*64u8 temp,t1,t u16
void LCD_ShowChar1(u16 x,u16 y,u8 num,u8 size,u32 color,u8 mode)
{
 8005138:	b590      	push	{r4, r7, lr}
 800513a:	b087      	sub	sp, #28
 800513c:	af00      	add	r7, sp, #0
 800513e:	4604      	mov	r4, r0
 8005140:	4608      	mov	r0, r1
 8005142:	4611      	mov	r1, r2
 8005144:	461a      	mov	r2, r3
 8005146:	4623      	mov	r3, r4
 8005148:	80fb      	strh	r3, [r7, #6]
 800514a:	4603      	mov	r3, r0
 800514c:	80bb      	strh	r3, [r7, #4]
 800514e:	460b      	mov	r3, r1
 8005150:	70fb      	strb	r3, [r7, #3]
 8005152:	4613      	mov	r3, r2
 8005154:	70bb      	strb	r3, [r7, #2]
    u16 temp,t1,t;
	u16 y0=y;
 8005156:	88bb      	ldrh	r3, [r7, #4]
 8005158:	823b      	strh	r3, [r7, #16]
	u16 csize=(size/8+((size%8)?1:0))*(size/2);		//(size%8)?1:0)10
 800515a:	78bb      	ldrb	r3, [r7, #2]
 800515c:	08db      	lsrs	r3, r3, #3
 800515e:	b2db      	uxtb	r3, r3
 8005160:	461a      	mov	r2, r3
 8005162:	78bb      	ldrb	r3, [r7, #2]
 8005164:	f003 0307 	and.w	r3, r3, #7
 8005168:	b2db      	uxtb	r3, r3
 800516a:	2b00      	cmp	r3, #0
 800516c:	bf14      	ite	ne
 800516e:	2301      	movne	r3, #1
 8005170:	2300      	moveq	r3, #0
 8005172:	b2db      	uxtb	r3, r3
 8005174:	4413      	add	r3, r2
 8005176:	b29a      	uxth	r2, r3
 8005178:	78bb      	ldrb	r3, [r7, #2]
 800517a:	085b      	lsrs	r3, r3, #1
 800517c:	b2db      	uxtb	r3, r3
 800517e:	b29b      	uxth	r3, r3
 8005180:	fb12 f303 	smulbb	r3, r2, r3
 8005184:	81fb      	strh	r3, [r7, #14]
	num=num-' ';//ASCII-' '
 8005186:	78fb      	ldrb	r3, [r7, #3]
 8005188:	3b20      	subs	r3, #32
 800518a:	70fb      	strb	r3, [r7, #3]
	for(t=0;t<csize;t++)
 800518c:	2300      	movs	r3, #0
 800518e:	827b      	strh	r3, [r7, #18]
 8005190:	e09e      	b.n	80052d0 <LCD_ShowChar1+0x198>
	{
		if(size==148)temp=asc2_14874[num][t];	//7236
 8005192:	78bb      	ldrb	r3, [r7, #2]
 8005194:	2b94      	cmp	r3, #148	; 0x94
 8005196:	d10b      	bne.n	80051b0 <LCD_ShowChar1+0x78>
 8005198:	78fa      	ldrb	r2, [r7, #3]
 800519a:	8a7b      	ldrh	r3, [r7, #18]
 800519c:	4952      	ldr	r1, [pc, #328]	; (80052e8 <LCD_ShowChar1+0x1b0>)
 800519e:	f240 507e 	movw	r0, #1406	; 0x57e
 80051a2:	fb00 f202 	mul.w	r2, r0, r2
 80051a6:	440a      	add	r2, r1
 80051a8:	4413      	add	r3, r2
 80051aa:	781b      	ldrb	r3, [r3, #0]
 80051ac:	82fb      	strh	r3, [r7, #22]
 80051ae:	e025      	b.n	80051fc <LCD_ShowChar1+0xc4>
		else if(size==16)temp=asc2_1608[num][t];	//1608
 80051b0:	78bb      	ldrb	r3, [r7, #2]
 80051b2:	2b10      	cmp	r3, #16
 80051b4:	d108      	bne.n	80051c8 <LCD_ShowChar1+0x90>
 80051b6:	78fa      	ldrb	r2, [r7, #3]
 80051b8:	8a7b      	ldrh	r3, [r7, #18]
 80051ba:	494c      	ldr	r1, [pc, #304]	; (80052ec <LCD_ShowChar1+0x1b4>)
 80051bc:	0112      	lsls	r2, r2, #4
 80051be:	440a      	add	r2, r1
 80051c0:	4413      	add	r3, r2
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	82fb      	strh	r3, [r7, #22]
 80051c6:	e019      	b.n	80051fc <LCD_ShowChar1+0xc4>
		else if(size==24)temp=asc2_2412[num][t];	//2412
 80051c8:	78bb      	ldrb	r3, [r7, #2]
 80051ca:	2b18      	cmp	r3, #24
 80051cc:	d10b      	bne.n	80051e6 <LCD_ShowChar1+0xae>
 80051ce:	78fa      	ldrb	r2, [r7, #3]
 80051d0:	8a79      	ldrh	r1, [r7, #18]
 80051d2:	4847      	ldr	r0, [pc, #284]	; (80052f0 <LCD_ShowChar1+0x1b8>)
 80051d4:	4613      	mov	r3, r2
 80051d6:	00db      	lsls	r3, r3, #3
 80051d8:	4413      	add	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4403      	add	r3, r0
 80051de:	440b      	add	r3, r1
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	82fb      	strh	r3, [r7, #22]
 80051e4:	e00a      	b.n	80051fc <LCD_ShowChar1+0xc4>
		else if(size==32)temp=asc2_3216[num][t];	//3216
 80051e6:	78bb      	ldrb	r3, [r7, #2]
 80051e8:	2b20      	cmp	r3, #32
 80051ea:	d177      	bne.n	80052dc <LCD_ShowChar1+0x1a4>
 80051ec:	78fa      	ldrb	r2, [r7, #3]
 80051ee:	8a7b      	ldrh	r3, [r7, #18]
 80051f0:	4940      	ldr	r1, [pc, #256]	; (80052f4 <LCD_ShowChar1+0x1bc>)
 80051f2:	0192      	lsls	r2, r2, #6
 80051f4:	440a      	add	r2, r1
 80051f6:	4413      	add	r3, r2
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	82fb      	strh	r3, [r7, #22]
		else return;								//
		for(t1=0;t1<8;t1++)
 80051fc:	2300      	movs	r3, #0
 80051fe:	82bb      	strh	r3, [r7, #20]
 8005200:	e05e      	b.n	80052c0 <LCD_ShowChar1+0x188>
		{
			if(temp&0x80)LCD_Fast_DrawPoint(x,y,color);
 8005202:	8afb      	ldrh	r3, [r7, #22]
 8005204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005208:	2b00      	cmp	r3, #0
 800520a:	d006      	beq.n	800521a <LCD_ShowChar1+0xe2>
 800520c:	88b9      	ldrh	r1, [r7, #4]
 800520e:	88fb      	ldrh	r3, [r7, #6]
 8005210:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005212:	4618      	mov	r0, r3
 8005214:	f7fd f900 	bl	8002418 <LCD_Fast_DrawPoint>
 8005218:	e033      	b.n	8005282 <LCD_ShowChar1+0x14a>
				else
				{
					 static uint8_t rBuff[2]="";
					 static uint32_t rnumber=0;
					 static uint16_t readflash16hex;
					  rnumber=(y*LOGO_W+x)*2;
 800521a:	88ba      	ldrh	r2, [r7, #4]
 800521c:	4613      	mov	r3, r2
 800521e:	011b      	lsls	r3, r3, #4
 8005220:	1a9b      	subs	r3, r3, r2
 8005222:	015b      	lsls	r3, r3, #5
 8005224:	461a      	mov	r2, r3
 8005226:	88fb      	ldrh	r3, [r7, #6]
 8005228:	4413      	add	r3, r2
 800522a:	005b      	lsls	r3, r3, #1
 800522c:	461a      	mov	r2, r3
 800522e:	4b32      	ldr	r3, [pc, #200]	; (80052f8 <LCD_ShowChar1+0x1c0>)
 8005230:	601a      	str	r2, [r3, #0]
					  W25qxx_ReadByte(&rBuff[0],rnumber);
 8005232:	4b31      	ldr	r3, [pc, #196]	; (80052f8 <LCD_ShowChar1+0x1c0>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4619      	mov	r1, r3
 8005238:	4830      	ldr	r0, [pc, #192]	; (80052fc <LCD_ShowChar1+0x1c4>)
 800523a:	f001 fabb 	bl	80067b4 <W25qxx_ReadByte>
					  W25qxx_ReadByte(&rBuff[1],rnumber+1);
 800523e:	4b2e      	ldr	r3, [pc, #184]	; (80052f8 <LCD_ShowChar1+0x1c0>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	3301      	adds	r3, #1
 8005244:	4619      	mov	r1, r3
 8005246:	482e      	ldr	r0, [pc, #184]	; (8005300 <LCD_ShowChar1+0x1c8>)
 8005248:	f001 fab4 	bl	80067b4 <W25qxx_ReadByte>
					  readflash16hex=rBuff[1];
 800524c:	4b2b      	ldr	r3, [pc, #172]	; (80052fc <LCD_ShowChar1+0x1c4>)
 800524e:	785b      	ldrb	r3, [r3, #1]
 8005250:	b29a      	uxth	r2, r3
 8005252:	4b2c      	ldr	r3, [pc, #176]	; (8005304 <LCD_ShowChar1+0x1cc>)
 8005254:	801a      	strh	r2, [r3, #0]
					  readflash16hex=((readflash16hex<<8)+rBuff[0]);
 8005256:	4b2b      	ldr	r3, [pc, #172]	; (8005304 <LCD_ShowChar1+0x1cc>)
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	021b      	lsls	r3, r3, #8
 800525c:	b29a      	uxth	r2, r3
 800525e:	4b27      	ldr	r3, [pc, #156]	; (80052fc <LCD_ShowChar1+0x1c4>)
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	b29b      	uxth	r3, r3
 8005264:	4413      	add	r3, r2
 8005266:	b29a      	uxth	r2, r3
 8005268:	4b26      	ldr	r3, [pc, #152]	; (8005304 <LCD_ShowChar1+0x1cc>)
 800526a:	801a      	strh	r2, [r3, #0]
					LCD_Fast_DrawPoint(x+1,y+1,readflash16hex);
 800526c:	88fb      	ldrh	r3, [r7, #6]
 800526e:	3301      	adds	r3, #1
 8005270:	b298      	uxth	r0, r3
 8005272:	88bb      	ldrh	r3, [r7, #4]
 8005274:	3301      	adds	r3, #1
 8005276:	b29b      	uxth	r3, r3
 8005278:	4a22      	ldr	r2, [pc, #136]	; (8005304 <LCD_ShowChar1+0x1cc>)
 800527a:	8812      	ldrh	r2, [r2, #0]
 800527c:	4619      	mov	r1, r3
 800527e:	f7fd f8cb 	bl	8002418 <LCD_Fast_DrawPoint>

				}

			temp<<=1;
 8005282:	8afb      	ldrh	r3, [r7, #22]
 8005284:	005b      	lsls	r3, r3, #1
 8005286:	82fb      	strh	r3, [r7, #22]
			y++;
 8005288:	88bb      	ldrh	r3, [r7, #4]
 800528a:	3301      	adds	r3, #1
 800528c:	80bb      	strh	r3, [r7, #4]
			if(y>=lcddev.height)return;		//
 800528e:	4b1e      	ldr	r3, [pc, #120]	; (8005308 <LCD_ShowChar1+0x1d0>)
 8005290:	885b      	ldrh	r3, [r3, #2]
 8005292:	88ba      	ldrh	r2, [r7, #4]
 8005294:	429a      	cmp	r2, r3
 8005296:	d223      	bcs.n	80052e0 <LCD_ShowChar1+0x1a8>
			if((y-y0)==size)
 8005298:	88ba      	ldrh	r2, [r7, #4]
 800529a:	8a3b      	ldrh	r3, [r7, #16]
 800529c:	1ad2      	subs	r2, r2, r3
 800529e:	78bb      	ldrb	r3, [r7, #2]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d10a      	bne.n	80052ba <LCD_ShowChar1+0x182>
			{
				y=y0;
 80052a4:	8a3b      	ldrh	r3, [r7, #16]
 80052a6:	80bb      	strh	r3, [r7, #4]
				x++;
 80052a8:	88fb      	ldrh	r3, [r7, #6]
 80052aa:	3301      	adds	r3, #1
 80052ac:	80fb      	strh	r3, [r7, #6]
				if(x>=lcddev.width)return;	//
 80052ae:	4b16      	ldr	r3, [pc, #88]	; (8005308 <LCD_ShowChar1+0x1d0>)
 80052b0:	881b      	ldrh	r3, [r3, #0]
 80052b2:	88fa      	ldrh	r2, [r7, #6]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d307      	bcc.n	80052c8 <LCD_ShowChar1+0x190>
 80052b8:	e013      	b.n	80052e2 <LCD_ShowChar1+0x1aa>
		for(t1=0;t1<8;t1++)
 80052ba:	8abb      	ldrh	r3, [r7, #20]
 80052bc:	3301      	adds	r3, #1
 80052be:	82bb      	strh	r3, [r7, #20]
 80052c0:	8abb      	ldrh	r3, [r7, #20]
 80052c2:	2b07      	cmp	r3, #7
 80052c4:	d99d      	bls.n	8005202 <LCD_ShowChar1+0xca>
 80052c6:	e000      	b.n	80052ca <LCD_ShowChar1+0x192>
				break;
 80052c8:	bf00      	nop
	for(t=0;t<csize;t++)
 80052ca:	8a7b      	ldrh	r3, [r7, #18]
 80052cc:	3301      	adds	r3, #1
 80052ce:	827b      	strh	r3, [r7, #18]
 80052d0:	8a7a      	ldrh	r2, [r7, #18]
 80052d2:	89fb      	ldrh	r3, [r7, #14]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	f4ff af5c 	bcc.w	8005192 <LCD_ShowChar1+0x5a>
 80052da:	e002      	b.n	80052e2 <LCD_ShowChar1+0x1aa>
		else return;								//
 80052dc:	bf00      	nop
 80052de:	e000      	b.n	80052e2 <LCD_ShowChar1+0x1aa>
			if(y>=lcddev.height)return;		//
 80052e0:	bf00      	nop
			}
		}
	}
}
 80052e2:	371c      	adds	r7, #28
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd90      	pop	{r4, r7, pc}
 80052e8:	08029da0 	.word	0x08029da0
 80052ec:	08027294 	.word	0x08027294
 80052f0:	08027884 	.word	0x08027884
 80052f4:	080285e0 	.word	0x080285e0
 80052f8:	20000224 	.word	0x20000224
 80052fc:	20000228 	.word	0x20000228
 8005300:	20000229 	.word	0x20000229
 8005304:	2000022a 	.word	0x2000022a
 8005308:	20022b80 	.word	0x20022b80

0800530c <LCD_ShowBigString>:
//char*pPClcd
void LCD_ShowBigString(u16 x,u16 y,u16 width,u16 height,u8 size,char *p,u32 color,u8 mode)
{
 800530c:	b590      	push	{r4, r7, lr}
 800530e:	b087      	sub	sp, #28
 8005310:	af02      	add	r7, sp, #8
 8005312:	4604      	mov	r4, r0
 8005314:	4608      	mov	r0, r1
 8005316:	4611      	mov	r1, r2
 8005318:	461a      	mov	r2, r3
 800531a:	4623      	mov	r3, r4
 800531c:	80fb      	strh	r3, [r7, #6]
 800531e:	4603      	mov	r3, r0
 8005320:	80bb      	strh	r3, [r7, #4]
 8005322:	460b      	mov	r3, r1
 8005324:	807b      	strh	r3, [r7, #2]
 8005326:	4613      	mov	r3, r2
 8005328:	803b      	strh	r3, [r7, #0]
	u16 x0=x;
 800532a:	88fb      	ldrh	r3, [r7, #6]
 800532c:	81fb      	strh	r3, [r7, #14]
	width+=x;
 800532e:	887a      	ldrh	r2, [r7, #2]
 8005330:	88fb      	ldrh	r3, [r7, #6]
 8005332:	4413      	add	r3, r2
 8005334:	807b      	strh	r3, [r7, #2]
	height+=y;
 8005336:	883a      	ldrh	r2, [r7, #0]
 8005338:	88bb      	ldrh	r3, [r7, #4]
 800533a:	4413      	add	r3, r2
 800533c:	803b      	strh	r3, [r7, #0]
    while((*p<=')')&&(*p>=' '))//!
 800533e:	e028      	b.n	8005392 <LCD_ShowBigString+0x86>
    {
        if(x>=width){x=x0;y+=size;}
 8005340:	88fa      	ldrh	r2, [r7, #6]
 8005342:	887b      	ldrh	r3, [r7, #2]
 8005344:	429a      	cmp	r2, r3
 8005346:	d307      	bcc.n	8005358 <LCD_ShowBigString+0x4c>
 8005348:	89fb      	ldrh	r3, [r7, #14]
 800534a:	80fb      	strh	r3, [r7, #6]
 800534c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005350:	b29a      	uxth	r2, r3
 8005352:	88bb      	ldrh	r3, [r7, #4]
 8005354:	4413      	add	r3, r2
 8005356:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//
 8005358:	88ba      	ldrh	r2, [r7, #4]
 800535a:	883b      	ldrh	r3, [r7, #0]
 800535c:	429a      	cmp	r2, r3
 800535e:	d221      	bcs.n	80053a4 <LCD_ShowBigString+0x98>
        LCD_ShowChar1(x,y,*p,size,color,mode);
 8005360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005362:	781a      	ldrb	r2, [r3, #0]
 8005364:	f897 4020 	ldrb.w	r4, [r7, #32]
 8005368:	88b9      	ldrh	r1, [r7, #4]
 800536a:	88f8      	ldrh	r0, [r7, #6]
 800536c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005370:	9301      	str	r3, [sp, #4]
 8005372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	4623      	mov	r3, r4
 8005378:	f7ff fede 	bl	8005138 <LCD_ShowChar1>
        x+=size/2;
 800537c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005380:	085b      	lsrs	r3, r3, #1
 8005382:	b2db      	uxtb	r3, r3
 8005384:	b29a      	uxth	r2, r3
 8005386:	88fb      	ldrh	r3, [r7, #6]
 8005388:	4413      	add	r3, r2
 800538a:	80fb      	strh	r3, [r7, #6]
        p++;
 800538c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800538e:	3301      	adds	r3, #1
 8005390:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<=')')&&(*p>=' '))//!
 8005392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	2b29      	cmp	r3, #41	; 0x29
 8005398:	d805      	bhi.n	80053a6 <LCD_ShowBigString+0x9a>
 800539a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	2b1f      	cmp	r3, #31
 80053a0:	d8ce      	bhi.n	8005340 <LCD_ShowBigString+0x34>
    }
}
 80053a2:	e000      	b.n	80053a6 <LCD_ShowBigString+0x9a>
        if(y>=height)break;//
 80053a4:	bf00      	nop
}
 80053a6:	bf00      	nop
 80053a8:	3714      	adds	r7, #20
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd90      	pop	{r4, r7, pc}

080053ae <LCD_ShowString>:
//x,y:
//width,height:
//size:
//*p:
void LCD_ShowString(u16 x,u16 y,u16 width,u16 height,u8 size,char *p,u8 mode)
{         
 80053ae:	b590      	push	{r4, r7, lr}
 80053b0:	b087      	sub	sp, #28
 80053b2:	af02      	add	r7, sp, #8
 80053b4:	4604      	mov	r4, r0
 80053b6:	4608      	mov	r0, r1
 80053b8:	4611      	mov	r1, r2
 80053ba:	461a      	mov	r2, r3
 80053bc:	4623      	mov	r3, r4
 80053be:	80fb      	strh	r3, [r7, #6]
 80053c0:	4603      	mov	r3, r0
 80053c2:	80bb      	strh	r3, [r7, #4]
 80053c4:	460b      	mov	r3, r1
 80053c6:	807b      	strh	r3, [r7, #2]
 80053c8:	4613      	mov	r3, r2
 80053ca:	803b      	strh	r3, [r7, #0]
	u8 x0=x;
 80053cc:	88fb      	ldrh	r3, [r7, #6]
 80053ce:	73fb      	strb	r3, [r7, #15]
	width+=x;
 80053d0:	887a      	ldrh	r2, [r7, #2]
 80053d2:	88fb      	ldrh	r3, [r7, #6]
 80053d4:	4413      	add	r3, r2
 80053d6:	807b      	strh	r3, [r7, #2]
	height+=y;
 80053d8:	883a      	ldrh	r2, [r7, #0]
 80053da:	88bb      	ldrh	r3, [r7, #4]
 80053dc:	4413      	add	r3, r2
 80053de:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//!
 80053e0:	e026      	b.n	8005430 <LCD_ShowString+0x82>
    {       
        if(x>=width){x=x0;y+=size;}
 80053e2:	88fa      	ldrh	r2, [r7, #6]
 80053e4:	887b      	ldrh	r3, [r7, #2]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d307      	bcc.n	80053fa <LCD_ShowString+0x4c>
 80053ea:	7bfb      	ldrb	r3, [r7, #15]
 80053ec:	80fb      	strh	r3, [r7, #6]
 80053ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	88bb      	ldrh	r3, [r7, #4]
 80053f6:	4413      	add	r3, r2
 80053f8:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//
 80053fa:	88ba      	ldrh	r2, [r7, #4]
 80053fc:	883b      	ldrh	r3, [r7, #0]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d21f      	bcs.n	8005442 <LCD_ShowString+0x94>
        LCD_ShowChar(x,y,*p,size,mode);
 8005402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005404:	781a      	ldrb	r2, [r3, #0]
 8005406:	f897 4020 	ldrb.w	r4, [r7, #32]
 800540a:	88b9      	ldrh	r1, [r7, #4]
 800540c:	88f8      	ldrh	r0, [r7, #6]
 800540e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005412:	9300      	str	r3, [sp, #0]
 8005414:	4623      	mov	r3, r4
 8005416:	f7ff fd95 	bl	8004f44 <LCD_ShowChar>
        x+=size/2;
 800541a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800541e:	085b      	lsrs	r3, r3, #1
 8005420:	b2db      	uxtb	r3, r3
 8005422:	b29a      	uxth	r2, r3
 8005424:	88fb      	ldrh	r3, [r7, #6]
 8005426:	4413      	add	r3, r2
 8005428:	80fb      	strh	r3, [r7, #6]
        p++;
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	3301      	adds	r3, #1
 800542e:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//!
 8005430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	2b7e      	cmp	r3, #126	; 0x7e
 8005436:	d805      	bhi.n	8005444 <LCD_ShowString+0x96>
 8005438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	2b1f      	cmp	r3, #31
 800543e:	d8d0      	bhi.n	80053e2 <LCD_ShowString+0x34>
    }  
}
 8005440:	e000      	b.n	8005444 <LCD_ShowString+0x96>
        if(y>=height)break;//
 8005442:	bf00      	nop
}
 8005444:	bf00      	nop
 8005446:	3714      	adds	r7, #20
 8005448:	46bd      	mov	sp, r7
 800544a:	bd90      	pop	{r4, r7, pc}

0800544c <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#if(UARTDEBUG==1)
PUTCHAR_PROTOTYPE
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b082      	sub	sp, #8
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
//USART2
	HAL_UART_Transmit(&huart5, (uint8_t*)&ch,1,HAL_MAX_DELAY);
 8005454:	1d39      	adds	r1, r7, #4
 8005456:	f04f 33ff 	mov.w	r3, #4294967295
 800545a:	2201      	movs	r2, #1
 800545c:	4803      	ldr	r0, [pc, #12]	; (800546c <__io_putchar+0x20>)
 800545e:	f007 f884 	bl	800c56a <HAL_UART_Transmit>
    return ch;
 8005462:	687b      	ldr	r3, [r7, #4]
}
 8005464:	4618      	mov	r0, r3
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	20022e1c 	.word	0x20022e1c

08005470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005474:	f001 f9e6 	bl	8006844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005478:	f000 f81a 	bl	80054b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800547c:	f7fc fb46 	bl	8001b0c <MX_GPIO_Init>
  MX_UART4_Init();
 8005480:	f000 fe4e 	bl	8006120 <MX_UART4_Init>
  MX_UART5_Init();
 8005484:	f000 fe76 	bl	8006174 <MX_UART5_Init>
  MX_I2C1_Init();
 8005488:	f7fc fc46 	bl	8001d18 <MX_I2C1_Init>
  MX_SPI2_Init();
 800548c:	f000 f9cc 	bl	8005828 <MX_SPI2_Init>
  MX_DMA_Init();
 8005490:	f7fb fd86 	bl	8000fa0 <MX_DMA_Init>
  MX_FMC_Init();
 8005494:	f7fb fe8c 	bl	80011b0 <MX_FMC_Init>
  MX_TIM8_Init();
 8005498:	f000 fcc2 	bl	8005e20 <MX_TIM8_Init>
  MX_TIM2_Init();
 800549c:	f000 fc6e 	bl	8005d7c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80054a0:	f008 f9ca 	bl	800d838 <osKernelInitialize>
  MX_FREERTOS_Init();
 80054a4:	f7fb ff56 	bl	8001354 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80054a8:	f008 f9ea 	bl	800d880 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80054ac:	e7fe      	b.n	80054ac <main+0x3c>
	...

080054b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b094      	sub	sp, #80	; 0x50
 80054b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80054b6:	f107 0320 	add.w	r3, r7, #32
 80054ba:	2230      	movs	r2, #48	; 0x30
 80054bc:	2100      	movs	r1, #0
 80054be:	4618      	mov	r0, r3
 80054c0:	f01a ff40 	bl	8020344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80054c4:	f107 030c 	add.w	r3, r7, #12
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
 80054cc:	605a      	str	r2, [r3, #4]
 80054ce:	609a      	str	r2, [r3, #8]
 80054d0:	60da      	str	r2, [r3, #12]
 80054d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80054d4:	2300      	movs	r3, #0
 80054d6:	60bb      	str	r3, [r7, #8]
 80054d8:	4b2b      	ldr	r3, [pc, #172]	; (8005588 <SystemClock_Config+0xd8>)
 80054da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054dc:	4a2a      	ldr	r2, [pc, #168]	; (8005588 <SystemClock_Config+0xd8>)
 80054de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054e2:	6413      	str	r3, [r2, #64]	; 0x40
 80054e4:	4b28      	ldr	r3, [pc, #160]	; (8005588 <SystemClock_Config+0xd8>)
 80054e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ec:	60bb      	str	r3, [r7, #8]
 80054ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80054f0:	2300      	movs	r3, #0
 80054f2:	607b      	str	r3, [r7, #4]
 80054f4:	4b25      	ldr	r3, [pc, #148]	; (800558c <SystemClock_Config+0xdc>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a24      	ldr	r2, [pc, #144]	; (800558c <SystemClock_Config+0xdc>)
 80054fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80054fe:	6013      	str	r3, [r2, #0]
 8005500:	4b22      	ldr	r3, [pc, #136]	; (800558c <SystemClock_Config+0xdc>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005508:	607b      	str	r3, [r7, #4]
 800550a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800550c:	2302      	movs	r3, #2
 800550e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005510:	2301      	movs	r3, #1
 8005512:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005514:	2310      	movs	r3, #16
 8005516:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005518:	2302      	movs	r3, #2
 800551a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800551c:	2300      	movs	r3, #0
 800551e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005520:	2308      	movs	r3, #8
 8005522:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005524:	23b4      	movs	r3, #180	; 0xb4
 8005526:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005528:	2302      	movs	r3, #2
 800552a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800552c:	2304      	movs	r3, #4
 800552e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005530:	f107 0320 	add.w	r3, r7, #32
 8005534:	4618      	mov	r0, r3
 8005536:	f004 fa2b 	bl	8009990 <HAL_RCC_OscConfig>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d001      	beq.n	8005544 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005540:	f000 f838 	bl	80055b4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005544:	f004 f9d4 	bl	80098f0 <HAL_PWREx_EnableOverDrive>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800554e:	f000 f831 	bl	80055b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005552:	230f      	movs	r3, #15
 8005554:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005556:	2302      	movs	r3, #2
 8005558:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800555a:	2300      	movs	r3, #0
 800555c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800555e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005562:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005568:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800556a:	f107 030c 	add.w	r3, r7, #12
 800556e:	2105      	movs	r1, #5
 8005570:	4618      	mov	r0, r3
 8005572:	f004 fc85 	bl	8009e80 <HAL_RCC_ClockConfig>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d001      	beq.n	8005580 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800557c:	f000 f81a 	bl	80055b4 <Error_Handler>
  }
}
 8005580:	bf00      	nop
 8005582:	3750      	adds	r7, #80	; 0x50
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	40023800 	.word	0x40023800
 800558c:	40007000 	.word	0x40007000

08005590 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a04      	ldr	r2, [pc, #16]	; (80055b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d101      	bne.n	80055a6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80055a2:	f001 f971 	bl	8006888 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80055a6:	bf00      	nop
 80055a8:	3708      	adds	r7, #8
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	40010000 	.word	0x40010000

080055b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80055b8:	b672      	cpsid	i
}
 80055ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80055bc:	e7fe      	b.n	80055bc <Error_Handler+0x8>
	...

080055c0 <ws2812_set_RGB>:


uint32_t static RGB_buffur[RESET_PULSE + WS2812_DATA_LEN]={0} ;

void ws2812_set_RGB(uint8_t R, uint8_t G, uint8_t B, uint16_t num)
{
 80055c0:	b490      	push	{r4, r7}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	4604      	mov	r4, r0
 80055c8:	4608      	mov	r0, r1
 80055ca:	4611      	mov	r1, r2
 80055cc:	461a      	mov	r2, r3
 80055ce:	4623      	mov	r3, r4
 80055d0:	71fb      	strb	r3, [r7, #7]
 80055d2:	4603      	mov	r3, r0
 80055d4:	71bb      	strb	r3, [r7, #6]
 80055d6:	460b      	mov	r3, r1
 80055d8:	717b      	strb	r3, [r7, #5]
 80055da:	4613      	mov	r3, r2
 80055dc:	807b      	strh	r3, [r7, #2]
    //
	uint32_t* p = (RGB_buffur + RESET_PULSE) + (num * LED_DATA_LEN);
 80055de:	887a      	ldrh	r2, [r7, #2]
 80055e0:	4613      	mov	r3, r2
 80055e2:	005b      	lsls	r3, r3, #1
 80055e4:	4413      	add	r3, r2
 80055e6:	015b      	lsls	r3, r3, #5
 80055e8:	f503 7334 	add.w	r3, r3, #720	; 0x2d0
 80055ec:	4a21      	ldr	r2, [pc, #132]	; (8005674 <ws2812_set_RGB+0xb4>)
 80055ee:	4413      	add	r3, r2
 80055f0:	60bb      	str	r3, [r7, #8]

    for (uint16_t i = 0;i < 8;i++)
 80055f2:	2300      	movs	r3, #0
 80055f4:	81fb      	strh	r3, [r7, #14]
 80055f6:	e034      	b.n	8005662 <ws2812_set_RGB+0xa2>
    {
        //
        p[i]      = (G << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 80055f8:	79ba      	ldrb	r2, [r7, #6]
 80055fa:	89fb      	ldrh	r3, [r7, #14]
 80055fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <ws2812_set_RGB+0x4c>
 8005608:	2296      	movs	r2, #150	; 0x96
 800560a:	e000      	b.n	800560e <ws2812_set_RGB+0x4e>
 800560c:	2232      	movs	r2, #50	; 0x32
 800560e:	89fb      	ldrh	r3, [r7, #14]
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	68b9      	ldr	r1, [r7, #8]
 8005614:	440b      	add	r3, r1
 8005616:	601a      	str	r2, [r3, #0]
        p[i + 8]  = (R << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 8005618:	79fa      	ldrb	r2, [r7, #7]
 800561a:	89fb      	ldrh	r3, [r7, #14]
 800561c:	fa02 f303 	lsl.w	r3, r2, r3
 8005620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005624:	2b00      	cmp	r3, #0
 8005626:	d001      	beq.n	800562c <ws2812_set_RGB+0x6c>
 8005628:	2296      	movs	r2, #150	; 0x96
 800562a:	e000      	b.n	800562e <ws2812_set_RGB+0x6e>
 800562c:	2232      	movs	r2, #50	; 0x32
 800562e:	89fb      	ldrh	r3, [r7, #14]
 8005630:	3308      	adds	r3, #8
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	68b9      	ldr	r1, [r7, #8]
 8005636:	440b      	add	r3, r1
 8005638:	601a      	str	r2, [r3, #0]
        p[i + 16] = (B << i) & (0x80)?ONE_PULSE:ZERO_PULSE;
 800563a:	797a      	ldrb	r2, [r7, #5]
 800563c:	89fb      	ldrh	r3, [r7, #14]
 800563e:	fa02 f303 	lsl.w	r3, r2, r3
 8005642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005646:	2b00      	cmp	r3, #0
 8005648:	d001      	beq.n	800564e <ws2812_set_RGB+0x8e>
 800564a:	2296      	movs	r2, #150	; 0x96
 800564c:	e000      	b.n	8005650 <ws2812_set_RGB+0x90>
 800564e:	2232      	movs	r2, #50	; 0x32
 8005650:	89fb      	ldrh	r3, [r7, #14]
 8005652:	3310      	adds	r3, #16
 8005654:	009b      	lsls	r3, r3, #2
 8005656:	68b9      	ldr	r1, [r7, #8]
 8005658:	440b      	add	r3, r1
 800565a:	601a      	str	r2, [r3, #0]
    for (uint16_t i = 0;i < 8;i++)
 800565c:	89fb      	ldrh	r3, [r7, #14]
 800565e:	3301      	adds	r3, #1
 8005660:	81fb      	strh	r3, [r7, #14]
 8005662:	89fb      	ldrh	r3, [r7, #14]
 8005664:	2b07      	cmp	r3, #7
 8005666:	d9c7      	bls.n	80055f8 <ws2812_set_RGB+0x38>

    }
}
 8005668:	bf00      	nop
 800566a:	bf00      	nop
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bc90      	pop	{r4, r7}
 8005672:	4770      	bx	lr
 8005674:	2000022c 	.word	0x2000022c

08005678 <ws2812_init>:
/*ws2812 */
void ws2812_init(uint8_t led_nums)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	4603      	mov	r3, r0
 8005680:	71fb      	strb	r3, [r7, #7]
	  //DoutPWM
	//__HAL_TIM_SET_CAPTUREPOLARITY(&htim3,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);  //
	//HAL_TIM_IC_Start_IT(&htim3,	TIM_CHANNEL_1);  //
	HAL_TIM_Base_Start(&htim2);
 8005682:	480f      	ldr	r0, [pc, #60]	; (80056c0 <ws2812_init+0x48>)
 8005684:	f005 fbe8 	bl	800ae58 <HAL_TIM_Base_Start>
	for(uint8_t i = 0; i < led_nums; i++)
 8005688:	2300      	movs	r3, #0
 800568a:	73fb      	strb	r3, [r7, #15]
 800568c:	e009      	b.n	80056a2 <ws2812_init+0x2a>
	{
		ws2812_set_RGB(0x00, 0x00, 0x00, i);
 800568e:	7bfb      	ldrb	r3, [r7, #15]
 8005690:	b29b      	uxth	r3, r3
 8005692:	2200      	movs	r2, #0
 8005694:	2100      	movs	r1, #0
 8005696:	2000      	movs	r0, #0
 8005698:	f7ff ff92 	bl	80055c0 <ws2812_set_RGB>
	for(uint8_t i = 0; i < led_nums; i++)
 800569c:	7bfb      	ldrb	r3, [r7, #15]
 800569e:	3301      	adds	r3, #1
 80056a0:	73fb      	strb	r3, [r7, #15]
 80056a2:	7bfa      	ldrb	r2, [r7, #15]
 80056a4:	79fb      	ldrb	r3, [r7, #7]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d3f1      	bcc.n	800568e <ws2812_init+0x16>
	}
	 HAL_TIM_PWM_Start_DMA(&htim8,TIM_CHANNEL_2,RGB_buffur,RESET_PULSE + WS2812_DATA_LEN);
 80056aa:	f640 33f4 	movw	r3, #3060	; 0xbf4
 80056ae:	4a05      	ldr	r2, [pc, #20]	; (80056c4 <ws2812_init+0x4c>)
 80056b0:	2104      	movs	r1, #4
 80056b2:	4805      	ldr	r0, [pc, #20]	; (80056c8 <ws2812_init+0x50>)
 80056b4:	f005 fd02 	bl	800b0bc <HAL_TIM_PWM_Start_DMA>
}
 80056b8:	bf00      	nop
 80056ba:	3710      	adds	r7, #16
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	20022dd0 	.word	0x20022dd0
 80056c4:	2000022c 	.word	0x2000022c
 80056c8:	20022d78 	.word	0x20022d78

080056cc <ws2812_blue>:
/**/
void ws2812_blue(uint8_t led_nums)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	4603      	mov	r3, r0
 80056d4:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < led_nums; i++)
 80056d6:	2300      	movs	r3, #0
 80056d8:	73fb      	strb	r3, [r7, #15]
 80056da:	e009      	b.n	80056f0 <ws2812_blue+0x24>
	{
		ws2812_set_RGB(0x00, 0x00, 0x22, i);
 80056dc:	7bfb      	ldrb	r3, [r7, #15]
 80056de:	b29b      	uxth	r3, r3
 80056e0:	2222      	movs	r2, #34	; 0x22
 80056e2:	2100      	movs	r1, #0
 80056e4:	2000      	movs	r0, #0
 80056e6:	f7ff ff6b 	bl	80055c0 <ws2812_set_RGB>
	for(uint8_t i = 0; i < led_nums; i++)
 80056ea:	7bfb      	ldrb	r3, [r7, #15]
 80056ec:	3301      	adds	r3, #1
 80056ee:	73fb      	strb	r3, [r7, #15]
 80056f0:	7bfa      	ldrb	r2, [r7, #15]
 80056f2:	79fb      	ldrb	r3, [r7, #7]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d3f1      	bcc.n	80056dc <ws2812_blue+0x10>
	}
	 HAL_TIM_PWM_Start_DMA(&htim8,TIM_CHANNEL_2,RGB_buffur,RESET_PULSE + WS2812_DATA_LEN);
 80056f8:	f640 33f4 	movw	r3, #3060	; 0xbf4
 80056fc:	4a04      	ldr	r2, [pc, #16]	; (8005710 <ws2812_blue+0x44>)
 80056fe:	2104      	movs	r1, #4
 8005700:	4804      	ldr	r0, [pc, #16]	; (8005714 <ws2812_blue+0x48>)
 8005702:	f005 fcdb 	bl	800b0bc <HAL_TIM_PWM_Start_DMA>

}
 8005706:	bf00      	nop
 8005708:	3710      	adds	r7, #16
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	2000022c 	.word	0x2000022c
 8005714:	20022d78 	.word	0x20022d78

08005718 <ws2812_red>:
/**/
void ws2812_red(uint8_t led_nums)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	4603      	mov	r3, r0
 8005720:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < led_nums; i++)
 8005722:	2300      	movs	r3, #0
 8005724:	73fb      	strb	r3, [r7, #15]
 8005726:	e009      	b.n	800573c <ws2812_red+0x24>
	{
		ws2812_set_RGB(0x22, 0x00, 0x00, i);
 8005728:	7bfb      	ldrb	r3, [r7, #15]
 800572a:	b29b      	uxth	r3, r3
 800572c:	2200      	movs	r2, #0
 800572e:	2100      	movs	r1, #0
 8005730:	2022      	movs	r0, #34	; 0x22
 8005732:	f7ff ff45 	bl	80055c0 <ws2812_set_RGB>
	for(uint8_t i = 0; i < led_nums; i++)
 8005736:	7bfb      	ldrb	r3, [r7, #15]
 8005738:	3301      	adds	r3, #1
 800573a:	73fb      	strb	r3, [r7, #15]
 800573c:	7bfa      	ldrb	r2, [r7, #15]
 800573e:	79fb      	ldrb	r3, [r7, #7]
 8005740:	429a      	cmp	r2, r3
 8005742:	d3f1      	bcc.n	8005728 <ws2812_red+0x10>
	}
	 HAL_TIM_PWM_Start_DMA(&htim8,TIM_CHANNEL_2,RGB_buffur,RESET_PULSE + WS2812_DATA_LEN);
 8005744:	f640 33f4 	movw	r3, #3060	; 0xbf4
 8005748:	4a04      	ldr	r2, [pc, #16]	; (800575c <ws2812_red+0x44>)
 800574a:	2104      	movs	r1, #4
 800574c:	4804      	ldr	r0, [pc, #16]	; (8005760 <ws2812_red+0x48>)
 800574e:	f005 fcb5 	bl	800b0bc <HAL_TIM_PWM_Start_DMA>
}
 8005752:	bf00      	nop
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	2000022c 	.word	0x2000022c
 8005760:	20022d78 	.word	0x20022d78

08005764 <ws2812_green>:
/**/
void ws2812_green(uint8_t led_nums)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	4603      	mov	r3, r0
 800576c:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < led_nums; i++)
 800576e:	2300      	movs	r3, #0
 8005770:	73fb      	strb	r3, [r7, #15]
 8005772:	e009      	b.n	8005788 <ws2812_green+0x24>
	{
		ws2812_set_RGB(0x00, 0x22, 0x00, i);
 8005774:	7bfb      	ldrb	r3, [r7, #15]
 8005776:	b29b      	uxth	r3, r3
 8005778:	2200      	movs	r2, #0
 800577a:	2122      	movs	r1, #34	; 0x22
 800577c:	2000      	movs	r0, #0
 800577e:	f7ff ff1f 	bl	80055c0 <ws2812_set_RGB>
	for(uint8_t i = 0; i < led_nums; i++)
 8005782:	7bfb      	ldrb	r3, [r7, #15]
 8005784:	3301      	adds	r3, #1
 8005786:	73fb      	strb	r3, [r7, #15]
 8005788:	7bfa      	ldrb	r2, [r7, #15]
 800578a:	79fb      	ldrb	r3, [r7, #7]
 800578c:	429a      	cmp	r2, r3
 800578e:	d3f1      	bcc.n	8005774 <ws2812_green+0x10>
	}
	 HAL_TIM_PWM_Start_DMA(&htim8,TIM_CHANNEL_2,RGB_buffur,RESET_PULSE + WS2812_DATA_LEN);
 8005790:	f640 33f4 	movw	r3, #3060	; 0xbf4
 8005794:	4a04      	ldr	r2, [pc, #16]	; (80057a8 <ws2812_green+0x44>)
 8005796:	2104      	movs	r1, #4
 8005798:	4804      	ldr	r0, [pc, #16]	; (80057ac <ws2812_green+0x48>)
 800579a:	f005 fc8f 	bl	800b0bc <HAL_TIM_PWM_Start_DMA>
}
 800579e:	bf00      	nop
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	2000022c 	.word	0x2000022c
 80057ac:	20022d78 	.word	0x20022d78

080057b0 <ws2812_example>:
uint8_t pulse=0;
void ws2812_example(void)
{		
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
    //#2.
    ws2812_red(LED_NUMS);
 80057b4:	2078      	movs	r0, #120	; 0x78
 80057b6:	f7ff ffaf 	bl	8005718 <ws2812_red>
    rgbset.R=1;
 80057ba:	4a18      	ldr	r2, [pc, #96]	; (800581c <ws2812_example+0x6c>)
 80057bc:	7813      	ldrb	r3, [r2, #0]
 80057be:	2101      	movs	r1, #1
 80057c0:	f361 0301 	bfi	r3, r1, #0, #2
 80057c4:	7013      	strb	r3, [r2, #0]
    osDelay(400);
 80057c6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80057ca:	f008 f926 	bl	800da1a <osDelay>

    //#3.
    ws2812_green(LED_NUMS);
 80057ce:	2078      	movs	r0, #120	; 0x78
 80057d0:	f7ff ffc8 	bl	8005764 <ws2812_green>
    rgbset.G=1;
 80057d4:	4a11      	ldr	r2, [pc, #68]	; (800581c <ws2812_example+0x6c>)
 80057d6:	7813      	ldrb	r3, [r2, #0]
 80057d8:	2101      	movs	r1, #1
 80057da:	f361 0383 	bfi	r3, r1, #2, #2
 80057de:	7013      	strb	r3, [r2, #0]
    osDelay(400);
 80057e0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80057e4:	f008 f919 	bl	800da1a <osDelay>

   //#1.
	ws2812_blue(LED_NUMS);
 80057e8:	2078      	movs	r0, #120	; 0x78
 80057ea:	f7ff ff6f 	bl	80056cc <ws2812_blue>
	rgbset.B=1;
 80057ee:	4a0b      	ldr	r2, [pc, #44]	; (800581c <ws2812_example+0x6c>)
 80057f0:	7813      	ldrb	r3, [r2, #0]
 80057f2:	2101      	movs	r1, #1
 80057f4:	f361 1305 	bfi	r3, r1, #4, #2
 80057f8:	7013      	strb	r3, [r2, #0]

	pulse=htim2.Instance->CNT;
 80057fa:	4b09      	ldr	r3, [pc, #36]	; (8005820 <ws2812_example+0x70>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005800:	b2da      	uxtb	r2, r3
 8005802:	4b08      	ldr	r3, [pc, #32]	; (8005824 <ws2812_example+0x74>)
 8005804:	701a      	strb	r2, [r3, #0]
	htim2.Instance->CNT=0;
 8005806:	4b06      	ldr	r3, [pc, #24]	; (8005820 <ws2812_example+0x70>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2200      	movs	r2, #0
 800580c:	625a      	str	r2, [r3, #36]	; 0x24
	 osDelay(400);
 800580e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8005812:	f008 f902 	bl	800da1a <osDelay>
}
 8005816:	bf00      	nop
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	20022b1c 	.word	0x20022b1c
 8005820:	20022dd0 	.word	0x20022dd0
 8005824:	200031fc 	.word	0x200031fc

08005828 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_tx;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800582c:	4b17      	ldr	r3, [pc, #92]	; (800588c <MX_SPI2_Init+0x64>)
 800582e:	4a18      	ldr	r2, [pc, #96]	; (8005890 <MX_SPI2_Init+0x68>)
 8005830:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005832:	4b16      	ldr	r3, [pc, #88]	; (800588c <MX_SPI2_Init+0x64>)
 8005834:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005838:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800583a:	4b14      	ldr	r3, [pc, #80]	; (800588c <MX_SPI2_Init+0x64>)
 800583c:	2200      	movs	r2, #0
 800583e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005840:	4b12      	ldr	r3, [pc, #72]	; (800588c <MX_SPI2_Init+0x64>)
 8005842:	2200      	movs	r2, #0
 8005844:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005846:	4b11      	ldr	r3, [pc, #68]	; (800588c <MX_SPI2_Init+0x64>)
 8005848:	2200      	movs	r2, #0
 800584a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800584c:	4b0f      	ldr	r3, [pc, #60]	; (800588c <MX_SPI2_Init+0x64>)
 800584e:	2200      	movs	r2, #0
 8005850:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005852:	4b0e      	ldr	r3, [pc, #56]	; (800588c <MX_SPI2_Init+0x64>)
 8005854:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005858:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800585a:	4b0c      	ldr	r3, [pc, #48]	; (800588c <MX_SPI2_Init+0x64>)
 800585c:	2200      	movs	r2, #0
 800585e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005860:	4b0a      	ldr	r3, [pc, #40]	; (800588c <MX_SPI2_Init+0x64>)
 8005862:	2200      	movs	r2, #0
 8005864:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005866:	4b09      	ldr	r3, [pc, #36]	; (800588c <MX_SPI2_Init+0x64>)
 8005868:	2200      	movs	r2, #0
 800586a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800586c:	4b07      	ldr	r3, [pc, #28]	; (800588c <MX_SPI2_Init+0x64>)
 800586e:	2200      	movs	r2, #0
 8005870:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8005872:	4b06      	ldr	r3, [pc, #24]	; (800588c <MX_SPI2_Init+0x64>)
 8005874:	220a      	movs	r2, #10
 8005876:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005878:	4804      	ldr	r0, [pc, #16]	; (800588c <MX_SPI2_Init+0x64>)
 800587a:	f004 fd03 	bl	800a284 <HAL_SPI_Init>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d001      	beq.n	8005888 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8005884:	f7ff fe96 	bl	80055b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* USER CODE END SPI2_Init 2 */

}
 8005888:	bf00      	nop
 800588a:	bd80      	pop	{r7, pc}
 800588c:	20022b90 	.word	0x20022b90
 8005890:	40003800 	.word	0x40003800

08005894 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b08a      	sub	sp, #40	; 0x28
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800589c:	f107 0314 	add.w	r3, r7, #20
 80058a0:	2200      	movs	r2, #0
 80058a2:	601a      	str	r2, [r3, #0]
 80058a4:	605a      	str	r2, [r3, #4]
 80058a6:	609a      	str	r2, [r3, #8]
 80058a8:	60da      	str	r2, [r3, #12]
 80058aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a51      	ldr	r2, [pc, #324]	; (80059f8 <HAL_SPI_MspInit+0x164>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	f040 809b 	bne.w	80059ee <HAL_SPI_MspInit+0x15a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80058b8:	2300      	movs	r3, #0
 80058ba:	613b      	str	r3, [r7, #16]
 80058bc:	4b4f      	ldr	r3, [pc, #316]	; (80059fc <HAL_SPI_MspInit+0x168>)
 80058be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c0:	4a4e      	ldr	r2, [pc, #312]	; (80059fc <HAL_SPI_MspInit+0x168>)
 80058c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80058c6:	6413      	str	r3, [r2, #64]	; 0x40
 80058c8:	4b4c      	ldr	r3, [pc, #304]	; (80059fc <HAL_SPI_MspInit+0x168>)
 80058ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058d0:	613b      	str	r3, [r7, #16]
 80058d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058d4:	2300      	movs	r3, #0
 80058d6:	60fb      	str	r3, [r7, #12]
 80058d8:	4b48      	ldr	r3, [pc, #288]	; (80059fc <HAL_SPI_MspInit+0x168>)
 80058da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058dc:	4a47      	ldr	r2, [pc, #284]	; (80059fc <HAL_SPI_MspInit+0x168>)
 80058de:	f043 0302 	orr.w	r3, r3, #2
 80058e2:	6313      	str	r3, [r2, #48]	; 0x30
 80058e4:	4b45      	ldr	r3, [pc, #276]	; (80059fc <HAL_SPI_MspInit+0x168>)
 80058e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	60fb      	str	r3, [r7, #12]
 80058ee:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80058f0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80058f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058f6:	2302      	movs	r3, #2
 80058f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058fa:	2300      	movs	r3, #0
 80058fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058fe:	2303      	movs	r3, #3
 8005900:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005902:	2305      	movs	r3, #5
 8005904:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005906:	f107 0314 	add.w	r3, r7, #20
 800590a:	4619      	mov	r1, r3
 800590c:	483c      	ldr	r0, [pc, #240]	; (8005a00 <HAL_SPI_MspInit+0x16c>)
 800590e:	f002 fe19 	bl	8008544 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8005912:	4b3c      	ldr	r3, [pc, #240]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005914:	4a3c      	ldr	r2, [pc, #240]	; (8005a08 <HAL_SPI_MspInit+0x174>)
 8005916:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8005918:	4b3a      	ldr	r3, [pc, #232]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 800591a:	2200      	movs	r2, #0
 800591c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800591e:	4b39      	ldr	r3, [pc, #228]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005920:	2240      	movs	r2, #64	; 0x40
 8005922:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005924:	4b37      	ldr	r3, [pc, #220]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005926:	2200      	movs	r2, #0
 8005928:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800592a:	4b36      	ldr	r3, [pc, #216]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 800592c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005930:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005932:	4b34      	ldr	r3, [pc, #208]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005934:	2200      	movs	r2, #0
 8005936:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005938:	4b32      	ldr	r3, [pc, #200]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 800593a:	2200      	movs	r2, #0
 800593c:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800593e:	4b31      	ldr	r3, [pc, #196]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005940:	2200      	movs	r2, #0
 8005942:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8005944:	4b2f      	ldr	r3, [pc, #188]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005946:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800594a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800594c:	4b2d      	ldr	r3, [pc, #180]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 800594e:	2204      	movs	r2, #4
 8005950:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005952:	4b2c      	ldr	r3, [pc, #176]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005954:	2203      	movs	r2, #3
 8005956:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8005958:	4b2a      	ldr	r3, [pc, #168]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 800595a:	2200      	movs	r2, #0
 800595c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800595e:	4b29      	ldr	r3, [pc, #164]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005960:	2200      	movs	r2, #0
 8005962:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8005964:	4827      	ldr	r0, [pc, #156]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005966:	f001 f8b5 	bl	8006ad4 <HAL_DMA_Init>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d001      	beq.n	8005974 <HAL_SPI_MspInit+0xe0>
    {
      Error_Handler();
 8005970:	f7ff fe20 	bl	80055b4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a23      	ldr	r2, [pc, #140]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 8005978:	649a      	str	r2, [r3, #72]	; 0x48
 800597a:	4a22      	ldr	r2, [pc, #136]	; (8005a04 <HAL_SPI_MspInit+0x170>)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8005980:	4b22      	ldr	r3, [pc, #136]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 8005982:	4a23      	ldr	r2, [pc, #140]	; (8005a10 <HAL_SPI_MspInit+0x17c>)
 8005984:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8005986:	4b21      	ldr	r3, [pc, #132]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 8005988:	2200      	movs	r2, #0
 800598a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800598c:	4b1f      	ldr	r3, [pc, #124]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 800598e:	2200      	movs	r2, #0
 8005990:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005992:	4b1e      	ldr	r3, [pc, #120]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 8005994:	2200      	movs	r2, #0
 8005996:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005998:	4b1c      	ldr	r3, [pc, #112]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 800599a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800599e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80059a0:	4b1a      	ldr	r3, [pc, #104]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059a6:	4b19      	ldr	r3, [pc, #100]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059a8:	2200      	movs	r2, #0
 80059aa:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80059ac:	4b17      	ldr	r3, [pc, #92]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059ae:	2200      	movs	r2, #0
 80059b0:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80059b2:	4b16      	ldr	r3, [pc, #88]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059b4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80059b8:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80059ba:	4b14      	ldr	r3, [pc, #80]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059bc:	2204      	movs	r2, #4
 80059be:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80059c0:	4b12      	ldr	r3, [pc, #72]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059c2:	2203      	movs	r2, #3
 80059c4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi2_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80059c6:	4b11      	ldr	r3, [pc, #68]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80059cc:	4b0f      	ldr	r3, [pc, #60]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80059d2:	480e      	ldr	r0, [pc, #56]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059d4:	f001 f87e 	bl	8006ad4 <HAL_DMA_Init>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d001      	beq.n	80059e2 <HAL_SPI_MspInit+0x14e>
    {
      Error_Handler();
 80059de:	f7ff fde9 	bl	80055b4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a09      	ldr	r2, [pc, #36]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80059e8:	4a08      	ldr	r2, [pc, #32]	; (8005a0c <HAL_SPI_MspInit+0x178>)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80059ee:	bf00      	nop
 80059f0:	3728      	adds	r7, #40	; 0x28
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	40003800 	.word	0x40003800
 80059fc:	40023800 	.word	0x40023800
 8005a00:	40020400 	.word	0x40020400
 8005a04:	20022c70 	.word	0x20022c70
 8005a08:	40026070 	.word	0x40026070
 8005a0c:	20022c10 	.word	0x20022c10
 8005a10:	40026058 	.word	0x40026058

08005a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b082      	sub	sp, #8
 8005a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	607b      	str	r3, [r7, #4]
 8005a1e:	4b12      	ldr	r3, [pc, #72]	; (8005a68 <HAL_MspInit+0x54>)
 8005a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a22:	4a11      	ldr	r2, [pc, #68]	; (8005a68 <HAL_MspInit+0x54>)
 8005a24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a28:	6453      	str	r3, [r2, #68]	; 0x44
 8005a2a:	4b0f      	ldr	r3, [pc, #60]	; (8005a68 <HAL_MspInit+0x54>)
 8005a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a32:	607b      	str	r3, [r7, #4]
 8005a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a36:	2300      	movs	r3, #0
 8005a38:	603b      	str	r3, [r7, #0]
 8005a3a:	4b0b      	ldr	r3, [pc, #44]	; (8005a68 <HAL_MspInit+0x54>)
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3e:	4a0a      	ldr	r2, [pc, #40]	; (8005a68 <HAL_MspInit+0x54>)
 8005a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a44:	6413      	str	r3, [r2, #64]	; 0x40
 8005a46:	4b08      	ldr	r3, [pc, #32]	; (8005a68 <HAL_MspInit+0x54>)
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a4e:	603b      	str	r3, [r7, #0]
 8005a50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005a52:	2200      	movs	r2, #0
 8005a54:	210f      	movs	r1, #15
 8005a56:	f06f 0001 	mvn.w	r0, #1
 8005a5a:	f001 f811 	bl	8006a80 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a5e:	bf00      	nop
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	40023800 	.word	0x40023800

08005a6c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b08c      	sub	sp, #48	; 0x30
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005a74:	2300      	movs	r3, #0
 8005a76:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	6879      	ldr	r1, [r7, #4]
 8005a80:	2019      	movs	r0, #25
 8005a82:	f000 fffd 	bl	8006a80 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8005a86:	2019      	movs	r0, #25
 8005a88:	f001 f816 	bl	8006ab8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	60fb      	str	r3, [r7, #12]
 8005a90:	4b1f      	ldr	r3, [pc, #124]	; (8005b10 <HAL_InitTick+0xa4>)
 8005a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a94:	4a1e      	ldr	r2, [pc, #120]	; (8005b10 <HAL_InitTick+0xa4>)
 8005a96:	f043 0301 	orr.w	r3, r3, #1
 8005a9a:	6453      	str	r3, [r2, #68]	; 0x44
 8005a9c:	4b1c      	ldr	r3, [pc, #112]	; (8005b10 <HAL_InitTick+0xa4>)
 8005a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa0:	f003 0301 	and.w	r3, r3, #1
 8005aa4:	60fb      	str	r3, [r7, #12]
 8005aa6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005aa8:	f107 0210 	add.w	r2, r7, #16
 8005aac:	f107 0314 	add.w	r3, r7, #20
 8005ab0:	4611      	mov	r1, r2
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f004 fbb4 	bl	800a220 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8005ab8:	f004 fb9e 	bl	800a1f8 <HAL_RCC_GetPCLK2Freq>
 8005abc:	4603      	mov	r3, r0
 8005abe:	005b      	lsls	r3, r3, #1
 8005ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac4:	4a13      	ldr	r2, [pc, #76]	; (8005b14 <HAL_InitTick+0xa8>)
 8005ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8005aca:	0c9b      	lsrs	r3, r3, #18
 8005acc:	3b01      	subs	r3, #1
 8005ace:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005ad0:	4b11      	ldr	r3, [pc, #68]	; (8005b18 <HAL_InitTick+0xac>)
 8005ad2:	4a12      	ldr	r2, [pc, #72]	; (8005b1c <HAL_InitTick+0xb0>)
 8005ad4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8005ad6:	4b10      	ldr	r3, [pc, #64]	; (8005b18 <HAL_InitTick+0xac>)
 8005ad8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005adc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8005ade:	4a0e      	ldr	r2, [pc, #56]	; (8005b18 <HAL_InitTick+0xac>)
 8005ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8005ae4:	4b0c      	ldr	r3, [pc, #48]	; (8005b18 <HAL_InitTick+0xac>)
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005aea:	4b0b      	ldr	r3, [pc, #44]	; (8005b18 <HAL_InitTick+0xac>)
 8005aec:	2200      	movs	r2, #0
 8005aee:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005af0:	4809      	ldr	r0, [pc, #36]	; (8005b18 <HAL_InitTick+0xac>)
 8005af2:	f005 f961 	bl	800adb8 <HAL_TIM_Base_Init>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d104      	bne.n	8005b06 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8005afc:	4806      	ldr	r0, [pc, #24]	; (8005b18 <HAL_InitTick+0xac>)
 8005afe:	f005 fa13 	bl	800af28 <HAL_TIM_Base_Start_IT>
 8005b02:	4603      	mov	r3, r0
 8005b04:	e000      	b.n	8005b08 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3730      	adds	r7, #48	; 0x30
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	40023800 	.word	0x40023800
 8005b14:	431bde83 	.word	0x431bde83
 8005b18:	20022cd0 	.word	0x20022cd0
 8005b1c:	40010000 	.word	0x40010000

08005b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b20:	b480      	push	{r7}
 8005b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005b24:	e7fe      	b.n	8005b24 <NMI_Handler+0x4>

08005b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b26:	b480      	push	{r7}
 8005b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b2a:	e7fe      	b.n	8005b2a <HardFault_Handler+0x4>

08005b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005b30:	e7fe      	b.n	8005b30 <MemManage_Handler+0x4>

08005b32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b32:	b480      	push	{r7}
 8005b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005b36:	e7fe      	b.n	8005b36 <BusFault_Handler+0x4>

08005b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b3c:	e7fe      	b.n	8005b3c <UsageFault_Handler+0x4>

08005b3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b3e:	b480      	push	{r7}
 8005b40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005b42:	bf00      	nop
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8005b50:	4802      	ldr	r0, [pc, #8]	; (8005b5c <DMA1_Stream3_IRQHandler+0x10>)
 8005b52:	f001 f8e7 	bl	8006d24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8005b56:	bf00      	nop
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	20022c10 	.word	0x20022c10

08005b60 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005b64:	4802      	ldr	r0, [pc, #8]	; (8005b70 <DMA1_Stream4_IRQHandler+0x10>)
 8005b66:	f001 f8dd 	bl	8006d24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8005b6a:	bf00      	nop
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop
 8005b70:	20022c70 	.word	0x20022c70

08005b74 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005b78:	4802      	ldr	r0, [pc, #8]	; (8005b84 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8005b7a:	f005 fd29 	bl	800b5d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8005b7e:	bf00      	nop
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	20022cd0 	.word	0x20022cd0

08005b88 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005b8c:	4802      	ldr	r0, [pc, #8]	; (8005b98 <TIM8_CC_IRQHandler+0x10>)
 8005b8e:	f005 fd1f 	bl	800b5d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8005b92:	bf00      	nop
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	20022d78 	.word	0x20022d78

08005b9c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch2);
 8005ba0:	4802      	ldr	r0, [pc, #8]	; (8005bac <DMA2_Stream3_IRQHandler+0x10>)
 8005ba2:	f001 f8bf 	bl	8006d24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8005ba6:	bf00      	nop
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	20022d18 	.word	0x20022d18

08005bb0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8005bb4:	4802      	ldr	r0, [pc, #8]	; (8005bc0 <ETH_IRQHandler+0x10>)
 8005bb6:	f001 ff03 	bl	80079c0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8005bba:	bf00      	nop
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	2002481c 	.word	0x2002481c

08005bc4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	af00      	add	r7, sp, #0
	return 1;
 8005bc8:	2301      	movs	r3, #1
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr

08005bd4 <_kill>:

int _kill(int pid, int sig)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005bde:	4b05      	ldr	r3, [pc, #20]	; (8005bf4 <_kill+0x20>)
 8005be0:	2216      	movs	r2, #22
 8005be2:	601a      	str	r2, [r3, #0]
	return -1;
 8005be4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	20029790 	.word	0x20029790

08005bf8 <_exit>:

void _exit (int status)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005c00:	f04f 31ff 	mov.w	r1, #4294967295
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f7ff ffe5 	bl	8005bd4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005c0a:	e7fe      	b.n	8005c0a <_exit+0x12>

08005c0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c18:	2300      	movs	r3, #0
 8005c1a:	617b      	str	r3, [r7, #20]
 8005c1c:	e00a      	b.n	8005c34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005c1e:	f3af 8000 	nop.w
 8005c22:	4601      	mov	r1, r0
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	1c5a      	adds	r2, r3, #1
 8005c28:	60ba      	str	r2, [r7, #8]
 8005c2a:	b2ca      	uxtb	r2, r1
 8005c2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	3301      	adds	r3, #1
 8005c32:	617b      	str	r3, [r7, #20]
 8005c34:	697a      	ldr	r2, [r7, #20]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	dbf0      	blt.n	8005c1e <_read+0x12>
	}

return len;
 8005c3c:	687b      	ldr	r3, [r7, #4]
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3718      	adds	r7, #24
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}

08005c46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005c46:	b580      	push	{r7, lr}
 8005c48:	b086      	sub	sp, #24
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	60f8      	str	r0, [r7, #12]
 8005c4e:	60b9      	str	r1, [r7, #8]
 8005c50:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c52:	2300      	movs	r3, #0
 8005c54:	617b      	str	r3, [r7, #20]
 8005c56:	e009      	b.n	8005c6c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	1c5a      	adds	r2, r3, #1
 8005c5c:	60ba      	str	r2, [r7, #8]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7ff fbf3 	bl	800544c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	617b      	str	r3, [r7, #20]
 8005c6c:	697a      	ldr	r2, [r7, #20]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	dbf1      	blt.n	8005c58 <_write+0x12>
	}
	return len;
 8005c74:	687b      	ldr	r3, [r7, #4]
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3718      	adds	r7, #24
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}

08005c7e <_close>:

int _close(int file)
{
 8005c7e:	b480      	push	{r7}
 8005c80:	b083      	sub	sp, #12
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
	return -1;
 8005c86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005c96:	b480      	push	{r7}
 8005c98:	b083      	sub	sp, #12
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
 8005c9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005ca6:	605a      	str	r2, [r3, #4]
	return 0;
 8005ca8:	2300      	movs	r3, #0
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	370c      	adds	r7, #12
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb4:	4770      	bx	lr

08005cb6 <_isatty>:

int _isatty(int file)
{
 8005cb6:	b480      	push	{r7}
 8005cb8:	b083      	sub	sp, #12
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6078      	str	r0, [r7, #4]
	return 1;
 8005cbe:	2301      	movs	r3, #1
}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
	return 0;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3714      	adds	r7, #20
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
	...

08005ce8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005cf0:	4a14      	ldr	r2, [pc, #80]	; (8005d44 <_sbrk+0x5c>)
 8005cf2:	4b15      	ldr	r3, [pc, #84]	; (8005d48 <_sbrk+0x60>)
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005cfc:	4b13      	ldr	r3, [pc, #76]	; (8005d4c <_sbrk+0x64>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d102      	bne.n	8005d0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005d04:	4b11      	ldr	r3, [pc, #68]	; (8005d4c <_sbrk+0x64>)
 8005d06:	4a12      	ldr	r2, [pc, #72]	; (8005d50 <_sbrk+0x68>)
 8005d08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005d0a:	4b10      	ldr	r3, [pc, #64]	; (8005d4c <_sbrk+0x64>)
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4413      	add	r3, r2
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d205      	bcs.n	8005d24 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8005d18:	4b0e      	ldr	r3, [pc, #56]	; (8005d54 <_sbrk+0x6c>)
 8005d1a:	220c      	movs	r2, #12
 8005d1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d22:	e009      	b.n	8005d38 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8005d24:	4b09      	ldr	r3, [pc, #36]	; (8005d4c <_sbrk+0x64>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005d2a:	4b08      	ldr	r3, [pc, #32]	; (8005d4c <_sbrk+0x64>)
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4413      	add	r3, r2
 8005d32:	4a06      	ldr	r2, [pc, #24]	; (8005d4c <_sbrk+0x64>)
 8005d34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005d36:	68fb      	ldr	r3, [r7, #12]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	371c      	adds	r7, #28
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr
 8005d44:	20030000 	.word	0x20030000
 8005d48:	00000400 	.word	0x00000400
 8005d4c:	20003200 	.word	0x20003200
 8005d50:	200297a8 	.word	0x200297a8
 8005d54:	20029790 	.word	0x20029790

08005d58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005d5c:	4b06      	ldr	r3, [pc, #24]	; (8005d78 <SystemInit+0x20>)
 8005d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d62:	4a05      	ldr	r2, [pc, #20]	; (8005d78 <SystemInit+0x20>)
 8005d64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005d68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005d6c:	bf00      	nop
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	e000ed00 	.word	0xe000ed00

08005d7c <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
DMA_HandleTypeDef hdma_tim8_ch2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b086      	sub	sp, #24
 8005d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005d82:	f107 0308 	add.w	r3, r7, #8
 8005d86:	2200      	movs	r2, #0
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	605a      	str	r2, [r3, #4]
 8005d8c:	609a      	str	r2, [r3, #8]
 8005d8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005d90:	463b      	mov	r3, r7
 8005d92:	2200      	movs	r2, #0
 8005d94:	601a      	str	r2, [r3, #0]
 8005d96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005d98:	4b20      	ldr	r3, [pc, #128]	; (8005e1c <MX_TIM2_Init+0xa0>)
 8005d9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005d9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8005da0:	4b1e      	ldr	r3, [pc, #120]	; (8005e1c <MX_TIM2_Init+0xa0>)
 8005da2:	2200      	movs	r2, #0
 8005da4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005da6:	4b1d      	ldr	r3, [pc, #116]	; (8005e1c <MX_TIM2_Init+0xa0>)
 8005da8:	2200      	movs	r2, #0
 8005daa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8005dac:	4b1b      	ldr	r3, [pc, #108]	; (8005e1c <MX_TIM2_Init+0xa0>)
 8005dae:	f04f 32ff 	mov.w	r2, #4294967295
 8005db2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005db4:	4b19      	ldr	r3, [pc, #100]	; (8005e1c <MX_TIM2_Init+0xa0>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005dba:	4b18      	ldr	r3, [pc, #96]	; (8005e1c <MX_TIM2_Init+0xa0>)
 8005dbc:	2280      	movs	r2, #128	; 0x80
 8005dbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005dc0:	4816      	ldr	r0, [pc, #88]	; (8005e1c <MX_TIM2_Init+0xa0>)
 8005dc2:	f004 fff9 	bl	800adb8 <HAL_TIM_Base_Init>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d001      	beq.n	8005dd0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005dcc:	f7ff fbf2 	bl	80055b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 8005dd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005dd4:	60bb      	str	r3, [r7, #8]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	60fb      	str	r3, [r7, #12]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockFilter = 4;
 8005dde:	2304      	movs	r3, #4
 8005de0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005de2:	f107 0308 	add.w	r3, r7, #8
 8005de6:	4619      	mov	r1, r3
 8005de8:	480c      	ldr	r0, [pc, #48]	; (8005e1c <MX_TIM2_Init+0xa0>)
 8005dea:	f005 fdb7 	bl	800b95c <HAL_TIM_ConfigClockSource>
 8005dee:	4603      	mov	r3, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d001      	beq.n	8005df8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8005df4:	f7ff fbde 	bl	80055b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005e00:	463b      	mov	r3, r7
 8005e02:	4619      	mov	r1, r3
 8005e04:	4805      	ldr	r0, [pc, #20]	; (8005e1c <MX_TIM2_Init+0xa0>)
 8005e06:	f006 fa81 	bl	800c30c <HAL_TIMEx_MasterConfigSynchronization>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8005e10:	f7ff fbd0 	bl	80055b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005e14:	bf00      	nop
 8005e16:	3718      	adds	r7, #24
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	20022dd0 	.word	0x20022dd0

08005e20 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b096      	sub	sp, #88	; 0x58
 8005e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005e26:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	605a      	str	r2, [r3, #4]
 8005e30:	609a      	str	r2, [r3, #8]
 8005e32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e34:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005e38:	2200      	movs	r2, #0
 8005e3a:	601a      	str	r2, [r3, #0]
 8005e3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e42:	2200      	movs	r2, #0
 8005e44:	601a      	str	r2, [r3, #0]
 8005e46:	605a      	str	r2, [r3, #4]
 8005e48:	609a      	str	r2, [r3, #8]
 8005e4a:	60da      	str	r2, [r3, #12]
 8005e4c:	611a      	str	r2, [r3, #16]
 8005e4e:	615a      	str	r2, [r3, #20]
 8005e50:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005e52:	1d3b      	adds	r3, r7, #4
 8005e54:	2220      	movs	r2, #32
 8005e56:	2100      	movs	r1, #0
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f01a fa73 	bl	8020344 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8005e5e:	4b3d      	ldr	r3, [pc, #244]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005e60:	4a3d      	ldr	r2, [pc, #244]	; (8005f58 <MX_TIM8_Init+0x138>)
 8005e62:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8005e64:	4b3b      	ldr	r3, [pc, #236]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005e66:	2200      	movs	r2, #0
 8005e68:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e6a:	4b3a      	ldr	r3, [pc, #232]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 219;
 8005e70:	4b38      	ldr	r3, [pc, #224]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005e72:	22db      	movs	r2, #219	; 0xdb
 8005e74:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e76:	4b37      	ldr	r3, [pc, #220]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005e78:	2200      	movs	r2, #0
 8005e7a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005e7c:	4b35      	ldr	r3, [pc, #212]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005e7e:	2200      	movs	r2, #0
 8005e80:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005e82:	4b34      	ldr	r3, [pc, #208]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005e84:	2280      	movs	r2, #128	; 0x80
 8005e86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005e88:	4832      	ldr	r0, [pc, #200]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005e8a:	f004 ff95 	bl	800adb8 <HAL_TIM_Base_Init>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d001      	beq.n	8005e98 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8005e94:	f7ff fb8e 	bl	80055b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005e98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e9c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8005e9e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	482b      	ldr	r0, [pc, #172]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005ea6:	f005 fd59 	bl	800b95c <HAL_TIM_ConfigClockSource>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d001      	beq.n	8005eb4 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8005eb0:	f7ff fb80 	bl	80055b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8005eb4:	4827      	ldr	r0, [pc, #156]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005eb6:	f005 f8a7 	bl	800b008 <HAL_TIM_PWM_Init>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d001      	beq.n	8005ec4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8005ec0:	f7ff fb78 	bl	80055b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005ecc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	4820      	ldr	r0, [pc, #128]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005ed4:	f006 fa1a 	bl	800c30c <HAL_TIMEx_MasterConfigSynchronization>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d001      	beq.n	8005ee2 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8005ede:	f7ff fb69 	bl	80055b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005ee2:	2370      	movs	r3, #112	; 0x70
 8005ee4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8005eea:	2302      	movs	r3, #2
 8005eec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005efa:	2300      	movs	r3, #0
 8005efc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005efe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f02:	2204      	movs	r2, #4
 8005f04:	4619      	mov	r1, r3
 8005f06:	4813      	ldr	r0, [pc, #76]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005f08:	f005 fc6a 	bl	800b7e0 <HAL_TIM_PWM_ConfigChannel>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d001      	beq.n	8005f16 <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8005f12:	f7ff fb4f 	bl	80055b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005f16:	2300      	movs	r3, #0
 8005f18:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005f22:	2300      	movs	r3, #0
 8005f24:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005f26:	2300      	movs	r3, #0
 8005f28:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005f32:	1d3b      	adds	r3, r7, #4
 8005f34:	4619      	mov	r1, r3
 8005f36:	4807      	ldr	r0, [pc, #28]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005f38:	f006 fa64 	bl	800c404 <HAL_TIMEx_ConfigBreakDeadTime>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d001      	beq.n	8005f46 <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8005f42:	f7ff fb37 	bl	80055b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8005f46:	4803      	ldr	r0, [pc, #12]	; (8005f54 <MX_TIM8_Init+0x134>)
 8005f48:	f000 f8a2 	bl	8006090 <HAL_TIM_MspPostInit>

}
 8005f4c:	bf00      	nop
 8005f4e:	3758      	adds	r7, #88	; 0x58
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	20022d78 	.word	0x20022d78
 8005f58:	40010400 	.word	0x40010400

08005f5c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b08a      	sub	sp, #40	; 0x28
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f64:	f107 0314 	add.w	r3, r7, #20
 8005f68:	2200      	movs	r2, #0
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	605a      	str	r2, [r3, #4]
 8005f6e:	609a      	str	r2, [r3, #8]
 8005f70:	60da      	str	r2, [r3, #12]
 8005f72:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f7c:	d12c      	bne.n	8005fd8 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005f7e:	2300      	movs	r3, #0
 8005f80:	613b      	str	r3, [r7, #16]
 8005f82:	4b3e      	ldr	r3, [pc, #248]	; (800607c <HAL_TIM_Base_MspInit+0x120>)
 8005f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f86:	4a3d      	ldr	r2, [pc, #244]	; (800607c <HAL_TIM_Base_MspInit+0x120>)
 8005f88:	f043 0301 	orr.w	r3, r3, #1
 8005f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8005f8e:	4b3b      	ldr	r3, [pc, #236]	; (800607c <HAL_TIM_Base_MspInit+0x120>)
 8005f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	613b      	str	r3, [r7, #16]
 8005f98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	60fb      	str	r3, [r7, #12]
 8005f9e:	4b37      	ldr	r3, [pc, #220]	; (800607c <HAL_TIM_Base_MspInit+0x120>)
 8005fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa2:	4a36      	ldr	r2, [pc, #216]	; (800607c <HAL_TIM_Base_MspInit+0x120>)
 8005fa4:	f043 0301 	orr.w	r3, r3, #1
 8005fa8:	6313      	str	r3, [r2, #48]	; 0x30
 8005faa:	4b34      	ldr	r3, [pc, #208]	; (800607c <HAL_TIM_Base_MspInit+0x120>)
 8005fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	60fb      	str	r3, [r7, #12]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005fb6:	2320      	movs	r3, #32
 8005fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fba:	2302      	movs	r3, #2
 8005fbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fca:	f107 0314 	add.w	r3, r7, #20
 8005fce:	4619      	mov	r1, r3
 8005fd0:	482b      	ldr	r0, [pc, #172]	; (8006080 <HAL_TIM_Base_MspInit+0x124>)
 8005fd2:	f002 fab7 	bl	8008544 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8005fd6:	e04c      	b.n	8006072 <HAL_TIM_Base_MspInit+0x116>
  else if(tim_baseHandle->Instance==TIM8)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a29      	ldr	r2, [pc, #164]	; (8006084 <HAL_TIM_Base_MspInit+0x128>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d147      	bne.n	8006072 <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	60bb      	str	r3, [r7, #8]
 8005fe6:	4b25      	ldr	r3, [pc, #148]	; (800607c <HAL_TIM_Base_MspInit+0x120>)
 8005fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fea:	4a24      	ldr	r2, [pc, #144]	; (800607c <HAL_TIM_Base_MspInit+0x120>)
 8005fec:	f043 0302 	orr.w	r3, r3, #2
 8005ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8005ff2:	4b22      	ldr	r3, [pc, #136]	; (800607c <HAL_TIM_Base_MspInit+0x120>)
 8005ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ff6:	f003 0302 	and.w	r3, r3, #2
 8005ffa:	60bb      	str	r3, [r7, #8]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch2.Instance = DMA2_Stream3;
 8005ffe:	4b22      	ldr	r3, [pc, #136]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 8006000:	4a22      	ldr	r2, [pc, #136]	; (800608c <HAL_TIM_Base_MspInit+0x130>)
 8006002:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch2.Init.Channel = DMA_CHANNEL_7;
 8006004:	4b20      	ldr	r3, [pc, #128]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 8006006:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800600a:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800600c:	4b1e      	ldr	r3, [pc, #120]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 800600e:	2240      	movs	r2, #64	; 0x40
 8006010:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006012:	4b1d      	ldr	r3, [pc, #116]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 8006014:	2200      	movs	r2, #0
 8006016:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8006018:	4b1b      	ldr	r3, [pc, #108]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 800601a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800601e:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006020:	4b19      	ldr	r3, [pc, #100]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 8006022:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006026:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006028:	4b17      	ldr	r3, [pc, #92]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 800602a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800602e:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch2.Init.Mode = DMA_CIRCULAR;
 8006030:	4b15      	ldr	r3, [pc, #84]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 8006032:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006036:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006038:	4b13      	ldr	r3, [pc, #76]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 800603a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800603e:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006040:	4b11      	ldr	r3, [pc, #68]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 8006042:	2200      	movs	r2, #0
 8006044:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch2) != HAL_OK)
 8006046:	4810      	ldr	r0, [pc, #64]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 8006048:	f000 fd44 	bl	8006ad4 <HAL_DMA_Init>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d001      	beq.n	8006056 <HAL_TIM_Base_MspInit+0xfa>
      Error_Handler();
 8006052:	f7ff faaf 	bl	80055b4 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim8_ch2);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a0b      	ldr	r2, [pc, #44]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 800605a:	629a      	str	r2, [r3, #40]	; 0x28
 800605c:	4a0a      	ldr	r2, [pc, #40]	; (8006088 <HAL_TIM_Base_MspInit+0x12c>)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 5, 0);
 8006062:	2200      	movs	r2, #0
 8006064:	2105      	movs	r1, #5
 8006066:	202e      	movs	r0, #46	; 0x2e
 8006068:	f000 fd0a 	bl	8006a80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 800606c:	202e      	movs	r0, #46	; 0x2e
 800606e:	f000 fd23 	bl	8006ab8 <HAL_NVIC_EnableIRQ>
}
 8006072:	bf00      	nop
 8006074:	3728      	adds	r7, #40	; 0x28
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	40023800 	.word	0x40023800
 8006080:	40020000 	.word	0x40020000
 8006084:	40010400 	.word	0x40010400
 8006088:	20022d18 	.word	0x20022d18
 800608c:	40026458 	.word	0x40026458

08006090 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b088      	sub	sp, #32
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006098:	f107 030c 	add.w	r3, r7, #12
 800609c:	2200      	movs	r2, #0
 800609e:	601a      	str	r2, [r3, #0]
 80060a0:	605a      	str	r2, [r3, #4]
 80060a2:	609a      	str	r2, [r3, #8]
 80060a4:	60da      	str	r2, [r3, #12]
 80060a6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a12      	ldr	r2, [pc, #72]	; (80060f8 <HAL_TIM_MspPostInit+0x68>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d11d      	bne.n	80060ee <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80060b2:	2300      	movs	r3, #0
 80060b4:	60bb      	str	r3, [r7, #8]
 80060b6:	4b11      	ldr	r3, [pc, #68]	; (80060fc <HAL_TIM_MspPostInit+0x6c>)
 80060b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ba:	4a10      	ldr	r2, [pc, #64]	; (80060fc <HAL_TIM_MspPostInit+0x6c>)
 80060bc:	f043 0304 	orr.w	r3, r3, #4
 80060c0:	6313      	str	r3, [r2, #48]	; 0x30
 80060c2:	4b0e      	ldr	r3, [pc, #56]	; (80060fc <HAL_TIM_MspPostInit+0x6c>)
 80060c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c6:	f003 0304 	and.w	r3, r3, #4
 80060ca:	60bb      	str	r3, [r7, #8]
 80060cc:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80060ce:	2380      	movs	r3, #128	; 0x80
 80060d0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060d2:	2302      	movs	r3, #2
 80060d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80060d6:	2302      	movs	r3, #2
 80060d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060da:	2303      	movs	r3, #3
 80060dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80060de:	2303      	movs	r3, #3
 80060e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80060e2:	f107 030c 	add.w	r3, r7, #12
 80060e6:	4619      	mov	r1, r3
 80060e8:	4805      	ldr	r0, [pc, #20]	; (8006100 <HAL_TIM_MspPostInit+0x70>)
 80060ea:	f002 fa2b 	bl	8008544 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80060ee:	bf00      	nop
 80060f0:	3720      	adds	r7, #32
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
 80060f6:	bf00      	nop
 80060f8:	40010400 	.word	0x40010400
 80060fc:	40023800 	.word	0x40023800
 8006100:	40020800 	.word	0x40020800

08006104 <HAL_TIM_PWM_PulseFinishedCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Stop_DMA(&htim8,TIM_CHANNEL_2);
 800610c:	2104      	movs	r1, #4
 800610e:	4803      	ldr	r0, [pc, #12]	; (800611c <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8006110:	f005 f994 	bl	800b43c <HAL_TIM_PWM_Stop_DMA>
}
 8006114:	bf00      	nop
 8006116:	3708      	adds	r7, #8
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}
 800611c:	20022d78 	.word	0x20022d78

08006120 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart5;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8006124:	4b11      	ldr	r3, [pc, #68]	; (800616c <MX_UART4_Init+0x4c>)
 8006126:	4a12      	ldr	r2, [pc, #72]	; (8006170 <MX_UART4_Init+0x50>)
 8006128:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800612a:	4b10      	ldr	r3, [pc, #64]	; (800616c <MX_UART4_Init+0x4c>)
 800612c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006130:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8006132:	4b0e      	ldr	r3, [pc, #56]	; (800616c <MX_UART4_Init+0x4c>)
 8006134:	2200      	movs	r2, #0
 8006136:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8006138:	4b0c      	ldr	r3, [pc, #48]	; (800616c <MX_UART4_Init+0x4c>)
 800613a:	2200      	movs	r2, #0
 800613c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800613e:	4b0b      	ldr	r3, [pc, #44]	; (800616c <MX_UART4_Init+0x4c>)
 8006140:	2200      	movs	r2, #0
 8006142:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8006144:	4b09      	ldr	r3, [pc, #36]	; (800616c <MX_UART4_Init+0x4c>)
 8006146:	220c      	movs	r2, #12
 8006148:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800614a:	4b08      	ldr	r3, [pc, #32]	; (800616c <MX_UART4_Init+0x4c>)
 800614c:	2200      	movs	r2, #0
 800614e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8006150:	4b06      	ldr	r3, [pc, #24]	; (800616c <MX_UART4_Init+0x4c>)
 8006152:	2200      	movs	r2, #0
 8006154:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8006156:	4805      	ldr	r0, [pc, #20]	; (800616c <MX_UART4_Init+0x4c>)
 8006158:	f006 f9ba 	bl	800c4d0 <HAL_UART_Init>
 800615c:	4603      	mov	r3, r0
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8006162:	f7ff fa27 	bl	80055b4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8006166:	bf00      	nop
 8006168:	bd80      	pop	{r7, pc}
 800616a:	bf00      	nop
 800616c:	20022e60 	.word	0x20022e60
 8006170:	40004c00 	.word	0x40004c00

08006174 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8006178:	4b11      	ldr	r3, [pc, #68]	; (80061c0 <MX_UART5_Init+0x4c>)
 800617a:	4a12      	ldr	r2, [pc, #72]	; (80061c4 <MX_UART5_Init+0x50>)
 800617c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800617e:	4b10      	ldr	r3, [pc, #64]	; (80061c0 <MX_UART5_Init+0x4c>)
 8006180:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006184:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8006186:	4b0e      	ldr	r3, [pc, #56]	; (80061c0 <MX_UART5_Init+0x4c>)
 8006188:	2200      	movs	r2, #0
 800618a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800618c:	4b0c      	ldr	r3, [pc, #48]	; (80061c0 <MX_UART5_Init+0x4c>)
 800618e:	2200      	movs	r2, #0
 8006190:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8006192:	4b0b      	ldr	r3, [pc, #44]	; (80061c0 <MX_UART5_Init+0x4c>)
 8006194:	2200      	movs	r2, #0
 8006196:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8006198:	4b09      	ldr	r3, [pc, #36]	; (80061c0 <MX_UART5_Init+0x4c>)
 800619a:	220c      	movs	r2, #12
 800619c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800619e:	4b08      	ldr	r3, [pc, #32]	; (80061c0 <MX_UART5_Init+0x4c>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80061a4:	4b06      	ldr	r3, [pc, #24]	; (80061c0 <MX_UART5_Init+0x4c>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80061aa:	4805      	ldr	r0, [pc, #20]	; (80061c0 <MX_UART5_Init+0x4c>)
 80061ac:	f006 f990 	bl	800c4d0 <HAL_UART_Init>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d001      	beq.n	80061ba <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80061b6:	f7ff f9fd 	bl	80055b4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80061ba:	bf00      	nop
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	20022e1c 	.word	0x20022e1c
 80061c4:	40005000 	.word	0x40005000

080061c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b08c      	sub	sp, #48	; 0x30
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061d0:	f107 031c 	add.w	r3, r7, #28
 80061d4:	2200      	movs	r2, #0
 80061d6:	601a      	str	r2, [r3, #0]
 80061d8:	605a      	str	r2, [r3, #4]
 80061da:	609a      	str	r2, [r3, #8]
 80061dc:	60da      	str	r2, [r3, #12]
 80061de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a42      	ldr	r2, [pc, #264]	; (80062f0 <HAL_UART_MspInit+0x128>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d12d      	bne.n	8006246 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80061ea:	2300      	movs	r3, #0
 80061ec:	61bb      	str	r3, [r7, #24]
 80061ee:	4b41      	ldr	r3, [pc, #260]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 80061f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f2:	4a40      	ldr	r2, [pc, #256]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 80061f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80061f8:	6413      	str	r3, [r2, #64]	; 0x40
 80061fa:	4b3e      	ldr	r3, [pc, #248]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 80061fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006202:	61bb      	str	r3, [r7, #24]
 8006204:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006206:	2300      	movs	r3, #0
 8006208:	617b      	str	r3, [r7, #20]
 800620a:	4b3a      	ldr	r3, [pc, #232]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 800620c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800620e:	4a39      	ldr	r2, [pc, #228]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 8006210:	f043 0304 	orr.w	r3, r3, #4
 8006214:	6313      	str	r3, [r2, #48]	; 0x30
 8006216:	4b37      	ldr	r3, [pc, #220]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 8006218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621a:	f003 0304 	and.w	r3, r3, #4
 800621e:	617b      	str	r3, [r7, #20]
 8006220:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006222:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006226:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006228:	2302      	movs	r3, #2
 800622a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800622c:	2300      	movs	r3, #0
 800622e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006230:	2303      	movs	r3, #3
 8006232:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006234:	2308      	movs	r3, #8
 8006236:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006238:	f107 031c 	add.w	r3, r7, #28
 800623c:	4619      	mov	r1, r3
 800623e:	482e      	ldr	r0, [pc, #184]	; (80062f8 <HAL_UART_MspInit+0x130>)
 8006240:	f002 f980 	bl	8008544 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8006244:	e04f      	b.n	80062e6 <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==UART5)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a2c      	ldr	r2, [pc, #176]	; (80062fc <HAL_UART_MspInit+0x134>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d14a      	bne.n	80062e6 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_UART5_CLK_ENABLE();
 8006250:	2300      	movs	r3, #0
 8006252:	613b      	str	r3, [r7, #16]
 8006254:	4b27      	ldr	r3, [pc, #156]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 8006256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006258:	4a26      	ldr	r2, [pc, #152]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 800625a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800625e:	6413      	str	r3, [r2, #64]	; 0x40
 8006260:	4b24      	ldr	r3, [pc, #144]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 8006262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006264:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006268:	613b      	str	r3, [r7, #16]
 800626a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800626c:	2300      	movs	r3, #0
 800626e:	60fb      	str	r3, [r7, #12]
 8006270:	4b20      	ldr	r3, [pc, #128]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 8006272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006274:	4a1f      	ldr	r2, [pc, #124]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 8006276:	f043 0304 	orr.w	r3, r3, #4
 800627a:	6313      	str	r3, [r2, #48]	; 0x30
 800627c:	4b1d      	ldr	r3, [pc, #116]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 800627e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006280:	f003 0304 	and.w	r3, r3, #4
 8006284:	60fb      	str	r3, [r7, #12]
 8006286:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006288:	2300      	movs	r3, #0
 800628a:	60bb      	str	r3, [r7, #8]
 800628c:	4b19      	ldr	r3, [pc, #100]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 800628e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006290:	4a18      	ldr	r2, [pc, #96]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 8006292:	f043 0308 	orr.w	r3, r3, #8
 8006296:	6313      	str	r3, [r2, #48]	; 0x30
 8006298:	4b16      	ldr	r3, [pc, #88]	; (80062f4 <HAL_UART_MspInit+0x12c>)
 800629a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	60bb      	str	r3, [r7, #8]
 80062a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80062a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80062a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062aa:	2302      	movs	r3, #2
 80062ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062ae:	2300      	movs	r3, #0
 80062b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062b2:	2303      	movs	r3, #3
 80062b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80062b6:	2308      	movs	r3, #8
 80062b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80062ba:	f107 031c 	add.w	r3, r7, #28
 80062be:	4619      	mov	r1, r3
 80062c0:	480d      	ldr	r0, [pc, #52]	; (80062f8 <HAL_UART_MspInit+0x130>)
 80062c2:	f002 f93f 	bl	8008544 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80062c6:	2304      	movs	r3, #4
 80062c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062ca:	2302      	movs	r3, #2
 80062cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062ce:	2300      	movs	r3, #0
 80062d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062d2:	2303      	movs	r3, #3
 80062d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80062d6:	2308      	movs	r3, #8
 80062d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80062da:	f107 031c 	add.w	r3, r7, #28
 80062de:	4619      	mov	r1, r3
 80062e0:	4807      	ldr	r0, [pc, #28]	; (8006300 <HAL_UART_MspInit+0x138>)
 80062e2:	f002 f92f 	bl	8008544 <HAL_GPIO_Init>
}
 80062e6:	bf00      	nop
 80062e8:	3730      	adds	r7, #48	; 0x30
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	40004c00 	.word	0x40004c00
 80062f4:	40023800 	.word	0x40023800
 80062f8:	40020800 	.word	0x40020800
 80062fc:	40005000 	.word	0x40005000
 8006300:	40020c00 	.word	0x40020c00

08006304 <W25qxx_DMA_Callback>:
#if _W25QXX_USE_DMA == 1

static volatile bool W25qxx_DMA_busy = false;

static void W25qxx_DMA_Callback(SPI_HandleTypeDef *hspi)
{
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  // /CS unset first
  W25qxxUnset();
 800630c:	4b06      	ldr	r3, [pc, #24]	; (8006328 <W25qxx_DMA_Callback+0x24>)
 800630e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006312:	619a      	str	r2, [r3, #24]
  // clearDMA busy flag
  W25qxx_DMA_busy = false;
 8006314:	4b05      	ldr	r3, [pc, #20]	; (800632c <W25qxx_DMA_Callback+0x28>)
 8006316:	2200      	movs	r2, #0
 8006318:	701a      	strb	r2, [r3, #0]
}
 800631a:	bf00      	nop
 800631c:	370c      	adds	r7, #12
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	40020400 	.word	0x40020400
 800632c:	20003204 	.word	0x20003204

08006330 <W25qxx_AddressCmds>:
#endif

//###################################################################################################################
static uint8_t *W25qxx_AddressCmds(uint8_t *cmdbuf, uint32_t SectorAddr)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  if(w25qxx.ID >= W25Q256)
 800633a:	4b13      	ldr	r3, [pc, #76]	; (8006388 <W25qxx_AddressCmds+0x58>)
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	2b08      	cmp	r3, #8
 8006340:	d906      	bls.n	8006350 <W25qxx_AddressCmds+0x20>
    (*cmdbuf++) = (SectorAddr & 0xFF000000) >> 24;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	0e19      	lsrs	r1, r3, #24
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	1c5a      	adds	r2, r3, #1
 800634a:	607a      	str	r2, [r7, #4]
 800634c:	b2ca      	uxtb	r2, r1
 800634e:	701a      	strb	r2, [r3, #0]
  (*cmdbuf++) = (SectorAddr & 0xFF0000) >> 16;
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	0c19      	lsrs	r1, r3, #16
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	1c5a      	adds	r2, r3, #1
 8006358:	607a      	str	r2, [r7, #4]
 800635a:	b2ca      	uxtb	r2, r1
 800635c:	701a      	strb	r2, [r3, #0]
  (*cmdbuf++) = (SectorAddr & 0xFF00) >> 8;
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	0a19      	lsrs	r1, r3, #8
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	1c5a      	adds	r2, r3, #1
 8006366:	607a      	str	r2, [r7, #4]
 8006368:	b2ca      	uxtb	r2, r1
 800636a:	701a      	strb	r2, [r3, #0]
  (*cmdbuf++) = SectorAddr & 0xFF;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	1c5a      	adds	r2, r3, #1
 8006370:	607a      	str	r2, [r7, #4]
 8006372:	683a      	ldr	r2, [r7, #0]
 8006374:	b2d2      	uxtb	r2, r2
 8006376:	701a      	strb	r2, [r3, #0]
  return cmdbuf;
 8006378:	687b      	ldr	r3, [r7, #4]
}
 800637a:	4618      	mov	r0, r3
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	20022ea4 	.word	0x20022ea4

0800638c <W25qxx_Spi>:
//###################################################################################################################
static uint8_t W25qxx_Spi(uint8_t Data)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af02      	add	r7, sp, #8
 8006392:	4603      	mov	r3, r0
 8006394:	71fb      	strb	r3, [r7, #7]
  uint8_t	ret;
  HAL_SPI_TransmitReceive(&_W25QXX_SPI,&Data,&ret,1,100);
 8006396:	f107 020f 	add.w	r2, r7, #15
 800639a:	1df9      	adds	r1, r7, #7
 800639c:	2364      	movs	r3, #100	; 0x64
 800639e:	9300      	str	r3, [sp, #0]
 80063a0:	2301      	movs	r3, #1
 80063a2:	4804      	ldr	r0, [pc, #16]	; (80063b4 <W25qxx_Spi+0x28>)
 80063a4:	f004 fa08 	bl	800a7b8 <HAL_SPI_TransmitReceive>
  return ret;
 80063a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	20022b90 	.word	0x20022b90

080063b8 <W25qxx_ReadID>:
//###################################################################################################################
#define W25qxx_SpiRx(Data, size, timeout) \
  HAL_SPI_Receive(&_W25QXX_SPI, Data, size, timeout)
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
  uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 80063be:	2300      	movs	r3, #0
 80063c0:	60fb      	str	r3, [r7, #12]
 80063c2:	2300      	movs	r3, #0
 80063c4:	60bb      	str	r3, [r7, #8]
 80063c6:	2300      	movs	r3, #0
 80063c8:	607b      	str	r3, [r7, #4]
 80063ca:	2300      	movs	r3, #0
 80063cc:	603b      	str	r3, [r7, #0]
  W25qxxSet();
 80063ce:	4b13      	ldr	r3, [pc, #76]	; (800641c <W25qxx_ReadID+0x64>)
 80063d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063d4:	619a      	str	r2, [r3, #24]
  W25qxx_Spi(0x9F);
 80063d6:	209f      	movs	r0, #159	; 0x9f
 80063d8:	f7ff ffd8 	bl	800638c <W25qxx_Spi>
  Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80063dc:	20a5      	movs	r0, #165	; 0xa5
 80063de:	f7ff ffd5 	bl	800638c <W25qxx_Spi>
 80063e2:	4603      	mov	r3, r0
 80063e4:	60bb      	str	r3, [r7, #8]
  Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80063e6:	20a5      	movs	r0, #165	; 0xa5
 80063e8:	f7ff ffd0 	bl	800638c <W25qxx_Spi>
 80063ec:	4603      	mov	r3, r0
 80063ee:	607b      	str	r3, [r7, #4]
  Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80063f0:	20a5      	movs	r0, #165	; 0xa5
 80063f2:	f7ff ffcb 	bl	800638c <W25qxx_Spi>
 80063f6:	4603      	mov	r3, r0
 80063f8:	603b      	str	r3, [r7, #0]
  W25qxxUnset();
 80063fa:	4b08      	ldr	r3, [pc, #32]	; (800641c <W25qxx_ReadID+0x64>)
 80063fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006400:	619a      	str	r2, [r3, #24]
  Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	041a      	lsls	r2, r3, #16
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	021b      	lsls	r3, r3, #8
 800640a:	4313      	orrs	r3, r2
 800640c:	683a      	ldr	r2, [r7, #0]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]
  return Temp;
 8006412:	68fb      	ldr	r3, [r7, #12]
}
 8006414:	4618      	mov	r0, r3
 8006416:	3710      	adds	r7, #16
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}
 800641c:	40020400 	.word	0x40020400

08006420 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8006420:	b590      	push	{r4, r7, lr}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
  W25qxxSet();
 8006426:	4b16      	ldr	r3, [pc, #88]	; (8006480 <W25qxx_ReadUniqID+0x60>)
 8006428:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800642c:	619a      	str	r2, [r3, #24]
  W25qxx_Spi(0x4B);
 800642e:	204b      	movs	r0, #75	; 0x4b
 8006430:	f7ff ffac 	bl	800638c <W25qxx_Spi>
      for(uint8_t	i=0;i<4;i++)
 8006434:	2300      	movs	r3, #0
 8006436:	71fb      	strb	r3, [r7, #7]
 8006438:	e005      	b.n	8006446 <W25qxx_ReadUniqID+0x26>
	      W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800643a:	20a5      	movs	r0, #165	; 0xa5
 800643c:	f7ff ffa6 	bl	800638c <W25qxx_Spi>
      for(uint8_t	i=0;i<4;i++)
 8006440:	79fb      	ldrb	r3, [r7, #7]
 8006442:	3301      	adds	r3, #1
 8006444:	71fb      	strb	r3, [r7, #7]
 8006446:	79fb      	ldrb	r3, [r7, #7]
 8006448:	2b03      	cmp	r3, #3
 800644a:	d9f6      	bls.n	800643a <W25qxx_ReadUniqID+0x1a>
      for(uint8_t	i=0;i<8;i++)
 800644c:	2300      	movs	r3, #0
 800644e:	71bb      	strb	r3, [r7, #6]
 8006450:	e00b      	b.n	800646a <W25qxx_ReadUniqID+0x4a>
	      w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006452:	79bc      	ldrb	r4, [r7, #6]
 8006454:	20a5      	movs	r0, #165	; 0xa5
 8006456:	f7ff ff99 	bl	800638c <W25qxx_Spi>
 800645a:	4603      	mov	r3, r0
 800645c:	461a      	mov	r2, r3
 800645e:	4b09      	ldr	r3, [pc, #36]	; (8006484 <W25qxx_ReadUniqID+0x64>)
 8006460:	4423      	add	r3, r4
 8006462:	705a      	strb	r2, [r3, #1]
      for(uint8_t	i=0;i<8;i++)
 8006464:	79bb      	ldrb	r3, [r7, #6]
 8006466:	3301      	adds	r3, #1
 8006468:	71bb      	strb	r3, [r7, #6]
 800646a:	79bb      	ldrb	r3, [r7, #6]
 800646c:	2b07      	cmp	r3, #7
 800646e:	d9f0      	bls.n	8006452 <W25qxx_ReadUniqID+0x32>
  W25qxxUnset();
 8006470:	4b03      	ldr	r3, [pc, #12]	; (8006480 <W25qxx_ReadUniqID+0x60>)
 8006472:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006476:	619a      	str	r2, [r3, #24]
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	bd90      	pop	{r4, r7, pc}
 8006480:	40020400 	.word	0x40020400
 8006484:	20022ea4 	.word	0x20022ea4

08006488 <W25qxx_ReadStatusRegister>:
  W25qxxUnset();
  W25qxx_Wait();
}
//###################################################################################################################
static uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	4603      	mov	r3, r0
 8006490:	71fb      	strb	r3, [r7, #7]
  uint8_t status=0;
 8006492:	2300      	movs	r3, #0
 8006494:	73fb      	strb	r3, [r7, #15]
  W25qxxSet();
 8006496:	4b1f      	ldr	r3, [pc, #124]	; (8006514 <W25qxx_ReadStatusRegister+0x8c>)
 8006498:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800649c:	619a      	str	r2, [r3, #24]
  switch(SelectStatusRegister_1_2_3) {
 800649e:	79fb      	ldrb	r3, [r7, #7]
 80064a0:	2b03      	cmp	r3, #3
 80064a2:	d020      	beq.n	80064e6 <W25qxx_ReadStatusRegister+0x5e>
 80064a4:	2b03      	cmp	r3, #3
 80064a6:	dc2b      	bgt.n	8006500 <W25qxx_ReadStatusRegister+0x78>
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d002      	beq.n	80064b2 <W25qxx_ReadStatusRegister+0x2a>
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d00d      	beq.n	80064cc <W25qxx_ReadStatusRegister+0x44>
      status=W25qxx_Spi(W25QXX_DUMMY_BYTE);
      w25qxx.StatusRegister3 = status;
      break;
    }
    default:
      break;
 80064b0:	e026      	b.n	8006500 <W25qxx_ReadStatusRegister+0x78>
      W25qxx_Spi(0x05);
 80064b2:	2005      	movs	r0, #5
 80064b4:	f7ff ff6a 	bl	800638c <W25qxx_Spi>
      status=W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80064b8:	20a5      	movs	r0, #165	; 0xa5
 80064ba:	f7ff ff67 	bl	800638c <W25qxx_Spi>
 80064be:	4603      	mov	r3, r0
 80064c0:	73fb      	strb	r3, [r7, #15]
      w25qxx.StatusRegister1 = status;
 80064c2:	4a15      	ldr	r2, [pc, #84]	; (8006518 <W25qxx_ReadStatusRegister+0x90>)
 80064c4:	7bfb      	ldrb	r3, [r7, #15]
 80064c6:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
      break;
 80064ca:	e01a      	b.n	8006502 <W25qxx_ReadStatusRegister+0x7a>
      W25qxx_Spi(0x35);
 80064cc:	2035      	movs	r0, #53	; 0x35
 80064ce:	f7ff ff5d 	bl	800638c <W25qxx_Spi>
      status=W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80064d2:	20a5      	movs	r0, #165	; 0xa5
 80064d4:	f7ff ff5a 	bl	800638c <W25qxx_Spi>
 80064d8:	4603      	mov	r3, r0
 80064da:	73fb      	strb	r3, [r7, #15]
      w25qxx.StatusRegister2 = status;
 80064dc:	4a0e      	ldr	r2, [pc, #56]	; (8006518 <W25qxx_ReadStatusRegister+0x90>)
 80064de:	7bfb      	ldrb	r3, [r7, #15]
 80064e0:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
      break;
 80064e4:	e00d      	b.n	8006502 <W25qxx_ReadStatusRegister+0x7a>
      W25qxx_Spi(0x15);
 80064e6:	2015      	movs	r0, #21
 80064e8:	f7ff ff50 	bl	800638c <W25qxx_Spi>
      status=W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80064ec:	20a5      	movs	r0, #165	; 0xa5
 80064ee:	f7ff ff4d 	bl	800638c <W25qxx_Spi>
 80064f2:	4603      	mov	r3, r0
 80064f4:	73fb      	strb	r3, [r7, #15]
      w25qxx.StatusRegister3 = status;
 80064f6:	4a08      	ldr	r2, [pc, #32]	; (8006518 <W25qxx_ReadStatusRegister+0x90>)
 80064f8:	7bfb      	ldrb	r3, [r7, #15]
 80064fa:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
      break;
 80064fe:	e000      	b.n	8006502 <W25qxx_ReadStatusRegister+0x7a>
      break;
 8006500:	bf00      	nop
  }
  W25qxxUnset();
 8006502:	4b04      	ldr	r3, [pc, #16]	; (8006514 <W25qxx_ReadStatusRegister+0x8c>)
 8006504:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006508:	619a      	str	r2, [r3, #24]
  return status;
 800650a:	7bfb      	ldrb	r3, [r7, #15]
}
 800650c:	4618      	mov	r0, r3
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	40020400 	.word	0x40020400
 8006518:	20022ea4 	.word	0x20022ea4

0800651c <W25qxx_CheckForReadEndAndUnlock>:
  }
  return rdy;
}
//###################################################################################################################
bool W25qxx_CheckForReadEndAndUnlock()
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
  bool rdy;
#if _W25QXX_USE_DMA == 1
  rdy = !W25qxx_DMA_busy;
 8006522:	4b0f      	ldr	r3, [pc, #60]	; (8006560 <W25qxx_CheckForReadEndAndUnlock+0x44>)
 8006524:	781b      	ldrb	r3, [r3, #0]
 8006526:	b2db      	uxtb	r3, r3
 8006528:	2b00      	cmp	r3, #0
 800652a:	bf14      	ite	ne
 800652c:	2301      	movne	r3, #1
 800652e:	2300      	moveq	r3, #0
 8006530:	b2db      	uxtb	r3, r3
 8006532:	f083 0301 	eor.w	r3, r3, #1
 8006536:	b2db      	uxtb	r3, r3
 8006538:	71fb      	strb	r3, [r7, #7]
 800653a:	79fb      	ldrb	r3, [r7, #7]
 800653c:	f003 0301 	and.w	r3, r3, #1
 8006540:	71fb      	strb	r3, [r7, #7]
#else
  rdy = true;
#endif
  if(rdy) {
 8006542:	79fb      	ldrb	r3, [r7, #7]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d003      	beq.n	8006550 <W25qxx_CheckForReadEndAndUnlock+0x34>
#if (_W25QXX_DEBUG==1)
    printf("w25qxx read process done after %d ms\r\n",HAL_GetTick()-StartTime);
#endif
    W25qxx_Unlock();
 8006548:	4b06      	ldr	r3, [pc, #24]	; (8006564 <W25qxx_CheckForReadEndAndUnlock+0x48>)
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  }
  return rdy;
 8006550:	79fb      	ldrb	r3, [r7, #7]
}
 8006552:	4618      	mov	r0, r3
 8006554:	370c      	adds	r7, #12
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	20003204 	.word	0x20003204
 8006564:	20022ea4 	.word	0x20022ea4

08006568 <W25qxx_Init>:
  W25qxxUnset();
#endif
}
//###################################################################################################################
bool	W25qxx_Init(void)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
	w25qxx.Lock=1;
 800656e:	4b69      	ldr	r3, [pc, #420]	; (8006714 <W25qxx_Init+0x1ac>)
 8006570:	2201      	movs	r2, #1
 8006572:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while(HAL_GetTick()<100)
 8006576:	e000      	b.n	800657a <W25qxx_Init+0x12>
		W25qxx_Wait();
 8006578:	bf00      	nop
	while(HAL_GetTick()<100)
 800657a:	f000 f999 	bl	80068b0 <HAL_GetTick>
 800657e:	4603      	mov	r3, r0
 8006580:	2b63      	cmp	r3, #99	; 0x63
 8006582:	d9f9      	bls.n	8006578 <W25qxx_Init+0x10>
  W25qxxUnset();
 8006584:	4b64      	ldr	r3, [pc, #400]	; (8006718 <W25qxx_Init+0x1b0>)
 8006586:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800658a:	619a      	str	r2, [r3, #24]
  W25qxx_Delay(100);
 800658c:	2064      	movs	r0, #100	; 0x64
 800658e:	f007 fa44 	bl	800da1a <osDelay>
  uint8_t status = W25qxx_ReadStatusRegister(1);
 8006592:	2001      	movs	r0, #1
 8006594:	f7ff ff78 	bl	8006488 <W25qxx_ReadStatusRegister>
 8006598:	4603      	mov	r3, r0
 800659a:	71fb      	strb	r3, [r7, #7]
	uint32_t	id;
	#if (_W25QXX_DEBUG==1)
	printf("w25qxx Init Begin...\r\n");
	#endif
	id=W25qxx_ReadID();
 800659c:	f7ff ff0c 	bl	80063b8 <W25qxx_ReadID>
 80065a0:	6038      	str	r0, [r7, #0]

	#if (_W25QXX_DEBUG==1)
	printf("w25qxx ID:0x%X\r\n",id);
	#endif
	switch(id&0x0000FFFF)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80065aa:	3b11      	subs	r3, #17
 80065ac:	2b09      	cmp	r3, #9
 80065ae:	d860      	bhi.n	8006672 <W25qxx_Init+0x10a>
 80065b0:	a201      	add	r2, pc, #4	; (adr r2, 80065b8 <W25qxx_Init+0x50>)
 80065b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b6:	bf00      	nop
 80065b8:	08006665 	.word	0x08006665
 80065bc:	08006657 	.word	0x08006657
 80065c0:	08006649 	.word	0x08006649
 80065c4:	0800663b 	.word	0x0800663b
 80065c8:	0800662d 	.word	0x0800662d
 80065cc:	0800661f 	.word	0x0800661f
 80065d0:	08006611 	.word	0x08006611
 80065d4:	08006601 	.word	0x08006601
 80065d8:	080065f1 	.word	0x080065f1
 80065dc:	080065e1 	.word	0x080065e1
	{
		case 0x401A:	// 	w25q512
			w25qxx.ID=W25Q512;
 80065e0:	4b4c      	ldr	r3, [pc, #304]	; (8006714 <W25qxx_Init+0x1ac>)
 80065e2:	220a      	movs	r2, #10
 80065e4:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=1024;
 80065e6:	4b4b      	ldr	r3, [pc, #300]	; (8006714 <W25qxx_Init+0x1ac>)
 80065e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80065ec:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q512\r\n");
			#endif
		break;
 80065ee:	e046      	b.n	800667e <W25qxx_Init+0x116>
		case 0x4019:	// 	w25q256
			w25qxx.ID=W25Q256;
 80065f0:	4b48      	ldr	r3, [pc, #288]	; (8006714 <W25qxx_Init+0x1ac>)
 80065f2:	2209      	movs	r2, #9
 80065f4:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=512;
 80065f6:	4b47      	ldr	r3, [pc, #284]	; (8006714 <W25qxx_Init+0x1ac>)
 80065f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065fc:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q256\r\n");
			#endif
		break;
 80065fe:	e03e      	b.n	800667e <W25qxx_Init+0x116>
		case 0x4018:	// 	w25q128
			w25qxx.ID=W25Q128;
 8006600:	4b44      	ldr	r3, [pc, #272]	; (8006714 <W25qxx_Init+0x1ac>)
 8006602:	2208      	movs	r2, #8
 8006604:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=256;
 8006606:	4b43      	ldr	r3, [pc, #268]	; (8006714 <W25qxx_Init+0x1ac>)
 8006608:	f44f 7280 	mov.w	r2, #256	; 0x100
 800660c:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q128\r\n");
			#endif
		break;
 800660e:	e036      	b.n	800667e <W25qxx_Init+0x116>
		case 0x4017:	//	w25q64
			w25qxx.ID=W25Q64;
 8006610:	4b40      	ldr	r3, [pc, #256]	; (8006714 <W25qxx_Init+0x1ac>)
 8006612:	2207      	movs	r2, #7
 8006614:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=128;
 8006616:	4b3f      	ldr	r3, [pc, #252]	; (8006714 <W25qxx_Init+0x1ac>)
 8006618:	2280      	movs	r2, #128	; 0x80
 800661a:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q64\r\n");
			#endif
		break;
 800661c:	e02f      	b.n	800667e <W25qxx_Init+0x116>
		case 0x4016:	//	w25q32
			w25qxx.ID=W25Q32;
 800661e:	4b3d      	ldr	r3, [pc, #244]	; (8006714 <W25qxx_Init+0x1ac>)
 8006620:	2206      	movs	r2, #6
 8006622:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=64;
 8006624:	4b3b      	ldr	r3, [pc, #236]	; (8006714 <W25qxx_Init+0x1ac>)
 8006626:	2240      	movs	r2, #64	; 0x40
 8006628:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q32\r\n");
			#endif
		break;
 800662a:	e028      	b.n	800667e <W25qxx_Init+0x116>
		case 0x4015:	//	w25q16
			w25qxx.ID=W25Q16;
 800662c:	4b39      	ldr	r3, [pc, #228]	; (8006714 <W25qxx_Init+0x1ac>)
 800662e:	2205      	movs	r2, #5
 8006630:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=32;
 8006632:	4b38      	ldr	r3, [pc, #224]	; (8006714 <W25qxx_Init+0x1ac>)
 8006634:	2220      	movs	r2, #32
 8006636:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q16\r\n");
			#endif
		break;
 8006638:	e021      	b.n	800667e <W25qxx_Init+0x116>
		case 0x4014:	//	w25q80
			w25qxx.ID=W25Q80;
 800663a:	4b36      	ldr	r3, [pc, #216]	; (8006714 <W25qxx_Init+0x1ac>)
 800663c:	2204      	movs	r2, #4
 800663e:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=16;
 8006640:	4b34      	ldr	r3, [pc, #208]	; (8006714 <W25qxx_Init+0x1ac>)
 8006642:	2210      	movs	r2, #16
 8006644:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q80\r\n");
			#endif
		break;
 8006646:	e01a      	b.n	800667e <W25qxx_Init+0x116>
		case 0x4013:	//	w25q40
			w25qxx.ID=W25Q40;
 8006648:	4b32      	ldr	r3, [pc, #200]	; (8006714 <W25qxx_Init+0x1ac>)
 800664a:	2203      	movs	r2, #3
 800664c:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=8;
 800664e:	4b31      	ldr	r3, [pc, #196]	; (8006714 <W25qxx_Init+0x1ac>)
 8006650:	2208      	movs	r2, #8
 8006652:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q40\r\n");
			#endif
		break;
 8006654:	e013      	b.n	800667e <W25qxx_Init+0x116>
		case 0x4012:	//	w25q20
			w25qxx.ID=W25Q20;
 8006656:	4b2f      	ldr	r3, [pc, #188]	; (8006714 <W25qxx_Init+0x1ac>)
 8006658:	2202      	movs	r2, #2
 800665a:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=4;
 800665c:	4b2d      	ldr	r3, [pc, #180]	; (8006714 <W25qxx_Init+0x1ac>)
 800665e:	2204      	movs	r2, #4
 8006660:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q20\r\n");
			#endif
		break;
 8006662:	e00c      	b.n	800667e <W25qxx_Init+0x116>
		case 0x4011:	//	w25q10
			w25qxx.ID=W25Q10;
 8006664:	4b2b      	ldr	r3, [pc, #172]	; (8006714 <W25qxx_Init+0x1ac>)
 8006666:	2201      	movs	r2, #1
 8006668:	701a      	strb	r2, [r3, #0]
			w25qxx.BlockCount=2;
 800666a:	4b2a      	ldr	r3, [pc, #168]	; (8006714 <W25qxx_Init+0x1ac>)
 800666c:	2202      	movs	r2, #2
 800666e:	61da      	str	r2, [r3, #28]
			#if (_W25QXX_DEBUG==1)
			printf("w25qxx Chip: w25q10\r\n");
			#endif
		break;
 8006670:	e005      	b.n	800667e <W25qxx_Init+0x116>
		default:
				#if (_W25QXX_DEBUG==1)
				printf("w25qxx Unknown ID\r\n");
				#endif
			W25qxx_Unlock();
 8006672:	4b28      	ldr	r3, [pc, #160]	; (8006714 <W25qxx_Init+0x1ac>)
 8006674:	2200      	movs	r2, #0
 8006676:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			return false;
 800667a:	2300      	movs	r3, #0
 800667c:	e045      	b.n	800670a <W25qxx_Init+0x1a2>

	}
	w25qxx.PageSize=256;
 800667e:	4b25      	ldr	r3, [pc, #148]	; (8006714 <W25qxx_Init+0x1ac>)
 8006680:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006684:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize=0x1000;
 8006686:	4b23      	ldr	r3, [pc, #140]	; (8006714 <W25qxx_Init+0x1ac>)
 8006688:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800668c:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount=w25qxx.BlockCount*16;
 800668e:	4b21      	ldr	r3, [pc, #132]	; (8006714 <W25qxx_Init+0x1ac>)
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	011b      	lsls	r3, r3, #4
 8006694:	4a1f      	ldr	r2, [pc, #124]	; (8006714 <W25qxx_Init+0x1ac>)
 8006696:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount=(w25qxx.SectorCount*w25qxx.SectorSize)/w25qxx.PageSize;
 8006698:	4b1e      	ldr	r3, [pc, #120]	; (8006714 <W25qxx_Init+0x1ac>)
 800669a:	695b      	ldr	r3, [r3, #20]
 800669c:	4a1d      	ldr	r2, [pc, #116]	; (8006714 <W25qxx_Init+0x1ac>)
 800669e:	6912      	ldr	r2, [r2, #16]
 80066a0:	fb02 f303 	mul.w	r3, r2, r3
 80066a4:	4a1b      	ldr	r2, [pc, #108]	; (8006714 <W25qxx_Init+0x1ac>)
 80066a6:	8952      	ldrh	r2, [r2, #10]
 80066a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80066ac:	4a19      	ldr	r2, [pc, #100]	; (8006714 <W25qxx_Init+0x1ac>)
 80066ae:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize=w25qxx.SectorSize*16;
 80066b0:	4b18      	ldr	r3, [pc, #96]	; (8006714 <W25qxx_Init+0x1ac>)
 80066b2:	691b      	ldr	r3, [r3, #16]
 80066b4:	011b      	lsls	r3, r3, #4
 80066b6:	4a17      	ldr	r2, [pc, #92]	; (8006714 <W25qxx_Init+0x1ac>)
 80066b8:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte=(w25qxx.SectorCount*w25qxx.SectorSize)/1024;
 80066ba:	4b16      	ldr	r3, [pc, #88]	; (8006714 <W25qxx_Init+0x1ac>)
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	4a15      	ldr	r2, [pc, #84]	; (8006714 <W25qxx_Init+0x1ac>)
 80066c0:	6912      	ldr	r2, [r2, #16]
 80066c2:	fb02 f303 	mul.w	r3, r2, r3
 80066c6:	0a9b      	lsrs	r3, r3, #10
 80066c8:	4a12      	ldr	r2, [pc, #72]	; (8006714 <W25qxx_Init+0x1ac>)
 80066ca:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80066cc:	f7ff fea8 	bl	8006420 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80066d0:	2001      	movs	r0, #1
 80066d2:	f7ff fed9 	bl	8006488 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80066d6:	2002      	movs	r0, #2
 80066d8:	f7ff fed6 	bl	8006488 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80066dc:	2003      	movs	r0, #3
 80066de:	f7ff fed3 	bl	8006488 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Count: %d\r\n",w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n",w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
	#endif
#if _W25QXX_USE_DMA == 1
	HAL_SPI_RegisterCallback(&_W25QXX_SPI, HAL_SPI_TX_COMPLETE_CB_ID, W25qxx_DMA_Callback);
 80066e2:	4a0e      	ldr	r2, [pc, #56]	; (800671c <W25qxx_Init+0x1b4>)
 80066e4:	2100      	movs	r1, #0
 80066e6:	480e      	ldr	r0, [pc, #56]	; (8006720 <W25qxx_Init+0x1b8>)
 80066e8:	f003 fe88 	bl	800a3fc <HAL_SPI_RegisterCallback>
	HAL_SPI_RegisterCallback(&_W25QXX_SPI, HAL_SPI_RX_COMPLETE_CB_ID, W25qxx_DMA_Callback);
 80066ec:	4a0b      	ldr	r2, [pc, #44]	; (800671c <W25qxx_Init+0x1b4>)
 80066ee:	2101      	movs	r1, #1
 80066f0:	480b      	ldr	r0, [pc, #44]	; (8006720 <W25qxx_Init+0x1b8>)
 80066f2:	f003 fe83 	bl	800a3fc <HAL_SPI_RegisterCallback>
	HAL_SPI_RegisterCallback(&_W25QXX_SPI, HAL_SPI_TX_RX_COMPLETE_CB_ID, W25qxx_DMA_Callback);
 80066f6:	4a09      	ldr	r2, [pc, #36]	; (800671c <W25qxx_Init+0x1b4>)
 80066f8:	2102      	movs	r1, #2
 80066fa:	4809      	ldr	r0, [pc, #36]	; (8006720 <W25qxx_Init+0x1b8>)
 80066fc:	f003 fe7e 	bl	800a3fc <HAL_SPI_RegisterCallback>
#endif
  W25qxx_Unlock();
 8006700:	4b04      	ldr	r3, [pc, #16]	; (8006714 <W25qxx_Init+0x1ac>)
 8006702:	2200      	movs	r2, #0
 8006704:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8006708:	2301      	movs	r3, #1
}
 800670a:	4618      	mov	r0, r3
 800670c:	3708      	adds	r7, #8
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	20022ea4 	.word	0x20022ea4
 8006718:	40020400 	.word	0x40020400
 800671c:	08006305 	.word	0x08006305
 8006720:	20022b90 	.word	0x20022b90

08006724 <W25qxx_ReadByte_Initiate>:
	W25qxx_Delay(100);
	#endif
}
//###################################################################################################################
bool W25qxx_ReadByte_Initiate(uint8_t *pBuffer,uint32_t Bytes_Address)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b088      	sub	sp, #32
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  if(W25qxx_IsLocked()) return false;
 800672e:	4b1e      	ldr	r3, [pc, #120]	; (80067a8 <W25qxx_ReadByte_Initiate+0x84>)
 8006730:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006734:	2b00      	cmp	r3, #0
 8006736:	d001      	beq.n	800673c <W25qxx_ReadByte_Initiate+0x18>
 8006738:	2300      	movs	r3, #0
 800673a:	e030      	b.n	800679e <W25qxx_ReadByte_Initiate+0x7a>
  W25qxx_Lock();
 800673c:	4b1a      	ldr	r3, [pc, #104]	; (80067a8 <W25qxx_ReadByte_Initiate+0x84>)
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG==1)
  StartTime=HAL_GetTick();
  printf("w25qxx ReadByte at address %d begin...\r\n",Bytes_Address);
#endif
  uint8_t cmd[16], *cmdp = cmd;
 8006744:	f107 030c 	add.w	r3, r7, #12
 8006748:	61fb      	str	r3, [r7, #28]
  W25qxxSet();
 800674a:	4b18      	ldr	r3, [pc, #96]	; (80067ac <W25qxx_ReadByte_Initiate+0x88>)
 800674c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006750:	619a      	str	r2, [r3, #24]
  (*cmdp++) = (0x0B);
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	1c5a      	adds	r2, r3, #1
 8006756:	61fa      	str	r2, [r7, #28]
 8006758:	220b      	movs	r2, #11
 800675a:	701a      	strb	r2, [r3, #0]
  cmdp = W25qxx_AddressCmds(cmdp, Bytes_Address);
 800675c:	6839      	ldr	r1, [r7, #0]
 800675e:	69f8      	ldr	r0, [r7, #28]
 8006760:	f7ff fde6 	bl	8006330 <W25qxx_AddressCmds>
 8006764:	61f8      	str	r0, [r7, #28]
  (*cmdp++) = (0);
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	1c5a      	adds	r2, r3, #1
 800676a:	61fa      	str	r2, [r7, #28]
 800676c:	2200      	movs	r2, #0
 800676e:	701a      	strb	r2, [r3, #0]
  W25qxx_SpiTx(cmd, cmdp-cmd, 100);
 8006770:	f107 030c 	add.w	r3, r7, #12
 8006774:	69fa      	ldr	r2, [r7, #28]
 8006776:	1ad3      	subs	r3, r2, r3
 8006778:	b29a      	uxth	r2, r3
 800677a:	f107 010c 	add.w	r1, r7, #12
 800677e:	2364      	movs	r3, #100	; 0x64
 8006780:	480b      	ldr	r0, [pc, #44]	; (80067b0 <W25qxx_ReadByte_Initiate+0x8c>)
 8006782:	f003 fedd 	bl	800a540 <HAL_SPI_Transmit>
  *pBuffer = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8006786:	20a5      	movs	r0, #165	; 0xa5
 8006788:	f7ff fe00 	bl	800638c <W25qxx_Spi>
 800678c:	4603      	mov	r3, r0
 800678e:	461a      	mov	r2, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	701a      	strb	r2, [r3, #0]
  W25qxxUnset();
 8006794:	4b05      	ldr	r3, [pc, #20]	; (80067ac <W25qxx_ReadByte_Initiate+0x88>)
 8006796:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800679a:	619a      	str	r2, [r3, #24]
  return true;
 800679c:	2301      	movs	r3, #1
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3720      	adds	r7, #32
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	20022ea4 	.word	0x20022ea4
 80067ac:	40020400 	.word	0x40020400
 80067b0:	20022b90 	.word	0x20022b90

080067b4 <W25qxx_ReadByte>:
//###################################################################################################################
void W25qxx_ReadByte(uint8_t *pBuffer,uint32_t Bytes_Address)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b082      	sub	sp, #8
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  // Block until lock released, then initiate erasing
  while(!W25qxx_ReadByte_Initiate(pBuffer, Bytes_Address)) {}
 80067be:	bf00      	nop
 80067c0:	6839      	ldr	r1, [r7, #0]
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f7ff ffae 	bl	8006724 <W25qxx_ReadByte_Initiate>
 80067c8:	4603      	mov	r3, r0
 80067ca:	f083 0301 	eor.w	r3, r3, #1
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1f5      	bne.n	80067c0 <W25qxx_ReadByte+0xc>
  // Block until ready
  while(!W25qxx_CheckForReadEndAndUnlock()) {}
 80067d4:	bf00      	nop
 80067d6:	f7ff fea1 	bl	800651c <W25qxx_CheckForReadEndAndUnlock>
 80067da:	4603      	mov	r3, r0
 80067dc:	f083 0301 	eor.w	r3, r3, #1
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1f7      	bne.n	80067d6 <W25qxx_ReadByte+0x22>
}
 80067e6:	bf00      	nop
 80067e8:	bf00      	nop
 80067ea:	3708      	adds	r7, #8
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80067f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006828 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80067f4:	480d      	ldr	r0, [pc, #52]	; (800682c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80067f6:	490e      	ldr	r1, [pc, #56]	; (8006830 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80067f8:	4a0e      	ldr	r2, [pc, #56]	; (8006834 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80067fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80067fc:	e002      	b.n	8006804 <LoopCopyDataInit>

080067fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80067fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006800:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006802:	3304      	adds	r3, #4

08006804 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006804:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006806:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006808:	d3f9      	bcc.n	80067fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800680a:	4a0b      	ldr	r2, [pc, #44]	; (8006838 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800680c:	4c0b      	ldr	r4, [pc, #44]	; (800683c <LoopFillZerobss+0x26>)
  movs r3, #0
 800680e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006810:	e001      	b.n	8006816 <LoopFillZerobss>

08006812 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006812:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006814:	3204      	adds	r2, #4

08006816 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006816:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006818:	d3fb      	bcc.n	8006812 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800681a:	f7ff fa9d 	bl	8005d58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800681e:	f019 fd27 	bl	8020270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006822:	f7fe fe25 	bl	8005470 <main>
  bx  lr    
 8006826:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8006828:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800682c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006830:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8006834:	0802d4f0 	.word	0x0802d4f0
  ldr r2, =_sbss
 8006838:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 800683c:	200297a4 	.word	0x200297a4

08006840 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006840:	e7fe      	b.n	8006840 <ADC_IRQHandler>
	...

08006844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006848:	4b0e      	ldr	r3, [pc, #56]	; (8006884 <HAL_Init+0x40>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a0d      	ldr	r2, [pc, #52]	; (8006884 <HAL_Init+0x40>)
 800684e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006852:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006854:	4b0b      	ldr	r3, [pc, #44]	; (8006884 <HAL_Init+0x40>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a0a      	ldr	r2, [pc, #40]	; (8006884 <HAL_Init+0x40>)
 800685a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800685e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006860:	4b08      	ldr	r3, [pc, #32]	; (8006884 <HAL_Init+0x40>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a07      	ldr	r2, [pc, #28]	; (8006884 <HAL_Init+0x40>)
 8006866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800686a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800686c:	2003      	movs	r0, #3
 800686e:	f000 f8fc 	bl	8006a6a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006872:	200f      	movs	r0, #15
 8006874:	f7ff f8fa 	bl	8005a6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006878:	f7ff f8cc 	bl	8005a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800687c:	2300      	movs	r3, #0
}
 800687e:	4618      	mov	r0, r3
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	40023c00 	.word	0x40023c00

08006888 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006888:	b480      	push	{r7}
 800688a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800688c:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <HAL_IncTick+0x20>)
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	461a      	mov	r2, r3
 8006892:	4b06      	ldr	r3, [pc, #24]	; (80068ac <HAL_IncTick+0x24>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4413      	add	r3, r2
 8006898:	4a04      	ldr	r2, [pc, #16]	; (80068ac <HAL_IncTick+0x24>)
 800689a:	6013      	str	r3, [r2, #0]
}
 800689c:	bf00      	nop
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	20000010 	.word	0x20000010
 80068ac:	20022ecc 	.word	0x20022ecc

080068b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80068b0:	b480      	push	{r7}
 80068b2:	af00      	add	r7, sp, #0
  return uwTick;
 80068b4:	4b03      	ldr	r3, [pc, #12]	; (80068c4 <HAL_GetTick+0x14>)
 80068b6:	681b      	ldr	r3, [r3, #0]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr
 80068c2:	bf00      	nop
 80068c4:	20022ecc 	.word	0x20022ecc

080068c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80068d0:	f7ff ffee 	bl	80068b0 <HAL_GetTick>
 80068d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e0:	d005      	beq.n	80068ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80068e2:	4b0a      	ldr	r3, [pc, #40]	; (800690c <HAL_Delay+0x44>)
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	461a      	mov	r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	4413      	add	r3, r2
 80068ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80068ee:	bf00      	nop
 80068f0:	f7ff ffde 	bl	80068b0 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d8f7      	bhi.n	80068f0 <HAL_Delay+0x28>
  {
  }
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	20000010 	.word	0x20000010

08006910 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f003 0307 	and.w	r3, r3, #7
 800691e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006920:	4b0c      	ldr	r3, [pc, #48]	; (8006954 <__NVIC_SetPriorityGrouping+0x44>)
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800692c:	4013      	ands	r3, r2
 800692e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006938:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800693c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006942:	4a04      	ldr	r2, [pc, #16]	; (8006954 <__NVIC_SetPriorityGrouping+0x44>)
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	60d3      	str	r3, [r2, #12]
}
 8006948:	bf00      	nop
 800694a:	3714      	adds	r7, #20
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr
 8006954:	e000ed00 	.word	0xe000ed00

08006958 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006958:	b480      	push	{r7}
 800695a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800695c:	4b04      	ldr	r3, [pc, #16]	; (8006970 <__NVIC_GetPriorityGrouping+0x18>)
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	0a1b      	lsrs	r3, r3, #8
 8006962:	f003 0307 	and.w	r3, r3, #7
}
 8006966:	4618      	mov	r0, r3
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr
 8006970:	e000ed00 	.word	0xe000ed00

08006974 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	4603      	mov	r3, r0
 800697c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800697e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006982:	2b00      	cmp	r3, #0
 8006984:	db0b      	blt.n	800699e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006986:	79fb      	ldrb	r3, [r7, #7]
 8006988:	f003 021f 	and.w	r2, r3, #31
 800698c:	4907      	ldr	r1, [pc, #28]	; (80069ac <__NVIC_EnableIRQ+0x38>)
 800698e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006992:	095b      	lsrs	r3, r3, #5
 8006994:	2001      	movs	r0, #1
 8006996:	fa00 f202 	lsl.w	r2, r0, r2
 800699a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800699e:	bf00      	nop
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop
 80069ac:	e000e100 	.word	0xe000e100

080069b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	4603      	mov	r3, r0
 80069b8:	6039      	str	r1, [r7, #0]
 80069ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80069bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	db0a      	blt.n	80069da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	b2da      	uxtb	r2, r3
 80069c8:	490c      	ldr	r1, [pc, #48]	; (80069fc <__NVIC_SetPriority+0x4c>)
 80069ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069ce:	0112      	lsls	r2, r2, #4
 80069d0:	b2d2      	uxtb	r2, r2
 80069d2:	440b      	add	r3, r1
 80069d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80069d8:	e00a      	b.n	80069f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	b2da      	uxtb	r2, r3
 80069de:	4908      	ldr	r1, [pc, #32]	; (8006a00 <__NVIC_SetPriority+0x50>)
 80069e0:	79fb      	ldrb	r3, [r7, #7]
 80069e2:	f003 030f 	and.w	r3, r3, #15
 80069e6:	3b04      	subs	r3, #4
 80069e8:	0112      	lsls	r2, r2, #4
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	440b      	add	r3, r1
 80069ee:	761a      	strb	r2, [r3, #24]
}
 80069f0:	bf00      	nop
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr
 80069fc:	e000e100 	.word	0xe000e100
 8006a00:	e000ed00 	.word	0xe000ed00

08006a04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b089      	sub	sp, #36	; 0x24
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	f003 0307 	and.w	r3, r3, #7
 8006a16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	f1c3 0307 	rsb	r3, r3, #7
 8006a1e:	2b04      	cmp	r3, #4
 8006a20:	bf28      	it	cs
 8006a22:	2304      	movcs	r3, #4
 8006a24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	3304      	adds	r3, #4
 8006a2a:	2b06      	cmp	r3, #6
 8006a2c:	d902      	bls.n	8006a34 <NVIC_EncodePriority+0x30>
 8006a2e:	69fb      	ldr	r3, [r7, #28]
 8006a30:	3b03      	subs	r3, #3
 8006a32:	e000      	b.n	8006a36 <NVIC_EncodePriority+0x32>
 8006a34:	2300      	movs	r3, #0
 8006a36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a38:	f04f 32ff 	mov.w	r2, #4294967295
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a42:	43da      	mvns	r2, r3
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	401a      	ands	r2, r3
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	fa01 f303 	lsl.w	r3, r1, r3
 8006a56:	43d9      	mvns	r1, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006a5c:	4313      	orrs	r3, r2
         );
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3724      	adds	r7, #36	; 0x24
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a6a:	b580      	push	{r7, lr}
 8006a6c:	b082      	sub	sp, #8
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006a72:	6878      	ldr	r0, [r7, #4]
 8006a74:	f7ff ff4c 	bl	8006910 <__NVIC_SetPriorityGrouping>
}
 8006a78:	bf00      	nop
 8006a7a:	3708      	adds	r7, #8
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b086      	sub	sp, #24
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	4603      	mov	r3, r0
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	607a      	str	r2, [r7, #4]
 8006a8c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006a92:	f7ff ff61 	bl	8006958 <__NVIC_GetPriorityGrouping>
 8006a96:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	68b9      	ldr	r1, [r7, #8]
 8006a9c:	6978      	ldr	r0, [r7, #20]
 8006a9e:	f7ff ffb1 	bl	8006a04 <NVIC_EncodePriority>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006aa8:	4611      	mov	r1, r2
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7ff ff80 	bl	80069b0 <__NVIC_SetPriority>
}
 8006ab0:	bf00      	nop
 8006ab2:	3718      	adds	r7, #24
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b082      	sub	sp, #8
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	4603      	mov	r3, r0
 8006ac0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f7ff ff54 	bl	8006974 <__NVIC_EnableIRQ>
}
 8006acc:	bf00      	nop
 8006ace:	3708      	adds	r7, #8
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006adc:	2300      	movs	r3, #0
 8006ade:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006ae0:	f7ff fee6 	bl	80068b0 <HAL_GetTick>
 8006ae4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d101      	bne.n	8006af0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e099      	b.n	8006c24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2202      	movs	r2, #2
 8006afc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f022 0201 	bic.w	r2, r2, #1
 8006b0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b10:	e00f      	b.n	8006b32 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b12:	f7ff fecd 	bl	80068b0 <HAL_GetTick>
 8006b16:	4602      	mov	r2, r0
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	2b05      	cmp	r3, #5
 8006b1e:	d908      	bls.n	8006b32 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2220      	movs	r2, #32
 8006b24:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2203      	movs	r2, #3
 8006b2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e078      	b.n	8006c24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d1e8      	bne.n	8006b12 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006b48:	697a      	ldr	r2, [r7, #20]
 8006b4a:	4b38      	ldr	r3, [pc, #224]	; (8006c2c <HAL_DMA_Init+0x158>)
 8006b4c:	4013      	ands	r3, r2
 8006b4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a1b      	ldr	r3, [r3, #32]
 8006b7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b88:	2b04      	cmp	r3, #4
 8006b8a:	d107      	bne.n	8006b9c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b94:	4313      	orrs	r3, r2
 8006b96:	697a      	ldr	r2, [r7, #20]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	697a      	ldr	r2, [r7, #20]
 8006ba2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	695b      	ldr	r3, [r3, #20]
 8006baa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	f023 0307 	bic.w	r3, r3, #7
 8006bb2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	d117      	bne.n	8006bf6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bca:	697a      	ldr	r2, [r7, #20]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d00e      	beq.n	8006bf6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 fa91 	bl	8007100 <DMA_CheckFifoParam>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d008      	beq.n	8006bf6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2240      	movs	r2, #64	; 0x40
 8006be8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2201      	movs	r2, #1
 8006bee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e016      	b.n	8006c24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 fa48 	bl	8007094 <DMA_CalcBaseAndBitshift>
 8006c04:	4603      	mov	r3, r0
 8006c06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c0c:	223f      	movs	r2, #63	; 0x3f
 8006c0e:	409a      	lsls	r2, r3
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006c22:	2300      	movs	r3, #0
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3718      	adds	r7, #24
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	f010803f 	.word	0xf010803f

08006c30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b086      	sub	sp, #24
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	60f8      	str	r0, [r7, #12]
 8006c38:	60b9      	str	r1, [r7, #8]
 8006c3a:	607a      	str	r2, [r7, #4]
 8006c3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c46:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d101      	bne.n	8006c56 <HAL_DMA_Start_IT+0x26>
 8006c52:	2302      	movs	r3, #2
 8006c54:	e040      	b.n	8006cd8 <HAL_DMA_Start_IT+0xa8>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d12f      	bne.n	8006cca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2202      	movs	r2, #2
 8006c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2200      	movs	r2, #0
 8006c76:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	68b9      	ldr	r1, [r7, #8]
 8006c7e:	68f8      	ldr	r0, [r7, #12]
 8006c80:	f000 f9da 	bl	8007038 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c88:	223f      	movs	r2, #63	; 0x3f
 8006c8a:	409a      	lsls	r2, r3
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f042 0216 	orr.w	r2, r2, #22
 8006c9e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d007      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f042 0208 	orr.w	r2, r2, #8
 8006cb6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f042 0201 	orr.w	r2, r2, #1
 8006cc6:	601a      	str	r2, [r3, #0]
 8006cc8:	e005      	b.n	8006cd6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006cd2:	2302      	movs	r3, #2
 8006cd4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3718      	adds	r7, #24
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}

08006ce0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	d004      	beq.n	8006cfe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2280      	movs	r2, #128	; 0x80
 8006cf8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e00c      	b.n	8006d18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2205      	movs	r2, #5
 8006d02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f022 0201 	bic.w	r2, r2, #1
 8006d14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	370c      	adds	r7, #12
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b086      	sub	sp, #24
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006d30:	4b92      	ldr	r3, [pc, #584]	; (8006f7c <HAL_DMA_IRQHandler+0x258>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a92      	ldr	r2, [pc, #584]	; (8006f80 <HAL_DMA_IRQHandler+0x25c>)
 8006d36:	fba2 2303 	umull	r2, r3, r2, r3
 8006d3a:	0a9b      	lsrs	r3, r3, #10
 8006d3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d4e:	2208      	movs	r2, #8
 8006d50:	409a      	lsls	r2, r3
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	4013      	ands	r3, r2
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d01a      	beq.n	8006d90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0304 	and.w	r3, r3, #4
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d013      	beq.n	8006d90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0204 	bic.w	r2, r2, #4
 8006d76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d7c:	2208      	movs	r2, #8
 8006d7e:	409a      	lsls	r2, r3
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d88:	f043 0201 	orr.w	r2, r3, #1
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d94:	2201      	movs	r2, #1
 8006d96:	409a      	lsls	r2, r3
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d012      	beq.n	8006dc6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d00b      	beq.n	8006dc6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006db2:	2201      	movs	r2, #1
 8006db4:	409a      	lsls	r2, r3
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dbe:	f043 0202 	orr.w	r2, r3, #2
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006dca:	2204      	movs	r2, #4
 8006dcc:	409a      	lsls	r2, r3
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d012      	beq.n	8006dfc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 0302 	and.w	r3, r3, #2
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d00b      	beq.n	8006dfc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006de8:	2204      	movs	r2, #4
 8006dea:	409a      	lsls	r2, r3
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006df4:	f043 0204 	orr.w	r2, r3, #4
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e00:	2210      	movs	r2, #16
 8006e02:	409a      	lsls	r2, r3
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	4013      	ands	r3, r2
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d043      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0308 	and.w	r3, r3, #8
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d03c      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e1e:	2210      	movs	r2, #16
 8006e20:	409a      	lsls	r2, r3
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d018      	beq.n	8006e66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d108      	bne.n	8006e54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d024      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	4798      	blx	r3
 8006e52:	e01f      	b.n	8006e94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d01b      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	4798      	blx	r3
 8006e64:	e016      	b.n	8006e94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d107      	bne.n	8006e84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f022 0208 	bic.w	r2, r2, #8
 8006e82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d003      	beq.n	8006e94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e98:	2220      	movs	r2, #32
 8006e9a:	409a      	lsls	r2, r3
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f000 808e 	beq.w	8006fc2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0310 	and.w	r3, r3, #16
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f000 8086 	beq.w	8006fc2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eba:	2220      	movs	r2, #32
 8006ebc:	409a      	lsls	r2, r3
 8006ebe:	693b      	ldr	r3, [r7, #16]
 8006ec0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	2b05      	cmp	r3, #5
 8006ecc:	d136      	bne.n	8006f3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f022 0216 	bic.w	r2, r2, #22
 8006edc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	695a      	ldr	r2, [r3, #20]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006eec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d103      	bne.n	8006efe <HAL_DMA_IRQHandler+0x1da>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d007      	beq.n	8006f0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 0208 	bic.w	r2, r2, #8
 8006f0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f12:	223f      	movs	r2, #63	; 0x3f
 8006f14:	409a      	lsls	r2, r3
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2201      	movs	r2, #1
 8006f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d07d      	beq.n	800702e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	4798      	blx	r3
        }
        return;
 8006f3a:	e078      	b.n	800702e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d01c      	beq.n	8006f84 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d108      	bne.n	8006f6a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d030      	beq.n	8006fc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	4798      	blx	r3
 8006f68:	e02b      	b.n	8006fc2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d027      	beq.n	8006fc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	4798      	blx	r3
 8006f7a:	e022      	b.n	8006fc2 <HAL_DMA_IRQHandler+0x29e>
 8006f7c:	20000008 	.word	0x20000008
 8006f80:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d10f      	bne.n	8006fb2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f022 0210 	bic.w	r2, r2, #16
 8006fa0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2201      	movs	r2, #1
 8006fae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d003      	beq.n	8006fc2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d032      	beq.n	8007030 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d022      	beq.n	800701c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2205      	movs	r2, #5
 8006fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f022 0201 	bic.w	r2, r2, #1
 8006fec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	3301      	adds	r3, #1
 8006ff2:	60bb      	str	r3, [r7, #8]
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d307      	bcc.n	800700a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0301 	and.w	r3, r3, #1
 8007004:	2b00      	cmp	r3, #0
 8007006:	d1f2      	bne.n	8006fee <HAL_DMA_IRQHandler+0x2ca>
 8007008:	e000      	b.n	800700c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800700a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007020:	2b00      	cmp	r3, #0
 8007022:	d005      	beq.n	8007030 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	4798      	blx	r3
 800702c:	e000      	b.n	8007030 <HAL_DMA_IRQHandler+0x30c>
        return;
 800702e:	bf00      	nop
    }
  }
}
 8007030:	3718      	adds	r7, #24
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop

08007038 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	607a      	str	r2, [r7, #4]
 8007044:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007054:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	683a      	ldr	r2, [r7, #0]
 800705c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	2b40      	cmp	r3, #64	; 0x40
 8007064:	d108      	bne.n	8007078 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007076:	e007      	b.n	8007088 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	60da      	str	r2, [r3, #12]
}
 8007088:	bf00      	nop
 800708a:	3714      	adds	r7, #20
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007094:	b480      	push	{r7}
 8007096:	b085      	sub	sp, #20
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	3b10      	subs	r3, #16
 80070a4:	4a14      	ldr	r2, [pc, #80]	; (80070f8 <DMA_CalcBaseAndBitshift+0x64>)
 80070a6:	fba2 2303 	umull	r2, r3, r2, r3
 80070aa:	091b      	lsrs	r3, r3, #4
 80070ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80070ae:	4a13      	ldr	r2, [pc, #76]	; (80070fc <DMA_CalcBaseAndBitshift+0x68>)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	4413      	add	r3, r2
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	461a      	mov	r2, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2b03      	cmp	r3, #3
 80070c0:	d909      	bls.n	80070d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80070ca:	f023 0303 	bic.w	r3, r3, #3
 80070ce:	1d1a      	adds	r2, r3, #4
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	659a      	str	r2, [r3, #88]	; 0x58
 80070d4:	e007      	b.n	80070e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80070de:	f023 0303 	bic.w	r3, r3, #3
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3714      	adds	r7, #20
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	aaaaaaab 	.word	0xaaaaaaab
 80070fc:	0802cf28 	.word	0x0802cf28

08007100 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007108:	2300      	movs	r3, #0
 800710a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007110:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d11f      	bne.n	800715a <DMA_CheckFifoParam+0x5a>
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	2b03      	cmp	r3, #3
 800711e:	d856      	bhi.n	80071ce <DMA_CheckFifoParam+0xce>
 8007120:	a201      	add	r2, pc, #4	; (adr r2, 8007128 <DMA_CheckFifoParam+0x28>)
 8007122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007126:	bf00      	nop
 8007128:	08007139 	.word	0x08007139
 800712c:	0800714b 	.word	0x0800714b
 8007130:	08007139 	.word	0x08007139
 8007134:	080071cf 	.word	0x080071cf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800713c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d046      	beq.n	80071d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007148:	e043      	b.n	80071d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800714e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007152:	d140      	bne.n	80071d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007158:	e03d      	b.n	80071d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007162:	d121      	bne.n	80071a8 <DMA_CheckFifoParam+0xa8>
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	2b03      	cmp	r3, #3
 8007168:	d837      	bhi.n	80071da <DMA_CheckFifoParam+0xda>
 800716a:	a201      	add	r2, pc, #4	; (adr r2, 8007170 <DMA_CheckFifoParam+0x70>)
 800716c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007170:	08007181 	.word	0x08007181
 8007174:	08007187 	.word	0x08007187
 8007178:	08007181 	.word	0x08007181
 800717c:	08007199 	.word	0x08007199
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	73fb      	strb	r3, [r7, #15]
      break;
 8007184:	e030      	b.n	80071e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800718a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800718e:	2b00      	cmp	r3, #0
 8007190:	d025      	beq.n	80071de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007196:	e022      	b.n	80071de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800719c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80071a0:	d11f      	bne.n	80071e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80071a6:	e01c      	b.n	80071e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d903      	bls.n	80071b6 <DMA_CheckFifoParam+0xb6>
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2b03      	cmp	r3, #3
 80071b2:	d003      	beq.n	80071bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80071b4:	e018      	b.n	80071e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	73fb      	strb	r3, [r7, #15]
      break;
 80071ba:	e015      	b.n	80071e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00e      	beq.n	80071e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	73fb      	strb	r3, [r7, #15]
      break;
 80071cc:	e00b      	b.n	80071e6 <DMA_CheckFifoParam+0xe6>
      break;
 80071ce:	bf00      	nop
 80071d0:	e00a      	b.n	80071e8 <DMA_CheckFifoParam+0xe8>
      break;
 80071d2:	bf00      	nop
 80071d4:	e008      	b.n	80071e8 <DMA_CheckFifoParam+0xe8>
      break;
 80071d6:	bf00      	nop
 80071d8:	e006      	b.n	80071e8 <DMA_CheckFifoParam+0xe8>
      break;
 80071da:	bf00      	nop
 80071dc:	e004      	b.n	80071e8 <DMA_CheckFifoParam+0xe8>
      break;
 80071de:	bf00      	nop
 80071e0:	e002      	b.n	80071e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80071e2:	bf00      	nop
 80071e4:	e000      	b.n	80071e8 <DMA_CheckFifoParam+0xe8>
      break;
 80071e6:	bf00      	nop
    }
  } 
  
  return status; 
 80071e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3714      	adds	r7, #20
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop

080071f8 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b088      	sub	sp, #32
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8007200:	2300      	movs	r3, #0
 8007202:	61fb      	str	r3, [r7, #28]
 8007204:	2300      	movs	r3, #0
 8007206:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8007208:	4baa      	ldr	r3, [pc, #680]	; (80074b4 <HAL_ETH_Init+0x2bc>)
 800720a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 800720c:	2300      	movs	r3, #0
 800720e:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8007210:	2300      	movs	r3, #0
 8007212:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d101      	bne.n	800721e <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e183      	b.n	8007526 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b00      	cmp	r3, #0
 8007228:	d106      	bne.n	8007238 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f005 fe98 	bl	800cf68 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007238:	2300      	movs	r3, #0
 800723a:	60bb      	str	r3, [r7, #8]
 800723c:	4b9e      	ldr	r3, [pc, #632]	; (80074b8 <HAL_ETH_Init+0x2c0>)
 800723e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007240:	4a9d      	ldr	r2, [pc, #628]	; (80074b8 <HAL_ETH_Init+0x2c0>)
 8007242:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007246:	6453      	str	r3, [r2, #68]	; 0x44
 8007248:	4b9b      	ldr	r3, [pc, #620]	; (80074b8 <HAL_ETH_Init+0x2c0>)
 800724a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800724c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007250:	60bb      	str	r3, [r7, #8]
 8007252:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8007254:	4b99      	ldr	r3, [pc, #612]	; (80074bc <HAL_ETH_Init+0x2c4>)
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	4a98      	ldr	r2, [pc, #608]	; (80074bc <HAL_ETH_Init+0x2c4>)
 800725a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800725e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8007260:	4b96      	ldr	r3, [pc, #600]	; (80074bc <HAL_ETH_Init+0x2c4>)
 8007262:	685a      	ldr	r2, [r3, #4]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a1b      	ldr	r3, [r3, #32]
 8007268:	4994      	ldr	r1, [pc, #592]	; (80074bc <HAL_ETH_Init+0x2c4>)
 800726a:	4313      	orrs	r3, r2
 800726c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f042 0201 	orr.w	r2, r2, #1
 8007280:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007284:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8007286:	f7ff fb13 	bl	80068b0 <HAL_GetTick>
 800728a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800728c:	e011      	b.n	80072b2 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800728e:	f7ff fb0f 	bl	80068b0 <HAL_GetTick>
 8007292:	4602      	mov	r2, r0
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800729c:	d909      	bls.n	80072b2 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2203      	movs	r2, #3
 80072a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e139      	b.n	8007526 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0301 	and.w	r3, r3, #1
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1e4      	bne.n	800728e <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	f023 031c 	bic.w	r3, r3, #28
 80072d2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80072d4:	f002 ff70 	bl	800a1b8 <HAL_RCC_GetHCLKFreq>
 80072d8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	4a78      	ldr	r2, [pc, #480]	; (80074c0 <HAL_ETH_Init+0x2c8>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d908      	bls.n	80072f4 <HAL_ETH_Init+0xfc>
 80072e2:	69bb      	ldr	r3, [r7, #24]
 80072e4:	4a77      	ldr	r2, [pc, #476]	; (80074c4 <HAL_ETH_Init+0x2cc>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d804      	bhi.n	80072f4 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	f043 0308 	orr.w	r3, r3, #8
 80072f0:	61fb      	str	r3, [r7, #28]
 80072f2:	e027      	b.n	8007344 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80072f4:	69bb      	ldr	r3, [r7, #24]
 80072f6:	4a73      	ldr	r2, [pc, #460]	; (80074c4 <HAL_ETH_Init+0x2cc>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d908      	bls.n	800730e <HAL_ETH_Init+0x116>
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	4a6d      	ldr	r2, [pc, #436]	; (80074b4 <HAL_ETH_Init+0x2bc>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d204      	bcs.n	800730e <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	f043 030c 	orr.w	r3, r3, #12
 800730a:	61fb      	str	r3, [r7, #28]
 800730c:	e01a      	b.n	8007344 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	4a68      	ldr	r2, [pc, #416]	; (80074b4 <HAL_ETH_Init+0x2bc>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d303      	bcc.n	800731e <HAL_ETH_Init+0x126>
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	4a6b      	ldr	r2, [pc, #428]	; (80074c8 <HAL_ETH_Init+0x2d0>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d911      	bls.n	8007342 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	4a69      	ldr	r2, [pc, #420]	; (80074c8 <HAL_ETH_Init+0x2d0>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d908      	bls.n	8007338 <HAL_ETH_Init+0x140>
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	4a68      	ldr	r2, [pc, #416]	; (80074cc <HAL_ETH_Init+0x2d4>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d804      	bhi.n	8007338 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800732e:	69fb      	ldr	r3, [r7, #28]
 8007330:	f043 0304 	orr.w	r3, r3, #4
 8007334:	61fb      	str	r3, [r7, #28]
 8007336:	e005      	b.n	8007344 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	f043 0310 	orr.w	r3, r3, #16
 800733e:	61fb      	str	r3, [r7, #28]
 8007340:	e000      	b.n	8007344 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8007342:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	69fa      	ldr	r2, [r7, #28]
 800734a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800734c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007350:	2100      	movs	r1, #0
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 fc17 	bl	8007b86 <HAL_ETH_WritePHYRegister>
 8007358:	4603      	mov	r3, r0
 800735a:	2b00      	cmp	r3, #0
 800735c:	d00b      	beq.n	8007376 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8007362:	6939      	ldr	r1, [r7, #16]
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 fdcd 	bl	8007f04 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e0d7      	b.n	8007526 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8007376:	20ff      	movs	r0, #255	; 0xff
 8007378:	f7ff faa6 	bl	80068c8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	f000 80a5 	beq.w	80074d0 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8007386:	f7ff fa93 	bl	80068b0 <HAL_GetTick>
 800738a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800738c:	f107 030c 	add.w	r3, r7, #12
 8007390:	461a      	mov	r2, r3
 8007392:	2101      	movs	r1, #1
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f000 fb8e 	bl	8007ab6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800739a:	f7ff fa89 	bl	80068b0 <HAL_GetTick>
 800739e:	4602      	mov	r2, r0
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	1ad3      	subs	r3, r2, r3
 80073a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d90f      	bls.n	80073cc <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80073b0:	6939      	ldr	r1, [r7, #16]
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 fda6 	bl	8007f04 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	e0ac      	b.n	8007526 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f003 0304 	and.w	r3, r3, #4
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d0da      	beq.n	800738c <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80073d6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80073da:	2100      	movs	r1, #0
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 fbd2 	bl	8007b86 <HAL_ETH_WritePHYRegister>
 80073e2:	4603      	mov	r3, r0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d00b      	beq.n	8007400 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80073ec:	6939      	ldr	r1, [r7, #16]
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f000 fd88 	bl	8007f04 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80073fc:	2301      	movs	r3, #1
 80073fe:	e092      	b.n	8007526 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8007400:	f7ff fa56 	bl	80068b0 <HAL_GetTick>
 8007404:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8007406:	f107 030c 	add.w	r3, r7, #12
 800740a:	461a      	mov	r2, r3
 800740c:	2101      	movs	r1, #1
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 fb51 	bl	8007ab6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8007414:	f7ff fa4c 	bl	80068b0 <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007422:	4293      	cmp	r3, r2
 8007424:	d90f      	bls.n	8007446 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800742a:	6939      	ldr	r1, [r7, #16]
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 fd69 	bl	8007f04 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	e06f      	b.n	8007526 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f003 0320 	and.w	r3, r3, #32
 800744c:	2b00      	cmp	r3, #0
 800744e:	d0da      	beq.n	8007406 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8007450:	f107 030c 	add.w	r3, r7, #12
 8007454:	461a      	mov	r2, r3
 8007456:	211f      	movs	r1, #31
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 fb2c 	bl	8007ab6 <HAL_ETH_ReadPHYRegister>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d00b      	beq.n	800747c <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8007468:	6939      	ldr	r1, [r7, #16]
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 fd4a 	bl	8007f04 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8007478:	2301      	movs	r3, #1
 800747a:	e054      	b.n	8007526 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f003 0310 	and.w	r3, r3, #16
 8007482:	2b00      	cmp	r3, #0
 8007484:	d004      	beq.n	8007490 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800748c:	60da      	str	r2, [r3, #12]
 800748e:	e002      	b.n	8007496 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f003 0304 	and.w	r3, r3, #4
 800749c:	2b00      	cmp	r3, #0
 800749e:	d003      	beq.n	80074a8 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	609a      	str	r2, [r3, #8]
 80074a6:	e035      	b.n	8007514 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80074ae:	609a      	str	r2, [r3, #8]
 80074b0:	e030      	b.n	8007514 <HAL_ETH_Init+0x31c>
 80074b2:	bf00      	nop
 80074b4:	03938700 	.word	0x03938700
 80074b8:	40023800 	.word	0x40023800
 80074bc:	40013800 	.word	0x40013800
 80074c0:	01312cff 	.word	0x01312cff
 80074c4:	02160ebf 	.word	0x02160ebf
 80074c8:	05f5e0ff 	.word	0x05f5e0ff
 80074cc:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	68db      	ldr	r3, [r3, #12]
 80074d4:	08db      	lsrs	r3, r3, #3
 80074d6:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	085b      	lsrs	r3, r3, #1
 80074de:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80074e0:	4313      	orrs	r3, r2
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	461a      	mov	r2, r3
 80074e6:	2100      	movs	r1, #0
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 fb4c 	bl	8007b86 <HAL_ETH_WritePHYRegister>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00b      	beq.n	800750c <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80074f8:	6939      	ldr	r1, [r7, #16]
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 fd02 	bl	8007f04 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	e00c      	b.n	8007526 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800750c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8007510:	f7ff f9da 	bl	80068c8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8007514:	6939      	ldr	r1, [r7, #16]
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f000 fcf4 	bl	8007f04 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2201      	movs	r2, #1
 8007520:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3720      	adds	r7, #32
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop

08007530 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8007530:	b480      	push	{r7}
 8007532:	b087      	sub	sp, #28
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	607a      	str	r2, [r7, #4]
 800753c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800753e:	2300      	movs	r3, #0
 8007540:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007548:	2b01      	cmp	r3, #1
 800754a:	d101      	bne.n	8007550 <HAL_ETH_DMATxDescListInit+0x20>
 800754c:	2302      	movs	r3, #2
 800754e:	e052      	b.n	80075f6 <HAL_ETH_DMATxDescListInit+0xc6>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2202      	movs	r2, #2
 800755c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	68ba      	ldr	r2, [r7, #8]
 8007564:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8007566:	2300      	movs	r3, #0
 8007568:	617b      	str	r3, [r7, #20]
 800756a:	e030      	b.n	80075ce <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	015b      	lsls	r3, r3, #5
 8007570:	68ba      	ldr	r2, [r7, #8]
 8007572:	4413      	add	r3, r2
 8007574:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800757c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8007584:	fb02 f303 	mul.w	r3, r2, r3
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	4413      	add	r3, r2
 800758c:	461a      	mov	r2, r3
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	69db      	ldr	r3, [r3, #28]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d105      	bne.n	80075a6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	3b01      	subs	r3, #1
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d208      	bcs.n	80075c2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	3301      	adds	r3, #1
 80075b4:	015b      	lsls	r3, r3, #5
 80075b6:	68ba      	ldr	r2, [r7, #8]
 80075b8:	4413      	add	r3, r2
 80075ba:	461a      	mov	r2, r3
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	60da      	str	r2, [r3, #12]
 80075c0:	e002      	b.n	80075c8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80075c2:	68ba      	ldr	r2, [r7, #8]
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	3301      	adds	r3, #1
 80075cc:	617b      	str	r3, [r7, #20]
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d3ca      	bcc.n	800756c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68ba      	ldr	r2, [r7, #8]
 80075dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80075e0:	3310      	adds	r3, #16
 80075e2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	371c      	adds	r7, #28
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8007602:	b480      	push	{r7}
 8007604:	b087      	sub	sp, #28
 8007606:	af00      	add	r7, sp, #0
 8007608:	60f8      	str	r0, [r7, #12]
 800760a:	60b9      	str	r1, [r7, #8]
 800760c:	607a      	str	r2, [r7, #4]
 800760e:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8007610:	2300      	movs	r3, #0
 8007612:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800761a:	2b01      	cmp	r3, #1
 800761c:	d101      	bne.n	8007622 <HAL_ETH_DMARxDescListInit+0x20>
 800761e:	2302      	movs	r3, #2
 8007620:	e056      	b.n	80076d0 <HAL_ETH_DMARxDescListInit+0xce>
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2201      	movs	r2, #1
 8007626:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2202      	movs	r2, #2
 800762e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	68ba      	ldr	r2, [r7, #8]
 8007636:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8007638:	2300      	movs	r3, #0
 800763a:	617b      	str	r3, [r7, #20]
 800763c:	e034      	b.n	80076a8 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	015b      	lsls	r3, r3, #5
 8007642:	68ba      	ldr	r2, [r7, #8]
 8007644:	4413      	add	r3, r2
 8007646:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800764e:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8007656:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800765e:	fb02 f303 	mul.w	r3, r2, r3
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	4413      	add	r3, r2
 8007666:	461a      	mov	r2, r3
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	699b      	ldr	r3, [r3, #24]
 8007670:	2b01      	cmp	r3, #1
 8007672:	d105      	bne.n	8007680 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	3b01      	subs	r3, #1
 8007684:	697a      	ldr	r2, [r7, #20]
 8007686:	429a      	cmp	r2, r3
 8007688:	d208      	bcs.n	800769c <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	3301      	adds	r3, #1
 800768e:	015b      	lsls	r3, r3, #5
 8007690:	68ba      	ldr	r2, [r7, #8]
 8007692:	4413      	add	r3, r2
 8007694:	461a      	mov	r2, r3
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	60da      	str	r2, [r3, #12]
 800769a:	e002      	b.n	80076a2 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	3301      	adds	r3, #1
 80076a6:	617b      	str	r3, [r7, #20]
 80076a8:	697a      	ldr	r2, [r7, #20]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d3c6      	bcc.n	800763e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68ba      	ldr	r2, [r7, #8]
 80076b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076ba:	330c      	adds	r3, #12
 80076bc:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	371c      	adds	r7, #28
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80076dc:	b480      	push	{r7}
 80076de:	b087      	sub	sp, #28
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
 80076e4:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80076e6:	2300      	movs	r3, #0
 80076e8:	617b      	str	r3, [r7, #20]
 80076ea:	2300      	movs	r3, #0
 80076ec:	60fb      	str	r3, [r7, #12]
 80076ee:	2300      	movs	r3, #0
 80076f0:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d101      	bne.n	8007700 <HAL_ETH_TransmitFrame+0x24>
 80076fc:	2302      	movs	r3, #2
 80076fe:	e0cd      	b.n	800789c <HAL_ETH_TransmitFrame+0x1c0>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2202      	movs	r2, #2
 800770c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d109      	bne.n	800772a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2201      	movs	r2, #1
 800771a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8007726:	2301      	movs	r3, #1
 8007728:	e0b8      	b.n	800789c <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	da09      	bge.n	8007748 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2212      	movs	r2, #18
 8007738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	e0a9      	b.n	800789c <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800774e:	4293      	cmp	r3, r2
 8007750:	d915      	bls.n	800777e <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	4a54      	ldr	r2, [pc, #336]	; (80078a8 <HAL_ETH_TransmitFrame+0x1cc>)
 8007756:	fba2 2303 	umull	r2, r3, r2, r3
 800775a:	0a9b      	lsrs	r3, r3, #10
 800775c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800775e:	683a      	ldr	r2, [r7, #0]
 8007760:	4b51      	ldr	r3, [pc, #324]	; (80078a8 <HAL_ETH_TransmitFrame+0x1cc>)
 8007762:	fba3 1302 	umull	r1, r3, r3, r2
 8007766:	0a9b      	lsrs	r3, r3, #10
 8007768:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800776c:	fb01 f303 	mul.w	r3, r1, r3
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d005      	beq.n	8007782 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	3301      	adds	r3, #1
 800777a:	617b      	str	r3, [r7, #20]
 800777c:	e001      	b.n	8007782 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 800777e:	2301      	movs	r3, #1
 8007780:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	2b01      	cmp	r3, #1
 8007786:	d11c      	bne.n	80077c2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007792:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8007796:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779c:	683a      	ldr	r2, [r7, #0]
 800779e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80077a2:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ae:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80077b2:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	461a      	mov	r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	62da      	str	r2, [r3, #44]	; 0x2c
 80077c0:	e04b      	b.n	800785a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 80077c2:	2300      	movs	r3, #0
 80077c4:	613b      	str	r3, [r7, #16]
 80077c6:	e044      	b.n	8007852 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077d2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80077d6:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d107      	bne.n	80077ee <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80077ec:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80077f6:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	3b01      	subs	r3, #1
 80077fc:	693a      	ldr	r2, [r7, #16]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d116      	bne.n	8007830 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800780c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007810:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	4a25      	ldr	r2, [pc, #148]	; (80078ac <HAL_ETH_TransmitFrame+0x1d0>)
 8007816:	fb02 f203 	mul.w	r2, r2, r3
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	4413      	add	r3, r2
 800781e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8007822:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800782e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800783a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800783e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	461a      	mov	r2, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	3301      	adds	r3, #1
 8007850:	613b      	str	r3, [r7, #16]
 8007852:	693a      	ldr	r2, [r7, #16]
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	429a      	cmp	r2, r3
 8007858:	d3b6      	bcc.n	80077c8 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007862:	3314      	adds	r3, #20
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f003 0304 	and.w	r3, r3, #4
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00d      	beq.n	800788a <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007876:	3314      	adds	r3, #20
 8007878:	2204      	movs	r2, #4
 800787a:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007884:	3304      	adds	r3, #4
 8007886:	2200      	movs	r2, #0
 8007888:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2201      	movs	r2, #1
 800788e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	371c      	adds	r7, #28
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr
 80078a8:	ac02b00b 	.word	0xac02b00b
 80078ac:	fffffa0c 	.word	0xfffffa0c

080078b0 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b085      	sub	sp, #20
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 80078b8:	2300      	movs	r3, #0
 80078ba:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d101      	bne.n	80078ca <HAL_ETH_GetReceivedFrame_IT+0x1a>
 80078c6:	2302      	movs	r3, #2
 80078c8:	e074      	b.n	80079b4 <HAL_ETH_GetReceivedFrame_IT+0x104>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2201      	movs	r2, #1
 80078ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2202      	movs	r2, #2
 80078d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80078da:	e05a      	b.n	8007992 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	3301      	adds	r3, #1
 80078e0:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078f0:	d10d      	bne.n	800790e <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	461a      	mov	r2, r3
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	629a      	str	r2, [r3, #40]	; 0x28
 800790c:	e041      	b.n	8007992 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007918:	2b00      	cmp	r3, #0
 800791a:	d10b      	bne.n	8007934 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007920:	1c5a      	adds	r2, r3, #1
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	461a      	mov	r2, r3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	629a      	str	r2, [r3, #40]	; 0x28
 8007932:	e02e      	b.n	8007992 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007940:	1c5a      	adds	r2, r3, #1
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800794a:	2b01      	cmp	r3, #1
 800794c:	d103      	bne.n	8007956 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	0c1b      	lsrs	r3, r3, #16
 800795e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8007962:	1f1a      	subs	r2, r3, #4
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796c:	689a      	ldr	r2, [r3, #8]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	461a      	mov	r2, r3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2201      	movs	r2, #1
 8007982:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800798e:	2300      	movs	r3, #0
 8007990:	e010      	b.n	80079b4 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	2b00      	cmp	r3, #0
 800799a:	db02      	blt.n	80079a2 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	2b03      	cmp	r3, #3
 80079a0:	d99c      	bls.n	80078dc <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80079b2:	2301      	movs	r3, #1
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3714      	adds	r7, #20
 80079b8:	46bd      	mov	sp, r7
 80079ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079be:	4770      	bx	lr

080079c0 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b082      	sub	sp, #8
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079d0:	3314      	adds	r3, #20
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d8:	2b40      	cmp	r3, #64	; 0x40
 80079da:	d112      	bne.n	8007a02 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f005 fb91 	bl	800d104 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80079ea:	3314      	adds	r3, #20
 80079ec:	2240      	movs	r2, #64	; 0x40
 80079ee:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2200      	movs	r2, #0
 80079fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a00:	e01b      	b.n	8007a3a <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a0a:	3314      	adds	r3, #20
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f003 0301 	and.w	r3, r3, #1
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d111      	bne.n	8007a3a <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 f839 	bl	8007a8e <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a24:	3314      	adds	r3, #20
 8007a26:	2201      	movs	r2, #1
 8007a28:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2200      	movs	r2, #0
 8007a36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a42:	3314      	adds	r3, #20
 8007a44:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007a48:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a52:	3314      	adds	r3, #20
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007a5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a5e:	d112      	bne.n	8007a86 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f000 f81e 	bl	8007aa2 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a6e:	3314      	adds	r3, #20
 8007a70:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007a74:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8007a86:	bf00      	nop
 8007a88:	3708      	adds	r7, #8
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b083      	sub	sp, #12
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8007a96:	bf00      	nop
 8007a98:	370c      	adds	r7, #12
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr

08007aa2 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b083      	sub	sp, #12
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8007aaa:	bf00      	nop
 8007aac:	370c      	adds	r7, #12
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab4:	4770      	bx	lr

08007ab6 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8007ab6:	b580      	push	{r7, lr}
 8007ab8:	b086      	sub	sp, #24
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	60f8      	str	r0, [r7, #12]
 8007abe:	460b      	mov	r3, r1
 8007ac0:	607a      	str	r2, [r7, #4]
 8007ac2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	2b82      	cmp	r3, #130	; 0x82
 8007ad6:	d101      	bne.n	8007adc <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8007ad8:	2302      	movs	r3, #2
 8007ada:	e050      	b.n	8007b7e <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2282      	movs	r2, #130	; 0x82
 8007ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	f003 031c 	and.w	r3, r3, #28
 8007af2:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	8a1b      	ldrh	r3, [r3, #16]
 8007af8:	02db      	lsls	r3, r3, #11
 8007afa:	b29b      	uxth	r3, r3
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8007b02:	897b      	ldrh	r3, [r7, #10]
 8007b04:	019b      	lsls	r3, r3, #6
 8007b06:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8007b0a:	697a      	ldr	r2, [r7, #20]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	f023 0302 	bic.w	r3, r3, #2
 8007b16:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f043 0301 	orr.w	r3, r3, #1
 8007b1e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	697a      	ldr	r2, [r7, #20]
 8007b26:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8007b28:	f7fe fec2 	bl	80068b0 <HAL_GetTick>
 8007b2c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007b2e:	e015      	b.n	8007b5c <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8007b30:	f7fe febe 	bl	80068b0 <HAL_GetTick>
 8007b34:	4602      	mov	r2, r0
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b3e:	d309      	bcc.n	8007b54 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8007b50:	2303      	movs	r3, #3
 8007b52:	e014      	b.n	8007b7e <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	f003 0301 	and.w	r3, r3, #1
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d1e4      	bne.n	8007b30 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	695b      	ldr	r3, [r3, #20]
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	461a      	mov	r2, r3
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8007b7c:	2300      	movs	r3, #0
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3718      	adds	r7, #24
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}

08007b86 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8007b86:	b580      	push	{r7, lr}
 8007b88:	b086      	sub	sp, #24
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	60f8      	str	r0, [r7, #12]
 8007b8e:	460b      	mov	r3, r1
 8007b90:	607a      	str	r2, [r7, #4]
 8007b92:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8007b94:	2300      	movs	r3, #0
 8007b96:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	2b42      	cmp	r3, #66	; 0x42
 8007ba6:	d101      	bne.n	8007bac <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8007ba8:	2302      	movs	r3, #2
 8007baa:	e04e      	b.n	8007c4a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2242      	movs	r2, #66	; 0x42
 8007bb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	f003 031c 	and.w	r3, r3, #28
 8007bc2:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	8a1b      	ldrh	r3, [r3, #16]
 8007bc8:	02db      	lsls	r3, r3, #11
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8007bd2:	897b      	ldrh	r3, [r7, #10]
 8007bd4:	019b      	lsls	r3, r3, #6
 8007bd6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8007bda:	697a      	ldr	r2, [r7, #20]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	f043 0302 	orr.w	r3, r3, #2
 8007be6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	f043 0301 	orr.w	r3, r3, #1
 8007bee:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	b29a      	uxth	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	697a      	ldr	r2, [r7, #20]
 8007c00:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8007c02:	f7fe fe55 	bl	80068b0 <HAL_GetTick>
 8007c06:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007c08:	e015      	b.n	8007c36 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8007c0a:	f7fe fe51 	bl	80068b0 <HAL_GetTick>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	1ad3      	subs	r3, r2, r3
 8007c14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c18:	d309      	bcc.n	8007c2e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8007c2a:	2303      	movs	r3, #3
 8007c2c:	e00d      	b.n	8007c4a <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	f003 0301 	and.w	r3, r3, #1
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1e4      	bne.n	8007c0a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3718      	adds	r7, #24
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}

08007c52 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8007c52:	b580      	push	{r7, lr}
 8007c54:	b082      	sub	sp, #8
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d101      	bne.n	8007c68 <HAL_ETH_Start+0x16>
 8007c64:	2302      	movs	r3, #2
 8007c66:	e01f      	b.n	8007ca8 <HAL_ETH_Start+0x56>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2202      	movs	r2, #2
 8007c74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f000 fb45 	bl	8008308 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f000 fb7c 	bl	800837c <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 fc13 	bl	80084b0 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f000 fbb0 	bl	80083f0 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f000 fbdd 	bl	8008450 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2201      	movs	r2, #1
 8007c9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3708      	adds	r7, #8
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b082      	sub	sp, #8
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d101      	bne.n	8007cc6 <HAL_ETH_Stop+0x16>
 8007cc2:	2302      	movs	r3, #2
 8007cc4:	e01f      	b.n	8007d06 <HAL_ETH_Stop+0x56>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2202      	movs	r2, #2
 8007cd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f000 fba2 	bl	8008420 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 fbcf 	bl	8008480 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fb67 	bl	80083b6 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 fbe1 	bl	80084b0 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 fb27 	bl	8008342 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8007d04:	2300      	movs	r3, #0
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3708      	adds	r7, #8
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
	...

08007d10 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b084      	sub	sp, #16
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d101      	bne.n	8007d2c <HAL_ETH_ConfigMAC+0x1c>
 8007d28:	2302      	movs	r3, #2
 8007d2a:	e0e4      	b.n	8007ef6 <HAL_ETH_ConfigMAC+0x1e6>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2202      	movs	r2, #2
 8007d38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	f000 80b1 	beq.w	8007ea6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	4b6c      	ldr	r3, [pc, #432]	; (8007f00 <HAL_ETH_ConfigMAC+0x1f0>)
 8007d50:	4013      	ands	r3, r2
 8007d52:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8007d5c:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8007d62:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8007d68:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8007d6e:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8007d74:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8007d7a:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8007d80:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8007d86:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8007d8c:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8007d92:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8007d98:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8007d9e:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68fa      	ldr	r2, [r7, #12]
 8007dac:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007db6:	2001      	movs	r0, #1
 8007db8:	f7fe fd86 	bl	80068c8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007dcc:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8007dd2:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8007dd8:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8007dde:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8007de4:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8007dea:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8007df6:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8007df8:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e02:	2001      	movs	r0, #1
 8007e04:	f7fe fd60 	bl	80068c8 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	683a      	ldr	r2, [r7, #0]
 8007e16:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007e18:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	683a      	ldr	r2, [r7, #0]
 8007e20:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007e22:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	699b      	ldr	r3, [r3, #24]
 8007e2a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8007e2c:	68fa      	ldr	r2, [r7, #12]
 8007e2e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8007e32:	4013      	ands	r3, r2
 8007e34:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e3a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8007e40:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8007e46:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8007e4c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8007e52:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8007e58:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68fa      	ldr	r2, [r7, #12]
 8007e66:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	699b      	ldr	r3, [r3, #24]
 8007e6e:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e70:	2001      	movs	r0, #1
 8007e72:	f7fe fd29 	bl	80068c8 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68fa      	ldr	r2, [r7, #12]
 8007e7c:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	430a      	orrs	r2, r1
 8007e8c:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	69db      	ldr	r3, [r3, #28]
 8007e94:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8007e96:	2001      	movs	r0, #1
 8007e98:	f7fe fd16 	bl	80068c8 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	61da      	str	r2, [r3, #28]
 8007ea4:	e01e      	b.n	8007ee4 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8007eb4:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	689a      	ldr	r2, [r3, #8]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	68db      	ldr	r3, [r3, #12]
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	68fa      	ldr	r2, [r7, #12]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8007ed6:	2001      	movs	r0, #1
 8007ed8:	f7fe fcf6 	bl	80068c8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8007ef4:	2300      	movs	r3, #0
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3710      	adds	r7, #16
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
 8007efe:	bf00      	nop
 8007f00:	ff20810f 	.word	0xff20810f

08007f04 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b0b0      	sub	sp, #192	; 0xc0
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d007      	beq.n	8007f2a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f20:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007f28:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8007f32:	2300      	movs	r3, #0
 8007f34:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8007f36:	2300      	movs	r3, #0
 8007f38:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	69db      	ldr	r3, [r3, #28]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d103      	bne.n	8007f52 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8007f4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f4e:	663b      	str	r3, [r7, #96]	; 0x60
 8007f50:	e001      	b.n	8007f56 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8007f52:	2300      	movs	r3, #0
 8007f54:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8007f56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f5a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007f60:	2300      	movs	r3, #0
 8007f62:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8007f64:	2300      	movs	r3, #0
 8007f66:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8007f70:	2340      	movs	r3, #64	; 0x40
 8007f72:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8007f74:	2300      	movs	r3, #0
 8007f76:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8007f80:	2300      	movs	r3, #0
 8007f82:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8007f86:	2300      	movs	r3, #0
 8007f88:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8007f92:	2300      	movs	r3, #0
 8007f94:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8007fa4:	2380      	movs	r3, #128	; 0x80
 8007fa6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007faa:	2300      	movs	r3, #0
 8007fac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8007fd8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007fdc:	4bac      	ldr	r3, [pc, #688]	; (8008290 <ETH_MACDMAConfig+0x38c>)
 8007fde:	4013      	ands	r3, r2
 8007fe0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8007fe4:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8007fe6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8007fe8:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8007fea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8007fec:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8007fee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8007ff0:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8007ff6:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8007ff8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8007ffa:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8007ffc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8007ffe:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8008004:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8008006:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8008008:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800800a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800800c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800800e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8008010:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8008012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8008014:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8008016:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8008018:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 800801a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800801e:	4313      	orrs	r3, r2
 8008020:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800802c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8008038:	2001      	movs	r0, #1
 800803a:	f7fe fc45 	bl	80068c8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008046:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8008048:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800804a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800804c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800804e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8008050:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8008052:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8008056:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8008058:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 800805c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800805e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8008062:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8008064:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8008068:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800806c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8008074:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8008076:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8008082:	2001      	movs	r0, #1
 8008084:	f7fe fc20 	bl	80068c8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008090:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800809a:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80080a4:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	699b      	ldr	r3, [r3, #24]
 80080ac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80080b0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80080b4:	f64f 7341 	movw	r3, #65345	; 0xff41
 80080b8:	4013      	ands	r3, r2
 80080ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80080be:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80080c2:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80080c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80080c8:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80080ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 80080ce:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 80080d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 80080d4:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80080d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 80080da:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 80080dc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 80080e0:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 80080e2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80080e6:	4313      	orrs	r3, r2
 80080e8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80080f4:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	699b      	ldr	r3, [r3, #24]
 80080fc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8008100:	2001      	movs	r0, #1
 8008102:	f7fe fbe1 	bl	80068c8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800810e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8008110:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8008114:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	430a      	orrs	r2, r1
 800811e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	69db      	ldr	r3, [r3, #28]
 8008126:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800812a:	2001      	movs	r0, #1
 800812c:	f7fe fbcc 	bl	80068c8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008138:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800813a:	2300      	movs	r3, #0
 800813c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800813e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008142:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8008144:	2300      	movs	r3, #0
 8008146:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8008148:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800814c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800814e:	2300      	movs	r3, #0
 8008150:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8008152:	2300      	movs	r3, #0
 8008154:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8008156:	2300      	movs	r3, #0
 8008158:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800815a:	2300      	movs	r3, #0
 800815c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800815e:	2304      	movs	r3, #4
 8008160:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8008162:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008166:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8008168:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800816c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800816e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008172:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8008174:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008178:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800817a:	2380      	movs	r3, #128	; 0x80
 800817c:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 800817e:	2300      	movs	r3, #0
 8008180:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8008182:	2300      	movs	r3, #0
 8008184:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800818e:	3318      	adds	r3, #24
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8008196:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800819a:	4b3e      	ldr	r3, [pc, #248]	; (8008294 <ETH_MACDMAConfig+0x390>)
 800819c:	4013      	ands	r3, r2
 800819e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80081a2:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80081a4:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80081a6:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80081a8:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80081aa:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80081ac:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80081ae:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80081b0:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80081b2:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80081b4:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80081b6:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80081b8:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80081ba:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80081bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80081be:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80081c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 80081c2:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80081c4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80081c8:	4313      	orrs	r3, r2
 80081ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081d6:	3318      	adds	r3, #24
 80081d8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80081dc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081e6:	3318      	adds	r3, #24
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80081ee:	2001      	movs	r0, #1
 80081f0:	f7fe fb6a 	bl	80068c8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081fc:	3318      	adds	r3, #24
 80081fe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8008202:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8008204:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8008206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8008208:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800820a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800820c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800820e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8008210:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8008212:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8008214:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8008216:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008218:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800821a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800821c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 800821e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008228:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800822c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800823c:	2001      	movs	r0, #1
 800823e:	f7fe fb43 	bl	80068c8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800824a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800824e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	699b      	ldr	r3, [r3, #24]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d10f      	bne.n	8008278 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008260:	331c      	adds	r3, #28
 8008262:	681a      	ldr	r2, [r3, #0]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800826c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008270:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008274:	331c      	adds	r3, #28
 8008276:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	695b      	ldr	r3, [r3, #20]
 800827c:	461a      	mov	r2, r3
 800827e:	2100      	movs	r1, #0
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 f809 	bl	8008298 <ETH_MACAddressConfig>
}
 8008286:	bf00      	nop
 8008288:	37c0      	adds	r7, #192	; 0xc0
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}
 800828e:	bf00      	nop
 8008290:	ff20810f 	.word	0xff20810f
 8008294:	f8de3f23 	.word	0xf8de3f23

08008298 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8008298:	b480      	push	{r7}
 800829a:	b087      	sub	sp, #28
 800829c:	af00      	add	r7, sp, #0
 800829e:	60f8      	str	r0, [r7, #12]
 80082a0:	60b9      	str	r1, [r7, #8]
 80082a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	3305      	adds	r3, #5
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	021b      	lsls	r3, r3, #8
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	3204      	adds	r2, #4
 80082b0:	7812      	ldrb	r2, [r2, #0]
 80082b2:	4313      	orrs	r3, r2
 80082b4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80082b6:	68ba      	ldr	r2, [r7, #8]
 80082b8:	4b11      	ldr	r3, [pc, #68]	; (8008300 <ETH_MACAddressConfig+0x68>)
 80082ba:	4413      	add	r3, r2
 80082bc:	461a      	mov	r2, r3
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	3303      	adds	r3, #3
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	061a      	lsls	r2, r3, #24
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	3302      	adds	r3, #2
 80082ce:	781b      	ldrb	r3, [r3, #0]
 80082d0:	041b      	lsls	r3, r3, #16
 80082d2:	431a      	orrs	r2, r3
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	3301      	adds	r3, #1
 80082d8:	781b      	ldrb	r3, [r3, #0]
 80082da:	021b      	lsls	r3, r3, #8
 80082dc:	4313      	orrs	r3, r2
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	7812      	ldrb	r2, [r2, #0]
 80082e2:	4313      	orrs	r3, r2
 80082e4:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80082e6:	68ba      	ldr	r2, [r7, #8]
 80082e8:	4b06      	ldr	r3, [pc, #24]	; (8008304 <ETH_MACAddressConfig+0x6c>)
 80082ea:	4413      	add	r3, r2
 80082ec:	461a      	mov	r2, r3
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	6013      	str	r3, [r2, #0]
}
 80082f2:	bf00      	nop
 80082f4:	371c      	adds	r7, #28
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	40028040 	.word	0x40028040
 8008304:	40028044 	.word	0x40028044

08008308 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8008310:	2300      	movs	r3, #0
 8008312:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f042 0208 	orr.w	r2, r2, #8
 8008322:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 800832c:	2001      	movs	r0, #1
 800832e:	f000 f8e9 	bl	8008504 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68fa      	ldr	r2, [r7, #12]
 8008338:	601a      	str	r2, [r3, #0]
}
 800833a:	bf00      	nop
 800833c:	3710      	adds	r7, #16
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}

08008342 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8008342:	b580      	push	{r7, lr}
 8008344:	b084      	sub	sp, #16
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800834a:	2300      	movs	r3, #0
 800834c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f022 0208 	bic.w	r2, r2, #8
 800835c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8008366:	2001      	movs	r0, #1
 8008368:	f000 f8cc 	bl	8008504 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	601a      	str	r2, [r3, #0]
}
 8008374:	bf00      	nop
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 800837c:	b580      	push	{r7, lr}
 800837e:	b084      	sub	sp, #16
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8008384:	2300      	movs	r3, #0
 8008386:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	681a      	ldr	r2, [r3, #0]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f042 0204 	orr.w	r2, r2, #4
 8008396:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80083a0:	2001      	movs	r0, #1
 80083a2:	f000 f8af 	bl	8008504 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	68fa      	ldr	r2, [r7, #12]
 80083ac:	601a      	str	r2, [r3, #0]
}
 80083ae:	bf00      	nop
 80083b0:	3710      	adds	r7, #16
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}

080083b6 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80083b6:	b580      	push	{r7, lr}
 80083b8:	b084      	sub	sp, #16
 80083ba:	af00      	add	r7, sp, #0
 80083bc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80083be:	2300      	movs	r3, #0
 80083c0:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	681a      	ldr	r2, [r3, #0]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f022 0204 	bic.w	r2, r2, #4
 80083d0:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80083da:	2001      	movs	r0, #1
 80083dc:	f000 f892 	bl	8008504 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	68fa      	ldr	r2, [r7, #12]
 80083e6:	601a      	str	r2, [r3, #0]
}
 80083e8:	bf00      	nop
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008400:	3318      	adds	r3, #24
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800840c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008410:	3318      	adds	r3, #24
 8008412:	601a      	str	r2, [r3, #0]
}
 8008414:	bf00      	nop
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008430:	3318      	adds	r3, #24
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800843c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008440:	3318      	adds	r3, #24
 8008442:	601a      	str	r2, [r3, #0]
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008460:	3318      	adds	r3, #24
 8008462:	681a      	ldr	r2, [r3, #0]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f042 0202 	orr.w	r2, r2, #2
 800846c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008470:	3318      	adds	r3, #24
 8008472:	601a      	str	r2, [r3, #0]
}
 8008474:	bf00      	nop
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008490:	3318      	adds	r3, #24
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f022 0202 	bic.w	r2, r2, #2
 800849c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084a0:	3318      	adds	r3, #24
 80084a2:	601a      	str	r2, [r3, #0]
}
 80084a4:	bf00      	nop
 80084a6:	370c      	adds	r7, #12
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr

080084b0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80084b8:	2300      	movs	r3, #0
 80084ba:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084c4:	3318      	adds	r3, #24
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80084d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084d4:	3318      	adds	r3, #24
 80084d6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084e0:	3318      	adds	r3, #24
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80084e6:	2001      	movs	r0, #1
 80084e8:	f000 f80c 	bl	8008504 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68fa      	ldr	r2, [r7, #12]
 80084f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80084f6:	3318      	adds	r3, #24
 80084f8:	601a      	str	r2, [r3, #0]
}
 80084fa:	bf00      	nop
 80084fc:	3710      	adds	r7, #16
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
	...

08008504 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8008504:	b480      	push	{r7}
 8008506:	b085      	sub	sp, #20
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800850c:	4b0b      	ldr	r3, [pc, #44]	; (800853c <ETH_Delay+0x38>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a0b      	ldr	r2, [pc, #44]	; (8008540 <ETH_Delay+0x3c>)
 8008512:	fba2 2303 	umull	r2, r3, r2, r3
 8008516:	0a5b      	lsrs	r3, r3, #9
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	fb02 f303 	mul.w	r3, r2, r3
 800851e:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8008520:	bf00      	nop
  } 
  while (Delay --);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	1e5a      	subs	r2, r3, #1
 8008526:	60fa      	str	r2, [r7, #12]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d1f9      	bne.n	8008520 <ETH_Delay+0x1c>
}
 800852c:	bf00      	nop
 800852e:	bf00      	nop
 8008530:	3714      	adds	r7, #20
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	20000008 	.word	0x20000008
 8008540:	10624dd3 	.word	0x10624dd3

08008544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008544:	b480      	push	{r7}
 8008546:	b089      	sub	sp, #36	; 0x24
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800854e:	2300      	movs	r3, #0
 8008550:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008552:	2300      	movs	r3, #0
 8008554:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008556:	2300      	movs	r3, #0
 8008558:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800855a:	2300      	movs	r3, #0
 800855c:	61fb      	str	r3, [r7, #28]
 800855e:	e177      	b.n	8008850 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008560:	2201      	movs	r2, #1
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	fa02 f303 	lsl.w	r3, r2, r3
 8008568:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	697a      	ldr	r2, [r7, #20]
 8008570:	4013      	ands	r3, r2
 8008572:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008574:	693a      	ldr	r2, [r7, #16]
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	429a      	cmp	r2, r3
 800857a:	f040 8166 	bne.w	800884a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	f003 0303 	and.w	r3, r3, #3
 8008586:	2b01      	cmp	r3, #1
 8008588:	d005      	beq.n	8008596 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008592:	2b02      	cmp	r3, #2
 8008594:	d130      	bne.n	80085f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800859c:	69fb      	ldr	r3, [r7, #28]
 800859e:	005b      	lsls	r3, r3, #1
 80085a0:	2203      	movs	r2, #3
 80085a2:	fa02 f303 	lsl.w	r3, r2, r3
 80085a6:	43db      	mvns	r3, r3
 80085a8:	69ba      	ldr	r2, [r7, #24]
 80085aa:	4013      	ands	r3, r2
 80085ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	68da      	ldr	r2, [r3, #12]
 80085b2:	69fb      	ldr	r3, [r7, #28]
 80085b4:	005b      	lsls	r3, r3, #1
 80085b6:	fa02 f303 	lsl.w	r3, r2, r3
 80085ba:	69ba      	ldr	r2, [r7, #24]
 80085bc:	4313      	orrs	r3, r2
 80085be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	69ba      	ldr	r2, [r7, #24]
 80085c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80085cc:	2201      	movs	r2, #1
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	fa02 f303 	lsl.w	r3, r2, r3
 80085d4:	43db      	mvns	r3, r3
 80085d6:	69ba      	ldr	r2, [r7, #24]
 80085d8:	4013      	ands	r3, r2
 80085da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	091b      	lsrs	r3, r3, #4
 80085e2:	f003 0201 	and.w	r2, r3, #1
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	fa02 f303 	lsl.w	r3, r2, r3
 80085ec:	69ba      	ldr	r2, [r7, #24]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	69ba      	ldr	r2, [r7, #24]
 80085f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	f003 0303 	and.w	r3, r3, #3
 8008600:	2b03      	cmp	r3, #3
 8008602:	d017      	beq.n	8008634 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	005b      	lsls	r3, r3, #1
 800860e:	2203      	movs	r2, #3
 8008610:	fa02 f303 	lsl.w	r3, r2, r3
 8008614:	43db      	mvns	r3, r3
 8008616:	69ba      	ldr	r2, [r7, #24]
 8008618:	4013      	ands	r3, r2
 800861a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	689a      	ldr	r2, [r3, #8]
 8008620:	69fb      	ldr	r3, [r7, #28]
 8008622:	005b      	lsls	r3, r3, #1
 8008624:	fa02 f303 	lsl.w	r3, r2, r3
 8008628:	69ba      	ldr	r2, [r7, #24]
 800862a:	4313      	orrs	r3, r2
 800862c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	69ba      	ldr	r2, [r7, #24]
 8008632:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	f003 0303 	and.w	r3, r3, #3
 800863c:	2b02      	cmp	r3, #2
 800863e:	d123      	bne.n	8008688 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008640:	69fb      	ldr	r3, [r7, #28]
 8008642:	08da      	lsrs	r2, r3, #3
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	3208      	adds	r2, #8
 8008648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800864c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800864e:	69fb      	ldr	r3, [r7, #28]
 8008650:	f003 0307 	and.w	r3, r3, #7
 8008654:	009b      	lsls	r3, r3, #2
 8008656:	220f      	movs	r2, #15
 8008658:	fa02 f303 	lsl.w	r3, r2, r3
 800865c:	43db      	mvns	r3, r3
 800865e:	69ba      	ldr	r2, [r7, #24]
 8008660:	4013      	ands	r3, r2
 8008662:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	691a      	ldr	r2, [r3, #16]
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	f003 0307 	and.w	r3, r3, #7
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	fa02 f303 	lsl.w	r3, r2, r3
 8008674:	69ba      	ldr	r2, [r7, #24]
 8008676:	4313      	orrs	r3, r2
 8008678:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800867a:	69fb      	ldr	r3, [r7, #28]
 800867c:	08da      	lsrs	r2, r3, #3
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	3208      	adds	r2, #8
 8008682:	69b9      	ldr	r1, [r7, #24]
 8008684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	005b      	lsls	r3, r3, #1
 8008692:	2203      	movs	r2, #3
 8008694:	fa02 f303 	lsl.w	r3, r2, r3
 8008698:	43db      	mvns	r3, r3
 800869a:	69ba      	ldr	r2, [r7, #24]
 800869c:	4013      	ands	r3, r2
 800869e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	685b      	ldr	r3, [r3, #4]
 80086a4:	f003 0203 	and.w	r2, r3, #3
 80086a8:	69fb      	ldr	r3, [r7, #28]
 80086aa:	005b      	lsls	r3, r3, #1
 80086ac:	fa02 f303 	lsl.w	r3, r2, r3
 80086b0:	69ba      	ldr	r2, [r7, #24]
 80086b2:	4313      	orrs	r3, r2
 80086b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	69ba      	ldr	r2, [r7, #24]
 80086ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f000 80c0 	beq.w	800884a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80086ca:	2300      	movs	r3, #0
 80086cc:	60fb      	str	r3, [r7, #12]
 80086ce:	4b66      	ldr	r3, [pc, #408]	; (8008868 <HAL_GPIO_Init+0x324>)
 80086d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086d2:	4a65      	ldr	r2, [pc, #404]	; (8008868 <HAL_GPIO_Init+0x324>)
 80086d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80086d8:	6453      	str	r3, [r2, #68]	; 0x44
 80086da:	4b63      	ldr	r3, [pc, #396]	; (8008868 <HAL_GPIO_Init+0x324>)
 80086dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086e2:	60fb      	str	r3, [r7, #12]
 80086e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80086e6:	4a61      	ldr	r2, [pc, #388]	; (800886c <HAL_GPIO_Init+0x328>)
 80086e8:	69fb      	ldr	r3, [r7, #28]
 80086ea:	089b      	lsrs	r3, r3, #2
 80086ec:	3302      	adds	r3, #2
 80086ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80086f4:	69fb      	ldr	r3, [r7, #28]
 80086f6:	f003 0303 	and.w	r3, r3, #3
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	220f      	movs	r2, #15
 80086fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008702:	43db      	mvns	r3, r3
 8008704:	69ba      	ldr	r2, [r7, #24]
 8008706:	4013      	ands	r3, r2
 8008708:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a58      	ldr	r2, [pc, #352]	; (8008870 <HAL_GPIO_Init+0x32c>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d037      	beq.n	8008782 <HAL_GPIO_Init+0x23e>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4a57      	ldr	r2, [pc, #348]	; (8008874 <HAL_GPIO_Init+0x330>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d031      	beq.n	800877e <HAL_GPIO_Init+0x23a>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	4a56      	ldr	r2, [pc, #344]	; (8008878 <HAL_GPIO_Init+0x334>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d02b      	beq.n	800877a <HAL_GPIO_Init+0x236>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	4a55      	ldr	r2, [pc, #340]	; (800887c <HAL_GPIO_Init+0x338>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d025      	beq.n	8008776 <HAL_GPIO_Init+0x232>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	4a54      	ldr	r2, [pc, #336]	; (8008880 <HAL_GPIO_Init+0x33c>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d01f      	beq.n	8008772 <HAL_GPIO_Init+0x22e>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	4a53      	ldr	r2, [pc, #332]	; (8008884 <HAL_GPIO_Init+0x340>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d019      	beq.n	800876e <HAL_GPIO_Init+0x22a>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a52      	ldr	r2, [pc, #328]	; (8008888 <HAL_GPIO_Init+0x344>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d013      	beq.n	800876a <HAL_GPIO_Init+0x226>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a51      	ldr	r2, [pc, #324]	; (800888c <HAL_GPIO_Init+0x348>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d00d      	beq.n	8008766 <HAL_GPIO_Init+0x222>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a50      	ldr	r2, [pc, #320]	; (8008890 <HAL_GPIO_Init+0x34c>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d007      	beq.n	8008762 <HAL_GPIO_Init+0x21e>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a4f      	ldr	r2, [pc, #316]	; (8008894 <HAL_GPIO_Init+0x350>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d101      	bne.n	800875e <HAL_GPIO_Init+0x21a>
 800875a:	2309      	movs	r3, #9
 800875c:	e012      	b.n	8008784 <HAL_GPIO_Init+0x240>
 800875e:	230a      	movs	r3, #10
 8008760:	e010      	b.n	8008784 <HAL_GPIO_Init+0x240>
 8008762:	2308      	movs	r3, #8
 8008764:	e00e      	b.n	8008784 <HAL_GPIO_Init+0x240>
 8008766:	2307      	movs	r3, #7
 8008768:	e00c      	b.n	8008784 <HAL_GPIO_Init+0x240>
 800876a:	2306      	movs	r3, #6
 800876c:	e00a      	b.n	8008784 <HAL_GPIO_Init+0x240>
 800876e:	2305      	movs	r3, #5
 8008770:	e008      	b.n	8008784 <HAL_GPIO_Init+0x240>
 8008772:	2304      	movs	r3, #4
 8008774:	e006      	b.n	8008784 <HAL_GPIO_Init+0x240>
 8008776:	2303      	movs	r3, #3
 8008778:	e004      	b.n	8008784 <HAL_GPIO_Init+0x240>
 800877a:	2302      	movs	r3, #2
 800877c:	e002      	b.n	8008784 <HAL_GPIO_Init+0x240>
 800877e:	2301      	movs	r3, #1
 8008780:	e000      	b.n	8008784 <HAL_GPIO_Init+0x240>
 8008782:	2300      	movs	r3, #0
 8008784:	69fa      	ldr	r2, [r7, #28]
 8008786:	f002 0203 	and.w	r2, r2, #3
 800878a:	0092      	lsls	r2, r2, #2
 800878c:	4093      	lsls	r3, r2
 800878e:	69ba      	ldr	r2, [r7, #24]
 8008790:	4313      	orrs	r3, r2
 8008792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008794:	4935      	ldr	r1, [pc, #212]	; (800886c <HAL_GPIO_Init+0x328>)
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	089b      	lsrs	r3, r3, #2
 800879a:	3302      	adds	r3, #2
 800879c:	69ba      	ldr	r2, [r7, #24]
 800879e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80087a2:	4b3d      	ldr	r3, [pc, #244]	; (8008898 <HAL_GPIO_Init+0x354>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	43db      	mvns	r3, r3
 80087ac:	69ba      	ldr	r2, [r7, #24]
 80087ae:	4013      	ands	r3, r2
 80087b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d003      	beq.n	80087c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80087be:	69ba      	ldr	r2, [r7, #24]
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80087c6:	4a34      	ldr	r2, [pc, #208]	; (8008898 <HAL_GPIO_Init+0x354>)
 80087c8:	69bb      	ldr	r3, [r7, #24]
 80087ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80087cc:	4b32      	ldr	r3, [pc, #200]	; (8008898 <HAL_GPIO_Init+0x354>)
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	43db      	mvns	r3, r3
 80087d6:	69ba      	ldr	r2, [r7, #24]
 80087d8:	4013      	ands	r3, r2
 80087da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d003      	beq.n	80087f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80087e8:	69ba      	ldr	r2, [r7, #24]
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	4313      	orrs	r3, r2
 80087ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80087f0:	4a29      	ldr	r2, [pc, #164]	; (8008898 <HAL_GPIO_Init+0x354>)
 80087f2:	69bb      	ldr	r3, [r7, #24]
 80087f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80087f6:	4b28      	ldr	r3, [pc, #160]	; (8008898 <HAL_GPIO_Init+0x354>)
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	43db      	mvns	r3, r3
 8008800:	69ba      	ldr	r2, [r7, #24]
 8008802:	4013      	ands	r3, r2
 8008804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800880e:	2b00      	cmp	r3, #0
 8008810:	d003      	beq.n	800881a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008812:	69ba      	ldr	r2, [r7, #24]
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	4313      	orrs	r3, r2
 8008818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800881a:	4a1f      	ldr	r2, [pc, #124]	; (8008898 <HAL_GPIO_Init+0x354>)
 800881c:	69bb      	ldr	r3, [r7, #24]
 800881e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008820:	4b1d      	ldr	r3, [pc, #116]	; (8008898 <HAL_GPIO_Init+0x354>)
 8008822:	68db      	ldr	r3, [r3, #12]
 8008824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	43db      	mvns	r3, r3
 800882a:	69ba      	ldr	r2, [r7, #24]
 800882c:	4013      	ands	r3, r2
 800882e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	685b      	ldr	r3, [r3, #4]
 8008834:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d003      	beq.n	8008844 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800883c:	69ba      	ldr	r2, [r7, #24]
 800883e:	693b      	ldr	r3, [r7, #16]
 8008840:	4313      	orrs	r3, r2
 8008842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008844:	4a14      	ldr	r2, [pc, #80]	; (8008898 <HAL_GPIO_Init+0x354>)
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	3301      	adds	r3, #1
 800884e:	61fb      	str	r3, [r7, #28]
 8008850:	69fb      	ldr	r3, [r7, #28]
 8008852:	2b0f      	cmp	r3, #15
 8008854:	f67f ae84 	bls.w	8008560 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008858:	bf00      	nop
 800885a:	bf00      	nop
 800885c:	3724      	adds	r7, #36	; 0x24
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	40023800 	.word	0x40023800
 800886c:	40013800 	.word	0x40013800
 8008870:	40020000 	.word	0x40020000
 8008874:	40020400 	.word	0x40020400
 8008878:	40020800 	.word	0x40020800
 800887c:	40020c00 	.word	0x40020c00
 8008880:	40021000 	.word	0x40021000
 8008884:	40021400 	.word	0x40021400
 8008888:	40021800 	.word	0x40021800
 800888c:	40021c00 	.word	0x40021c00
 8008890:	40022000 	.word	0x40022000
 8008894:	40022400 	.word	0x40022400
 8008898:	40013c00 	.word	0x40013c00

0800889c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	460b      	mov	r3, r1
 80088a6:	807b      	strh	r3, [r7, #2]
 80088a8:	4613      	mov	r3, r2
 80088aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80088ac:	787b      	ldrb	r3, [r7, #1]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d003      	beq.n	80088ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80088b2:	887a      	ldrh	r2, [r7, #2]
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80088b8:	e003      	b.n	80088c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80088ba:	887b      	ldrh	r3, [r7, #2]
 80088bc:	041a      	lsls	r2, r3, #16
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	619a      	str	r2, [r3, #24]
}
 80088c2:	bf00      	nop
 80088c4:	370c      	adds	r7, #12
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
	...

080088d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d101      	bne.n	80088e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80088de:	2301      	movs	r3, #1
 80088e0:	e12b      	b.n	8008b3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d106      	bne.n	80088fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80088f6:	6878      	ldr	r0, [r7, #4]
 80088f8:	f7f9 fa4e 	bl	8001d98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2224      	movs	r2, #36	; 0x24
 8008900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f022 0201 	bic.w	r2, r2, #1
 8008912:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008922:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008932:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008934:	f001 fc4c 	bl	800a1d0 <HAL_RCC_GetPCLK1Freq>
 8008938:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	4a81      	ldr	r2, [pc, #516]	; (8008b44 <HAL_I2C_Init+0x274>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d807      	bhi.n	8008954 <HAL_I2C_Init+0x84>
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	4a80      	ldr	r2, [pc, #512]	; (8008b48 <HAL_I2C_Init+0x278>)
 8008948:	4293      	cmp	r3, r2
 800894a:	bf94      	ite	ls
 800894c:	2301      	movls	r3, #1
 800894e:	2300      	movhi	r3, #0
 8008950:	b2db      	uxtb	r3, r3
 8008952:	e006      	b.n	8008962 <HAL_I2C_Init+0x92>
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	4a7d      	ldr	r2, [pc, #500]	; (8008b4c <HAL_I2C_Init+0x27c>)
 8008958:	4293      	cmp	r3, r2
 800895a:	bf94      	ite	ls
 800895c:	2301      	movls	r3, #1
 800895e:	2300      	movhi	r3, #0
 8008960:	b2db      	uxtb	r3, r3
 8008962:	2b00      	cmp	r3, #0
 8008964:	d001      	beq.n	800896a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e0e7      	b.n	8008b3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	4a78      	ldr	r2, [pc, #480]	; (8008b50 <HAL_I2C_Init+0x280>)
 800896e:	fba2 2303 	umull	r2, r3, r2, r3
 8008972:	0c9b      	lsrs	r3, r3, #18
 8008974:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	430a      	orrs	r2, r1
 8008988:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	6a1b      	ldr	r3, [r3, #32]
 8008990:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	4a6a      	ldr	r2, [pc, #424]	; (8008b44 <HAL_I2C_Init+0x274>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d802      	bhi.n	80089a4 <HAL_I2C_Init+0xd4>
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	3301      	adds	r3, #1
 80089a2:	e009      	b.n	80089b8 <HAL_I2C_Init+0xe8>
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80089aa:	fb02 f303 	mul.w	r3, r2, r3
 80089ae:	4a69      	ldr	r2, [pc, #420]	; (8008b54 <HAL_I2C_Init+0x284>)
 80089b0:	fba2 2303 	umull	r2, r3, r2, r3
 80089b4:	099b      	lsrs	r3, r3, #6
 80089b6:	3301      	adds	r3, #1
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	6812      	ldr	r2, [r2, #0]
 80089bc:	430b      	orrs	r3, r1
 80089be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	69db      	ldr	r3, [r3, #28]
 80089c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80089ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	495c      	ldr	r1, [pc, #368]	; (8008b44 <HAL_I2C_Init+0x274>)
 80089d4:	428b      	cmp	r3, r1
 80089d6:	d819      	bhi.n	8008a0c <HAL_I2C_Init+0x13c>
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	1e59      	subs	r1, r3, #1
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	005b      	lsls	r3, r3, #1
 80089e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80089e6:	1c59      	adds	r1, r3, #1
 80089e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80089ec:	400b      	ands	r3, r1
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d00a      	beq.n	8008a08 <HAL_I2C_Init+0x138>
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	1e59      	subs	r1, r3, #1
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	005b      	lsls	r3, r3, #1
 80089fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8008a00:	3301      	adds	r3, #1
 8008a02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a06:	e051      	b.n	8008aac <HAL_I2C_Init+0x1dc>
 8008a08:	2304      	movs	r3, #4
 8008a0a:	e04f      	b.n	8008aac <HAL_I2C_Init+0x1dc>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	689b      	ldr	r3, [r3, #8]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d111      	bne.n	8008a38 <HAL_I2C_Init+0x168>
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	1e58      	subs	r0, r3, #1
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6859      	ldr	r1, [r3, #4]
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	005b      	lsls	r3, r3, #1
 8008a20:	440b      	add	r3, r1
 8008a22:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a26:	3301      	adds	r3, #1
 8008a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	bf0c      	ite	eq
 8008a30:	2301      	moveq	r3, #1
 8008a32:	2300      	movne	r3, #0
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	e012      	b.n	8008a5e <HAL_I2C_Init+0x18e>
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	1e58      	subs	r0, r3, #1
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6859      	ldr	r1, [r3, #4]
 8008a40:	460b      	mov	r3, r1
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	440b      	add	r3, r1
 8008a46:	0099      	lsls	r1, r3, #2
 8008a48:	440b      	add	r3, r1
 8008a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a4e:	3301      	adds	r3, #1
 8008a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	bf0c      	ite	eq
 8008a58:	2301      	moveq	r3, #1
 8008a5a:	2300      	movne	r3, #0
 8008a5c:	b2db      	uxtb	r3, r3
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d001      	beq.n	8008a66 <HAL_I2C_Init+0x196>
 8008a62:	2301      	movs	r3, #1
 8008a64:	e022      	b.n	8008aac <HAL_I2C_Init+0x1dc>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	689b      	ldr	r3, [r3, #8]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d10e      	bne.n	8008a8c <HAL_I2C_Init+0x1bc>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	1e58      	subs	r0, r3, #1
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6859      	ldr	r1, [r3, #4]
 8008a76:	460b      	mov	r3, r1
 8008a78:	005b      	lsls	r3, r3, #1
 8008a7a:	440b      	add	r3, r1
 8008a7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a80:	3301      	adds	r3, #1
 8008a82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a8a:	e00f      	b.n	8008aac <HAL_I2C_Init+0x1dc>
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	1e58      	subs	r0, r3, #1
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6859      	ldr	r1, [r3, #4]
 8008a94:	460b      	mov	r3, r1
 8008a96:	009b      	lsls	r3, r3, #2
 8008a98:	440b      	add	r3, r1
 8008a9a:	0099      	lsls	r1, r3, #2
 8008a9c:	440b      	add	r3, r1
 8008a9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008aa2:	3301      	adds	r3, #1
 8008aa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008aa8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008aac:	6879      	ldr	r1, [r7, #4]
 8008aae:	6809      	ldr	r1, [r1, #0]
 8008ab0:	4313      	orrs	r3, r2
 8008ab2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	69da      	ldr	r2, [r3, #28]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6a1b      	ldr	r3, [r3, #32]
 8008ac6:	431a      	orrs	r2, r3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	430a      	orrs	r2, r1
 8008ace:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008ada:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	6911      	ldr	r1, [r2, #16]
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	68d2      	ldr	r2, [r2, #12]
 8008ae6:	4311      	orrs	r1, r2
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	6812      	ldr	r2, [r2, #0]
 8008aec:	430b      	orrs	r3, r1
 8008aee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	68db      	ldr	r3, [r3, #12]
 8008af6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	695a      	ldr	r2, [r3, #20]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	699b      	ldr	r3, [r3, #24]
 8008b02:	431a      	orrs	r2, r3
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	430a      	orrs	r2, r1
 8008b0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f042 0201 	orr.w	r2, r2, #1
 8008b1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2220      	movs	r2, #32
 8008b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3710      	adds	r7, #16
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}
 8008b42:	bf00      	nop
 8008b44:	000186a0 	.word	0x000186a0
 8008b48:	001e847f 	.word	0x001e847f
 8008b4c:	003d08ff 	.word	0x003d08ff
 8008b50:	431bde83 	.word	0x431bde83
 8008b54:	10624dd3 	.word	0x10624dd3

08008b58 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b088      	sub	sp, #32
 8008b5c:	af02      	add	r7, sp, #8
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	607a      	str	r2, [r7, #4]
 8008b62:	461a      	mov	r2, r3
 8008b64:	460b      	mov	r3, r1
 8008b66:	817b      	strh	r3, [r7, #10]
 8008b68:	4613      	mov	r3, r2
 8008b6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008b6c:	f7fd fea0 	bl	80068b0 <HAL_GetTick>
 8008b70:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	2b20      	cmp	r3, #32
 8008b7c:	f040 80e0 	bne.w	8008d40 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	9300      	str	r3, [sp, #0]
 8008b84:	2319      	movs	r3, #25
 8008b86:	2201      	movs	r2, #1
 8008b88:	4970      	ldr	r1, [pc, #448]	; (8008d4c <HAL_I2C_Master_Transmit+0x1f4>)
 8008b8a:	68f8      	ldr	r0, [r7, #12]
 8008b8c:	f000 fc58 	bl	8009440 <I2C_WaitOnFlagUntilTimeout>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d001      	beq.n	8008b9a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008b96:	2302      	movs	r3, #2
 8008b98:	e0d3      	b.n	8008d42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d101      	bne.n	8008ba8 <HAL_I2C_Master_Transmit+0x50>
 8008ba4:	2302      	movs	r3, #2
 8008ba6:	e0cc      	b.n	8008d42 <HAL_I2C_Master_Transmit+0x1ea>
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f003 0301 	and.w	r3, r3, #1
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d007      	beq.n	8008bce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681a      	ldr	r2, [r3, #0]
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f042 0201 	orr.w	r2, r2, #1
 8008bcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	681a      	ldr	r2, [r3, #0]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008bdc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2221      	movs	r2, #33	; 0x21
 8008be2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2210      	movs	r2, #16
 8008bea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	893a      	ldrh	r2, [r7, #8]
 8008bfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c04:	b29a      	uxth	r2, r3
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	4a50      	ldr	r2, [pc, #320]	; (8008d50 <HAL_I2C_Master_Transmit+0x1f8>)
 8008c0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008c10:	8979      	ldrh	r1, [r7, #10]
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	6a3a      	ldr	r2, [r7, #32]
 8008c16:	68f8      	ldr	r0, [r7, #12]
 8008c18:	f000 fac2 	bl	80091a0 <I2C_MasterRequestWrite>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d001      	beq.n	8008c26 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e08d      	b.n	8008d42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c26:	2300      	movs	r3, #0
 8008c28:	613b      	str	r3, [r7, #16]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	695b      	ldr	r3, [r3, #20]
 8008c30:	613b      	str	r3, [r7, #16]
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	699b      	ldr	r3, [r3, #24]
 8008c38:	613b      	str	r3, [r7, #16]
 8008c3a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008c3c:	e066      	b.n	8008d0c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c3e:	697a      	ldr	r2, [r7, #20]
 8008c40:	6a39      	ldr	r1, [r7, #32]
 8008c42:	68f8      	ldr	r0, [r7, #12]
 8008c44:	f000 fcd2 	bl	80095ec <I2C_WaitOnTXEFlagUntilTimeout>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d00d      	beq.n	8008c6a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c52:	2b04      	cmp	r3, #4
 8008c54:	d107      	bne.n	8008c66 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	681a      	ldr	r2, [r3, #0]
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008c66:	2301      	movs	r3, #1
 8008c68:	e06b      	b.n	8008d42 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6e:	781a      	ldrb	r2, [r3, #0]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c7a:	1c5a      	adds	r2, r3, #1
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c84:	b29b      	uxth	r3, r3
 8008c86:	3b01      	subs	r3, #1
 8008c88:	b29a      	uxth	r2, r3
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c92:	3b01      	subs	r3, #1
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	695b      	ldr	r3, [r3, #20]
 8008ca0:	f003 0304 	and.w	r3, r3, #4
 8008ca4:	2b04      	cmp	r3, #4
 8008ca6:	d11b      	bne.n	8008ce0 <HAL_I2C_Master_Transmit+0x188>
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d017      	beq.n	8008ce0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb4:	781a      	ldrb	r2, [r3, #0]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc0:	1c5a      	adds	r2, r3, #1
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	3b01      	subs	r3, #1
 8008cce:	b29a      	uxth	r2, r3
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	b29a      	uxth	r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ce0:	697a      	ldr	r2, [r7, #20]
 8008ce2:	6a39      	ldr	r1, [r7, #32]
 8008ce4:	68f8      	ldr	r0, [r7, #12]
 8008ce6:	f000 fcc2 	bl	800966e <I2C_WaitOnBTFFlagUntilTimeout>
 8008cea:	4603      	mov	r3, r0
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00d      	beq.n	8008d0c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cf4:	2b04      	cmp	r3, #4
 8008cf6:	d107      	bne.n	8008d08 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d06:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e01a      	b.n	8008d42 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d194      	bne.n	8008c3e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	681a      	ldr	r2, [r3, #0]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2220      	movs	r2, #32
 8008d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2200      	movs	r2, #0
 8008d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	e000      	b.n	8008d42 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008d40:	2302      	movs	r3, #2
  }
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3718      	adds	r7, #24
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
 8008d4a:	bf00      	nop
 8008d4c:	00100002 	.word	0x00100002
 8008d50:	ffff0000 	.word	0xffff0000

08008d54 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b08c      	sub	sp, #48	; 0x30
 8008d58:	af02      	add	r7, sp, #8
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	607a      	str	r2, [r7, #4]
 8008d5e:	461a      	mov	r2, r3
 8008d60:	460b      	mov	r3, r1
 8008d62:	817b      	strh	r3, [r7, #10]
 8008d64:	4613      	mov	r3, r2
 8008d66:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008d68:	f7fd fda2 	bl	80068b0 <HAL_GetTick>
 8008d6c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d74:	b2db      	uxtb	r3, r3
 8008d76:	2b20      	cmp	r3, #32
 8008d78:	f040 820b 	bne.w	8009192 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7e:	9300      	str	r3, [sp, #0]
 8008d80:	2319      	movs	r3, #25
 8008d82:	2201      	movs	r2, #1
 8008d84:	497c      	ldr	r1, [pc, #496]	; (8008f78 <HAL_I2C_Master_Receive+0x224>)
 8008d86:	68f8      	ldr	r0, [r7, #12]
 8008d88:	f000 fb5a 	bl	8009440 <I2C_WaitOnFlagUntilTimeout>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d001      	beq.n	8008d96 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8008d92:	2302      	movs	r3, #2
 8008d94:	e1fe      	b.n	8009194 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d101      	bne.n	8008da4 <HAL_I2C_Master_Receive+0x50>
 8008da0:	2302      	movs	r3, #2
 8008da2:	e1f7      	b.n	8009194 <HAL_I2C_Master_Receive+0x440>
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2201      	movs	r2, #1
 8008da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 0301 	and.w	r3, r3, #1
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d007      	beq.n	8008dca <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f042 0201 	orr.w	r2, r2, #1
 8008dc8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008dd8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2222      	movs	r2, #34	; 0x22
 8008dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2210      	movs	r2, #16
 8008de6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2200      	movs	r2, #0
 8008dee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	893a      	ldrh	r2, [r7, #8]
 8008dfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	4a5c      	ldr	r2, [pc, #368]	; (8008f7c <HAL_I2C_Master_Receive+0x228>)
 8008e0a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008e0c:	8979      	ldrh	r1, [r7, #10]
 8008e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e12:	68f8      	ldr	r0, [r7, #12]
 8008e14:	f000 fa46 	bl	80092a4 <I2C_MasterRequestRead>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d001      	beq.n	8008e22 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
 8008e20:	e1b8      	b.n	8009194 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d113      	bne.n	8008e52 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	623b      	str	r3, [r7, #32]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	695b      	ldr	r3, [r3, #20]
 8008e34:	623b      	str	r3, [r7, #32]
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	699b      	ldr	r3, [r3, #24]
 8008e3c:	623b      	str	r3, [r7, #32]
 8008e3e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e4e:	601a      	str	r2, [r3, #0]
 8008e50:	e18c      	b.n	800916c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d11b      	bne.n	8008e92 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	61fb      	str	r3, [r7, #28]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	695b      	ldr	r3, [r3, #20]
 8008e74:	61fb      	str	r3, [r7, #28]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	699b      	ldr	r3, [r3, #24]
 8008e7c:	61fb      	str	r3, [r7, #28]
 8008e7e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e8e:	601a      	str	r2, [r3, #0]
 8008e90:	e16c      	b.n	800916c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e96:	2b02      	cmp	r3, #2
 8008e98:	d11b      	bne.n	8008ed2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	681a      	ldr	r2, [r3, #0]
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ea8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681a      	ldr	r2, [r3, #0]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008eb8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008eba:	2300      	movs	r3, #0
 8008ebc:	61bb      	str	r3, [r7, #24]
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	695b      	ldr	r3, [r3, #20]
 8008ec4:	61bb      	str	r3, [r7, #24]
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	699b      	ldr	r3, [r3, #24]
 8008ecc:	61bb      	str	r3, [r7, #24]
 8008ece:	69bb      	ldr	r3, [r7, #24]
 8008ed0:	e14c      	b.n	800916c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ee0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	617b      	str	r3, [r7, #20]
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	695b      	ldr	r3, [r3, #20]
 8008eec:	617b      	str	r3, [r7, #20]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	699b      	ldr	r3, [r3, #24]
 8008ef4:	617b      	str	r3, [r7, #20]
 8008ef6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008ef8:	e138      	b.n	800916c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008efe:	2b03      	cmp	r3, #3
 8008f00:	f200 80f1 	bhi.w	80090e6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d123      	bne.n	8008f54 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f0e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008f10:	68f8      	ldr	r0, [r7, #12]
 8008f12:	f000 fbed 	bl	80096f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d001      	beq.n	8008f20 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e139      	b.n	8009194 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	691a      	ldr	r2, [r3, #16]
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f2a:	b2d2      	uxtb	r2, r2
 8008f2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f32:	1c5a      	adds	r2, r3, #1
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f3c:	3b01      	subs	r3, #1
 8008f3e:	b29a      	uxth	r2, r3
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	3b01      	subs	r3, #1
 8008f4c:	b29a      	uxth	r2, r3
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008f52:	e10b      	b.n	800916c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f58:	2b02      	cmp	r3, #2
 8008f5a:	d14e      	bne.n	8008ffa <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5e:	9300      	str	r3, [sp, #0]
 8008f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f62:	2200      	movs	r2, #0
 8008f64:	4906      	ldr	r1, [pc, #24]	; (8008f80 <HAL_I2C_Master_Receive+0x22c>)
 8008f66:	68f8      	ldr	r0, [r7, #12]
 8008f68:	f000 fa6a 	bl	8009440 <I2C_WaitOnFlagUntilTimeout>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d008      	beq.n	8008f84 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e10e      	b.n	8009194 <HAL_I2C_Master_Receive+0x440>
 8008f76:	bf00      	nop
 8008f78:	00100002 	.word	0x00100002
 8008f7c:	ffff0000 	.word	0xffff0000
 8008f80:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	681a      	ldr	r2, [r3, #0]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	691a      	ldr	r2, [r3, #16]
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f9e:	b2d2      	uxtb	r2, r2
 8008fa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fa6:	1c5a      	adds	r2, r3, #1
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fb0:	3b01      	subs	r3, #1
 8008fb2:	b29a      	uxth	r2, r3
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	3b01      	subs	r3, #1
 8008fc0:	b29a      	uxth	r2, r3
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	691a      	ldr	r2, [r3, #16]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd0:	b2d2      	uxtb	r2, r2
 8008fd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd8:	1c5a      	adds	r2, r3, #1
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fe2:	3b01      	subs	r3, #1
 8008fe4:	b29a      	uxth	r2, r3
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	b29a      	uxth	r2, r3
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008ff8:	e0b8      	b.n	800916c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ffc:	9300      	str	r3, [sp, #0]
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009000:	2200      	movs	r2, #0
 8009002:	4966      	ldr	r1, [pc, #408]	; (800919c <HAL_I2C_Master_Receive+0x448>)
 8009004:	68f8      	ldr	r0, [r7, #12]
 8009006:	f000 fa1b 	bl	8009440 <I2C_WaitOnFlagUntilTimeout>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d001      	beq.n	8009014 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	e0bf      	b.n	8009194 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	681a      	ldr	r2, [r3, #0]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009022:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	691a      	ldr	r2, [r3, #16]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800902e:	b2d2      	uxtb	r2, r2
 8009030:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009036:	1c5a      	adds	r2, r3, #1
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009040:	3b01      	subs	r3, #1
 8009042:	b29a      	uxth	r2, r3
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800904c:	b29b      	uxth	r3, r3
 800904e:	3b01      	subs	r3, #1
 8009050:	b29a      	uxth	r2, r3
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009058:	9300      	str	r3, [sp, #0]
 800905a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800905c:	2200      	movs	r2, #0
 800905e:	494f      	ldr	r1, [pc, #316]	; (800919c <HAL_I2C_Master_Receive+0x448>)
 8009060:	68f8      	ldr	r0, [r7, #12]
 8009062:	f000 f9ed 	bl	8009440 <I2C_WaitOnFlagUntilTimeout>
 8009066:	4603      	mov	r3, r0
 8009068:	2b00      	cmp	r3, #0
 800906a:	d001      	beq.n	8009070 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	e091      	b.n	8009194 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800907e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	691a      	ldr	r2, [r3, #16]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800908a:	b2d2      	uxtb	r2, r2
 800908c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009092:	1c5a      	adds	r2, r3, #1
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800909c:	3b01      	subs	r3, #1
 800909e:	b29a      	uxth	r2, r3
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	3b01      	subs	r3, #1
 80090ac:	b29a      	uxth	r2, r3
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	691a      	ldr	r2, [r3, #16]
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090bc:	b2d2      	uxtb	r2, r2
 80090be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c4:	1c5a      	adds	r2, r3, #1
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090ce:	3b01      	subs	r3, #1
 80090d0:	b29a      	uxth	r2, r3
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090da:	b29b      	uxth	r3, r3
 80090dc:	3b01      	subs	r3, #1
 80090de:	b29a      	uxth	r2, r3
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80090e4:	e042      	b.n	800916c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80090ea:	68f8      	ldr	r0, [r7, #12]
 80090ec:	f000 fb00 	bl	80096f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d001      	beq.n	80090fa <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e04c      	b.n	8009194 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	691a      	ldr	r2, [r3, #16]
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009104:	b2d2      	uxtb	r2, r2
 8009106:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800910c:	1c5a      	adds	r2, r3, #1
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009116:	3b01      	subs	r3, #1
 8009118:	b29a      	uxth	r2, r3
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009122:	b29b      	uxth	r3, r3
 8009124:	3b01      	subs	r3, #1
 8009126:	b29a      	uxth	r2, r3
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	695b      	ldr	r3, [r3, #20]
 8009132:	f003 0304 	and.w	r3, r3, #4
 8009136:	2b04      	cmp	r3, #4
 8009138:	d118      	bne.n	800916c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	691a      	ldr	r2, [r3, #16]
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009144:	b2d2      	uxtb	r2, r2
 8009146:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800914c:	1c5a      	adds	r2, r3, #1
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009156:	3b01      	subs	r3, #1
 8009158:	b29a      	uxth	r2, r3
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009162:	b29b      	uxth	r3, r3
 8009164:	3b01      	subs	r3, #1
 8009166:	b29a      	uxth	r2, r3
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009170:	2b00      	cmp	r3, #0
 8009172:	f47f aec2 	bne.w	8008efa <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2220      	movs	r2, #32
 800917a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2200      	movs	r2, #0
 8009182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2200      	movs	r2, #0
 800918a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800918e:	2300      	movs	r3, #0
 8009190:	e000      	b.n	8009194 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009192:	2302      	movs	r3, #2
  }
}
 8009194:	4618      	mov	r0, r3
 8009196:	3728      	adds	r7, #40	; 0x28
 8009198:	46bd      	mov	sp, r7
 800919a:	bd80      	pop	{r7, pc}
 800919c:	00010004 	.word	0x00010004

080091a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b088      	sub	sp, #32
 80091a4:	af02      	add	r7, sp, #8
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	607a      	str	r2, [r7, #4]
 80091aa:	603b      	str	r3, [r7, #0]
 80091ac:	460b      	mov	r3, r1
 80091ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2b08      	cmp	r3, #8
 80091ba:	d006      	beq.n	80091ca <I2C_MasterRequestWrite+0x2a>
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d003      	beq.n	80091ca <I2C_MasterRequestWrite+0x2a>
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80091c8:	d108      	bne.n	80091dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	681a      	ldr	r2, [r3, #0]
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80091d8:	601a      	str	r2, [r3, #0]
 80091da:	e00b      	b.n	80091f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e0:	2b12      	cmp	r3, #18
 80091e2:	d107      	bne.n	80091f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80091f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	9300      	str	r3, [sp, #0]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2200      	movs	r2, #0
 80091fc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009200:	68f8      	ldr	r0, [r7, #12]
 8009202:	f000 f91d 	bl	8009440 <I2C_WaitOnFlagUntilTimeout>
 8009206:	4603      	mov	r3, r0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00d      	beq.n	8009228 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009216:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800921a:	d103      	bne.n	8009224 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009222:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009224:	2303      	movs	r3, #3
 8009226:	e035      	b.n	8009294 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	691b      	ldr	r3, [r3, #16]
 800922c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009230:	d108      	bne.n	8009244 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009232:	897b      	ldrh	r3, [r7, #10]
 8009234:	b2db      	uxtb	r3, r3
 8009236:	461a      	mov	r2, r3
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009240:	611a      	str	r2, [r3, #16]
 8009242:	e01b      	b.n	800927c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009244:	897b      	ldrh	r3, [r7, #10]
 8009246:	11db      	asrs	r3, r3, #7
 8009248:	b2db      	uxtb	r3, r3
 800924a:	f003 0306 	and.w	r3, r3, #6
 800924e:	b2db      	uxtb	r3, r3
 8009250:	f063 030f 	orn	r3, r3, #15
 8009254:	b2da      	uxtb	r2, r3
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	490e      	ldr	r1, [pc, #56]	; (800929c <I2C_MasterRequestWrite+0xfc>)
 8009262:	68f8      	ldr	r0, [r7, #12]
 8009264:	f000 f943 	bl	80094ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	d001      	beq.n	8009272 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	e010      	b.n	8009294 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009272:	897b      	ldrh	r3, [r7, #10]
 8009274:	b2da      	uxtb	r2, r3
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	4907      	ldr	r1, [pc, #28]	; (80092a0 <I2C_MasterRequestWrite+0x100>)
 8009282:	68f8      	ldr	r0, [r7, #12]
 8009284:	f000 f933 	bl	80094ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	d001      	beq.n	8009292 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800928e:	2301      	movs	r3, #1
 8009290:	e000      	b.n	8009294 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009292:	2300      	movs	r3, #0
}
 8009294:	4618      	mov	r0, r3
 8009296:	3718      	adds	r7, #24
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}
 800929c:	00010008 	.word	0x00010008
 80092a0:	00010002 	.word	0x00010002

080092a4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b088      	sub	sp, #32
 80092a8:	af02      	add	r7, sp, #8
 80092aa:	60f8      	str	r0, [r7, #12]
 80092ac:	607a      	str	r2, [r7, #4]
 80092ae:	603b      	str	r3, [r7, #0]
 80092b0:	460b      	mov	r3, r1
 80092b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092b8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	681a      	ldr	r2, [r3, #0]
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80092c8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80092ca:	697b      	ldr	r3, [r7, #20]
 80092cc:	2b08      	cmp	r3, #8
 80092ce:	d006      	beq.n	80092de <I2C_MasterRequestRead+0x3a>
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d003      	beq.n	80092de <I2C_MasterRequestRead+0x3a>
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80092dc:	d108      	bne.n	80092f0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80092ec:	601a      	str	r2, [r3, #0]
 80092ee:	e00b      	b.n	8009308 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092f4:	2b11      	cmp	r3, #17
 80092f6:	d107      	bne.n	8009308 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009306:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	9300      	str	r3, [sp, #0]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f000 f893 	bl	8009440 <I2C_WaitOnFlagUntilTimeout>
 800931a:	4603      	mov	r3, r0
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00d      	beq.n	800933c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800932a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800932e:	d103      	bne.n	8009338 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009336:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009338:	2303      	movs	r3, #3
 800933a:	e079      	b.n	8009430 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	691b      	ldr	r3, [r3, #16]
 8009340:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009344:	d108      	bne.n	8009358 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009346:	897b      	ldrh	r3, [r7, #10]
 8009348:	b2db      	uxtb	r3, r3
 800934a:	f043 0301 	orr.w	r3, r3, #1
 800934e:	b2da      	uxtb	r2, r3
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	611a      	str	r2, [r3, #16]
 8009356:	e05f      	b.n	8009418 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009358:	897b      	ldrh	r3, [r7, #10]
 800935a:	11db      	asrs	r3, r3, #7
 800935c:	b2db      	uxtb	r3, r3
 800935e:	f003 0306 	and.w	r3, r3, #6
 8009362:	b2db      	uxtb	r3, r3
 8009364:	f063 030f 	orn	r3, r3, #15
 8009368:	b2da      	uxtb	r2, r3
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	687a      	ldr	r2, [r7, #4]
 8009374:	4930      	ldr	r1, [pc, #192]	; (8009438 <I2C_MasterRequestRead+0x194>)
 8009376:	68f8      	ldr	r0, [r7, #12]
 8009378:	f000 f8b9 	bl	80094ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800937c:	4603      	mov	r3, r0
 800937e:	2b00      	cmp	r3, #0
 8009380:	d001      	beq.n	8009386 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	e054      	b.n	8009430 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009386:	897b      	ldrh	r3, [r7, #10]
 8009388:	b2da      	uxtb	r2, r3
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	687a      	ldr	r2, [r7, #4]
 8009394:	4929      	ldr	r1, [pc, #164]	; (800943c <I2C_MasterRequestRead+0x198>)
 8009396:	68f8      	ldr	r0, [r7, #12]
 8009398:	f000 f8a9 	bl	80094ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800939c:	4603      	mov	r3, r0
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d001      	beq.n	80093a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80093a2:	2301      	movs	r3, #1
 80093a4:	e044      	b.n	8009430 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80093a6:	2300      	movs	r3, #0
 80093a8:	613b      	str	r3, [r7, #16]
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	695b      	ldr	r3, [r3, #20]
 80093b0:	613b      	str	r3, [r7, #16]
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	699b      	ldr	r3, [r3, #24]
 80093b8:	613b      	str	r3, [r7, #16]
 80093ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	681a      	ldr	r2, [r3, #0]
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80093ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2200      	movs	r2, #0
 80093d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80093d8:	68f8      	ldr	r0, [r7, #12]
 80093da:	f000 f831 	bl	8009440 <I2C_WaitOnFlagUntilTimeout>
 80093de:	4603      	mov	r3, r0
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d00d      	beq.n	8009400 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093f2:	d103      	bne.n	80093fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80093fa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80093fc:	2303      	movs	r3, #3
 80093fe:	e017      	b.n	8009430 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009400:	897b      	ldrh	r3, [r7, #10]
 8009402:	11db      	asrs	r3, r3, #7
 8009404:	b2db      	uxtb	r3, r3
 8009406:	f003 0306 	and.w	r3, r3, #6
 800940a:	b2db      	uxtb	r3, r3
 800940c:	f063 030e 	orn	r3, r3, #14
 8009410:	b2da      	uxtb	r2, r3
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	4907      	ldr	r1, [pc, #28]	; (800943c <I2C_MasterRequestRead+0x198>)
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	f000 f865 	bl	80094ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009424:	4603      	mov	r3, r0
 8009426:	2b00      	cmp	r3, #0
 8009428:	d001      	beq.n	800942e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800942a:	2301      	movs	r3, #1
 800942c:	e000      	b.n	8009430 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800942e:	2300      	movs	r3, #0
}
 8009430:	4618      	mov	r0, r3
 8009432:	3718      	adds	r7, #24
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}
 8009438:	00010008 	.word	0x00010008
 800943c:	00010002 	.word	0x00010002

08009440 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b084      	sub	sp, #16
 8009444:	af00      	add	r7, sp, #0
 8009446:	60f8      	str	r0, [r7, #12]
 8009448:	60b9      	str	r1, [r7, #8]
 800944a:	603b      	str	r3, [r7, #0]
 800944c:	4613      	mov	r3, r2
 800944e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009450:	e025      	b.n	800949e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009458:	d021      	beq.n	800949e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800945a:	f7fd fa29 	bl	80068b0 <HAL_GetTick>
 800945e:	4602      	mov	r2, r0
 8009460:	69bb      	ldr	r3, [r7, #24]
 8009462:	1ad3      	subs	r3, r2, r3
 8009464:	683a      	ldr	r2, [r7, #0]
 8009466:	429a      	cmp	r2, r3
 8009468:	d302      	bcc.n	8009470 <I2C_WaitOnFlagUntilTimeout+0x30>
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d116      	bne.n	800949e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2200      	movs	r2, #0
 8009474:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2220      	movs	r2, #32
 800947a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2200      	movs	r2, #0
 8009482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800948a:	f043 0220 	orr.w	r2, r3, #32
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2200      	movs	r2, #0
 8009496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800949a:	2301      	movs	r3, #1
 800949c:	e023      	b.n	80094e6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	0c1b      	lsrs	r3, r3, #16
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d10d      	bne.n	80094c4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	695b      	ldr	r3, [r3, #20]
 80094ae:	43da      	mvns	r2, r3
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	4013      	ands	r3, r2
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	bf0c      	ite	eq
 80094ba:	2301      	moveq	r3, #1
 80094bc:	2300      	movne	r3, #0
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	461a      	mov	r2, r3
 80094c2:	e00c      	b.n	80094de <I2C_WaitOnFlagUntilTimeout+0x9e>
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	699b      	ldr	r3, [r3, #24]
 80094ca:	43da      	mvns	r2, r3
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	4013      	ands	r3, r2
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	bf0c      	ite	eq
 80094d6:	2301      	moveq	r3, #1
 80094d8:	2300      	movne	r3, #0
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	461a      	mov	r2, r3
 80094de:	79fb      	ldrb	r3, [r7, #7]
 80094e0:	429a      	cmp	r2, r3
 80094e2:	d0b6      	beq.n	8009452 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3710      	adds	r7, #16
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}

080094ee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80094ee:	b580      	push	{r7, lr}
 80094f0:	b084      	sub	sp, #16
 80094f2:	af00      	add	r7, sp, #0
 80094f4:	60f8      	str	r0, [r7, #12]
 80094f6:	60b9      	str	r1, [r7, #8]
 80094f8:	607a      	str	r2, [r7, #4]
 80094fa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80094fc:	e051      	b.n	80095a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	695b      	ldr	r3, [r3, #20]
 8009504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009508:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800950c:	d123      	bne.n	8009556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800951c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009526:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2200      	movs	r2, #0
 800952c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2220      	movs	r2, #32
 8009532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	2200      	movs	r2, #0
 800953a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009542:	f043 0204 	orr.w	r2, r3, #4
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	2200      	movs	r2, #0
 800954e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009552:	2301      	movs	r3, #1
 8009554:	e046      	b.n	80095e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800955c:	d021      	beq.n	80095a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800955e:	f7fd f9a7 	bl	80068b0 <HAL_GetTick>
 8009562:	4602      	mov	r2, r0
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	1ad3      	subs	r3, r2, r3
 8009568:	687a      	ldr	r2, [r7, #4]
 800956a:	429a      	cmp	r2, r3
 800956c:	d302      	bcc.n	8009574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d116      	bne.n	80095a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2200      	movs	r2, #0
 8009578:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2220      	movs	r2, #32
 800957e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2200      	movs	r2, #0
 8009586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800958e:	f043 0220 	orr.w	r2, r3, #32
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	2200      	movs	r2, #0
 800959a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	e020      	b.n	80095e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	0c1b      	lsrs	r3, r3, #16
 80095a6:	b2db      	uxtb	r3, r3
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	d10c      	bne.n	80095c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	695b      	ldr	r3, [r3, #20]
 80095b2:	43da      	mvns	r2, r3
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	4013      	ands	r3, r2
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	bf14      	ite	ne
 80095be:	2301      	movne	r3, #1
 80095c0:	2300      	moveq	r3, #0
 80095c2:	b2db      	uxtb	r3, r3
 80095c4:	e00b      	b.n	80095de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	699b      	ldr	r3, [r3, #24]
 80095cc:	43da      	mvns	r2, r3
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	4013      	ands	r3, r2
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	bf14      	ite	ne
 80095d8:	2301      	movne	r3, #1
 80095da:	2300      	moveq	r3, #0
 80095dc:	b2db      	uxtb	r3, r3
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d18d      	bne.n	80094fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80095e2:	2300      	movs	r3, #0
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3710      	adds	r7, #16
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	60b9      	str	r1, [r7, #8]
 80095f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80095f8:	e02d      	b.n	8009656 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	f000 f8ce 	bl	800979c <I2C_IsAcknowledgeFailed>
 8009600:	4603      	mov	r3, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	d001      	beq.n	800960a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009606:	2301      	movs	r3, #1
 8009608:	e02d      	b.n	8009666 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009610:	d021      	beq.n	8009656 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009612:	f7fd f94d 	bl	80068b0 <HAL_GetTick>
 8009616:	4602      	mov	r2, r0
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	1ad3      	subs	r3, r2, r3
 800961c:	68ba      	ldr	r2, [r7, #8]
 800961e:	429a      	cmp	r2, r3
 8009620:	d302      	bcc.n	8009628 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d116      	bne.n	8009656 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2200      	movs	r2, #0
 800962c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	2220      	movs	r2, #32
 8009632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	2200      	movs	r2, #0
 800963a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009642:	f043 0220 	orr.w	r2, r3, #32
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2200      	movs	r2, #0
 800964e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009652:	2301      	movs	r3, #1
 8009654:	e007      	b.n	8009666 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	695b      	ldr	r3, [r3, #20]
 800965c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009660:	2b80      	cmp	r3, #128	; 0x80
 8009662:	d1ca      	bne.n	80095fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009664:	2300      	movs	r3, #0
}
 8009666:	4618      	mov	r0, r3
 8009668:	3710      	adds	r7, #16
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}

0800966e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800966e:	b580      	push	{r7, lr}
 8009670:	b084      	sub	sp, #16
 8009672:	af00      	add	r7, sp, #0
 8009674:	60f8      	str	r0, [r7, #12]
 8009676:	60b9      	str	r1, [r7, #8]
 8009678:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800967a:	e02d      	b.n	80096d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800967c:	68f8      	ldr	r0, [r7, #12]
 800967e:	f000 f88d 	bl	800979c <I2C_IsAcknowledgeFailed>
 8009682:	4603      	mov	r3, r0
 8009684:	2b00      	cmp	r3, #0
 8009686:	d001      	beq.n	800968c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009688:	2301      	movs	r3, #1
 800968a:	e02d      	b.n	80096e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800968c:	68bb      	ldr	r3, [r7, #8]
 800968e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009692:	d021      	beq.n	80096d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009694:	f7fd f90c 	bl	80068b0 <HAL_GetTick>
 8009698:	4602      	mov	r2, r0
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	1ad3      	subs	r3, r2, r3
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d302      	bcc.n	80096aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d116      	bne.n	80096d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	2200      	movs	r2, #0
 80096ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2220      	movs	r2, #32
 80096b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2200      	movs	r2, #0
 80096bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096c4:	f043 0220 	orr.w	r2, r3, #32
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2200      	movs	r2, #0
 80096d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80096d4:	2301      	movs	r3, #1
 80096d6:	e007      	b.n	80096e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	695b      	ldr	r3, [r3, #20]
 80096de:	f003 0304 	and.w	r3, r3, #4
 80096e2:	2b04      	cmp	r3, #4
 80096e4:	d1ca      	bne.n	800967c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80096e6:	2300      	movs	r3, #0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3710      	adds	r7, #16
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	60f8      	str	r0, [r7, #12]
 80096f8:	60b9      	str	r1, [r7, #8]
 80096fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80096fc:	e042      	b.n	8009784 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	695b      	ldr	r3, [r3, #20]
 8009704:	f003 0310 	and.w	r3, r3, #16
 8009708:	2b10      	cmp	r3, #16
 800970a:	d119      	bne.n	8009740 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f06f 0210 	mvn.w	r2, #16
 8009714:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2200      	movs	r2, #0
 800971a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2220      	movs	r2, #32
 8009720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	2200      	movs	r2, #0
 8009728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2200      	movs	r2, #0
 8009738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800973c:	2301      	movs	r3, #1
 800973e:	e029      	b.n	8009794 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009740:	f7fd f8b6 	bl	80068b0 <HAL_GetTick>
 8009744:	4602      	mov	r2, r0
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	1ad3      	subs	r3, r2, r3
 800974a:	68ba      	ldr	r2, [r7, #8]
 800974c:	429a      	cmp	r2, r3
 800974e:	d302      	bcc.n	8009756 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d116      	bne.n	8009784 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2220      	movs	r2, #32
 8009760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	2200      	movs	r2, #0
 8009768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009770:	f043 0220 	orr.w	r2, r3, #32
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009780:	2301      	movs	r3, #1
 8009782:	e007      	b.n	8009794 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	695b      	ldr	r3, [r3, #20]
 800978a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800978e:	2b40      	cmp	r3, #64	; 0x40
 8009790:	d1b5      	bne.n	80096fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800979c:	b480      	push	{r7}
 800979e:	b083      	sub	sp, #12
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	695b      	ldr	r3, [r3, #20]
 80097aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80097ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097b2:	d11b      	bne.n	80097ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80097bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2220      	movs	r2, #32
 80097c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2200      	movs	r2, #0
 80097d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097d8:	f043 0204 	orr.w	r2, r3, #4
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2200      	movs	r2, #0
 80097e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80097e8:	2301      	movs	r3, #1
 80097ea:	e000      	b.n	80097ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	370c      	adds	r7, #12
 80097f2:	46bd      	mov	sp, r7
 80097f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f8:	4770      	bx	lr

080097fa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b083      	sub	sp, #12
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
 8009802:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800980a:	b2db      	uxtb	r3, r3
 800980c:	2b20      	cmp	r3, #32
 800980e:	d129      	bne.n	8009864 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2224      	movs	r2, #36	; 0x24
 8009814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	681a      	ldr	r2, [r3, #0]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f022 0201 	bic.w	r2, r2, #1
 8009826:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f022 0210 	bic.w	r2, r2, #16
 8009836:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	683a      	ldr	r2, [r7, #0]
 8009844:	430a      	orrs	r2, r1
 8009846:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	681a      	ldr	r2, [r3, #0]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f042 0201 	orr.w	r2, r2, #1
 8009856:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2220      	movs	r2, #32
 800985c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009860:	2300      	movs	r3, #0
 8009862:	e000      	b.n	8009866 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8009864:	2302      	movs	r3, #2
  }
}
 8009866:	4618      	mov	r0, r3
 8009868:	370c      	adds	r7, #12
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr

08009872 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009872:	b480      	push	{r7}
 8009874:	b085      	sub	sp, #20
 8009876:	af00      	add	r7, sp, #0
 8009878:	6078      	str	r0, [r7, #4]
 800987a:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800987c:	2300      	movs	r3, #0
 800987e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009886:	b2db      	uxtb	r3, r3
 8009888:	2b20      	cmp	r3, #32
 800988a:	d12a      	bne.n	80098e2 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2224      	movs	r2, #36	; 0x24
 8009890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	681a      	ldr	r2, [r3, #0]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f022 0201 	bic.w	r2, r2, #1
 80098a2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098aa:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80098ac:	89fb      	ldrh	r3, [r7, #14]
 80098ae:	f023 030f 	bic.w	r3, r3, #15
 80098b2:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	b29a      	uxth	r2, r3
 80098b8:	89fb      	ldrh	r3, [r7, #14]
 80098ba:	4313      	orrs	r3, r2
 80098bc:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	89fa      	ldrh	r2, [r7, #14]
 80098c4:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	681a      	ldr	r2, [r3, #0]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f042 0201 	orr.w	r2, r2, #1
 80098d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2220      	movs	r2, #32
 80098da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80098de:	2300      	movs	r3, #0
 80098e0:	e000      	b.n	80098e4 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80098e2:	2302      	movs	r3, #2
  }
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3714      	adds	r7, #20
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80098f6:	2300      	movs	r3, #0
 80098f8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80098fa:	2300      	movs	r3, #0
 80098fc:	603b      	str	r3, [r7, #0]
 80098fe:	4b20      	ldr	r3, [pc, #128]	; (8009980 <HAL_PWREx_EnableOverDrive+0x90>)
 8009900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009902:	4a1f      	ldr	r2, [pc, #124]	; (8009980 <HAL_PWREx_EnableOverDrive+0x90>)
 8009904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009908:	6413      	str	r3, [r2, #64]	; 0x40
 800990a:	4b1d      	ldr	r3, [pc, #116]	; (8009980 <HAL_PWREx_EnableOverDrive+0x90>)
 800990c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800990e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009912:	603b      	str	r3, [r7, #0]
 8009914:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009916:	4b1b      	ldr	r3, [pc, #108]	; (8009984 <HAL_PWREx_EnableOverDrive+0x94>)
 8009918:	2201      	movs	r2, #1
 800991a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800991c:	f7fc ffc8 	bl	80068b0 <HAL_GetTick>
 8009920:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009922:	e009      	b.n	8009938 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009924:	f7fc ffc4 	bl	80068b0 <HAL_GetTick>
 8009928:	4602      	mov	r2, r0
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	1ad3      	subs	r3, r2, r3
 800992e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009932:	d901      	bls.n	8009938 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009934:	2303      	movs	r3, #3
 8009936:	e01f      	b.n	8009978 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009938:	4b13      	ldr	r3, [pc, #76]	; (8009988 <HAL_PWREx_EnableOverDrive+0x98>)
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009944:	d1ee      	bne.n	8009924 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009946:	4b11      	ldr	r3, [pc, #68]	; (800998c <HAL_PWREx_EnableOverDrive+0x9c>)
 8009948:	2201      	movs	r2, #1
 800994a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800994c:	f7fc ffb0 	bl	80068b0 <HAL_GetTick>
 8009950:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009952:	e009      	b.n	8009968 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009954:	f7fc ffac 	bl	80068b0 <HAL_GetTick>
 8009958:	4602      	mov	r2, r0
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	1ad3      	subs	r3, r2, r3
 800995e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009962:	d901      	bls.n	8009968 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8009964:	2303      	movs	r3, #3
 8009966:	e007      	b.n	8009978 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009968:	4b07      	ldr	r3, [pc, #28]	; (8009988 <HAL_PWREx_EnableOverDrive+0x98>)
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009970:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009974:	d1ee      	bne.n	8009954 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8009976:	2300      	movs	r3, #0
}
 8009978:	4618      	mov	r0, r3
 800997a:	3708      	adds	r7, #8
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}
 8009980:	40023800 	.word	0x40023800
 8009984:	420e0040 	.word	0x420e0040
 8009988:	40007000 	.word	0x40007000
 800998c:	420e0044 	.word	0x420e0044

08009990 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b086      	sub	sp, #24
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d101      	bne.n	80099a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800999e:	2301      	movs	r3, #1
 80099a0:	e264      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f003 0301 	and.w	r3, r3, #1
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d075      	beq.n	8009a9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80099ae:	4ba3      	ldr	r3, [pc, #652]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	f003 030c 	and.w	r3, r3, #12
 80099b6:	2b04      	cmp	r3, #4
 80099b8:	d00c      	beq.n	80099d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80099ba:	4ba0      	ldr	r3, [pc, #640]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80099c2:	2b08      	cmp	r3, #8
 80099c4:	d112      	bne.n	80099ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80099c6:	4b9d      	ldr	r3, [pc, #628]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 80099c8:	685b      	ldr	r3, [r3, #4]
 80099ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80099ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80099d2:	d10b      	bne.n	80099ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099d4:	4b99      	ldr	r3, [pc, #612]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d05b      	beq.n	8009a98 <HAL_RCC_OscConfig+0x108>
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d157      	bne.n	8009a98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80099e8:	2301      	movs	r3, #1
 80099ea:	e23f      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099f4:	d106      	bne.n	8009a04 <HAL_RCC_OscConfig+0x74>
 80099f6:	4b91      	ldr	r3, [pc, #580]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4a90      	ldr	r2, [pc, #576]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 80099fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a00:	6013      	str	r3, [r2, #0]
 8009a02:	e01d      	b.n	8009a40 <HAL_RCC_OscConfig+0xb0>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009a0c:	d10c      	bne.n	8009a28 <HAL_RCC_OscConfig+0x98>
 8009a0e:	4b8b      	ldr	r3, [pc, #556]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a8a      	ldr	r2, [pc, #552]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009a18:	6013      	str	r3, [r2, #0]
 8009a1a:	4b88      	ldr	r3, [pc, #544]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a87      	ldr	r2, [pc, #540]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a24:	6013      	str	r3, [r2, #0]
 8009a26:	e00b      	b.n	8009a40 <HAL_RCC_OscConfig+0xb0>
 8009a28:	4b84      	ldr	r3, [pc, #528]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4a83      	ldr	r2, [pc, #524]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a32:	6013      	str	r3, [r2, #0]
 8009a34:	4b81      	ldr	r3, [pc, #516]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	4a80      	ldr	r2, [pc, #512]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d013      	beq.n	8009a70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a48:	f7fc ff32 	bl	80068b0 <HAL_GetTick>
 8009a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a4e:	e008      	b.n	8009a62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009a50:	f7fc ff2e 	bl	80068b0 <HAL_GetTick>
 8009a54:	4602      	mov	r2, r0
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	1ad3      	subs	r3, r2, r3
 8009a5a:	2b64      	cmp	r3, #100	; 0x64
 8009a5c:	d901      	bls.n	8009a62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009a5e:	2303      	movs	r3, #3
 8009a60:	e204      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a62:	4b76      	ldr	r3, [pc, #472]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d0f0      	beq.n	8009a50 <HAL_RCC_OscConfig+0xc0>
 8009a6e:	e014      	b.n	8009a9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a70:	f7fc ff1e 	bl	80068b0 <HAL_GetTick>
 8009a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a76:	e008      	b.n	8009a8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009a78:	f7fc ff1a 	bl	80068b0 <HAL_GetTick>
 8009a7c:	4602      	mov	r2, r0
 8009a7e:	693b      	ldr	r3, [r7, #16]
 8009a80:	1ad3      	subs	r3, r2, r3
 8009a82:	2b64      	cmp	r3, #100	; 0x64
 8009a84:	d901      	bls.n	8009a8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009a86:	2303      	movs	r3, #3
 8009a88:	e1f0      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a8a:	4b6c      	ldr	r3, [pc, #432]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d1f0      	bne.n	8009a78 <HAL_RCC_OscConfig+0xe8>
 8009a96:	e000      	b.n	8009a9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f003 0302 	and.w	r3, r3, #2
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d063      	beq.n	8009b6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009aa6:	4b65      	ldr	r3, [pc, #404]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	f003 030c 	and.w	r3, r3, #12
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d00b      	beq.n	8009aca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009ab2:	4b62      	ldr	r3, [pc, #392]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009ab4:	689b      	ldr	r3, [r3, #8]
 8009ab6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009aba:	2b08      	cmp	r3, #8
 8009abc:	d11c      	bne.n	8009af8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009abe:	4b5f      	ldr	r3, [pc, #380]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d116      	bne.n	8009af8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009aca:	4b5c      	ldr	r3, [pc, #368]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f003 0302 	and.w	r3, r3, #2
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d005      	beq.n	8009ae2 <HAL_RCC_OscConfig+0x152>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	68db      	ldr	r3, [r3, #12]
 8009ada:	2b01      	cmp	r3, #1
 8009adc:	d001      	beq.n	8009ae2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	e1c4      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ae2:	4b56      	ldr	r3, [pc, #344]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	691b      	ldr	r3, [r3, #16]
 8009aee:	00db      	lsls	r3, r3, #3
 8009af0:	4952      	ldr	r1, [pc, #328]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009af2:	4313      	orrs	r3, r2
 8009af4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009af6:	e03a      	b.n	8009b6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	68db      	ldr	r3, [r3, #12]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d020      	beq.n	8009b42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009b00:	4b4f      	ldr	r3, [pc, #316]	; (8009c40 <HAL_RCC_OscConfig+0x2b0>)
 8009b02:	2201      	movs	r2, #1
 8009b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b06:	f7fc fed3 	bl	80068b0 <HAL_GetTick>
 8009b0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009b0c:	e008      	b.n	8009b20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b0e:	f7fc fecf 	bl	80068b0 <HAL_GetTick>
 8009b12:	4602      	mov	r2, r0
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	1ad3      	subs	r3, r2, r3
 8009b18:	2b02      	cmp	r3, #2
 8009b1a:	d901      	bls.n	8009b20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009b1c:	2303      	movs	r3, #3
 8009b1e:	e1a5      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009b20:	4b46      	ldr	r3, [pc, #280]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f003 0302 	and.w	r3, r3, #2
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d0f0      	beq.n	8009b0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b2c:	4b43      	ldr	r3, [pc, #268]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	691b      	ldr	r3, [r3, #16]
 8009b38:	00db      	lsls	r3, r3, #3
 8009b3a:	4940      	ldr	r1, [pc, #256]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	600b      	str	r3, [r1, #0]
 8009b40:	e015      	b.n	8009b6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b42:	4b3f      	ldr	r3, [pc, #252]	; (8009c40 <HAL_RCC_OscConfig+0x2b0>)
 8009b44:	2200      	movs	r2, #0
 8009b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b48:	f7fc feb2 	bl	80068b0 <HAL_GetTick>
 8009b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b4e:	e008      	b.n	8009b62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b50:	f7fc feae 	bl	80068b0 <HAL_GetTick>
 8009b54:	4602      	mov	r2, r0
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	1ad3      	subs	r3, r2, r3
 8009b5a:	2b02      	cmp	r3, #2
 8009b5c:	d901      	bls.n	8009b62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009b5e:	2303      	movs	r3, #3
 8009b60:	e184      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b62:	4b36      	ldr	r3, [pc, #216]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f003 0302 	and.w	r3, r3, #2
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d1f0      	bne.n	8009b50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f003 0308 	and.w	r3, r3, #8
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d030      	beq.n	8009bdc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	695b      	ldr	r3, [r3, #20]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d016      	beq.n	8009bb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b82:	4b30      	ldr	r3, [pc, #192]	; (8009c44 <HAL_RCC_OscConfig+0x2b4>)
 8009b84:	2201      	movs	r2, #1
 8009b86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b88:	f7fc fe92 	bl	80068b0 <HAL_GetTick>
 8009b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009b8e:	e008      	b.n	8009ba2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009b90:	f7fc fe8e 	bl	80068b0 <HAL_GetTick>
 8009b94:	4602      	mov	r2, r0
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	1ad3      	subs	r3, r2, r3
 8009b9a:	2b02      	cmp	r3, #2
 8009b9c:	d901      	bls.n	8009ba2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009b9e:	2303      	movs	r3, #3
 8009ba0:	e164      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ba2:	4b26      	ldr	r3, [pc, #152]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ba6:	f003 0302 	and.w	r3, r3, #2
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d0f0      	beq.n	8009b90 <HAL_RCC_OscConfig+0x200>
 8009bae:	e015      	b.n	8009bdc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009bb0:	4b24      	ldr	r3, [pc, #144]	; (8009c44 <HAL_RCC_OscConfig+0x2b4>)
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009bb6:	f7fc fe7b 	bl	80068b0 <HAL_GetTick>
 8009bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009bbc:	e008      	b.n	8009bd0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009bbe:	f7fc fe77 	bl	80068b0 <HAL_GetTick>
 8009bc2:	4602      	mov	r2, r0
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	1ad3      	subs	r3, r2, r3
 8009bc8:	2b02      	cmp	r3, #2
 8009bca:	d901      	bls.n	8009bd0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009bcc:	2303      	movs	r3, #3
 8009bce:	e14d      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009bd0:	4b1a      	ldr	r3, [pc, #104]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009bd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bd4:	f003 0302 	and.w	r3, r3, #2
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d1f0      	bne.n	8009bbe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f003 0304 	and.w	r3, r3, #4
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	f000 80a0 	beq.w	8009d2a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009bea:	2300      	movs	r3, #0
 8009bec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009bee:	4b13      	ldr	r3, [pc, #76]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d10f      	bne.n	8009c1a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	60bb      	str	r3, [r7, #8]
 8009bfe:	4b0f      	ldr	r3, [pc, #60]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c02:	4a0e      	ldr	r2, [pc, #56]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c08:	6413      	str	r3, [r2, #64]	; 0x40
 8009c0a:	4b0c      	ldr	r3, [pc, #48]	; (8009c3c <HAL_RCC_OscConfig+0x2ac>)
 8009c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c12:	60bb      	str	r3, [r7, #8]
 8009c14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009c16:	2301      	movs	r3, #1
 8009c18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c1a:	4b0b      	ldr	r3, [pc, #44]	; (8009c48 <HAL_RCC_OscConfig+0x2b8>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d121      	bne.n	8009c6a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009c26:	4b08      	ldr	r3, [pc, #32]	; (8009c48 <HAL_RCC_OscConfig+0x2b8>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4a07      	ldr	r2, [pc, #28]	; (8009c48 <HAL_RCC_OscConfig+0x2b8>)
 8009c2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c32:	f7fc fe3d 	bl	80068b0 <HAL_GetTick>
 8009c36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c38:	e011      	b.n	8009c5e <HAL_RCC_OscConfig+0x2ce>
 8009c3a:	bf00      	nop
 8009c3c:	40023800 	.word	0x40023800
 8009c40:	42470000 	.word	0x42470000
 8009c44:	42470e80 	.word	0x42470e80
 8009c48:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c4c:	f7fc fe30 	bl	80068b0 <HAL_GetTick>
 8009c50:	4602      	mov	r2, r0
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	1ad3      	subs	r3, r2, r3
 8009c56:	2b02      	cmp	r3, #2
 8009c58:	d901      	bls.n	8009c5e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009c5a:	2303      	movs	r3, #3
 8009c5c:	e106      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c5e:	4b85      	ldr	r3, [pc, #532]	; (8009e74 <HAL_RCC_OscConfig+0x4e4>)
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d0f0      	beq.n	8009c4c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	2b01      	cmp	r3, #1
 8009c70:	d106      	bne.n	8009c80 <HAL_RCC_OscConfig+0x2f0>
 8009c72:	4b81      	ldr	r3, [pc, #516]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c76:	4a80      	ldr	r2, [pc, #512]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009c78:	f043 0301 	orr.w	r3, r3, #1
 8009c7c:	6713      	str	r3, [r2, #112]	; 0x70
 8009c7e:	e01c      	b.n	8009cba <HAL_RCC_OscConfig+0x32a>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	2b05      	cmp	r3, #5
 8009c86:	d10c      	bne.n	8009ca2 <HAL_RCC_OscConfig+0x312>
 8009c88:	4b7b      	ldr	r3, [pc, #492]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009c8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c8c:	4a7a      	ldr	r2, [pc, #488]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009c8e:	f043 0304 	orr.w	r3, r3, #4
 8009c92:	6713      	str	r3, [r2, #112]	; 0x70
 8009c94:	4b78      	ldr	r3, [pc, #480]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c98:	4a77      	ldr	r2, [pc, #476]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009c9a:	f043 0301 	orr.w	r3, r3, #1
 8009c9e:	6713      	str	r3, [r2, #112]	; 0x70
 8009ca0:	e00b      	b.n	8009cba <HAL_RCC_OscConfig+0x32a>
 8009ca2:	4b75      	ldr	r3, [pc, #468]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ca6:	4a74      	ldr	r2, [pc, #464]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009ca8:	f023 0301 	bic.w	r3, r3, #1
 8009cac:	6713      	str	r3, [r2, #112]	; 0x70
 8009cae:	4b72      	ldr	r3, [pc, #456]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cb2:	4a71      	ldr	r2, [pc, #452]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009cb4:	f023 0304 	bic.w	r3, r3, #4
 8009cb8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	689b      	ldr	r3, [r3, #8]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d015      	beq.n	8009cee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cc2:	f7fc fdf5 	bl	80068b0 <HAL_GetTick>
 8009cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009cc8:	e00a      	b.n	8009ce0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009cca:	f7fc fdf1 	bl	80068b0 <HAL_GetTick>
 8009cce:	4602      	mov	r2, r0
 8009cd0:	693b      	ldr	r3, [r7, #16]
 8009cd2:	1ad3      	subs	r3, r2, r3
 8009cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d901      	bls.n	8009ce0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009cdc:	2303      	movs	r3, #3
 8009cde:	e0c5      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009ce0:	4b65      	ldr	r3, [pc, #404]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009ce2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ce4:	f003 0302 	and.w	r3, r3, #2
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d0ee      	beq.n	8009cca <HAL_RCC_OscConfig+0x33a>
 8009cec:	e014      	b.n	8009d18 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009cee:	f7fc fddf 	bl	80068b0 <HAL_GetTick>
 8009cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009cf4:	e00a      	b.n	8009d0c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009cf6:	f7fc fddb 	bl	80068b0 <HAL_GetTick>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	1ad3      	subs	r3, r2, r3
 8009d00:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d901      	bls.n	8009d0c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009d08:	2303      	movs	r3, #3
 8009d0a:	e0af      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009d0c:	4b5a      	ldr	r3, [pc, #360]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d10:	f003 0302 	and.w	r3, r3, #2
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d1ee      	bne.n	8009cf6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009d18:	7dfb      	ldrb	r3, [r7, #23]
 8009d1a:	2b01      	cmp	r3, #1
 8009d1c:	d105      	bne.n	8009d2a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d1e:	4b56      	ldr	r3, [pc, #344]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d22:	4a55      	ldr	r2, [pc, #340]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009d24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	699b      	ldr	r3, [r3, #24]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	f000 809b 	beq.w	8009e6a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009d34:	4b50      	ldr	r3, [pc, #320]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009d36:	689b      	ldr	r3, [r3, #8]
 8009d38:	f003 030c 	and.w	r3, r3, #12
 8009d3c:	2b08      	cmp	r3, #8
 8009d3e:	d05c      	beq.n	8009dfa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	699b      	ldr	r3, [r3, #24]
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	d141      	bne.n	8009dcc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d48:	4b4c      	ldr	r3, [pc, #304]	; (8009e7c <HAL_RCC_OscConfig+0x4ec>)
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d4e:	f7fc fdaf 	bl	80068b0 <HAL_GetTick>
 8009d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d54:	e008      	b.n	8009d68 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d56:	f7fc fdab 	bl	80068b0 <HAL_GetTick>
 8009d5a:	4602      	mov	r2, r0
 8009d5c:	693b      	ldr	r3, [r7, #16]
 8009d5e:	1ad3      	subs	r3, r2, r3
 8009d60:	2b02      	cmp	r3, #2
 8009d62:	d901      	bls.n	8009d68 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009d64:	2303      	movs	r3, #3
 8009d66:	e081      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d68:	4b43      	ldr	r3, [pc, #268]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1f0      	bne.n	8009d56 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	69da      	ldr	r2, [r3, #28]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6a1b      	ldr	r3, [r3, #32]
 8009d7c:	431a      	orrs	r2, r3
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d82:	019b      	lsls	r3, r3, #6
 8009d84:	431a      	orrs	r2, r3
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d8a:	085b      	lsrs	r3, r3, #1
 8009d8c:	3b01      	subs	r3, #1
 8009d8e:	041b      	lsls	r3, r3, #16
 8009d90:	431a      	orrs	r2, r3
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d96:	061b      	lsls	r3, r3, #24
 8009d98:	4937      	ldr	r1, [pc, #220]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009d9e:	4b37      	ldr	r3, [pc, #220]	; (8009e7c <HAL_RCC_OscConfig+0x4ec>)
 8009da0:	2201      	movs	r2, #1
 8009da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009da4:	f7fc fd84 	bl	80068b0 <HAL_GetTick>
 8009da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009daa:	e008      	b.n	8009dbe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009dac:	f7fc fd80 	bl	80068b0 <HAL_GetTick>
 8009db0:	4602      	mov	r2, r0
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	1ad3      	subs	r3, r2, r3
 8009db6:	2b02      	cmp	r3, #2
 8009db8:	d901      	bls.n	8009dbe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009dba:	2303      	movs	r3, #3
 8009dbc:	e056      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009dbe:	4b2e      	ldr	r3, [pc, #184]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d0f0      	beq.n	8009dac <HAL_RCC_OscConfig+0x41c>
 8009dca:	e04e      	b.n	8009e6a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009dcc:	4b2b      	ldr	r3, [pc, #172]	; (8009e7c <HAL_RCC_OscConfig+0x4ec>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009dd2:	f7fc fd6d 	bl	80068b0 <HAL_GetTick>
 8009dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009dd8:	e008      	b.n	8009dec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009dda:	f7fc fd69 	bl	80068b0 <HAL_GetTick>
 8009dde:	4602      	mov	r2, r0
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	1ad3      	subs	r3, r2, r3
 8009de4:	2b02      	cmp	r3, #2
 8009de6:	d901      	bls.n	8009dec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009de8:	2303      	movs	r3, #3
 8009dea:	e03f      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009dec:	4b22      	ldr	r3, [pc, #136]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d1f0      	bne.n	8009dda <HAL_RCC_OscConfig+0x44a>
 8009df8:	e037      	b.n	8009e6a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	699b      	ldr	r3, [r3, #24]
 8009dfe:	2b01      	cmp	r3, #1
 8009e00:	d101      	bne.n	8009e06 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009e02:	2301      	movs	r3, #1
 8009e04:	e032      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009e06:	4b1c      	ldr	r3, [pc, #112]	; (8009e78 <HAL_RCC_OscConfig+0x4e8>)
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	699b      	ldr	r3, [r3, #24]
 8009e10:	2b01      	cmp	r3, #1
 8009e12:	d028      	beq.n	8009e66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	d121      	bne.n	8009e66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e2c:	429a      	cmp	r2, r3
 8009e2e:	d11a      	bne.n	8009e66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009e30:	68fa      	ldr	r2, [r7, #12]
 8009e32:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009e36:	4013      	ands	r3, r2
 8009e38:	687a      	ldr	r2, [r7, #4]
 8009e3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009e3c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d111      	bne.n	8009e66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e4c:	085b      	lsrs	r3, r3, #1
 8009e4e:	3b01      	subs	r3, #1
 8009e50:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d107      	bne.n	8009e66 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e60:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009e62:	429a      	cmp	r2, r3
 8009e64:	d001      	beq.n	8009e6a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8009e66:	2301      	movs	r3, #1
 8009e68:	e000      	b.n	8009e6c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8009e6a:	2300      	movs	r3, #0
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	3718      	adds	r7, #24
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}
 8009e74:	40007000 	.word	0x40007000
 8009e78:	40023800 	.word	0x40023800
 8009e7c:	42470060 	.word	0x42470060

08009e80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b084      	sub	sp, #16
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
 8009e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d101      	bne.n	8009e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009e90:	2301      	movs	r3, #1
 8009e92:	e0cc      	b.n	800a02e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009e94:	4b68      	ldr	r3, [pc, #416]	; (800a038 <HAL_RCC_ClockConfig+0x1b8>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f003 030f 	and.w	r3, r3, #15
 8009e9c:	683a      	ldr	r2, [r7, #0]
 8009e9e:	429a      	cmp	r2, r3
 8009ea0:	d90c      	bls.n	8009ebc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ea2:	4b65      	ldr	r3, [pc, #404]	; (800a038 <HAL_RCC_ClockConfig+0x1b8>)
 8009ea4:	683a      	ldr	r2, [r7, #0]
 8009ea6:	b2d2      	uxtb	r2, r2
 8009ea8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009eaa:	4b63      	ldr	r3, [pc, #396]	; (800a038 <HAL_RCC_ClockConfig+0x1b8>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f003 030f 	and.w	r3, r3, #15
 8009eb2:	683a      	ldr	r2, [r7, #0]
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	d001      	beq.n	8009ebc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009eb8:	2301      	movs	r3, #1
 8009eba:	e0b8      	b.n	800a02e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f003 0302 	and.w	r3, r3, #2
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d020      	beq.n	8009f0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f003 0304 	and.w	r3, r3, #4
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d005      	beq.n	8009ee0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009ed4:	4b59      	ldr	r3, [pc, #356]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	4a58      	ldr	r2, [pc, #352]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009eda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009ede:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f003 0308 	and.w	r3, r3, #8
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d005      	beq.n	8009ef8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009eec:	4b53      	ldr	r3, [pc, #332]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	4a52      	ldr	r2, [pc, #328]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009ef2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009ef6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009ef8:	4b50      	ldr	r3, [pc, #320]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	494d      	ldr	r1, [pc, #308]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009f06:	4313      	orrs	r3, r2
 8009f08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f003 0301 	and.w	r3, r3, #1
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d044      	beq.n	8009fa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	2b01      	cmp	r3, #1
 8009f1c:	d107      	bne.n	8009f2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009f1e:	4b47      	ldr	r3, [pc, #284]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d119      	bne.n	8009f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	e07f      	b.n	800a02e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	d003      	beq.n	8009f3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009f3a:	2b03      	cmp	r3, #3
 8009f3c:	d107      	bne.n	8009f4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009f3e:	4b3f      	ldr	r3, [pc, #252]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d109      	bne.n	8009f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	e06f      	b.n	800a02e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f4e:	4b3b      	ldr	r3, [pc, #236]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f003 0302 	and.w	r3, r3, #2
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d101      	bne.n	8009f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e067      	b.n	800a02e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009f5e:	4b37      	ldr	r3, [pc, #220]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009f60:	689b      	ldr	r3, [r3, #8]
 8009f62:	f023 0203 	bic.w	r2, r3, #3
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	4934      	ldr	r1, [pc, #208]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009f70:	f7fc fc9e 	bl	80068b0 <HAL_GetTick>
 8009f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f76:	e00a      	b.n	8009f8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f78:	f7fc fc9a 	bl	80068b0 <HAL_GetTick>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	1ad3      	subs	r3, r2, r3
 8009f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d901      	bls.n	8009f8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009f8a:	2303      	movs	r3, #3
 8009f8c:	e04f      	b.n	800a02e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f8e:	4b2b      	ldr	r3, [pc, #172]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	f003 020c 	and.w	r2, r3, #12
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	685b      	ldr	r3, [r3, #4]
 8009f9a:	009b      	lsls	r3, r3, #2
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d1eb      	bne.n	8009f78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009fa0:	4b25      	ldr	r3, [pc, #148]	; (800a038 <HAL_RCC_ClockConfig+0x1b8>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f003 030f 	and.w	r3, r3, #15
 8009fa8:	683a      	ldr	r2, [r7, #0]
 8009faa:	429a      	cmp	r2, r3
 8009fac:	d20c      	bcs.n	8009fc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fae:	4b22      	ldr	r3, [pc, #136]	; (800a038 <HAL_RCC_ClockConfig+0x1b8>)
 8009fb0:	683a      	ldr	r2, [r7, #0]
 8009fb2:	b2d2      	uxtb	r2, r2
 8009fb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009fb6:	4b20      	ldr	r3, [pc, #128]	; (800a038 <HAL_RCC_ClockConfig+0x1b8>)
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f003 030f 	and.w	r3, r3, #15
 8009fbe:	683a      	ldr	r2, [r7, #0]
 8009fc0:	429a      	cmp	r2, r3
 8009fc2:	d001      	beq.n	8009fc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	e032      	b.n	800a02e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f003 0304 	and.w	r3, r3, #4
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d008      	beq.n	8009fe6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009fd4:	4b19      	ldr	r3, [pc, #100]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009fd6:	689b      	ldr	r3, [r3, #8]
 8009fd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	68db      	ldr	r3, [r3, #12]
 8009fe0:	4916      	ldr	r1, [pc, #88]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f003 0308 	and.w	r3, r3, #8
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d009      	beq.n	800a006 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009ff2:	4b12      	ldr	r3, [pc, #72]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 8009ff4:	689b      	ldr	r3, [r3, #8]
 8009ff6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	691b      	ldr	r3, [r3, #16]
 8009ffe:	00db      	lsls	r3, r3, #3
 800a000:	490e      	ldr	r1, [pc, #56]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 800a002:	4313      	orrs	r3, r2
 800a004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a006:	f000 f821 	bl	800a04c <HAL_RCC_GetSysClockFreq>
 800a00a:	4602      	mov	r2, r0
 800a00c:	4b0b      	ldr	r3, [pc, #44]	; (800a03c <HAL_RCC_ClockConfig+0x1bc>)
 800a00e:	689b      	ldr	r3, [r3, #8]
 800a010:	091b      	lsrs	r3, r3, #4
 800a012:	f003 030f 	and.w	r3, r3, #15
 800a016:	490a      	ldr	r1, [pc, #40]	; (800a040 <HAL_RCC_ClockConfig+0x1c0>)
 800a018:	5ccb      	ldrb	r3, [r1, r3]
 800a01a:	fa22 f303 	lsr.w	r3, r2, r3
 800a01e:	4a09      	ldr	r2, [pc, #36]	; (800a044 <HAL_RCC_ClockConfig+0x1c4>)
 800a020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a022:	4b09      	ldr	r3, [pc, #36]	; (800a048 <HAL_RCC_ClockConfig+0x1c8>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	4618      	mov	r0, r3
 800a028:	f7fb fd20 	bl	8005a6c <HAL_InitTick>

  return HAL_OK;
 800a02c:	2300      	movs	r3, #0
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3710      	adds	r7, #16
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}
 800a036:	bf00      	nop
 800a038:	40023c00 	.word	0x40023c00
 800a03c:	40023800 	.word	0x40023800
 800a040:	0802cf10 	.word	0x0802cf10
 800a044:	20000008 	.word	0x20000008
 800a048:	2000000c 	.word	0x2000000c

0800a04c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a04c:	b5b0      	push	{r4, r5, r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a052:	2100      	movs	r1, #0
 800a054:	6079      	str	r1, [r7, #4]
 800a056:	2100      	movs	r1, #0
 800a058:	60f9      	str	r1, [r7, #12]
 800a05a:	2100      	movs	r1, #0
 800a05c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a05e:	2100      	movs	r1, #0
 800a060:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a062:	4952      	ldr	r1, [pc, #328]	; (800a1ac <HAL_RCC_GetSysClockFreq+0x160>)
 800a064:	6889      	ldr	r1, [r1, #8]
 800a066:	f001 010c 	and.w	r1, r1, #12
 800a06a:	2908      	cmp	r1, #8
 800a06c:	d00d      	beq.n	800a08a <HAL_RCC_GetSysClockFreq+0x3e>
 800a06e:	2908      	cmp	r1, #8
 800a070:	f200 8094 	bhi.w	800a19c <HAL_RCC_GetSysClockFreq+0x150>
 800a074:	2900      	cmp	r1, #0
 800a076:	d002      	beq.n	800a07e <HAL_RCC_GetSysClockFreq+0x32>
 800a078:	2904      	cmp	r1, #4
 800a07a:	d003      	beq.n	800a084 <HAL_RCC_GetSysClockFreq+0x38>
 800a07c:	e08e      	b.n	800a19c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a07e:	4b4c      	ldr	r3, [pc, #304]	; (800a1b0 <HAL_RCC_GetSysClockFreq+0x164>)
 800a080:	60bb      	str	r3, [r7, #8]
       break;
 800a082:	e08e      	b.n	800a1a2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a084:	4b4b      	ldr	r3, [pc, #300]	; (800a1b4 <HAL_RCC_GetSysClockFreq+0x168>)
 800a086:	60bb      	str	r3, [r7, #8]
      break;
 800a088:	e08b      	b.n	800a1a2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a08a:	4948      	ldr	r1, [pc, #288]	; (800a1ac <HAL_RCC_GetSysClockFreq+0x160>)
 800a08c:	6849      	ldr	r1, [r1, #4]
 800a08e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800a092:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a094:	4945      	ldr	r1, [pc, #276]	; (800a1ac <HAL_RCC_GetSysClockFreq+0x160>)
 800a096:	6849      	ldr	r1, [r1, #4]
 800a098:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800a09c:	2900      	cmp	r1, #0
 800a09e:	d024      	beq.n	800a0ea <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a0a0:	4942      	ldr	r1, [pc, #264]	; (800a1ac <HAL_RCC_GetSysClockFreq+0x160>)
 800a0a2:	6849      	ldr	r1, [r1, #4]
 800a0a4:	0989      	lsrs	r1, r1, #6
 800a0a6:	4608      	mov	r0, r1
 800a0a8:	f04f 0100 	mov.w	r1, #0
 800a0ac:	f240 14ff 	movw	r4, #511	; 0x1ff
 800a0b0:	f04f 0500 	mov.w	r5, #0
 800a0b4:	ea00 0204 	and.w	r2, r0, r4
 800a0b8:	ea01 0305 	and.w	r3, r1, r5
 800a0bc:	493d      	ldr	r1, [pc, #244]	; (800a1b4 <HAL_RCC_GetSysClockFreq+0x168>)
 800a0be:	fb01 f003 	mul.w	r0, r1, r3
 800a0c2:	2100      	movs	r1, #0
 800a0c4:	fb01 f102 	mul.w	r1, r1, r2
 800a0c8:	1844      	adds	r4, r0, r1
 800a0ca:	493a      	ldr	r1, [pc, #232]	; (800a1b4 <HAL_RCC_GetSysClockFreq+0x168>)
 800a0cc:	fba2 0101 	umull	r0, r1, r2, r1
 800a0d0:	1863      	adds	r3, r4, r1
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	f04f 0300 	mov.w	r3, #0
 800a0dc:	f7f6 fde4 	bl	8000ca8 <__aeabi_uldivmod>
 800a0e0:	4602      	mov	r2, r0
 800a0e2:	460b      	mov	r3, r1
 800a0e4:	4613      	mov	r3, r2
 800a0e6:	60fb      	str	r3, [r7, #12]
 800a0e8:	e04a      	b.n	800a180 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a0ea:	4b30      	ldr	r3, [pc, #192]	; (800a1ac <HAL_RCC_GetSysClockFreq+0x160>)
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	099b      	lsrs	r3, r3, #6
 800a0f0:	461a      	mov	r2, r3
 800a0f2:	f04f 0300 	mov.w	r3, #0
 800a0f6:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a0fa:	f04f 0100 	mov.w	r1, #0
 800a0fe:	ea02 0400 	and.w	r4, r2, r0
 800a102:	ea03 0501 	and.w	r5, r3, r1
 800a106:	4620      	mov	r0, r4
 800a108:	4629      	mov	r1, r5
 800a10a:	f04f 0200 	mov.w	r2, #0
 800a10e:	f04f 0300 	mov.w	r3, #0
 800a112:	014b      	lsls	r3, r1, #5
 800a114:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a118:	0142      	lsls	r2, r0, #5
 800a11a:	4610      	mov	r0, r2
 800a11c:	4619      	mov	r1, r3
 800a11e:	1b00      	subs	r0, r0, r4
 800a120:	eb61 0105 	sbc.w	r1, r1, r5
 800a124:	f04f 0200 	mov.w	r2, #0
 800a128:	f04f 0300 	mov.w	r3, #0
 800a12c:	018b      	lsls	r3, r1, #6
 800a12e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a132:	0182      	lsls	r2, r0, #6
 800a134:	1a12      	subs	r2, r2, r0
 800a136:	eb63 0301 	sbc.w	r3, r3, r1
 800a13a:	f04f 0000 	mov.w	r0, #0
 800a13e:	f04f 0100 	mov.w	r1, #0
 800a142:	00d9      	lsls	r1, r3, #3
 800a144:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a148:	00d0      	lsls	r0, r2, #3
 800a14a:	4602      	mov	r2, r0
 800a14c:	460b      	mov	r3, r1
 800a14e:	1912      	adds	r2, r2, r4
 800a150:	eb45 0303 	adc.w	r3, r5, r3
 800a154:	f04f 0000 	mov.w	r0, #0
 800a158:	f04f 0100 	mov.w	r1, #0
 800a15c:	0299      	lsls	r1, r3, #10
 800a15e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a162:	0290      	lsls	r0, r2, #10
 800a164:	4602      	mov	r2, r0
 800a166:	460b      	mov	r3, r1
 800a168:	4610      	mov	r0, r2
 800a16a:	4619      	mov	r1, r3
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	461a      	mov	r2, r3
 800a170:	f04f 0300 	mov.w	r3, #0
 800a174:	f7f6 fd98 	bl	8000ca8 <__aeabi_uldivmod>
 800a178:	4602      	mov	r2, r0
 800a17a:	460b      	mov	r3, r1
 800a17c:	4613      	mov	r3, r2
 800a17e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a180:	4b0a      	ldr	r3, [pc, #40]	; (800a1ac <HAL_RCC_GetSysClockFreq+0x160>)
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	0c1b      	lsrs	r3, r3, #16
 800a186:	f003 0303 	and.w	r3, r3, #3
 800a18a:	3301      	adds	r3, #1
 800a18c:	005b      	lsls	r3, r3, #1
 800a18e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a190:	68fa      	ldr	r2, [r7, #12]
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	fbb2 f3f3 	udiv	r3, r2, r3
 800a198:	60bb      	str	r3, [r7, #8]
      break;
 800a19a:	e002      	b.n	800a1a2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a19c:	4b04      	ldr	r3, [pc, #16]	; (800a1b0 <HAL_RCC_GetSysClockFreq+0x164>)
 800a19e:	60bb      	str	r3, [r7, #8]
      break;
 800a1a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a1a2:	68bb      	ldr	r3, [r7, #8]
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3710      	adds	r7, #16
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bdb0      	pop	{r4, r5, r7, pc}
 800a1ac:	40023800 	.word	0x40023800
 800a1b0:	00f42400 	.word	0x00f42400
 800a1b4:	017d7840 	.word	0x017d7840

0800a1b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a1bc:	4b03      	ldr	r3, [pc, #12]	; (800a1cc <HAL_RCC_GetHCLKFreq+0x14>)
 800a1be:	681b      	ldr	r3, [r3, #0]
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr
 800a1ca:	bf00      	nop
 800a1cc:	20000008 	.word	0x20000008

0800a1d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a1d4:	f7ff fff0 	bl	800a1b8 <HAL_RCC_GetHCLKFreq>
 800a1d8:	4602      	mov	r2, r0
 800a1da:	4b05      	ldr	r3, [pc, #20]	; (800a1f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	0a9b      	lsrs	r3, r3, #10
 800a1e0:	f003 0307 	and.w	r3, r3, #7
 800a1e4:	4903      	ldr	r1, [pc, #12]	; (800a1f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a1e6:	5ccb      	ldrb	r3, [r1, r3]
 800a1e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	40023800 	.word	0x40023800
 800a1f4:	0802cf20 	.word	0x0802cf20

0800a1f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a1fc:	f7ff ffdc 	bl	800a1b8 <HAL_RCC_GetHCLKFreq>
 800a200:	4602      	mov	r2, r0
 800a202:	4b05      	ldr	r3, [pc, #20]	; (800a218 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a204:	689b      	ldr	r3, [r3, #8]
 800a206:	0b5b      	lsrs	r3, r3, #13
 800a208:	f003 0307 	and.w	r3, r3, #7
 800a20c:	4903      	ldr	r1, [pc, #12]	; (800a21c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a20e:	5ccb      	ldrb	r3, [r1, r3]
 800a210:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a214:	4618      	mov	r0, r3
 800a216:	bd80      	pop	{r7, pc}
 800a218:	40023800 	.word	0x40023800
 800a21c:	0802cf20 	.word	0x0802cf20

0800a220 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a220:	b480      	push	{r7}
 800a222:	b083      	sub	sp, #12
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	220f      	movs	r2, #15
 800a22e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a230:	4b12      	ldr	r3, [pc, #72]	; (800a27c <HAL_RCC_GetClockConfig+0x5c>)
 800a232:	689b      	ldr	r3, [r3, #8]
 800a234:	f003 0203 	and.w	r2, r3, #3
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a23c:	4b0f      	ldr	r3, [pc, #60]	; (800a27c <HAL_RCC_GetClockConfig+0x5c>)
 800a23e:	689b      	ldr	r3, [r3, #8]
 800a240:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a248:	4b0c      	ldr	r3, [pc, #48]	; (800a27c <HAL_RCC_GetClockConfig+0x5c>)
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a254:	4b09      	ldr	r3, [pc, #36]	; (800a27c <HAL_RCC_GetClockConfig+0x5c>)
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	08db      	lsrs	r3, r3, #3
 800a25a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a262:	4b07      	ldr	r3, [pc, #28]	; (800a280 <HAL_RCC_GetClockConfig+0x60>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f003 020f 	and.w	r2, r3, #15
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	601a      	str	r2, [r3, #0]
}
 800a26e:	bf00      	nop
 800a270:	370c      	adds	r7, #12
 800a272:	46bd      	mov	sp, r7
 800a274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a278:	4770      	bx	lr
 800a27a:	bf00      	nop
 800a27c:	40023800 	.word	0x40023800
 800a280:	40023c00 	.word	0x40023c00

0800a284 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d101      	bne.n	800a296 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a292:	2301      	movs	r3, #1
 800a294:	e09b      	b.n	800a3ce <HAL_SPI_Init+0x14a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d108      	bne.n	800a2b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a2a6:	d009      	beq.n	800a2bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	61da      	str	r2, [r3, #28]
 800a2ae:	e005      	b.n	800a2bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2200      	movs	r2, #0
 800a2c0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d126      	bne.n	800a31c <HAL_SPI_Init+0x98>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4a3f      	ldr	r2, [pc, #252]	; (800a3d8 <HAL_SPI_Init+0x154>)
 800a2da:	659a      	str	r2, [r3, #88]	; 0x58
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	4a3f      	ldr	r2, [pc, #252]	; (800a3dc <HAL_SPI_Init+0x158>)
 800a2e0:	65da      	str	r2, [r3, #92]	; 0x5c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	4a3e      	ldr	r2, [pc, #248]	; (800a3e0 <HAL_SPI_Init+0x15c>)
 800a2e6:	661a      	str	r2, [r3, #96]	; 0x60
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	4a3e      	ldr	r2, [pc, #248]	; (800a3e4 <HAL_SPI_Init+0x160>)
 800a2ec:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a3d      	ldr	r2, [pc, #244]	; (800a3e8 <HAL_SPI_Init+0x164>)
 800a2f2:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	4a3d      	ldr	r2, [pc, #244]	; (800a3ec <HAL_SPI_Init+0x168>)
 800a2f8:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	4a3c      	ldr	r2, [pc, #240]	; (800a3f0 <HAL_SPI_Init+0x16c>)
 800a2fe:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	4a3c      	ldr	r2, [pc, #240]	; (800a3f4 <HAL_SPI_Init+0x170>)
 800a304:	675a      	str	r2, [r3, #116]	; 0x74

    if (hspi->MspInitCallback == NULL)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d102      	bne.n	800a314 <HAL_SPI_Init+0x90>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a39      	ldr	r2, [pc, #228]	; (800a3f8 <HAL_SPI_Init+0x174>)
 800a312:	679a      	str	r2, [r3, #120]	; 0x78
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2202      	movs	r2, #2
 800a320:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	681a      	ldr	r2, [r3, #0]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a332:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	689b      	ldr	r3, [r3, #8]
 800a340:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a344:	431a      	orrs	r2, r3
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	68db      	ldr	r3, [r3, #12]
 800a34a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a34e:	431a      	orrs	r2, r3
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	691b      	ldr	r3, [r3, #16]
 800a354:	f003 0302 	and.w	r3, r3, #2
 800a358:	431a      	orrs	r2, r3
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	695b      	ldr	r3, [r3, #20]
 800a35e:	f003 0301 	and.w	r3, r3, #1
 800a362:	431a      	orrs	r2, r3
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	699b      	ldr	r3, [r3, #24]
 800a368:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a36c:	431a      	orrs	r2, r3
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	69db      	ldr	r3, [r3, #28]
 800a372:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a376:	431a      	orrs	r2, r3
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6a1b      	ldr	r3, [r3, #32]
 800a37c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a380:	ea42 0103 	orr.w	r1, r2, r3
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a388:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	430a      	orrs	r2, r1
 800a392:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	699b      	ldr	r3, [r3, #24]
 800a398:	0c1b      	lsrs	r3, r3, #16
 800a39a:	f003 0104 	and.w	r1, r3, #4
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3a2:	f003 0210 	and.w	r2, r3, #16
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	430a      	orrs	r2, r1
 800a3ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	69da      	ldr	r2, [r3, #28]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a3bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a3cc:	2300      	movs	r3, #0
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	3708      	adds	r7, #8
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}
 800a3d6:	bf00      	nop
 800a3d8:	0800aafd 	.word	0x0800aafd
 800a3dc:	0800ab11 	.word	0x0800ab11
 800a3e0:	0800ab25 	.word	0x0800ab25
 800a3e4:	0800ab39 	.word	0x0800ab39
 800a3e8:	0800ab4d 	.word	0x0800ab4d
 800a3ec:	0800ab61 	.word	0x0800ab61
 800a3f0:	0800ab75 	.word	0x0800ab75
 800a3f4:	0800ab89 	.word	0x0800ab89
 800a3f8:	08005895 	.word	0x08005895

0800a3fc <HAL_SPI_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID,
                                           pSPI_CallbackTypeDef pCallback)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b087      	sub	sp, #28
 800a400:	af00      	add	r7, sp, #0
 800a402:	60f8      	str	r0, [r7, #12]
 800a404:	460b      	mov	r3, r1
 800a406:	607a      	str	r2, [r7, #4]
 800a408:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a40a:	2300      	movs	r3, #0
 800a40c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d107      	bne.n	800a424 <HAL_SPI_RegisterCallback+0x28>
  {
    /* Update the error code */
    hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a418:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	655a      	str	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 800a420:	2301      	movs	r3, #1
 800a422:	e086      	b.n	800a532 <HAL_SPI_RegisterCallback+0x136>
  }
  /* Process locked */
  __HAL_LOCK(hspi);
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d101      	bne.n	800a432 <HAL_SPI_RegisterCallback+0x36>
 800a42e:	2302      	movs	r3, #2
 800a430:	e07f      	b.n	800a532 <HAL_SPI_RegisterCallback+0x136>
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2201      	movs	r2, #1
 800a436:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (HAL_SPI_STATE_READY == hspi->State)
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a440:	b2db      	uxtb	r3, r3
 800a442:	2b01      	cmp	r3, #1
 800a444:	d14b      	bne.n	800a4de <HAL_SPI_RegisterCallback+0xe2>
  {
    switch (CallbackID)
 800a446:	7afb      	ldrb	r3, [r7, #11]
 800a448:	2b09      	cmp	r3, #9
 800a44a:	d83f      	bhi.n	800a4cc <HAL_SPI_RegisterCallback+0xd0>
 800a44c:	a201      	add	r2, pc, #4	; (adr r2, 800a454 <HAL_SPI_RegisterCallback+0x58>)
 800a44e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a452:	bf00      	nop
 800a454:	0800a47d 	.word	0x0800a47d
 800a458:	0800a485 	.word	0x0800a485
 800a45c:	0800a48d 	.word	0x0800a48d
 800a460:	0800a495 	.word	0x0800a495
 800a464:	0800a49d 	.word	0x0800a49d
 800a468:	0800a4a5 	.word	0x0800a4a5
 800a46c:	0800a4ad 	.word	0x0800a4ad
 800a470:	0800a4b5 	.word	0x0800a4b5
 800a474:	0800a4bd 	.word	0x0800a4bd
 800a478:	0800a4c5 	.word	0x0800a4c5
    {
      case HAL_SPI_TX_COMPLETE_CB_ID :
        hspi->TxCpltCallback = pCallback;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a482:	e051      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_RX_COMPLETE_CB_ID :
        hspi->RxCpltCallback = pCallback;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	687a      	ldr	r2, [r7, #4]
 800a488:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a48a:	e04d      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_TX_RX_COMPLETE_CB_ID :
        hspi->TxRxCpltCallback = pCallback;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	687a      	ldr	r2, [r7, #4]
 800a490:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a492:	e049      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_TX_HALF_COMPLETE_CB_ID :
        hspi->TxHalfCpltCallback = pCallback;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	687a      	ldr	r2, [r7, #4]
 800a498:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800a49a:	e045      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_RX_HALF_COMPLETE_CB_ID :
        hspi->RxHalfCpltCallback = pCallback;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	687a      	ldr	r2, [r7, #4]
 800a4a0:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800a4a2:	e041      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID :
        hspi->TxRxHalfCpltCallback = pCallback;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	687a      	ldr	r2, [r7, #4]
 800a4a8:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a4aa:	e03d      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_ERROR_CB_ID :
        hspi->ErrorCallback = pCallback;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	687a      	ldr	r2, [r7, #4]
 800a4b0:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a4b2:	e039      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_ABORT_CB_ID :
        hspi->AbortCpltCallback = pCallback;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	687a      	ldr	r2, [r7, #4]
 800a4b8:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800a4ba:	e035      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	687a      	ldr	r2, [r7, #4]
 800a4c0:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800a4c2:	e031      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	687a      	ldr	r2, [r7, #4]
 800a4c8:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800a4ca:	e02d      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4d0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Return error status */
        status =  HAL_ERROR;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	75fb      	strb	r3, [r7, #23]
        break;
 800a4dc:	e024      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>
    }
  }
  else if (HAL_SPI_STATE_RESET == hspi->State)
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a4e4:	b2db      	uxtb	r3, r3
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d116      	bne.n	800a518 <HAL_SPI_RegisterCallback+0x11c>
  {
    switch (CallbackID)
 800a4ea:	7afb      	ldrb	r3, [r7, #11]
 800a4ec:	2b08      	cmp	r3, #8
 800a4ee:	d002      	beq.n	800a4f6 <HAL_SPI_RegisterCallback+0xfa>
 800a4f0:	2b09      	cmp	r3, #9
 800a4f2:	d004      	beq.n	800a4fe <HAL_SPI_RegisterCallback+0x102>
 800a4f4:	e007      	b.n	800a506 <HAL_SPI_RegisterCallback+0x10a>
    {
      case HAL_SPI_MSPINIT_CB_ID :
        hspi->MspInitCallback = pCallback;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	687a      	ldr	r2, [r7, #4]
 800a4fa:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800a4fc:	e014      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      case HAL_SPI_MSPDEINIT_CB_ID :
        hspi->MspDeInitCallback = pCallback;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800a504:	e010      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>

      default :
        /* Update the error code */
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a50a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	655a      	str	r2, [r3, #84]	; 0x54

        /* Return error status */
        status =  HAL_ERROR;
 800a512:	2301      	movs	r3, #1
 800a514:	75fb      	strb	r3, [r7, #23]
        break;
 800a516:	e007      	b.n	800a528 <HAL_SPI_RegisterCallback+0x12c>
    }
  }
  else
  {
    /* Update the error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK);
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a51c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status =  HAL_ERROR;
 800a524:	2301      	movs	r3, #1
 800a526:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	2200      	movs	r2, #0
 800a52c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return status;
 800a530:	7dfb      	ldrb	r3, [r7, #23]
}
 800a532:	4618      	mov	r0, r3
 800a534:	371c      	adds	r7, #28
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr
 800a53e:	bf00      	nop

0800a540 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b088      	sub	sp, #32
 800a544:	af00      	add	r7, sp, #0
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	60b9      	str	r1, [r7, #8]
 800a54a:	603b      	str	r3, [r7, #0]
 800a54c:	4613      	mov	r3, r2
 800a54e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a550:	2300      	movs	r3, #0
 800a552:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a55a:	2b01      	cmp	r3, #1
 800a55c:	d101      	bne.n	800a562 <HAL_SPI_Transmit+0x22>
 800a55e:	2302      	movs	r3, #2
 800a560:	e126      	b.n	800a7b0 <HAL_SPI_Transmit+0x270>
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2201      	movs	r2, #1
 800a566:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a56a:	f7fc f9a1 	bl	80068b0 <HAL_GetTick>
 800a56e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a570:	88fb      	ldrh	r3, [r7, #6]
 800a572:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d002      	beq.n	800a586 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a580:	2302      	movs	r3, #2
 800a582:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a584:	e10b      	b.n	800a79e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d002      	beq.n	800a592 <HAL_SPI_Transmit+0x52>
 800a58c:	88fb      	ldrh	r3, [r7, #6]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d102      	bne.n	800a598 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a592:	2301      	movs	r3, #1
 800a594:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a596:	e102      	b.n	800a79e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	2203      	movs	r2, #3
 800a59c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	68ba      	ldr	r2, [r7, #8]
 800a5aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	88fa      	ldrh	r2, [r7, #6]
 800a5b0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	88fa      	ldrh	r2, [r7, #6]
 800a5b6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	689b      	ldr	r3, [r3, #8]
 800a5da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5de:	d10f      	bne.n	800a600 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	681a      	ldr	r2, [r3, #0]
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a5ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	681a      	ldr	r2, [r3, #0]
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a5fe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a60a:	2b40      	cmp	r3, #64	; 0x40
 800a60c:	d007      	beq.n	800a61e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	681a      	ldr	r2, [r3, #0]
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a61c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a626:	d14b      	bne.n	800a6c0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	685b      	ldr	r3, [r3, #4]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d002      	beq.n	800a636 <HAL_SPI_Transmit+0xf6>
 800a630:	8afb      	ldrh	r3, [r7, #22]
 800a632:	2b01      	cmp	r3, #1
 800a634:	d13e      	bne.n	800a6b4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a63a:	881a      	ldrh	r2, [r3, #0]
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a646:	1c9a      	adds	r2, r3, #2
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a650:	b29b      	uxth	r3, r3
 800a652:	3b01      	subs	r3, #1
 800a654:	b29a      	uxth	r2, r3
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a65a:	e02b      	b.n	800a6b4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	f003 0302 	and.w	r3, r3, #2
 800a666:	2b02      	cmp	r3, #2
 800a668:	d112      	bne.n	800a690 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a66e:	881a      	ldrh	r2, [r3, #0]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a67a:	1c9a      	adds	r2, r3, #2
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a684:	b29b      	uxth	r3, r3
 800a686:	3b01      	subs	r3, #1
 800a688:	b29a      	uxth	r2, r3
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	86da      	strh	r2, [r3, #54]	; 0x36
 800a68e:	e011      	b.n	800a6b4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a690:	f7fc f90e 	bl	80068b0 <HAL_GetTick>
 800a694:	4602      	mov	r2, r0
 800a696:	69bb      	ldr	r3, [r7, #24]
 800a698:	1ad3      	subs	r3, r2, r3
 800a69a:	683a      	ldr	r2, [r7, #0]
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d803      	bhi.n	800a6a8 <HAL_SPI_Transmit+0x168>
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6a6:	d102      	bne.n	800a6ae <HAL_SPI_Transmit+0x16e>
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d102      	bne.n	800a6b4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a6b2:	e074      	b.n	800a79e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6b8:	b29b      	uxth	r3, r3
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d1ce      	bne.n	800a65c <HAL_SPI_Transmit+0x11c>
 800a6be:	e04c      	b.n	800a75a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	685b      	ldr	r3, [r3, #4]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d002      	beq.n	800a6ce <HAL_SPI_Transmit+0x18e>
 800a6c8:	8afb      	ldrh	r3, [r7, #22]
 800a6ca:	2b01      	cmp	r3, #1
 800a6cc:	d140      	bne.n	800a750 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	330c      	adds	r3, #12
 800a6d8:	7812      	ldrb	r2, [r2, #0]
 800a6da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6e0:	1c5a      	adds	r2, r3, #1
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	3b01      	subs	r3, #1
 800a6ee:	b29a      	uxth	r2, r3
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a6f4:	e02c      	b.n	800a750 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	689b      	ldr	r3, [r3, #8]
 800a6fc:	f003 0302 	and.w	r3, r3, #2
 800a700:	2b02      	cmp	r3, #2
 800a702:	d113      	bne.n	800a72c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	330c      	adds	r3, #12
 800a70e:	7812      	ldrb	r2, [r2, #0]
 800a710:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a716:	1c5a      	adds	r2, r3, #1
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a720:	b29b      	uxth	r3, r3
 800a722:	3b01      	subs	r3, #1
 800a724:	b29a      	uxth	r2, r3
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	86da      	strh	r2, [r3, #54]	; 0x36
 800a72a:	e011      	b.n	800a750 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a72c:	f7fc f8c0 	bl	80068b0 <HAL_GetTick>
 800a730:	4602      	mov	r2, r0
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	1ad3      	subs	r3, r2, r3
 800a736:	683a      	ldr	r2, [r7, #0]
 800a738:	429a      	cmp	r2, r3
 800a73a:	d803      	bhi.n	800a744 <HAL_SPI_Transmit+0x204>
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a742:	d102      	bne.n	800a74a <HAL_SPI_Transmit+0x20a>
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d102      	bne.n	800a750 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800a74a:	2303      	movs	r3, #3
 800a74c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a74e:	e026      	b.n	800a79e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a754:	b29b      	uxth	r3, r3
 800a756:	2b00      	cmp	r3, #0
 800a758:	d1cd      	bne.n	800a6f6 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a75a:	69ba      	ldr	r2, [r7, #24]
 800a75c:	6839      	ldr	r1, [r7, #0]
 800a75e:	68f8      	ldr	r0, [r7, #12]
 800a760:	f000 faa4 	bl	800acac <SPI_EndRxTxTransaction>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d002      	beq.n	800a770 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2220      	movs	r2, #32
 800a76e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	689b      	ldr	r3, [r3, #8]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d10a      	bne.n	800a78e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a778:	2300      	movs	r3, #0
 800a77a:	613b      	str	r3, [r7, #16]
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	68db      	ldr	r3, [r3, #12]
 800a782:	613b      	str	r3, [r7, #16]
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	689b      	ldr	r3, [r3, #8]
 800a78a:	613b      	str	r3, [r7, #16]
 800a78c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a792:	2b00      	cmp	r3, #0
 800a794:	d002      	beq.n	800a79c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800a796:	2301      	movs	r3, #1
 800a798:	77fb      	strb	r3, [r7, #31]
 800a79a:	e000      	b.n	800a79e <HAL_SPI_Transmit+0x25e>
  }

error:
 800a79c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2201      	movs	r2, #1
 800a7a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a7ae:	7ffb      	ldrb	r3, [r7, #31]
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3720      	adds	r7, #32
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	bd80      	pop	{r7, pc}

0800a7b8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b08c      	sub	sp, #48	; 0x30
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	60f8      	str	r0, [r7, #12]
 800a7c0:	60b9      	str	r1, [r7, #8]
 800a7c2:	607a      	str	r2, [r7, #4]
 800a7c4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a7d6:	2b01      	cmp	r3, #1
 800a7d8:	d101      	bne.n	800a7de <HAL_SPI_TransmitReceive+0x26>
 800a7da:	2302      	movs	r3, #2
 800a7dc:	e18a      	b.n	800aaf4 <HAL_SPI_TransmitReceive+0x33c>
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	2201      	movs	r2, #1
 800a7e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a7e6:	f7fc f863 	bl	80068b0 <HAL_GetTick>
 800a7ea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a7f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	685b      	ldr	r3, [r3, #4]
 800a7fa:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a7fc:	887b      	ldrh	r3, [r7, #2]
 800a7fe:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a800:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a804:	2b01      	cmp	r3, #1
 800a806:	d00f      	beq.n	800a828 <HAL_SPI_TransmitReceive+0x70>
 800a808:	69fb      	ldr	r3, [r7, #28]
 800a80a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a80e:	d107      	bne.n	800a820 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	689b      	ldr	r3, [r3, #8]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d103      	bne.n	800a820 <HAL_SPI_TransmitReceive+0x68>
 800a818:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a81c:	2b04      	cmp	r3, #4
 800a81e:	d003      	beq.n	800a828 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a820:	2302      	movs	r3, #2
 800a822:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a826:	e15b      	b.n	800aae0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d005      	beq.n	800a83a <HAL_SPI_TransmitReceive+0x82>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d002      	beq.n	800a83a <HAL_SPI_TransmitReceive+0x82>
 800a834:	887b      	ldrh	r3, [r7, #2]
 800a836:	2b00      	cmp	r3, #0
 800a838:	d103      	bne.n	800a842 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a83a:	2301      	movs	r3, #1
 800a83c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a840:	e14e      	b.n	800aae0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a848:	b2db      	uxtb	r3, r3
 800a84a:	2b04      	cmp	r3, #4
 800a84c:	d003      	beq.n	800a856 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	2205      	movs	r2, #5
 800a852:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	2200      	movs	r2, #0
 800a85a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	687a      	ldr	r2, [r7, #4]
 800a860:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	887a      	ldrh	r2, [r7, #2]
 800a866:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	887a      	ldrh	r2, [r7, #2]
 800a86c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	68ba      	ldr	r2, [r7, #8]
 800a872:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	887a      	ldrh	r2, [r7, #2]
 800a878:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	887a      	ldrh	r2, [r7, #2]
 800a87e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	2200      	movs	r2, #0
 800a884:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2200      	movs	r2, #0
 800a88a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a896:	2b40      	cmp	r3, #64	; 0x40
 800a898:	d007      	beq.n	800a8aa <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	681a      	ldr	r2, [r3, #0]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a8a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	68db      	ldr	r3, [r3, #12]
 800a8ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a8b2:	d178      	bne.n	800a9a6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d002      	beq.n	800a8c2 <HAL_SPI_TransmitReceive+0x10a>
 800a8bc:	8b7b      	ldrh	r3, [r7, #26]
 800a8be:	2b01      	cmp	r3, #1
 800a8c0:	d166      	bne.n	800a990 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8c6:	881a      	ldrh	r2, [r3, #0]
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8d2:	1c9a      	adds	r2, r3, #2
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	3b01      	subs	r3, #1
 800a8e0:	b29a      	uxth	r2, r3
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a8e6:	e053      	b.n	800a990 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	689b      	ldr	r3, [r3, #8]
 800a8ee:	f003 0302 	and.w	r3, r3, #2
 800a8f2:	2b02      	cmp	r3, #2
 800a8f4:	d11b      	bne.n	800a92e <HAL_SPI_TransmitReceive+0x176>
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a8fa:	b29b      	uxth	r3, r3
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d016      	beq.n	800a92e <HAL_SPI_TransmitReceive+0x176>
 800a900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a902:	2b01      	cmp	r3, #1
 800a904:	d113      	bne.n	800a92e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a90a:	881a      	ldrh	r2, [r3, #0]
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a916:	1c9a      	adds	r2, r3, #2
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a920:	b29b      	uxth	r3, r3
 800a922:	3b01      	subs	r3, #1
 800a924:	b29a      	uxth	r2, r3
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a92a:	2300      	movs	r3, #0
 800a92c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	f003 0301 	and.w	r3, r3, #1
 800a938:	2b01      	cmp	r3, #1
 800a93a:	d119      	bne.n	800a970 <HAL_SPI_TransmitReceive+0x1b8>
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a940:	b29b      	uxth	r3, r3
 800a942:	2b00      	cmp	r3, #0
 800a944:	d014      	beq.n	800a970 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	68da      	ldr	r2, [r3, #12]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a950:	b292      	uxth	r2, r2
 800a952:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a958:	1c9a      	adds	r2, r3, #2
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a962:	b29b      	uxth	r3, r3
 800a964:	3b01      	subs	r3, #1
 800a966:	b29a      	uxth	r2, r3
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a96c:	2301      	movs	r3, #1
 800a96e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a970:	f7fb ff9e 	bl	80068b0 <HAL_GetTick>
 800a974:	4602      	mov	r2, r0
 800a976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a978:	1ad3      	subs	r3, r2, r3
 800a97a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a97c:	429a      	cmp	r2, r3
 800a97e:	d807      	bhi.n	800a990 <HAL_SPI_TransmitReceive+0x1d8>
 800a980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a982:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a986:	d003      	beq.n	800a990 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a988:	2303      	movs	r3, #3
 800a98a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a98e:	e0a7      	b.n	800aae0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a994:	b29b      	uxth	r3, r3
 800a996:	2b00      	cmp	r3, #0
 800a998:	d1a6      	bne.n	800a8e8 <HAL_SPI_TransmitReceive+0x130>
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a99e:	b29b      	uxth	r3, r3
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d1a1      	bne.n	800a8e8 <HAL_SPI_TransmitReceive+0x130>
 800a9a4:	e07c      	b.n	800aaa0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	685b      	ldr	r3, [r3, #4]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d002      	beq.n	800a9b4 <HAL_SPI_TransmitReceive+0x1fc>
 800a9ae:	8b7b      	ldrh	r3, [r7, #26]
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	d16b      	bne.n	800aa8c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	330c      	adds	r3, #12
 800a9be:	7812      	ldrb	r2, [r2, #0]
 800a9c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9c6:	1c5a      	adds	r2, r3, #1
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9d0:	b29b      	uxth	r3, r3
 800a9d2:	3b01      	subs	r3, #1
 800a9d4:	b29a      	uxth	r2, r3
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a9da:	e057      	b.n	800aa8c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	689b      	ldr	r3, [r3, #8]
 800a9e2:	f003 0302 	and.w	r3, r3, #2
 800a9e6:	2b02      	cmp	r3, #2
 800a9e8:	d11c      	bne.n	800aa24 <HAL_SPI_TransmitReceive+0x26c>
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a9ee:	b29b      	uxth	r3, r3
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d017      	beq.n	800aa24 <HAL_SPI_TransmitReceive+0x26c>
 800a9f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9f6:	2b01      	cmp	r3, #1
 800a9f8:	d114      	bne.n	800aa24 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	330c      	adds	r3, #12
 800aa04:	7812      	ldrb	r2, [r2, #0]
 800aa06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa0c:	1c5a      	adds	r2, r3, #1
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa16:	b29b      	uxth	r3, r3
 800aa18:	3b01      	subs	r3, #1
 800aa1a:	b29a      	uxth	r2, r3
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800aa20:	2300      	movs	r3, #0
 800aa22:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	f003 0301 	and.w	r3, r3, #1
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d119      	bne.n	800aa66 <HAL_SPI_TransmitReceive+0x2ae>
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa36:	b29b      	uxth	r3, r3
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d014      	beq.n	800aa66 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68da      	ldr	r2, [r3, #12]
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa46:	b2d2      	uxtb	r2, r2
 800aa48:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa4e:	1c5a      	adds	r2, r3, #1
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	b29a      	uxth	r2, r3
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aa62:	2301      	movs	r3, #1
 800aa64:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800aa66:	f7fb ff23 	bl	80068b0 <HAL_GetTick>
 800aa6a:	4602      	mov	r2, r0
 800aa6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6e:	1ad3      	subs	r3, r2, r3
 800aa70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d803      	bhi.n	800aa7e <HAL_SPI_TransmitReceive+0x2c6>
 800aa76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa7c:	d102      	bne.n	800aa84 <HAL_SPI_TransmitReceive+0x2cc>
 800aa7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d103      	bne.n	800aa8c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800aa84:	2303      	movs	r3, #3
 800aa86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800aa8a:	e029      	b.n	800aae0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d1a2      	bne.n	800a9dc <HAL_SPI_TransmitReceive+0x224>
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d19d      	bne.n	800a9dc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800aaa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aaa2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aaa4:	68f8      	ldr	r0, [r7, #12]
 800aaa6:	f000 f901 	bl	800acac <SPI_EndRxTxTransaction>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d006      	beq.n	800aabe <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800aab0:	2301      	movs	r3, #1
 800aab2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	2220      	movs	r2, #32
 800aaba:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800aabc:	e010      	b.n	800aae0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	689b      	ldr	r3, [r3, #8]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d10b      	bne.n	800aade <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aac6:	2300      	movs	r3, #0
 800aac8:	617b      	str	r3, [r7, #20]
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	68db      	ldr	r3, [r3, #12]
 800aad0:	617b      	str	r3, [r7, #20]
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	689b      	ldr	r3, [r3, #8]
 800aad8:	617b      	str	r3, [r7, #20]
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	e000      	b.n	800aae0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800aade:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2201      	movs	r2, #1
 800aae4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	2200      	movs	r2, #0
 800aaec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800aaf0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	3730      	adds	r7, #48	; 0x30
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b083      	sub	sp, #12
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800ab04:	bf00      	nop
 800ab06:	370c      	adds	r7, #12
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr

0800ab10 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b083      	sub	sp, #12
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800ab18:	bf00      	nop
 800ab1a:	370c      	adds	r7, #12
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr

0800ab24 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800ab2c:	bf00      	nop
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b083      	sub	sp, #12
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800ab40:	bf00      	nop
 800ab42:	370c      	adds	r7, #12
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr

0800ab4c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ab4c:	b480      	push	{r7}
 800ab4e:	b083      	sub	sp, #12
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800ab54:	bf00      	nop
 800ab56:	370c      	adds	r7, #12
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b083      	sub	sp, #12
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800ab68:	bf00      	nop
 800ab6a:	370c      	adds	r7, #12
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab72:	4770      	bx	lr

0800ab74 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800ab74:	b480      	push	{r7}
 800ab76:	b083      	sub	sp, #12
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800ab7c:	bf00      	nop
 800ab7e:	370c      	adds	r7, #12
 800ab80:	46bd      	mov	sp, r7
 800ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab86:	4770      	bx	lr

0800ab88 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	b083      	sub	sp, #12
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 800ab90:	bf00      	nop
 800ab92:	370c      	adds	r7, #12
 800ab94:	46bd      	mov	sp, r7
 800ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9a:	4770      	bx	lr

0800ab9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b088      	sub	sp, #32
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	60f8      	str	r0, [r7, #12]
 800aba4:	60b9      	str	r1, [r7, #8]
 800aba6:	603b      	str	r3, [r7, #0]
 800aba8:	4613      	mov	r3, r2
 800abaa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800abac:	f7fb fe80 	bl	80068b0 <HAL_GetTick>
 800abb0:	4602      	mov	r2, r0
 800abb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abb4:	1a9b      	subs	r3, r3, r2
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	4413      	add	r3, r2
 800abba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800abbc:	f7fb fe78 	bl	80068b0 <HAL_GetTick>
 800abc0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800abc2:	4b39      	ldr	r3, [pc, #228]	; (800aca8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	015b      	lsls	r3, r3, #5
 800abc8:	0d1b      	lsrs	r3, r3, #20
 800abca:	69fa      	ldr	r2, [r7, #28]
 800abcc:	fb02 f303 	mul.w	r3, r2, r3
 800abd0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800abd2:	e054      	b.n	800ac7e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abda:	d050      	beq.n	800ac7e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800abdc:	f7fb fe68 	bl	80068b0 <HAL_GetTick>
 800abe0:	4602      	mov	r2, r0
 800abe2:	69bb      	ldr	r3, [r7, #24]
 800abe4:	1ad3      	subs	r3, r2, r3
 800abe6:	69fa      	ldr	r2, [r7, #28]
 800abe8:	429a      	cmp	r2, r3
 800abea:	d902      	bls.n	800abf2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800abec:	69fb      	ldr	r3, [r7, #28]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d13d      	bne.n	800ac6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	685a      	ldr	r2, [r3, #4]
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ac00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac0a:	d111      	bne.n	800ac30 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	689b      	ldr	r3, [r3, #8]
 800ac10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac14:	d004      	beq.n	800ac20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	689b      	ldr	r3, [r3, #8]
 800ac1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac1e:	d107      	bne.n	800ac30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	681a      	ldr	r2, [r3, #0]
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac38:	d10f      	bne.n	800ac5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	681a      	ldr	r2, [r3, #0]
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ac48:	601a      	str	r2, [r3, #0]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	681a      	ldr	r2, [r3, #0]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ac58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	2200      	movs	r2, #0
 800ac66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800ac6a:	2303      	movs	r3, #3
 800ac6c:	e017      	b.n	800ac9e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d101      	bne.n	800ac78 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ac74:	2300      	movs	r3, #0
 800ac76:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	3b01      	subs	r3, #1
 800ac7c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	689a      	ldr	r2, [r3, #8]
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	4013      	ands	r3, r2
 800ac88:	68ba      	ldr	r2, [r7, #8]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	bf0c      	ite	eq
 800ac8e:	2301      	moveq	r3, #1
 800ac90:	2300      	movne	r3, #0
 800ac92:	b2db      	uxtb	r3, r3
 800ac94:	461a      	mov	r2, r3
 800ac96:	79fb      	ldrb	r3, [r7, #7]
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d19b      	bne.n	800abd4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ac9c:	2300      	movs	r3, #0
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	3720      	adds	r7, #32
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bd80      	pop	{r7, pc}
 800aca6:	bf00      	nop
 800aca8:	20000008 	.word	0x20000008

0800acac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b088      	sub	sp, #32
 800acb0:	af02      	add	r7, sp, #8
 800acb2:	60f8      	str	r0, [r7, #12]
 800acb4:	60b9      	str	r1, [r7, #8]
 800acb6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800acb8:	4b1b      	ldr	r3, [pc, #108]	; (800ad28 <SPI_EndRxTxTransaction+0x7c>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	4a1b      	ldr	r2, [pc, #108]	; (800ad2c <SPI_EndRxTxTransaction+0x80>)
 800acbe:	fba2 2303 	umull	r2, r3, r2, r3
 800acc2:	0d5b      	lsrs	r3, r3, #21
 800acc4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800acc8:	fb02 f303 	mul.w	r3, r2, r3
 800accc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	685b      	ldr	r3, [r3, #4]
 800acd2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800acd6:	d112      	bne.n	800acfe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	9300      	str	r3, [sp, #0]
 800acdc:	68bb      	ldr	r3, [r7, #8]
 800acde:	2200      	movs	r2, #0
 800ace0:	2180      	movs	r1, #128	; 0x80
 800ace2:	68f8      	ldr	r0, [r7, #12]
 800ace4:	f7ff ff5a 	bl	800ab9c <SPI_WaitFlagStateUntilTimeout>
 800ace8:	4603      	mov	r3, r0
 800acea:	2b00      	cmp	r3, #0
 800acec:	d016      	beq.n	800ad1c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acf2:	f043 0220 	orr.w	r2, r3, #32
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800acfa:	2303      	movs	r3, #3
 800acfc:	e00f      	b.n	800ad1e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d00a      	beq.n	800ad1a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ad04:	697b      	ldr	r3, [r7, #20]
 800ad06:	3b01      	subs	r3, #1
 800ad08:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	689b      	ldr	r3, [r3, #8]
 800ad10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad14:	2b80      	cmp	r3, #128	; 0x80
 800ad16:	d0f2      	beq.n	800acfe <SPI_EndRxTxTransaction+0x52>
 800ad18:	e000      	b.n	800ad1c <SPI_EndRxTxTransaction+0x70>
        break;
 800ad1a:	bf00      	nop
  }

  return HAL_OK;
 800ad1c:	2300      	movs	r3, #0
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3718      	adds	r7, #24
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}
 800ad26:	bf00      	nop
 800ad28:	20000008 	.word	0x20000008
 800ad2c:	165e9f81 	.word	0x165e9f81

0800ad30 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b084      	sub	sp, #16
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	60f8      	str	r0, [r7, #12]
 800ad38:	60b9      	str	r1, [r7, #8]
 800ad3a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d101      	bne.n	800ad46 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800ad42:	2301      	movs	r3, #1
 800ad44:	e034      	b.n	800adb0 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800ad4c:	b2db      	uxtb	r3, r3
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d106      	bne.n	800ad60 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	2200      	movs	r2, #0
 800ad56:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800ad5a:	68f8      	ldr	r0, [r7, #12]
 800ad5c:	f7f6 faf0 	bl	8001340 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	681a      	ldr	r2, [r3, #0]
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	3308      	adds	r3, #8
 800ad68:	4619      	mov	r1, r3
 800ad6a:	4610      	mov	r0, r2
 800ad6c:	f001 fea2 	bl	800cab4 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	6818      	ldr	r0, [r3, #0]
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	461a      	mov	r2, r3
 800ad7a:	68b9      	ldr	r1, [r7, #8]
 800ad7c:	f001 fefe 	bl	800cb7c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6858      	ldr	r0, [r3, #4]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	689a      	ldr	r2, [r3, #8]
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad8c:	6879      	ldr	r1, [r7, #4]
 800ad8e:	f001 ff49 	bl	800cc24 <FMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	68fa      	ldr	r2, [r7, #12]
 800ad98:	6892      	ldr	r2, [r2, #8]
 800ad9a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	68fa      	ldr	r2, [r7, #12]
 800ada4:	6892      	ldr	r2, [r2, #8]
 800ada6:	f041 0101 	orr.w	r1, r1, #1
 800adaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800adae:	2300      	movs	r3, #0
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3710      	adds	r7, #16
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}

0800adb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b082      	sub	sp, #8
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d101      	bne.n	800adca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800adc6:	2301      	movs	r3, #1
 800adc8:	e041      	b.n	800ae4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800add0:	b2db      	uxtb	r3, r3
 800add2:	2b00      	cmp	r3, #0
 800add4:	d106      	bne.n	800ade4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2200      	movs	r2, #0
 800adda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f7fb f8bc 	bl	8005f5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2202      	movs	r2, #2
 800ade8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681a      	ldr	r2, [r3, #0]
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	3304      	adds	r3, #4
 800adf4:	4619      	mov	r1, r3
 800adf6:	4610      	mov	r0, r2
 800adf8:	f000 ff78 	bl	800bcec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2201      	movs	r2, #1
 800ae00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2201      	movs	r2, #1
 800ae08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2201      	movs	r2, #1
 800ae10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2201      	movs	r2, #1
 800ae18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2201      	movs	r2, #1
 800ae20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2201      	movs	r2, #1
 800ae28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2201      	movs	r2, #1
 800ae30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2201      	movs	r2, #1
 800ae38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2201      	movs	r2, #1
 800ae40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2201      	movs	r2, #1
 800ae48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ae4c:	2300      	movs	r3, #0
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3708      	adds	r7, #8
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}
	...

0800ae58 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b085      	sub	sp, #20
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae66:	b2db      	uxtb	r3, r3
 800ae68:	2b01      	cmp	r3, #1
 800ae6a:	d001      	beq.n	800ae70 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	e046      	b.n	800aefe <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2202      	movs	r2, #2
 800ae74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4a23      	ldr	r2, [pc, #140]	; (800af0c <HAL_TIM_Base_Start+0xb4>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d022      	beq.n	800aec8 <HAL_TIM_Base_Start+0x70>
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae8a:	d01d      	beq.n	800aec8 <HAL_TIM_Base_Start+0x70>
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4a1f      	ldr	r2, [pc, #124]	; (800af10 <HAL_TIM_Base_Start+0xb8>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d018      	beq.n	800aec8 <HAL_TIM_Base_Start+0x70>
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4a1e      	ldr	r2, [pc, #120]	; (800af14 <HAL_TIM_Base_Start+0xbc>)
 800ae9c:	4293      	cmp	r3, r2
 800ae9e:	d013      	beq.n	800aec8 <HAL_TIM_Base_Start+0x70>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4a1c      	ldr	r2, [pc, #112]	; (800af18 <HAL_TIM_Base_Start+0xc0>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d00e      	beq.n	800aec8 <HAL_TIM_Base_Start+0x70>
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	4a1b      	ldr	r2, [pc, #108]	; (800af1c <HAL_TIM_Base_Start+0xc4>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d009      	beq.n	800aec8 <HAL_TIM_Base_Start+0x70>
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	4a19      	ldr	r2, [pc, #100]	; (800af20 <HAL_TIM_Base_Start+0xc8>)
 800aeba:	4293      	cmp	r3, r2
 800aebc:	d004      	beq.n	800aec8 <HAL_TIM_Base_Start+0x70>
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	4a18      	ldr	r2, [pc, #96]	; (800af24 <HAL_TIM_Base_Start+0xcc>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d111      	bne.n	800aeec <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	f003 0307 	and.w	r3, r3, #7
 800aed2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	2b06      	cmp	r3, #6
 800aed8:	d010      	beq.n	800aefc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	681a      	ldr	r2, [r3, #0]
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f042 0201 	orr.w	r2, r2, #1
 800aee8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aeea:	e007      	b.n	800aefc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	681a      	ldr	r2, [r3, #0]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f042 0201 	orr.w	r2, r2, #1
 800aefa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800aefc:	2300      	movs	r3, #0
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3714      	adds	r7, #20
 800af02:	46bd      	mov	sp, r7
 800af04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af08:	4770      	bx	lr
 800af0a:	bf00      	nop
 800af0c:	40010000 	.word	0x40010000
 800af10:	40000400 	.word	0x40000400
 800af14:	40000800 	.word	0x40000800
 800af18:	40000c00 	.word	0x40000c00
 800af1c:	40010400 	.word	0x40010400
 800af20:	40014000 	.word	0x40014000
 800af24:	40001800 	.word	0x40001800

0800af28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800af28:	b480      	push	{r7}
 800af2a:	b085      	sub	sp, #20
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800af36:	b2db      	uxtb	r3, r3
 800af38:	2b01      	cmp	r3, #1
 800af3a:	d001      	beq.n	800af40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800af3c:	2301      	movs	r3, #1
 800af3e:	e04e      	b.n	800afde <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2202      	movs	r2, #2
 800af44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	68da      	ldr	r2, [r3, #12]
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	f042 0201 	orr.w	r2, r2, #1
 800af56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	4a23      	ldr	r2, [pc, #140]	; (800afec <HAL_TIM_Base_Start_IT+0xc4>)
 800af5e:	4293      	cmp	r3, r2
 800af60:	d022      	beq.n	800afa8 <HAL_TIM_Base_Start_IT+0x80>
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af6a:	d01d      	beq.n	800afa8 <HAL_TIM_Base_Start_IT+0x80>
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	4a1f      	ldr	r2, [pc, #124]	; (800aff0 <HAL_TIM_Base_Start_IT+0xc8>)
 800af72:	4293      	cmp	r3, r2
 800af74:	d018      	beq.n	800afa8 <HAL_TIM_Base_Start_IT+0x80>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	4a1e      	ldr	r2, [pc, #120]	; (800aff4 <HAL_TIM_Base_Start_IT+0xcc>)
 800af7c:	4293      	cmp	r3, r2
 800af7e:	d013      	beq.n	800afa8 <HAL_TIM_Base_Start_IT+0x80>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	4a1c      	ldr	r2, [pc, #112]	; (800aff8 <HAL_TIM_Base_Start_IT+0xd0>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d00e      	beq.n	800afa8 <HAL_TIM_Base_Start_IT+0x80>
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	4a1b      	ldr	r2, [pc, #108]	; (800affc <HAL_TIM_Base_Start_IT+0xd4>)
 800af90:	4293      	cmp	r3, r2
 800af92:	d009      	beq.n	800afa8 <HAL_TIM_Base_Start_IT+0x80>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	4a19      	ldr	r2, [pc, #100]	; (800b000 <HAL_TIM_Base_Start_IT+0xd8>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d004      	beq.n	800afa8 <HAL_TIM_Base_Start_IT+0x80>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4a18      	ldr	r2, [pc, #96]	; (800b004 <HAL_TIM_Base_Start_IT+0xdc>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d111      	bne.n	800afcc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	689b      	ldr	r3, [r3, #8]
 800afae:	f003 0307 	and.w	r3, r3, #7
 800afb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	2b06      	cmp	r3, #6
 800afb8:	d010      	beq.n	800afdc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	681a      	ldr	r2, [r3, #0]
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	f042 0201 	orr.w	r2, r2, #1
 800afc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800afca:	e007      	b.n	800afdc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	681a      	ldr	r2, [r3, #0]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f042 0201 	orr.w	r2, r2, #1
 800afda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800afdc:	2300      	movs	r3, #0
}
 800afde:	4618      	mov	r0, r3
 800afe0:	3714      	adds	r7, #20
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr
 800afea:	bf00      	nop
 800afec:	40010000 	.word	0x40010000
 800aff0:	40000400 	.word	0x40000400
 800aff4:	40000800 	.word	0x40000800
 800aff8:	40000c00 	.word	0x40000c00
 800affc:	40010400 	.word	0x40010400
 800b000:	40014000 	.word	0x40014000
 800b004:	40001800 	.word	0x40001800

0800b008 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	b082      	sub	sp, #8
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d101      	bne.n	800b01a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b016:	2301      	movs	r3, #1
 800b018:	e041      	b.n	800b09e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b020:	b2db      	uxtb	r3, r3
 800b022:	2b00      	cmp	r3, #0
 800b024:	d106      	bne.n	800b034 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2200      	movs	r2, #0
 800b02a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 f839 	bl	800b0a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2202      	movs	r2, #2
 800b038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681a      	ldr	r2, [r3, #0]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	3304      	adds	r3, #4
 800b044:	4619      	mov	r1, r3
 800b046:	4610      	mov	r0, r2
 800b048:	f000 fe50 	bl	800bcec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2201      	movs	r2, #1
 800b050:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2201      	movs	r2, #1
 800b058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2201      	movs	r2, #1
 800b060:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2201      	movs	r2, #1
 800b068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2201      	movs	r2, #1
 800b070:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2201      	movs	r2, #1
 800b078:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2201      	movs	r2, #1
 800b088:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2201      	movs	r2, #1
 800b090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2201      	movs	r2, #1
 800b098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b09c:	2300      	movs	r3, #0
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	3708      	adds	r7, #8
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}

0800b0a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b0a6:	b480      	push	{r7}
 800b0a8:	b083      	sub	sp, #12
 800b0aa:	af00      	add	r7, sp, #0
 800b0ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b0ae:	bf00      	nop
 800b0b0:	370c      	adds	r7, #12
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b8:	4770      	bx	lr
	...

0800b0bc <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b086      	sub	sp, #24
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	60f8      	str	r0, [r7, #12]
 800b0c4:	60b9      	str	r1, [r7, #8]
 800b0c6:	607a      	str	r2, [r7, #4]
 800b0c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d109      	bne.n	800b0e4 <HAL_TIM_PWM_Start_DMA+0x28>
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	2b02      	cmp	r3, #2
 800b0da:	bf0c      	ite	eq
 800b0dc:	2301      	moveq	r3, #1
 800b0de:	2300      	movne	r3, #0
 800b0e0:	b2db      	uxtb	r3, r3
 800b0e2:	e022      	b.n	800b12a <HAL_TIM_PWM_Start_DMA+0x6e>
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	2b04      	cmp	r3, #4
 800b0e8:	d109      	bne.n	800b0fe <HAL_TIM_PWM_Start_DMA+0x42>
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b0f0:	b2db      	uxtb	r3, r3
 800b0f2:	2b02      	cmp	r3, #2
 800b0f4:	bf0c      	ite	eq
 800b0f6:	2301      	moveq	r3, #1
 800b0f8:	2300      	movne	r3, #0
 800b0fa:	b2db      	uxtb	r3, r3
 800b0fc:	e015      	b.n	800b12a <HAL_TIM_PWM_Start_DMA+0x6e>
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	2b08      	cmp	r3, #8
 800b102:	d109      	bne.n	800b118 <HAL_TIM_PWM_Start_DMA+0x5c>
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	2b02      	cmp	r3, #2
 800b10e:	bf0c      	ite	eq
 800b110:	2301      	moveq	r3, #1
 800b112:	2300      	movne	r3, #0
 800b114:	b2db      	uxtb	r3, r3
 800b116:	e008      	b.n	800b12a <HAL_TIM_PWM_Start_DMA+0x6e>
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b11e:	b2db      	uxtb	r3, r3
 800b120:	2b02      	cmp	r3, #2
 800b122:	bf0c      	ite	eq
 800b124:	2301      	moveq	r3, #1
 800b126:	2300      	movne	r3, #0
 800b128:	b2db      	uxtb	r3, r3
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d001      	beq.n	800b132 <HAL_TIM_PWM_Start_DMA+0x76>
  {
    return HAL_BUSY;
 800b12e:	2302      	movs	r3, #2
 800b130:	e16c      	b.n	800b40c <HAL_TIM_PWM_Start_DMA+0x350>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d109      	bne.n	800b14c <HAL_TIM_PWM_Start_DMA+0x90>
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b13e:	b2db      	uxtb	r3, r3
 800b140:	2b01      	cmp	r3, #1
 800b142:	bf0c      	ite	eq
 800b144:	2301      	moveq	r3, #1
 800b146:	2300      	movne	r3, #0
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	e022      	b.n	800b192 <HAL_TIM_PWM_Start_DMA+0xd6>
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	2b04      	cmp	r3, #4
 800b150:	d109      	bne.n	800b166 <HAL_TIM_PWM_Start_DMA+0xaa>
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800b158:	b2db      	uxtb	r3, r3
 800b15a:	2b01      	cmp	r3, #1
 800b15c:	bf0c      	ite	eq
 800b15e:	2301      	moveq	r3, #1
 800b160:	2300      	movne	r3, #0
 800b162:	b2db      	uxtb	r3, r3
 800b164:	e015      	b.n	800b192 <HAL_TIM_PWM_Start_DMA+0xd6>
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	2b08      	cmp	r3, #8
 800b16a:	d109      	bne.n	800b180 <HAL_TIM_PWM_Start_DMA+0xc4>
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b172:	b2db      	uxtb	r3, r3
 800b174:	2b01      	cmp	r3, #1
 800b176:	bf0c      	ite	eq
 800b178:	2301      	moveq	r3, #1
 800b17a:	2300      	movne	r3, #0
 800b17c:	b2db      	uxtb	r3, r3
 800b17e:	e008      	b.n	800b192 <HAL_TIM_PWM_Start_DMA+0xd6>
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b186:	b2db      	uxtb	r3, r3
 800b188:	2b01      	cmp	r3, #1
 800b18a:	bf0c      	ite	eq
 800b18c:	2301      	moveq	r3, #1
 800b18e:	2300      	movne	r3, #0
 800b190:	b2db      	uxtb	r3, r3
 800b192:	2b00      	cmp	r3, #0
 800b194:	d024      	beq.n	800b1e0 <HAL_TIM_PWM_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d104      	bne.n	800b1a6 <HAL_TIM_PWM_Start_DMA+0xea>
 800b19c:	887b      	ldrh	r3, [r7, #2]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d001      	beq.n	800b1a6 <HAL_TIM_PWM_Start_DMA+0xea>
    {
      return HAL_ERROR;
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	e132      	b.n	800b40c <HAL_TIM_PWM_Start_DMA+0x350>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d104      	bne.n	800b1b6 <HAL_TIM_PWM_Start_DMA+0xfa>
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	2202      	movs	r2, #2
 800b1b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b1b4:	e016      	b.n	800b1e4 <HAL_TIM_PWM_Start_DMA+0x128>
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	2b04      	cmp	r3, #4
 800b1ba:	d104      	bne.n	800b1c6 <HAL_TIM_PWM_Start_DMA+0x10a>
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2202      	movs	r2, #2
 800b1c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b1c4:	e00e      	b.n	800b1e4 <HAL_TIM_PWM_Start_DMA+0x128>
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	2b08      	cmp	r3, #8
 800b1ca:	d104      	bne.n	800b1d6 <HAL_TIM_PWM_Start_DMA+0x11a>
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	2202      	movs	r2, #2
 800b1d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b1d4:	e006      	b.n	800b1e4 <HAL_TIM_PWM_Start_DMA+0x128>
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	2202      	movs	r2, #2
 800b1da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b1de:	e001      	b.n	800b1e4 <HAL_TIM_PWM_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	e113      	b.n	800b40c <HAL_TIM_PWM_Start_DMA+0x350>
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	2b0c      	cmp	r3, #12
 800b1e8:	f200 80ae 	bhi.w	800b348 <HAL_TIM_PWM_Start_DMA+0x28c>
 800b1ec:	a201      	add	r2, pc, #4	; (adr r2, 800b1f4 <HAL_TIM_PWM_Start_DMA+0x138>)
 800b1ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1f2:	bf00      	nop
 800b1f4:	0800b229 	.word	0x0800b229
 800b1f8:	0800b349 	.word	0x0800b349
 800b1fc:	0800b349 	.word	0x0800b349
 800b200:	0800b349 	.word	0x0800b349
 800b204:	0800b271 	.word	0x0800b271
 800b208:	0800b349 	.word	0x0800b349
 800b20c:	0800b349 	.word	0x0800b349
 800b210:	0800b349 	.word	0x0800b349
 800b214:	0800b2b9 	.word	0x0800b2b9
 800b218:	0800b349 	.word	0x0800b349
 800b21c:	0800b349 	.word	0x0800b349
 800b220:	0800b349 	.word	0x0800b349
 800b224:	0800b301 	.word	0x0800b301
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b22c:	4a79      	ldr	r2, [pc, #484]	; (800b414 <HAL_TIM_PWM_Start_DMA+0x358>)
 800b22e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b234:	4a78      	ldr	r2, [pc, #480]	; (800b418 <HAL_TIM_PWM_Start_DMA+0x35c>)
 800b236:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b23c:	4a77      	ldr	r2, [pc, #476]	; (800b41c <HAL_TIM_PWM_Start_DMA+0x360>)
 800b23e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800b244:	6879      	ldr	r1, [r7, #4]
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	3334      	adds	r3, #52	; 0x34
 800b24c:	461a      	mov	r2, r3
 800b24e:	887b      	ldrh	r3, [r7, #2]
 800b250:	f7fb fcee 	bl	8006c30 <HAL_DMA_Start_IT>
 800b254:	4603      	mov	r3, r0
 800b256:	2b00      	cmp	r3, #0
 800b258:	d001      	beq.n	800b25e <HAL_TIM_PWM_Start_DMA+0x1a2>
      {
        /* Return error status */
        return HAL_ERROR;
 800b25a:	2301      	movs	r3, #1
 800b25c:	e0d6      	b.n	800b40c <HAL_TIM_PWM_Start_DMA+0x350>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	68da      	ldr	r2, [r3, #12]
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b26c:	60da      	str	r2, [r3, #12]
      break;
 800b26e:	e06c      	b.n	800b34a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b274:	4a67      	ldr	r2, [pc, #412]	; (800b414 <HAL_TIM_PWM_Start_DMA+0x358>)
 800b276:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b27c:	4a66      	ldr	r2, [pc, #408]	; (800b418 <HAL_TIM_PWM_Start_DMA+0x35c>)
 800b27e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b284:	4a65      	ldr	r2, [pc, #404]	; (800b41c <HAL_TIM_PWM_Start_DMA+0x360>)
 800b286:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800b28c:	6879      	ldr	r1, [r7, #4]
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	3338      	adds	r3, #56	; 0x38
 800b294:	461a      	mov	r2, r3
 800b296:	887b      	ldrh	r3, [r7, #2]
 800b298:	f7fb fcca 	bl	8006c30 <HAL_DMA_Start_IT>
 800b29c:	4603      	mov	r3, r0
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d001      	beq.n	800b2a6 <HAL_TIM_PWM_Start_DMA+0x1ea>
      {
        /* Return error status */
        return HAL_ERROR;
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	e0b2      	b.n	800b40c <HAL_TIM_PWM_Start_DMA+0x350>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	68da      	ldr	r2, [r3, #12]
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b2b4:	60da      	str	r2, [r3, #12]
      break;
 800b2b6:	e048      	b.n	800b34a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2bc:	4a55      	ldr	r2, [pc, #340]	; (800b414 <HAL_TIM_PWM_Start_DMA+0x358>)
 800b2be:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2c4:	4a54      	ldr	r2, [pc, #336]	; (800b418 <HAL_TIM_PWM_Start_DMA+0x35c>)
 800b2c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2cc:	4a53      	ldr	r2, [pc, #332]	; (800b41c <HAL_TIM_PWM_Start_DMA+0x360>)
 800b2ce:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800b2d4:	6879      	ldr	r1, [r7, #4]
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	333c      	adds	r3, #60	; 0x3c
 800b2dc:	461a      	mov	r2, r3
 800b2de:	887b      	ldrh	r3, [r7, #2]
 800b2e0:	f7fb fca6 	bl	8006c30 <HAL_DMA_Start_IT>
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d001      	beq.n	800b2ee <HAL_TIM_PWM_Start_DMA+0x232>
      {
        /* Return error status */
        return HAL_ERROR;
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	e08e      	b.n	800b40c <HAL_TIM_PWM_Start_DMA+0x350>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	68da      	ldr	r2, [r3, #12]
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b2fc:	60da      	str	r2, [r3, #12]
      break;
 800b2fe:	e024      	b.n	800b34a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b304:	4a43      	ldr	r2, [pc, #268]	; (800b414 <HAL_TIM_PWM_Start_DMA+0x358>)
 800b306:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b30c:	4a42      	ldr	r2, [pc, #264]	; (800b418 <HAL_TIM_PWM_Start_DMA+0x35c>)
 800b30e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b314:	4a41      	ldr	r2, [pc, #260]	; (800b41c <HAL_TIM_PWM_Start_DMA+0x360>)
 800b316:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b31c:	6879      	ldr	r1, [r7, #4]
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	3340      	adds	r3, #64	; 0x40
 800b324:	461a      	mov	r2, r3
 800b326:	887b      	ldrh	r3, [r7, #2]
 800b328:	f7fb fc82 	bl	8006c30 <HAL_DMA_Start_IT>
 800b32c:	4603      	mov	r3, r0
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d001      	beq.n	800b336 <HAL_TIM_PWM_Start_DMA+0x27a>
      {
        /* Return error status */
        return HAL_ERROR;
 800b332:	2301      	movs	r3, #1
 800b334:	e06a      	b.n	800b40c <HAL_TIM_PWM_Start_DMA+0x350>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	68da      	ldr	r2, [r3, #12]
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b344:	60da      	str	r2, [r3, #12]
      break;
 800b346:	e000      	b.n	800b34a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    default:
      break;
 800b348:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	2201      	movs	r2, #1
 800b350:	68b9      	ldr	r1, [r7, #8]
 800b352:	4618      	mov	r0, r3
 800b354:	f000 ffb4 	bl	800c2c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	4a30      	ldr	r2, [pc, #192]	; (800b420 <HAL_TIM_PWM_Start_DMA+0x364>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d004      	beq.n	800b36c <HAL_TIM_PWM_Start_DMA+0x2b0>
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	4a2f      	ldr	r2, [pc, #188]	; (800b424 <HAL_TIM_PWM_Start_DMA+0x368>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d101      	bne.n	800b370 <HAL_TIM_PWM_Start_DMA+0x2b4>
 800b36c:	2301      	movs	r3, #1
 800b36e:	e000      	b.n	800b372 <HAL_TIM_PWM_Start_DMA+0x2b6>
 800b370:	2300      	movs	r3, #0
 800b372:	2b00      	cmp	r3, #0
 800b374:	d007      	beq.n	800b386 <HAL_TIM_PWM_Start_DMA+0x2ca>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b384:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	4a25      	ldr	r2, [pc, #148]	; (800b420 <HAL_TIM_PWM_Start_DMA+0x364>)
 800b38c:	4293      	cmp	r3, r2
 800b38e:	d022      	beq.n	800b3d6 <HAL_TIM_PWM_Start_DMA+0x31a>
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b398:	d01d      	beq.n	800b3d6 <HAL_TIM_PWM_Start_DMA+0x31a>
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	4a22      	ldr	r2, [pc, #136]	; (800b428 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800b3a0:	4293      	cmp	r3, r2
 800b3a2:	d018      	beq.n	800b3d6 <HAL_TIM_PWM_Start_DMA+0x31a>
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	4a20      	ldr	r2, [pc, #128]	; (800b42c <HAL_TIM_PWM_Start_DMA+0x370>)
 800b3aa:	4293      	cmp	r3, r2
 800b3ac:	d013      	beq.n	800b3d6 <HAL_TIM_PWM_Start_DMA+0x31a>
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	4a1f      	ldr	r2, [pc, #124]	; (800b430 <HAL_TIM_PWM_Start_DMA+0x374>)
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d00e      	beq.n	800b3d6 <HAL_TIM_PWM_Start_DMA+0x31a>
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	4a19      	ldr	r2, [pc, #100]	; (800b424 <HAL_TIM_PWM_Start_DMA+0x368>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d009      	beq.n	800b3d6 <HAL_TIM_PWM_Start_DMA+0x31a>
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	4a1b      	ldr	r2, [pc, #108]	; (800b434 <HAL_TIM_PWM_Start_DMA+0x378>)
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d004      	beq.n	800b3d6 <HAL_TIM_PWM_Start_DMA+0x31a>
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	4a19      	ldr	r2, [pc, #100]	; (800b438 <HAL_TIM_PWM_Start_DMA+0x37c>)
 800b3d2:	4293      	cmp	r3, r2
 800b3d4:	d111      	bne.n	800b3fa <HAL_TIM_PWM_Start_DMA+0x33e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	689b      	ldr	r3, [r3, #8]
 800b3dc:	f003 0307 	and.w	r3, r3, #7
 800b3e0:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3e2:	697b      	ldr	r3, [r7, #20]
 800b3e4:	2b06      	cmp	r3, #6
 800b3e6:	d010      	beq.n	800b40a <HAL_TIM_PWM_Start_DMA+0x34e>
    {
      __HAL_TIM_ENABLE(htim);
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	681a      	ldr	r2, [r3, #0]
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f042 0201 	orr.w	r2, r2, #1
 800b3f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b3f8:	e007      	b.n	800b40a <HAL_TIM_PWM_Start_DMA+0x34e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	681a      	ldr	r2, [r3, #0]
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f042 0201 	orr.w	r2, r2, #1
 800b408:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b40a:	2300      	movs	r3, #0
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	3718      	adds	r7, #24
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}
 800b414:	0800bbdb 	.word	0x0800bbdb
 800b418:	0800bc83 	.word	0x0800bc83
 800b41c:	0800bb49 	.word	0x0800bb49
 800b420:	40010000 	.word	0x40010000
 800b424:	40010400 	.word	0x40010400
 800b428:	40000400 	.word	0x40000400
 800b42c:	40000800 	.word	0x40000800
 800b430:	40000c00 	.word	0x40000c00
 800b434:	40014000 	.word	0x40014000
 800b438:	40001800 	.word	0x40001800

0800b43c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b082      	sub	sp, #8
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
 800b444:	6039      	str	r1, [r7, #0]
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	2b0c      	cmp	r3, #12
 800b44a:	d855      	bhi.n	800b4f8 <HAL_TIM_PWM_Stop_DMA+0xbc>
 800b44c:	a201      	add	r2, pc, #4	; (adr r2, 800b454 <HAL_TIM_PWM_Stop_DMA+0x18>)
 800b44e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b452:	bf00      	nop
 800b454:	0800b489 	.word	0x0800b489
 800b458:	0800b4f9 	.word	0x0800b4f9
 800b45c:	0800b4f9 	.word	0x0800b4f9
 800b460:	0800b4f9 	.word	0x0800b4f9
 800b464:	0800b4a5 	.word	0x0800b4a5
 800b468:	0800b4f9 	.word	0x0800b4f9
 800b46c:	0800b4f9 	.word	0x0800b4f9
 800b470:	0800b4f9 	.word	0x0800b4f9
 800b474:	0800b4c1 	.word	0x0800b4c1
 800b478:	0800b4f9 	.word	0x0800b4f9
 800b47c:	0800b4f9 	.word	0x0800b4f9
 800b480:	0800b4f9 	.word	0x0800b4f9
 800b484:	0800b4dd 	.word	0x0800b4dd
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	68da      	ldr	r2, [r3, #12]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b496:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b49c:	4618      	mov	r0, r3
 800b49e:	f7fb fc1f 	bl	8006ce0 <HAL_DMA_Abort_IT>
      break;
 800b4a2:	e02a      	b.n	800b4fa <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	68da      	ldr	r2, [r3, #12]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b4b2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	f7fb fc11 	bl	8006ce0 <HAL_DMA_Abort_IT>
      break;
 800b4be:	e01c      	b.n	800b4fa <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	68da      	ldr	r2, [r3, #12]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b4ce:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f7fb fc03 	bl	8006ce0 <HAL_DMA_Abort_IT>
      break;
 800b4da:	e00e      	b.n	800b4fa <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	68da      	ldr	r2, [r3, #12]
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b4ea:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f7fb fbf5 	bl	8006ce0 <HAL_DMA_Abort_IT>
      break;
 800b4f6:	e000      	b.n	800b4fa <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 800b4f8:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	2200      	movs	r2, #0
 800b500:	6839      	ldr	r1, [r7, #0]
 800b502:	4618      	mov	r0, r3
 800b504:	f000 fedc 	bl	800c2c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	4a2e      	ldr	r2, [pc, #184]	; (800b5c8 <HAL_TIM_PWM_Stop_DMA+0x18c>)
 800b50e:	4293      	cmp	r3, r2
 800b510:	d004      	beq.n	800b51c <HAL_TIM_PWM_Stop_DMA+0xe0>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	4a2d      	ldr	r2, [pc, #180]	; (800b5cc <HAL_TIM_PWM_Stop_DMA+0x190>)
 800b518:	4293      	cmp	r3, r2
 800b51a:	d101      	bne.n	800b520 <HAL_TIM_PWM_Stop_DMA+0xe4>
 800b51c:	2301      	movs	r3, #1
 800b51e:	e000      	b.n	800b522 <HAL_TIM_PWM_Stop_DMA+0xe6>
 800b520:	2300      	movs	r3, #0
 800b522:	2b00      	cmp	r3, #0
 800b524:	d017      	beq.n	800b556 <HAL_TIM_PWM_Stop_DMA+0x11a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	6a1a      	ldr	r2, [r3, #32]
 800b52c:	f241 1311 	movw	r3, #4369	; 0x1111
 800b530:	4013      	ands	r3, r2
 800b532:	2b00      	cmp	r3, #0
 800b534:	d10f      	bne.n	800b556 <HAL_TIM_PWM_Stop_DMA+0x11a>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	6a1a      	ldr	r2, [r3, #32]
 800b53c:	f240 4344 	movw	r3, #1092	; 0x444
 800b540:	4013      	ands	r3, r2
 800b542:	2b00      	cmp	r3, #0
 800b544:	d107      	bne.n	800b556 <HAL_TIM_PWM_Stop_DMA+0x11a>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b554:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	6a1a      	ldr	r2, [r3, #32]
 800b55c:	f241 1311 	movw	r3, #4369	; 0x1111
 800b560:	4013      	ands	r3, r2
 800b562:	2b00      	cmp	r3, #0
 800b564:	d10f      	bne.n	800b586 <HAL_TIM_PWM_Stop_DMA+0x14a>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	6a1a      	ldr	r2, [r3, #32]
 800b56c:	f240 4344 	movw	r3, #1092	; 0x444
 800b570:	4013      	ands	r3, r2
 800b572:	2b00      	cmp	r3, #0
 800b574:	d107      	bne.n	800b586 <HAL_TIM_PWM_Stop_DMA+0x14a>
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	681a      	ldr	r2, [r3, #0]
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f022 0201 	bic.w	r2, r2, #1
 800b584:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d104      	bne.n	800b596 <HAL_TIM_PWM_Stop_DMA+0x15a>
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2201      	movs	r2, #1
 800b590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b594:	e013      	b.n	800b5be <HAL_TIM_PWM_Stop_DMA+0x182>
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	2b04      	cmp	r3, #4
 800b59a:	d104      	bne.n	800b5a6 <HAL_TIM_PWM_Stop_DMA+0x16a>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2201      	movs	r2, #1
 800b5a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b5a4:	e00b      	b.n	800b5be <HAL_TIM_PWM_Stop_DMA+0x182>
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	2b08      	cmp	r3, #8
 800b5aa:	d104      	bne.n	800b5b6 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2201      	movs	r2, #1
 800b5b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b5b4:	e003      	b.n	800b5be <HAL_TIM_PWM_Stop_DMA+0x182>
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2201      	movs	r2, #1
 800b5ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800b5be:	2300      	movs	r3, #0
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3708      	adds	r7, #8
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}
 800b5c8:	40010000 	.word	0x40010000
 800b5cc:	40010400 	.word	0x40010400

0800b5d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b082      	sub	sp, #8
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	691b      	ldr	r3, [r3, #16]
 800b5de:	f003 0302 	and.w	r3, r3, #2
 800b5e2:	2b02      	cmp	r3, #2
 800b5e4:	d122      	bne.n	800b62c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	68db      	ldr	r3, [r3, #12]
 800b5ec:	f003 0302 	and.w	r3, r3, #2
 800b5f0:	2b02      	cmp	r3, #2
 800b5f2:	d11b      	bne.n	800b62c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f06f 0202 	mvn.w	r2, #2
 800b5fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	2201      	movs	r2, #1
 800b602:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	699b      	ldr	r3, [r3, #24]
 800b60a:	f003 0303 	and.w	r3, r3, #3
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d003      	beq.n	800b61a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b612:	6878      	ldr	r0, [r7, #4]
 800b614:	f000 fa70 	bl	800baf8 <HAL_TIM_IC_CaptureCallback>
 800b618:	e005      	b.n	800b626 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b61a:	6878      	ldr	r0, [r7, #4]
 800b61c:	f000 fa62 	bl	800bae4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b620:	6878      	ldr	r0, [r7, #4]
 800b622:	f7fa fd6f 	bl	8006104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	2200      	movs	r2, #0
 800b62a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	691b      	ldr	r3, [r3, #16]
 800b632:	f003 0304 	and.w	r3, r3, #4
 800b636:	2b04      	cmp	r3, #4
 800b638:	d122      	bne.n	800b680 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	68db      	ldr	r3, [r3, #12]
 800b640:	f003 0304 	and.w	r3, r3, #4
 800b644:	2b04      	cmp	r3, #4
 800b646:	d11b      	bne.n	800b680 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	f06f 0204 	mvn.w	r2, #4
 800b650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2202      	movs	r2, #2
 800b656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	699b      	ldr	r3, [r3, #24]
 800b65e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b662:	2b00      	cmp	r3, #0
 800b664:	d003      	beq.n	800b66e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b666:	6878      	ldr	r0, [r7, #4]
 800b668:	f000 fa46 	bl	800baf8 <HAL_TIM_IC_CaptureCallback>
 800b66c:	e005      	b.n	800b67a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f000 fa38 	bl	800bae4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b674:	6878      	ldr	r0, [r7, #4]
 800b676:	f7fa fd45 	bl	8006104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	2200      	movs	r2, #0
 800b67e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	691b      	ldr	r3, [r3, #16]
 800b686:	f003 0308 	and.w	r3, r3, #8
 800b68a:	2b08      	cmp	r3, #8
 800b68c:	d122      	bne.n	800b6d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	68db      	ldr	r3, [r3, #12]
 800b694:	f003 0308 	and.w	r3, r3, #8
 800b698:	2b08      	cmp	r3, #8
 800b69a:	d11b      	bne.n	800b6d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	f06f 0208 	mvn.w	r2, #8
 800b6a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	2204      	movs	r2, #4
 800b6aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	69db      	ldr	r3, [r3, #28]
 800b6b2:	f003 0303 	and.w	r3, r3, #3
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d003      	beq.n	800b6c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f000 fa1c 	bl	800baf8 <HAL_TIM_IC_CaptureCallback>
 800b6c0:	e005      	b.n	800b6ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f000 fa0e 	bl	800bae4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f7fa fd1b 	bl	8006104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	691b      	ldr	r3, [r3, #16]
 800b6da:	f003 0310 	and.w	r3, r3, #16
 800b6de:	2b10      	cmp	r3, #16
 800b6e0:	d122      	bne.n	800b728 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	68db      	ldr	r3, [r3, #12]
 800b6e8:	f003 0310 	and.w	r3, r3, #16
 800b6ec:	2b10      	cmp	r3, #16
 800b6ee:	d11b      	bne.n	800b728 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f06f 0210 	mvn.w	r2, #16
 800b6f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2208      	movs	r2, #8
 800b6fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	69db      	ldr	r3, [r3, #28]
 800b706:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d003      	beq.n	800b716 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b70e:	6878      	ldr	r0, [r7, #4]
 800b710:	f000 f9f2 	bl	800baf8 <HAL_TIM_IC_CaptureCallback>
 800b714:	e005      	b.n	800b722 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f000 f9e4 	bl	800bae4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f7fa fcf1 	bl	8006104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2200      	movs	r2, #0
 800b726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	691b      	ldr	r3, [r3, #16]
 800b72e:	f003 0301 	and.w	r3, r3, #1
 800b732:	2b01      	cmp	r3, #1
 800b734:	d10e      	bne.n	800b754 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	68db      	ldr	r3, [r3, #12]
 800b73c:	f003 0301 	and.w	r3, r3, #1
 800b740:	2b01      	cmp	r3, #1
 800b742:	d107      	bne.n	800b754 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f06f 0201 	mvn.w	r2, #1
 800b74c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f7f9 ff1e 	bl	8005590 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	691b      	ldr	r3, [r3, #16]
 800b75a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b75e:	2b80      	cmp	r3, #128	; 0x80
 800b760:	d10e      	bne.n	800b780 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	68db      	ldr	r3, [r3, #12]
 800b768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b76c:	2b80      	cmp	r3, #128	; 0x80
 800b76e:	d107      	bne.n	800b780 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f000 fe9e 	bl	800c4bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	691b      	ldr	r3, [r3, #16]
 800b786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b78a:	2b40      	cmp	r3, #64	; 0x40
 800b78c:	d10e      	bne.n	800b7ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	68db      	ldr	r3, [r3, #12]
 800b794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b798:	2b40      	cmp	r3, #64	; 0x40
 800b79a:	d107      	bne.n	800b7ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b7a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f000 f9ba 	bl	800bb20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	691b      	ldr	r3, [r3, #16]
 800b7b2:	f003 0320 	and.w	r3, r3, #32
 800b7b6:	2b20      	cmp	r3, #32
 800b7b8:	d10e      	bne.n	800b7d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	68db      	ldr	r3, [r3, #12]
 800b7c0:	f003 0320 	and.w	r3, r3, #32
 800b7c4:	2b20      	cmp	r3, #32
 800b7c6:	d107      	bne.n	800b7d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	f06f 0220 	mvn.w	r2, #32
 800b7d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f000 fe68 	bl	800c4a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b7d8:	bf00      	nop
 800b7da:	3708      	adds	r7, #8
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b084      	sub	sp, #16
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	60f8      	str	r0, [r7, #12]
 800b7e8:	60b9      	str	r1, [r7, #8]
 800b7ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b7f2:	2b01      	cmp	r3, #1
 800b7f4:	d101      	bne.n	800b7fa <HAL_TIM_PWM_ConfigChannel+0x1a>
 800b7f6:	2302      	movs	r3, #2
 800b7f8:	e0ac      	b.n	800b954 <HAL_TIM_PWM_ConfigChannel+0x174>
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2201      	movs	r2, #1
 800b7fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	2b0c      	cmp	r3, #12
 800b806:	f200 809f 	bhi.w	800b948 <HAL_TIM_PWM_ConfigChannel+0x168>
 800b80a:	a201      	add	r2, pc, #4	; (adr r2, 800b810 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800b80c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b810:	0800b845 	.word	0x0800b845
 800b814:	0800b949 	.word	0x0800b949
 800b818:	0800b949 	.word	0x0800b949
 800b81c:	0800b949 	.word	0x0800b949
 800b820:	0800b885 	.word	0x0800b885
 800b824:	0800b949 	.word	0x0800b949
 800b828:	0800b949 	.word	0x0800b949
 800b82c:	0800b949 	.word	0x0800b949
 800b830:	0800b8c7 	.word	0x0800b8c7
 800b834:	0800b949 	.word	0x0800b949
 800b838:	0800b949 	.word	0x0800b949
 800b83c:	0800b949 	.word	0x0800b949
 800b840:	0800b907 	.word	0x0800b907
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	68b9      	ldr	r1, [r7, #8]
 800b84a:	4618      	mov	r0, r3
 800b84c:	f000 faee 	bl	800be2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	699a      	ldr	r2, [r3, #24]
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	f042 0208 	orr.w	r2, r2, #8
 800b85e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	699a      	ldr	r2, [r3, #24]
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f022 0204 	bic.w	r2, r2, #4
 800b86e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	6999      	ldr	r1, [r3, #24]
 800b876:	68bb      	ldr	r3, [r7, #8]
 800b878:	691a      	ldr	r2, [r3, #16]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	430a      	orrs	r2, r1
 800b880:	619a      	str	r2, [r3, #24]
      break;
 800b882:	e062      	b.n	800b94a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	68b9      	ldr	r1, [r7, #8]
 800b88a:	4618      	mov	r0, r3
 800b88c:	f000 fb3e 	bl	800bf0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	699a      	ldr	r2, [r3, #24]
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b89e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	699a      	ldr	r2, [r3, #24]
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	681b      	ldr	r3, [r3, #0]
 800b8aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b8ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	6999      	ldr	r1, [r3, #24]
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	691b      	ldr	r3, [r3, #16]
 800b8ba:	021a      	lsls	r2, r3, #8
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	430a      	orrs	r2, r1
 800b8c2:	619a      	str	r2, [r3, #24]
      break;
 800b8c4:	e041      	b.n	800b94a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	68b9      	ldr	r1, [r7, #8]
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	f000 fb93 	bl	800bff8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	69da      	ldr	r2, [r3, #28]
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	f042 0208 	orr.w	r2, r2, #8
 800b8e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	69da      	ldr	r2, [r3, #28]
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f022 0204 	bic.w	r2, r2, #4
 800b8f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	69d9      	ldr	r1, [r3, #28]
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	691a      	ldr	r2, [r3, #16]
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	430a      	orrs	r2, r1
 800b902:	61da      	str	r2, [r3, #28]
      break;
 800b904:	e021      	b.n	800b94a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	68b9      	ldr	r1, [r7, #8]
 800b90c:	4618      	mov	r0, r3
 800b90e:	f000 fbe7 	bl	800c0e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	69da      	ldr	r2, [r3, #28]
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b920:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	69da      	ldr	r2, [r3, #28]
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b930:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	69d9      	ldr	r1, [r3, #28]
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	691b      	ldr	r3, [r3, #16]
 800b93c:	021a      	lsls	r2, r3, #8
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	430a      	orrs	r2, r1
 800b944:	61da      	str	r2, [r3, #28]
      break;
 800b946:	e000      	b.n	800b94a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800b948:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2200      	movs	r2, #0
 800b94e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b952:	2300      	movs	r3, #0
}
 800b954:	4618      	mov	r0, r3
 800b956:	3710      	adds	r7, #16
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}

0800b95c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b084      	sub	sp, #16
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b96c:	2b01      	cmp	r3, #1
 800b96e:	d101      	bne.n	800b974 <HAL_TIM_ConfigClockSource+0x18>
 800b970:	2302      	movs	r3, #2
 800b972:	e0b3      	b.n	800badc <HAL_TIM_ConfigClockSource+0x180>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2201      	movs	r2, #1
 800b978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	2202      	movs	r2, #2
 800b980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	689b      	ldr	r3, [r3, #8]
 800b98a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b992:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b99a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	68fa      	ldr	r2, [r7, #12]
 800b9a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b9ac:	d03e      	beq.n	800ba2c <HAL_TIM_ConfigClockSource+0xd0>
 800b9ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b9b2:	f200 8087 	bhi.w	800bac4 <HAL_TIM_ConfigClockSource+0x168>
 800b9b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b9ba:	f000 8085 	beq.w	800bac8 <HAL_TIM_ConfigClockSource+0x16c>
 800b9be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b9c2:	d87f      	bhi.n	800bac4 <HAL_TIM_ConfigClockSource+0x168>
 800b9c4:	2b70      	cmp	r3, #112	; 0x70
 800b9c6:	d01a      	beq.n	800b9fe <HAL_TIM_ConfigClockSource+0xa2>
 800b9c8:	2b70      	cmp	r3, #112	; 0x70
 800b9ca:	d87b      	bhi.n	800bac4 <HAL_TIM_ConfigClockSource+0x168>
 800b9cc:	2b60      	cmp	r3, #96	; 0x60
 800b9ce:	d050      	beq.n	800ba72 <HAL_TIM_ConfigClockSource+0x116>
 800b9d0:	2b60      	cmp	r3, #96	; 0x60
 800b9d2:	d877      	bhi.n	800bac4 <HAL_TIM_ConfigClockSource+0x168>
 800b9d4:	2b50      	cmp	r3, #80	; 0x50
 800b9d6:	d03c      	beq.n	800ba52 <HAL_TIM_ConfigClockSource+0xf6>
 800b9d8:	2b50      	cmp	r3, #80	; 0x50
 800b9da:	d873      	bhi.n	800bac4 <HAL_TIM_ConfigClockSource+0x168>
 800b9dc:	2b40      	cmp	r3, #64	; 0x40
 800b9de:	d058      	beq.n	800ba92 <HAL_TIM_ConfigClockSource+0x136>
 800b9e0:	2b40      	cmp	r3, #64	; 0x40
 800b9e2:	d86f      	bhi.n	800bac4 <HAL_TIM_ConfigClockSource+0x168>
 800b9e4:	2b30      	cmp	r3, #48	; 0x30
 800b9e6:	d064      	beq.n	800bab2 <HAL_TIM_ConfigClockSource+0x156>
 800b9e8:	2b30      	cmp	r3, #48	; 0x30
 800b9ea:	d86b      	bhi.n	800bac4 <HAL_TIM_ConfigClockSource+0x168>
 800b9ec:	2b20      	cmp	r3, #32
 800b9ee:	d060      	beq.n	800bab2 <HAL_TIM_ConfigClockSource+0x156>
 800b9f0:	2b20      	cmp	r3, #32
 800b9f2:	d867      	bhi.n	800bac4 <HAL_TIM_ConfigClockSource+0x168>
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d05c      	beq.n	800bab2 <HAL_TIM_ConfigClockSource+0x156>
 800b9f8:	2b10      	cmp	r3, #16
 800b9fa:	d05a      	beq.n	800bab2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800b9fc:	e062      	b.n	800bac4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	6818      	ldr	r0, [r3, #0]
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	6899      	ldr	r1, [r3, #8]
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	685a      	ldr	r2, [r3, #4]
 800ba0a:	683b      	ldr	r3, [r7, #0]
 800ba0c:	68db      	ldr	r3, [r3, #12]
 800ba0e:	f000 fc37 	bl	800c280 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	689b      	ldr	r3, [r3, #8]
 800ba18:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ba20:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	68fa      	ldr	r2, [r7, #12]
 800ba28:	609a      	str	r2, [r3, #8]
      break;
 800ba2a:	e04e      	b.n	800baca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6818      	ldr	r0, [r3, #0]
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	6899      	ldr	r1, [r3, #8]
 800ba34:	683b      	ldr	r3, [r7, #0]
 800ba36:	685a      	ldr	r2, [r3, #4]
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	68db      	ldr	r3, [r3, #12]
 800ba3c:	f000 fc20 	bl	800c280 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	689a      	ldr	r2, [r3, #8]
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ba4e:	609a      	str	r2, [r3, #8]
      break;
 800ba50:	e03b      	b.n	800baca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6818      	ldr	r0, [r3, #0]
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	6859      	ldr	r1, [r3, #4]
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	68db      	ldr	r3, [r3, #12]
 800ba5e:	461a      	mov	r2, r3
 800ba60:	f000 fb94 	bl	800c18c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	2150      	movs	r1, #80	; 0x50
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	f000 fbed 	bl	800c24a <TIM_ITRx_SetConfig>
      break;
 800ba70:	e02b      	b.n	800baca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6818      	ldr	r0, [r3, #0]
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	6859      	ldr	r1, [r3, #4]
 800ba7a:	683b      	ldr	r3, [r7, #0]
 800ba7c:	68db      	ldr	r3, [r3, #12]
 800ba7e:	461a      	mov	r2, r3
 800ba80:	f000 fbb3 	bl	800c1ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	2160      	movs	r1, #96	; 0x60
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f000 fbdd 	bl	800c24a <TIM_ITRx_SetConfig>
      break;
 800ba90:	e01b      	b.n	800baca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	6818      	ldr	r0, [r3, #0]
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	6859      	ldr	r1, [r3, #4]
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	68db      	ldr	r3, [r3, #12]
 800ba9e:	461a      	mov	r2, r3
 800baa0:	f000 fb74 	bl	800c18c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	2140      	movs	r1, #64	; 0x40
 800baaa:	4618      	mov	r0, r3
 800baac:	f000 fbcd 	bl	800c24a <TIM_ITRx_SetConfig>
      break;
 800bab0:	e00b      	b.n	800baca <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681a      	ldr	r2, [r3, #0]
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	4619      	mov	r1, r3
 800babc:	4610      	mov	r0, r2
 800babe:	f000 fbc4 	bl	800c24a <TIM_ITRx_SetConfig>
        break;
 800bac2:	e002      	b.n	800baca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800bac4:	bf00      	nop
 800bac6:	e000      	b.n	800baca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800bac8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2201      	movs	r2, #1
 800bace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2200      	movs	r2, #0
 800bad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bada:	2300      	movs	r3, #0
}
 800badc:	4618      	mov	r0, r3
 800bade:	3710      	adds	r7, #16
 800bae0:	46bd      	mov	sp, r7
 800bae2:	bd80      	pop	{r7, pc}

0800bae4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bae4:	b480      	push	{r7}
 800bae6:	b083      	sub	sp, #12
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800baec:	bf00      	nop
 800baee:	370c      	adds	r7, #12
 800baf0:	46bd      	mov	sp, r7
 800baf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf6:	4770      	bx	lr

0800baf8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800baf8:	b480      	push	{r7}
 800bafa:	b083      	sub	sp, #12
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bb00:	bf00      	nop
 800bb02:	370c      	adds	r7, #12
 800bb04:	46bd      	mov	sp, r7
 800bb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0a:	4770      	bx	lr

0800bb0c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800bb0c:	b480      	push	{r7}
 800bb0e:	b083      	sub	sp, #12
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800bb14:	bf00      	nop
 800bb16:	370c      	adds	r7, #12
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1e:	4770      	bx	lr

0800bb20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b083      	sub	sp, #12
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bb28:	bf00      	nop
 800bb2a:	370c      	adds	r7, #12
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb32:	4770      	bx	lr

0800bb34 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800bb34:	b480      	push	{r7}
 800bb36:	b083      	sub	sp, #12
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800bb3c:	bf00      	nop
 800bb3e:	370c      	adds	r7, #12
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr

0800bb48 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb54:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb5a:	687a      	ldr	r2, [r7, #4]
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d107      	bne.n	800bb70 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	2201      	movs	r2, #1
 800bb64:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	2201      	movs	r2, #1
 800bb6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bb6e:	e02a      	b.n	800bbc6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb74:	687a      	ldr	r2, [r7, #4]
 800bb76:	429a      	cmp	r2, r3
 800bb78:	d107      	bne.n	800bb8a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	2202      	movs	r2, #2
 800bb7e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	2201      	movs	r2, #1
 800bb84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bb88:	e01d      	b.n	800bbc6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb8e:	687a      	ldr	r2, [r7, #4]
 800bb90:	429a      	cmp	r2, r3
 800bb92:	d107      	bne.n	800bba4 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	2204      	movs	r2, #4
 800bb98:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	2201      	movs	r2, #1
 800bb9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bba2:	e010      	b.n	800bbc6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bba8:	687a      	ldr	r2, [r7, #4]
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	d107      	bne.n	800bbbe <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	2208      	movs	r2, #8
 800bbb2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2201      	movs	r2, #1
 800bbb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bbbc:	e003      	b.n	800bbc6 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800bbc6:	68f8      	ldr	r0, [r7, #12]
 800bbc8:	f7ff ffb4 	bl	800bb34 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	2200      	movs	r2, #0
 800bbd0:	771a      	strb	r2, [r3, #28]
}
 800bbd2:	bf00      	nop
 800bbd4:	3710      	adds	r7, #16
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}

0800bbda <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800bbda:	b580      	push	{r7, lr}
 800bbdc:	b084      	sub	sp, #16
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbe6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbec:	687a      	ldr	r2, [r7, #4]
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d10b      	bne.n	800bc0a <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	2201      	movs	r2, #1
 800bbf6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	69db      	ldr	r3, [r3, #28]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d136      	bne.n	800bc6e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	2201      	movs	r2, #1
 800bc04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bc08:	e031      	b.n	800bc6e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc0e:	687a      	ldr	r2, [r7, #4]
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d10b      	bne.n	800bc2c <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	2202      	movs	r2, #2
 800bc18:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	69db      	ldr	r3, [r3, #28]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d125      	bne.n	800bc6e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	2201      	movs	r2, #1
 800bc26:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bc2a:	e020      	b.n	800bc6e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc30:	687a      	ldr	r2, [r7, #4]
 800bc32:	429a      	cmp	r2, r3
 800bc34:	d10b      	bne.n	800bc4e <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	2204      	movs	r2, #4
 800bc3a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	69db      	ldr	r3, [r3, #28]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d114      	bne.n	800bc6e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	2201      	movs	r2, #1
 800bc48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bc4c:	e00f      	b.n	800bc6e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc52:	687a      	ldr	r2, [r7, #4]
 800bc54:	429a      	cmp	r2, r3
 800bc56:	d10a      	bne.n	800bc6e <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	2208      	movs	r2, #8
 800bc5c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	69db      	ldr	r3, [r3, #28]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d103      	bne.n	800bc6e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	2201      	movs	r2, #1
 800bc6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc6e:	68f8      	ldr	r0, [r7, #12]
 800bc70:	f7fa fa48 	bl	8006104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	2200      	movs	r2, #0
 800bc78:	771a      	strb	r2, [r3, #28]
}
 800bc7a:	bf00      	nop
 800bc7c:	3710      	adds	r7, #16
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}

0800bc82 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bc82:	b580      	push	{r7, lr}
 800bc84:	b084      	sub	sp, #16
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc8e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc94:	687a      	ldr	r2, [r7, #4]
 800bc96:	429a      	cmp	r2, r3
 800bc98:	d103      	bne.n	800bca2 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	2201      	movs	r2, #1
 800bc9e:	771a      	strb	r2, [r3, #28]
 800bca0:	e019      	b.n	800bcd6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bca6:	687a      	ldr	r2, [r7, #4]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d103      	bne.n	800bcb4 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	2202      	movs	r2, #2
 800bcb0:	771a      	strb	r2, [r3, #28]
 800bcb2:	e010      	b.n	800bcd6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcb8:	687a      	ldr	r2, [r7, #4]
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d103      	bne.n	800bcc6 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	2204      	movs	r2, #4
 800bcc2:	771a      	strb	r2, [r3, #28]
 800bcc4:	e007      	b.n	800bcd6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcca:	687a      	ldr	r2, [r7, #4]
 800bccc:	429a      	cmp	r2, r3
 800bcce:	d102      	bne.n	800bcd6 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	2208      	movs	r2, #8
 800bcd4:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800bcd6:	68f8      	ldr	r0, [r7, #12]
 800bcd8:	f7ff ff18 	bl	800bb0c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	2200      	movs	r2, #0
 800bce0:	771a      	strb	r2, [r3, #28]
}
 800bce2:	bf00      	nop
 800bce4:	3710      	adds	r7, #16
 800bce6:	46bd      	mov	sp, r7
 800bce8:	bd80      	pop	{r7, pc}
	...

0800bcec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bcec:	b480      	push	{r7}
 800bcee:	b085      	sub	sp, #20
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	4a40      	ldr	r2, [pc, #256]	; (800be00 <TIM_Base_SetConfig+0x114>)
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d013      	beq.n	800bd2c <TIM_Base_SetConfig+0x40>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd0a:	d00f      	beq.n	800bd2c <TIM_Base_SetConfig+0x40>
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	4a3d      	ldr	r2, [pc, #244]	; (800be04 <TIM_Base_SetConfig+0x118>)
 800bd10:	4293      	cmp	r3, r2
 800bd12:	d00b      	beq.n	800bd2c <TIM_Base_SetConfig+0x40>
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	4a3c      	ldr	r2, [pc, #240]	; (800be08 <TIM_Base_SetConfig+0x11c>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d007      	beq.n	800bd2c <TIM_Base_SetConfig+0x40>
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	4a3b      	ldr	r2, [pc, #236]	; (800be0c <TIM_Base_SetConfig+0x120>)
 800bd20:	4293      	cmp	r3, r2
 800bd22:	d003      	beq.n	800bd2c <TIM_Base_SetConfig+0x40>
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	4a3a      	ldr	r2, [pc, #232]	; (800be10 <TIM_Base_SetConfig+0x124>)
 800bd28:	4293      	cmp	r3, r2
 800bd2a:	d108      	bne.n	800bd3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bd32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	685b      	ldr	r3, [r3, #4]
 800bd38:	68fa      	ldr	r2, [r7, #12]
 800bd3a:	4313      	orrs	r3, r2
 800bd3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	4a2f      	ldr	r2, [pc, #188]	; (800be00 <TIM_Base_SetConfig+0x114>)
 800bd42:	4293      	cmp	r3, r2
 800bd44:	d02b      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd4c:	d027      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	4a2c      	ldr	r2, [pc, #176]	; (800be04 <TIM_Base_SetConfig+0x118>)
 800bd52:	4293      	cmp	r3, r2
 800bd54:	d023      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	4a2b      	ldr	r2, [pc, #172]	; (800be08 <TIM_Base_SetConfig+0x11c>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d01f      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	4a2a      	ldr	r2, [pc, #168]	; (800be0c <TIM_Base_SetConfig+0x120>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d01b      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	4a29      	ldr	r2, [pc, #164]	; (800be10 <TIM_Base_SetConfig+0x124>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d017      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	4a28      	ldr	r2, [pc, #160]	; (800be14 <TIM_Base_SetConfig+0x128>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	d013      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	4a27      	ldr	r2, [pc, #156]	; (800be18 <TIM_Base_SetConfig+0x12c>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d00f      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	4a26      	ldr	r2, [pc, #152]	; (800be1c <TIM_Base_SetConfig+0x130>)
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d00b      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	4a25      	ldr	r2, [pc, #148]	; (800be20 <TIM_Base_SetConfig+0x134>)
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d007      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	4a24      	ldr	r2, [pc, #144]	; (800be24 <TIM_Base_SetConfig+0x138>)
 800bd92:	4293      	cmp	r3, r2
 800bd94:	d003      	beq.n	800bd9e <TIM_Base_SetConfig+0xb2>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	4a23      	ldr	r2, [pc, #140]	; (800be28 <TIM_Base_SetConfig+0x13c>)
 800bd9a:	4293      	cmp	r3, r2
 800bd9c:	d108      	bne.n	800bdb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bda4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	68db      	ldr	r3, [r3, #12]
 800bdaa:	68fa      	ldr	r2, [r7, #12]
 800bdac:	4313      	orrs	r3, r2
 800bdae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	695b      	ldr	r3, [r3, #20]
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	68fa      	ldr	r2, [r7, #12]
 800bdc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	689a      	ldr	r2, [r3, #8]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	681a      	ldr	r2, [r3, #0]
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	4a0a      	ldr	r2, [pc, #40]	; (800be00 <TIM_Base_SetConfig+0x114>)
 800bdd8:	4293      	cmp	r3, r2
 800bdda:	d003      	beq.n	800bde4 <TIM_Base_SetConfig+0xf8>
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	4a0c      	ldr	r2, [pc, #48]	; (800be10 <TIM_Base_SetConfig+0x124>)
 800bde0:	4293      	cmp	r3, r2
 800bde2:	d103      	bne.n	800bdec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	691a      	ldr	r2, [r3, #16]
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	2201      	movs	r2, #1
 800bdf0:	615a      	str	r2, [r3, #20]
}
 800bdf2:	bf00      	nop
 800bdf4:	3714      	adds	r7, #20
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfc:	4770      	bx	lr
 800bdfe:	bf00      	nop
 800be00:	40010000 	.word	0x40010000
 800be04:	40000400 	.word	0x40000400
 800be08:	40000800 	.word	0x40000800
 800be0c:	40000c00 	.word	0x40000c00
 800be10:	40010400 	.word	0x40010400
 800be14:	40014000 	.word	0x40014000
 800be18:	40014400 	.word	0x40014400
 800be1c:	40014800 	.word	0x40014800
 800be20:	40001800 	.word	0x40001800
 800be24:	40001c00 	.word	0x40001c00
 800be28:	40002000 	.word	0x40002000

0800be2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800be2c:	b480      	push	{r7}
 800be2e:	b087      	sub	sp, #28
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
 800be34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	6a1b      	ldr	r3, [r3, #32]
 800be3a:	f023 0201 	bic.w	r2, r3, #1
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6a1b      	ldr	r3, [r3, #32]
 800be46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	685b      	ldr	r3, [r3, #4]
 800be4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	699b      	ldr	r3, [r3, #24]
 800be52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800be5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	f023 0303 	bic.w	r3, r3, #3
 800be62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	68fa      	ldr	r2, [r7, #12]
 800be6a:	4313      	orrs	r3, r2
 800be6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	f023 0302 	bic.w	r3, r3, #2
 800be74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	689b      	ldr	r3, [r3, #8]
 800be7a:	697a      	ldr	r2, [r7, #20]
 800be7c:	4313      	orrs	r3, r2
 800be7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	4a20      	ldr	r2, [pc, #128]	; (800bf04 <TIM_OC1_SetConfig+0xd8>)
 800be84:	4293      	cmp	r3, r2
 800be86:	d003      	beq.n	800be90 <TIM_OC1_SetConfig+0x64>
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	4a1f      	ldr	r2, [pc, #124]	; (800bf08 <TIM_OC1_SetConfig+0xdc>)
 800be8c:	4293      	cmp	r3, r2
 800be8e:	d10c      	bne.n	800beaa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	f023 0308 	bic.w	r3, r3, #8
 800be96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	68db      	ldr	r3, [r3, #12]
 800be9c:	697a      	ldr	r2, [r7, #20]
 800be9e:	4313      	orrs	r3, r2
 800bea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800bea2:	697b      	ldr	r3, [r7, #20]
 800bea4:	f023 0304 	bic.w	r3, r3, #4
 800bea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	4a15      	ldr	r2, [pc, #84]	; (800bf04 <TIM_OC1_SetConfig+0xd8>)
 800beae:	4293      	cmp	r3, r2
 800beb0:	d003      	beq.n	800beba <TIM_OC1_SetConfig+0x8e>
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	4a14      	ldr	r2, [pc, #80]	; (800bf08 <TIM_OC1_SetConfig+0xdc>)
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d111      	bne.n	800bede <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bec0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800bec8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	695b      	ldr	r3, [r3, #20]
 800bece:	693a      	ldr	r2, [r7, #16]
 800bed0:	4313      	orrs	r3, r2
 800bed2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	699b      	ldr	r3, [r3, #24]
 800bed8:	693a      	ldr	r2, [r7, #16]
 800beda:	4313      	orrs	r3, r2
 800bedc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	693a      	ldr	r2, [r7, #16]
 800bee2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	68fa      	ldr	r2, [r7, #12]
 800bee8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	685a      	ldr	r2, [r3, #4]
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	697a      	ldr	r2, [r7, #20]
 800bef6:	621a      	str	r2, [r3, #32]
}
 800bef8:	bf00      	nop
 800befa:	371c      	adds	r7, #28
 800befc:	46bd      	mov	sp, r7
 800befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf02:	4770      	bx	lr
 800bf04:	40010000 	.word	0x40010000
 800bf08:	40010400 	.word	0x40010400

0800bf0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bf0c:	b480      	push	{r7}
 800bf0e:	b087      	sub	sp, #28
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
 800bf14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6a1b      	ldr	r3, [r3, #32]
 800bf1a:	f023 0210 	bic.w	r2, r3, #16
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6a1b      	ldr	r3, [r3, #32]
 800bf26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	685b      	ldr	r3, [r3, #4]
 800bf2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	699b      	ldr	r3, [r3, #24]
 800bf32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bf3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bf42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	021b      	lsls	r3, r3, #8
 800bf4a:	68fa      	ldr	r2, [r7, #12]
 800bf4c:	4313      	orrs	r3, r2
 800bf4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800bf50:	697b      	ldr	r3, [r7, #20]
 800bf52:	f023 0320 	bic.w	r3, r3, #32
 800bf56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	689b      	ldr	r3, [r3, #8]
 800bf5c:	011b      	lsls	r3, r3, #4
 800bf5e:	697a      	ldr	r2, [r7, #20]
 800bf60:	4313      	orrs	r3, r2
 800bf62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	4a22      	ldr	r2, [pc, #136]	; (800bff0 <TIM_OC2_SetConfig+0xe4>)
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d003      	beq.n	800bf74 <TIM_OC2_SetConfig+0x68>
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	4a21      	ldr	r2, [pc, #132]	; (800bff4 <TIM_OC2_SetConfig+0xe8>)
 800bf70:	4293      	cmp	r3, r2
 800bf72:	d10d      	bne.n	800bf90 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800bf74:	697b      	ldr	r3, [r7, #20]
 800bf76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bf7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800bf7c:	683b      	ldr	r3, [r7, #0]
 800bf7e:	68db      	ldr	r3, [r3, #12]
 800bf80:	011b      	lsls	r3, r3, #4
 800bf82:	697a      	ldr	r2, [r7, #20]
 800bf84:	4313      	orrs	r3, r2
 800bf86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800bf88:	697b      	ldr	r3, [r7, #20]
 800bf8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bf8e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	4a17      	ldr	r2, [pc, #92]	; (800bff0 <TIM_OC2_SetConfig+0xe4>)
 800bf94:	4293      	cmp	r3, r2
 800bf96:	d003      	beq.n	800bfa0 <TIM_OC2_SetConfig+0x94>
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	4a16      	ldr	r2, [pc, #88]	; (800bff4 <TIM_OC2_SetConfig+0xe8>)
 800bf9c:	4293      	cmp	r3, r2
 800bf9e:	d113      	bne.n	800bfc8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800bfa0:	693b      	ldr	r3, [r7, #16]
 800bfa2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800bfa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bfae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	695b      	ldr	r3, [r3, #20]
 800bfb4:	009b      	lsls	r3, r3, #2
 800bfb6:	693a      	ldr	r2, [r7, #16]
 800bfb8:	4313      	orrs	r3, r2
 800bfba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	699b      	ldr	r3, [r3, #24]
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	693a      	ldr	r2, [r7, #16]
 800bfc4:	4313      	orrs	r3, r2
 800bfc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	693a      	ldr	r2, [r7, #16]
 800bfcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	68fa      	ldr	r2, [r7, #12]
 800bfd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	685a      	ldr	r2, [r3, #4]
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	697a      	ldr	r2, [r7, #20]
 800bfe0:	621a      	str	r2, [r3, #32]
}
 800bfe2:	bf00      	nop
 800bfe4:	371c      	adds	r7, #28
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfec:	4770      	bx	lr
 800bfee:	bf00      	nop
 800bff0:	40010000 	.word	0x40010000
 800bff4:	40010400 	.word	0x40010400

0800bff8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800bff8:	b480      	push	{r7}
 800bffa:	b087      	sub	sp, #28
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
 800c000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6a1b      	ldr	r3, [r3, #32]
 800c006:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6a1b      	ldr	r3, [r3, #32]
 800c012:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	685b      	ldr	r3, [r3, #4]
 800c018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	69db      	ldr	r3, [r3, #28]
 800c01e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	f023 0303 	bic.w	r3, r3, #3
 800c02e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	68fa      	ldr	r2, [r7, #12]
 800c036:	4313      	orrs	r3, r2
 800c038:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c040:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	689b      	ldr	r3, [r3, #8]
 800c046:	021b      	lsls	r3, r3, #8
 800c048:	697a      	ldr	r2, [r7, #20]
 800c04a:	4313      	orrs	r3, r2
 800c04c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	4a21      	ldr	r2, [pc, #132]	; (800c0d8 <TIM_OC3_SetConfig+0xe0>)
 800c052:	4293      	cmp	r3, r2
 800c054:	d003      	beq.n	800c05e <TIM_OC3_SetConfig+0x66>
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	4a20      	ldr	r2, [pc, #128]	; (800c0dc <TIM_OC3_SetConfig+0xe4>)
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d10d      	bne.n	800c07a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c05e:	697b      	ldr	r3, [r7, #20]
 800c060:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c064:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	68db      	ldr	r3, [r3, #12]
 800c06a:	021b      	lsls	r3, r3, #8
 800c06c:	697a      	ldr	r2, [r7, #20]
 800c06e:	4313      	orrs	r3, r2
 800c070:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c078:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	4a16      	ldr	r2, [pc, #88]	; (800c0d8 <TIM_OC3_SetConfig+0xe0>)
 800c07e:	4293      	cmp	r3, r2
 800c080:	d003      	beq.n	800c08a <TIM_OC3_SetConfig+0x92>
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	4a15      	ldr	r2, [pc, #84]	; (800c0dc <TIM_OC3_SetConfig+0xe4>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d113      	bne.n	800c0b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c090:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c092:	693b      	ldr	r3, [r7, #16]
 800c094:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c098:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	695b      	ldr	r3, [r3, #20]
 800c09e:	011b      	lsls	r3, r3, #4
 800c0a0:	693a      	ldr	r2, [r7, #16]
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	699b      	ldr	r3, [r3, #24]
 800c0aa:	011b      	lsls	r3, r3, #4
 800c0ac:	693a      	ldr	r2, [r7, #16]
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	693a      	ldr	r2, [r7, #16]
 800c0b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	68fa      	ldr	r2, [r7, #12]
 800c0bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	685a      	ldr	r2, [r3, #4]
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	697a      	ldr	r2, [r7, #20]
 800c0ca:	621a      	str	r2, [r3, #32]
}
 800c0cc:	bf00      	nop
 800c0ce:	371c      	adds	r7, #28
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr
 800c0d8:	40010000 	.word	0x40010000
 800c0dc:	40010400 	.word	0x40010400

0800c0e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c0e0:	b480      	push	{r7}
 800c0e2:	b087      	sub	sp, #28
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6a1b      	ldr	r3, [r3, #32]
 800c0ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	6a1b      	ldr	r3, [r3, #32]
 800c0fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	685b      	ldr	r3, [r3, #4]
 800c100:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	69db      	ldr	r3, [r3, #28]
 800c106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c10e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c116:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c118:	683b      	ldr	r3, [r7, #0]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	021b      	lsls	r3, r3, #8
 800c11e:	68fa      	ldr	r2, [r7, #12]
 800c120:	4313      	orrs	r3, r2
 800c122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c124:	693b      	ldr	r3, [r7, #16]
 800c126:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c12a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	689b      	ldr	r3, [r3, #8]
 800c130:	031b      	lsls	r3, r3, #12
 800c132:	693a      	ldr	r2, [r7, #16]
 800c134:	4313      	orrs	r3, r2
 800c136:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	4a12      	ldr	r2, [pc, #72]	; (800c184 <TIM_OC4_SetConfig+0xa4>)
 800c13c:	4293      	cmp	r3, r2
 800c13e:	d003      	beq.n	800c148 <TIM_OC4_SetConfig+0x68>
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	4a11      	ldr	r2, [pc, #68]	; (800c188 <TIM_OC4_SetConfig+0xa8>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d109      	bne.n	800c15c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c14e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	695b      	ldr	r3, [r3, #20]
 800c154:	019b      	lsls	r3, r3, #6
 800c156:	697a      	ldr	r2, [r7, #20]
 800c158:	4313      	orrs	r3, r2
 800c15a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	697a      	ldr	r2, [r7, #20]
 800c160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	68fa      	ldr	r2, [r7, #12]
 800c166:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	685a      	ldr	r2, [r3, #4]
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	693a      	ldr	r2, [r7, #16]
 800c174:	621a      	str	r2, [r3, #32]
}
 800c176:	bf00      	nop
 800c178:	371c      	adds	r7, #28
 800c17a:	46bd      	mov	sp, r7
 800c17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c180:	4770      	bx	lr
 800c182:	bf00      	nop
 800c184:	40010000 	.word	0x40010000
 800c188:	40010400 	.word	0x40010400

0800c18c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c18c:	b480      	push	{r7}
 800c18e:	b087      	sub	sp, #28
 800c190:	af00      	add	r7, sp, #0
 800c192:	60f8      	str	r0, [r7, #12]
 800c194:	60b9      	str	r1, [r7, #8]
 800c196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	6a1b      	ldr	r3, [r3, #32]
 800c19c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	6a1b      	ldr	r3, [r3, #32]
 800c1a2:	f023 0201 	bic.w	r2, r3, #1
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	699b      	ldr	r3, [r3, #24]
 800c1ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c1b0:	693b      	ldr	r3, [r7, #16]
 800c1b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c1b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	011b      	lsls	r3, r3, #4
 800c1bc:	693a      	ldr	r2, [r7, #16]
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c1c2:	697b      	ldr	r3, [r7, #20]
 800c1c4:	f023 030a 	bic.w	r3, r3, #10
 800c1c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c1ca:	697a      	ldr	r2, [r7, #20]
 800c1cc:	68bb      	ldr	r3, [r7, #8]
 800c1ce:	4313      	orrs	r3, r2
 800c1d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	693a      	ldr	r2, [r7, #16]
 800c1d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	697a      	ldr	r2, [r7, #20]
 800c1dc:	621a      	str	r2, [r3, #32]
}
 800c1de:	bf00      	nop
 800c1e0:	371c      	adds	r7, #28
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e8:	4770      	bx	lr

0800c1ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c1ea:	b480      	push	{r7}
 800c1ec:	b087      	sub	sp, #28
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	60f8      	str	r0, [r7, #12]
 800c1f2:	60b9      	str	r1, [r7, #8]
 800c1f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	6a1b      	ldr	r3, [r3, #32]
 800c1fa:	f023 0210 	bic.w	r2, r3, #16
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	699b      	ldr	r3, [r3, #24]
 800c206:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	6a1b      	ldr	r3, [r3, #32]
 800c20c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c20e:	697b      	ldr	r3, [r7, #20]
 800c210:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c214:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	031b      	lsls	r3, r3, #12
 800c21a:	697a      	ldr	r2, [r7, #20]
 800c21c:	4313      	orrs	r3, r2
 800c21e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c220:	693b      	ldr	r3, [r7, #16]
 800c222:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c226:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	011b      	lsls	r3, r3, #4
 800c22c:	693a      	ldr	r2, [r7, #16]
 800c22e:	4313      	orrs	r3, r2
 800c230:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	697a      	ldr	r2, [r7, #20]
 800c236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	693a      	ldr	r2, [r7, #16]
 800c23c:	621a      	str	r2, [r3, #32]
}
 800c23e:	bf00      	nop
 800c240:	371c      	adds	r7, #28
 800c242:	46bd      	mov	sp, r7
 800c244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c248:	4770      	bx	lr

0800c24a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c24a:	b480      	push	{r7}
 800c24c:	b085      	sub	sp, #20
 800c24e:	af00      	add	r7, sp, #0
 800c250:	6078      	str	r0, [r7, #4]
 800c252:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	689b      	ldr	r3, [r3, #8]
 800c258:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c260:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c262:	683a      	ldr	r2, [r7, #0]
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	4313      	orrs	r3, r2
 800c268:	f043 0307 	orr.w	r3, r3, #7
 800c26c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	68fa      	ldr	r2, [r7, #12]
 800c272:	609a      	str	r2, [r3, #8]
}
 800c274:	bf00      	nop
 800c276:	3714      	adds	r7, #20
 800c278:	46bd      	mov	sp, r7
 800c27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27e:	4770      	bx	lr

0800c280 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c280:	b480      	push	{r7}
 800c282:	b087      	sub	sp, #28
 800c284:	af00      	add	r7, sp, #0
 800c286:	60f8      	str	r0, [r7, #12]
 800c288:	60b9      	str	r1, [r7, #8]
 800c28a:	607a      	str	r2, [r7, #4]
 800c28c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	689b      	ldr	r3, [r3, #8]
 800c292:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c294:	697b      	ldr	r3, [r7, #20]
 800c296:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c29a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	021a      	lsls	r2, r3, #8
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	431a      	orrs	r2, r3
 800c2a4:	68bb      	ldr	r3, [r7, #8]
 800c2a6:	4313      	orrs	r3, r2
 800c2a8:	697a      	ldr	r2, [r7, #20]
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	697a      	ldr	r2, [r7, #20]
 800c2b2:	609a      	str	r2, [r3, #8]
}
 800c2b4:	bf00      	nop
 800c2b6:	371c      	adds	r7, #28
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr

0800c2c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b087      	sub	sp, #28
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	60f8      	str	r0, [r7, #12]
 800c2c8:	60b9      	str	r1, [r7, #8]
 800c2ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	f003 031f 	and.w	r3, r3, #31
 800c2d2:	2201      	movs	r2, #1
 800c2d4:	fa02 f303 	lsl.w	r3, r2, r3
 800c2d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	6a1a      	ldr	r2, [r3, #32]
 800c2de:	697b      	ldr	r3, [r7, #20]
 800c2e0:	43db      	mvns	r3, r3
 800c2e2:	401a      	ands	r2, r3
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	6a1a      	ldr	r2, [r3, #32]
 800c2ec:	68bb      	ldr	r3, [r7, #8]
 800c2ee:	f003 031f 	and.w	r3, r3, #31
 800c2f2:	6879      	ldr	r1, [r7, #4]
 800c2f4:	fa01 f303 	lsl.w	r3, r1, r3
 800c2f8:	431a      	orrs	r2, r3
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	621a      	str	r2, [r3, #32]
}
 800c2fe:	bf00      	nop
 800c300:	371c      	adds	r7, #28
 800c302:	46bd      	mov	sp, r7
 800c304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c308:	4770      	bx	lr
	...

0800c30c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b085      	sub	sp, #20
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	d101      	bne.n	800c324 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c320:	2302      	movs	r3, #2
 800c322:	e05a      	b.n	800c3da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2201      	movs	r2, #1
 800c328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2202      	movs	r2, #2
 800c330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	689b      	ldr	r3, [r3, #8]
 800c342:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c34a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	68fa      	ldr	r2, [r7, #12]
 800c352:	4313      	orrs	r3, r2
 800c354:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	68fa      	ldr	r2, [r7, #12]
 800c35c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	4a21      	ldr	r2, [pc, #132]	; (800c3e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800c364:	4293      	cmp	r3, r2
 800c366:	d022      	beq.n	800c3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c370:	d01d      	beq.n	800c3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4a1d      	ldr	r2, [pc, #116]	; (800c3ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d018      	beq.n	800c3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	4a1b      	ldr	r2, [pc, #108]	; (800c3f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800c382:	4293      	cmp	r3, r2
 800c384:	d013      	beq.n	800c3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	4a1a      	ldr	r2, [pc, #104]	; (800c3f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800c38c:	4293      	cmp	r3, r2
 800c38e:	d00e      	beq.n	800c3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	4a18      	ldr	r2, [pc, #96]	; (800c3f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800c396:	4293      	cmp	r3, r2
 800c398:	d009      	beq.n	800c3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	4a17      	ldr	r2, [pc, #92]	; (800c3fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d004      	beq.n	800c3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4a15      	ldr	r2, [pc, #84]	; (800c400 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	d10c      	bne.n	800c3c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c3b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	685b      	ldr	r3, [r3, #4]
 800c3ba:	68ba      	ldr	r2, [r7, #8]
 800c3bc:	4313      	orrs	r3, r2
 800c3be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	68ba      	ldr	r2, [r7, #8]
 800c3c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2201      	movs	r2, #1
 800c3cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2200      	movs	r2, #0
 800c3d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c3d8:	2300      	movs	r3, #0
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3714      	adds	r7, #20
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e4:	4770      	bx	lr
 800c3e6:	bf00      	nop
 800c3e8:	40010000 	.word	0x40010000
 800c3ec:	40000400 	.word	0x40000400
 800c3f0:	40000800 	.word	0x40000800
 800c3f4:	40000c00 	.word	0x40000c00
 800c3f8:	40010400 	.word	0x40010400
 800c3fc:	40014000 	.word	0x40014000
 800c400:	40001800 	.word	0x40001800

0800c404 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c404:	b480      	push	{r7}
 800c406:	b085      	sub	sp, #20
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
 800c40c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c40e:	2300      	movs	r3, #0
 800c410:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c418:	2b01      	cmp	r3, #1
 800c41a:	d101      	bne.n	800c420 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c41c:	2302      	movs	r3, #2
 800c41e:	e03d      	b.n	800c49c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2201      	movs	r2, #1
 800c424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	68db      	ldr	r3, [r3, #12]
 800c432:	4313      	orrs	r3, r2
 800c434:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	689b      	ldr	r3, [r3, #8]
 800c440:	4313      	orrs	r3, r2
 800c442:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	685b      	ldr	r3, [r3, #4]
 800c44e:	4313      	orrs	r3, r2
 800c450:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	4313      	orrs	r3, r2
 800c45e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	691b      	ldr	r3, [r3, #16]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	695b      	ldr	r3, [r3, #20]
 800c478:	4313      	orrs	r3, r2
 800c47a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	69db      	ldr	r3, [r3, #28]
 800c486:	4313      	orrs	r3, r2
 800c488:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	68fa      	ldr	r2, [r7, #12]
 800c490:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2200      	movs	r2, #0
 800c496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c49a:	2300      	movs	r3, #0
}
 800c49c:	4618      	mov	r0, r3
 800c49e:	3714      	adds	r7, #20
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a6:	4770      	bx	lr

0800c4a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b083      	sub	sp, #12
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c4b0:	bf00      	nop
 800c4b2:	370c      	adds	r7, #12
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ba:	4770      	bx	lr

0800c4bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b083      	sub	sp, #12
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c4c4:	bf00      	nop
 800c4c6:	370c      	adds	r7, #12
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr

0800c4d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b082      	sub	sp, #8
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d101      	bne.n	800c4e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e03f      	b.n	800c562 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4e8:	b2db      	uxtb	r3, r3
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d106      	bne.n	800c4fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f7f9 fe66 	bl	80061c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2224      	movs	r2, #36	; 0x24
 800c500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	68da      	ldr	r2, [r3, #12]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c512:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f000 f905 	bl	800c724 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	691a      	ldr	r2, [r3, #16]
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c528:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	695a      	ldr	r2, [r3, #20]
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c538:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	68da      	ldr	r2, [r3, #12]
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c548:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	2200      	movs	r2, #0
 800c54e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2220      	movs	r2, #32
 800c554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2220      	movs	r2, #32
 800c55c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c560:	2300      	movs	r3, #0
}
 800c562:	4618      	mov	r0, r3
 800c564:	3708      	adds	r7, #8
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}

0800c56a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c56a:	b580      	push	{r7, lr}
 800c56c:	b08a      	sub	sp, #40	; 0x28
 800c56e:	af02      	add	r7, sp, #8
 800c570:	60f8      	str	r0, [r7, #12]
 800c572:	60b9      	str	r1, [r7, #8]
 800c574:	603b      	str	r3, [r7, #0]
 800c576:	4613      	mov	r3, r2
 800c578:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800c57a:	2300      	movs	r3, #0
 800c57c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c584:	b2db      	uxtb	r3, r3
 800c586:	2b20      	cmp	r3, #32
 800c588:	d17c      	bne.n	800c684 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d002      	beq.n	800c596 <HAL_UART_Transmit+0x2c>
 800c590:	88fb      	ldrh	r3, [r7, #6]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d101      	bne.n	800c59a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800c596:	2301      	movs	r3, #1
 800c598:	e075      	b.n	800c686 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d101      	bne.n	800c5a8 <HAL_UART_Transmit+0x3e>
 800c5a4:	2302      	movs	r3, #2
 800c5a6:	e06e      	b.n	800c686 <HAL_UART_Transmit+0x11c>
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	2201      	movs	r2, #1
 800c5ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	2221      	movs	r2, #33	; 0x21
 800c5ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c5be:	f7fa f977 	bl	80068b0 <HAL_GetTick>
 800c5c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	88fa      	ldrh	r2, [r7, #6]
 800c5c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	88fa      	ldrh	r2, [r7, #6]
 800c5ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	689b      	ldr	r3, [r3, #8]
 800c5d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c5d8:	d108      	bne.n	800c5ec <HAL_UART_Transmit+0x82>
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	691b      	ldr	r3, [r3, #16]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d104      	bne.n	800c5ec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	61bb      	str	r3, [r7, #24]
 800c5ea:	e003      	b.n	800c5f4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800c5fc:	e02a      	b.n	800c654 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	9300      	str	r3, [sp, #0]
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	2200      	movs	r2, #0
 800c606:	2180      	movs	r1, #128	; 0x80
 800c608:	68f8      	ldr	r0, [r7, #12]
 800c60a:	f000 f840 	bl	800c68e <UART_WaitOnFlagUntilTimeout>
 800c60e:	4603      	mov	r3, r0
 800c610:	2b00      	cmp	r3, #0
 800c612:	d001      	beq.n	800c618 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800c614:	2303      	movs	r3, #3
 800c616:	e036      	b.n	800c686 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800c618:	69fb      	ldr	r3, [r7, #28]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d10b      	bne.n	800c636 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c61e:	69bb      	ldr	r3, [r7, #24]
 800c620:	881b      	ldrh	r3, [r3, #0]
 800c622:	461a      	mov	r2, r3
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c62c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800c62e:	69bb      	ldr	r3, [r7, #24]
 800c630:	3302      	adds	r3, #2
 800c632:	61bb      	str	r3, [r7, #24]
 800c634:	e007      	b.n	800c646 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800c636:	69fb      	ldr	r3, [r7, #28]
 800c638:	781a      	ldrb	r2, [r3, #0]
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	3301      	adds	r3, #1
 800c644:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c64a:	b29b      	uxth	r3, r3
 800c64c:	3b01      	subs	r3, #1
 800c64e:	b29a      	uxth	r2, r3
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c658:	b29b      	uxth	r3, r3
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d1cf      	bne.n	800c5fe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c65e:	683b      	ldr	r3, [r7, #0]
 800c660:	9300      	str	r3, [sp, #0]
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	2200      	movs	r2, #0
 800c666:	2140      	movs	r1, #64	; 0x40
 800c668:	68f8      	ldr	r0, [r7, #12]
 800c66a:	f000 f810 	bl	800c68e <UART_WaitOnFlagUntilTimeout>
 800c66e:	4603      	mov	r3, r0
 800c670:	2b00      	cmp	r3, #0
 800c672:	d001      	beq.n	800c678 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800c674:	2303      	movs	r3, #3
 800c676:	e006      	b.n	800c686 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	2220      	movs	r2, #32
 800c67c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800c680:	2300      	movs	r3, #0
 800c682:	e000      	b.n	800c686 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800c684:	2302      	movs	r3, #2
  }
}
 800c686:	4618      	mov	r0, r3
 800c688:	3720      	adds	r7, #32
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}

0800c68e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800c68e:	b580      	push	{r7, lr}
 800c690:	b084      	sub	sp, #16
 800c692:	af00      	add	r7, sp, #0
 800c694:	60f8      	str	r0, [r7, #12]
 800c696:	60b9      	str	r1, [r7, #8]
 800c698:	603b      	str	r3, [r7, #0]
 800c69a:	4613      	mov	r3, r2
 800c69c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c69e:	e02c      	b.n	800c6fa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c6a0:	69bb      	ldr	r3, [r7, #24]
 800c6a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6a6:	d028      	beq.n	800c6fa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800c6a8:	69bb      	ldr	r3, [r7, #24]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d007      	beq.n	800c6be <UART_WaitOnFlagUntilTimeout+0x30>
 800c6ae:	f7fa f8ff 	bl	80068b0 <HAL_GetTick>
 800c6b2:	4602      	mov	r2, r0
 800c6b4:	683b      	ldr	r3, [r7, #0]
 800c6b6:	1ad3      	subs	r3, r2, r3
 800c6b8:	69ba      	ldr	r2, [r7, #24]
 800c6ba:	429a      	cmp	r2, r3
 800c6bc:	d21d      	bcs.n	800c6fa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	68da      	ldr	r2, [r3, #12]
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c6cc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	695a      	ldr	r2, [r3, #20]
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	f022 0201 	bic.w	r2, r2, #1
 800c6dc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	2220      	movs	r2, #32
 800c6e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	2220      	movs	r2, #32
 800c6ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800c6f6:	2303      	movs	r3, #3
 800c6f8:	e00f      	b.n	800c71a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	681a      	ldr	r2, [r3, #0]
 800c700:	68bb      	ldr	r3, [r7, #8]
 800c702:	4013      	ands	r3, r2
 800c704:	68ba      	ldr	r2, [r7, #8]
 800c706:	429a      	cmp	r2, r3
 800c708:	bf0c      	ite	eq
 800c70a:	2301      	moveq	r3, #1
 800c70c:	2300      	movne	r3, #0
 800c70e:	b2db      	uxtb	r3, r3
 800c710:	461a      	mov	r2, r3
 800c712:	79fb      	ldrb	r3, [r7, #7]
 800c714:	429a      	cmp	r2, r3
 800c716:	d0c3      	beq.n	800c6a0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c718:	2300      	movs	r3, #0
}
 800c71a:	4618      	mov	r0, r3
 800c71c:	3710      	adds	r7, #16
 800c71e:	46bd      	mov	sp, r7
 800c720:	bd80      	pop	{r7, pc}
	...

0800c724 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c728:	b09f      	sub	sp, #124	; 0x7c
 800c72a:	af00      	add	r7, sp, #0
 800c72c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c72e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	691b      	ldr	r3, [r3, #16]
 800c734:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c738:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c73a:	68d9      	ldr	r1, [r3, #12]
 800c73c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c73e:	681a      	ldr	r2, [r3, #0]
 800c740:	ea40 0301 	orr.w	r3, r0, r1
 800c744:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c748:	689a      	ldr	r2, [r3, #8]
 800c74a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c74c:	691b      	ldr	r3, [r3, #16]
 800c74e:	431a      	orrs	r2, r3
 800c750:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c752:	695b      	ldr	r3, [r3, #20]
 800c754:	431a      	orrs	r2, r3
 800c756:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c758:	69db      	ldr	r3, [r3, #28]
 800c75a:	4313      	orrs	r3, r2
 800c75c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800c75e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	68db      	ldr	r3, [r3, #12]
 800c764:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c768:	f021 010c 	bic.w	r1, r1, #12
 800c76c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c76e:	681a      	ldr	r2, [r3, #0]
 800c770:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c772:	430b      	orrs	r3, r1
 800c774:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c776:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	695b      	ldr	r3, [r3, #20]
 800c77c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c780:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c782:	6999      	ldr	r1, [r3, #24]
 800c784:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c786:	681a      	ldr	r2, [r3, #0]
 800c788:	ea40 0301 	orr.w	r3, r0, r1
 800c78c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c78e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c790:	681a      	ldr	r2, [r3, #0]
 800c792:	4bc5      	ldr	r3, [pc, #788]	; (800caa8 <UART_SetConfig+0x384>)
 800c794:	429a      	cmp	r2, r3
 800c796:	d004      	beq.n	800c7a2 <UART_SetConfig+0x7e>
 800c798:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c79a:	681a      	ldr	r2, [r3, #0]
 800c79c:	4bc3      	ldr	r3, [pc, #780]	; (800caac <UART_SetConfig+0x388>)
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d103      	bne.n	800c7aa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c7a2:	f7fd fd29 	bl	800a1f8 <HAL_RCC_GetPCLK2Freq>
 800c7a6:	6778      	str	r0, [r7, #116]	; 0x74
 800c7a8:	e002      	b.n	800c7b0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c7aa:	f7fd fd11 	bl	800a1d0 <HAL_RCC_GetPCLK1Freq>
 800c7ae:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c7b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c7b2:	69db      	ldr	r3, [r3, #28]
 800c7b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c7b8:	f040 80b6 	bne.w	800c928 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c7bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c7be:	461c      	mov	r4, r3
 800c7c0:	f04f 0500 	mov.w	r5, #0
 800c7c4:	4622      	mov	r2, r4
 800c7c6:	462b      	mov	r3, r5
 800c7c8:	1891      	adds	r1, r2, r2
 800c7ca:	6439      	str	r1, [r7, #64]	; 0x40
 800c7cc:	415b      	adcs	r3, r3
 800c7ce:	647b      	str	r3, [r7, #68]	; 0x44
 800c7d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c7d4:	1912      	adds	r2, r2, r4
 800c7d6:	eb45 0303 	adc.w	r3, r5, r3
 800c7da:	f04f 0000 	mov.w	r0, #0
 800c7de:	f04f 0100 	mov.w	r1, #0
 800c7e2:	00d9      	lsls	r1, r3, #3
 800c7e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c7e8:	00d0      	lsls	r0, r2, #3
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	460b      	mov	r3, r1
 800c7ee:	1911      	adds	r1, r2, r4
 800c7f0:	6639      	str	r1, [r7, #96]	; 0x60
 800c7f2:	416b      	adcs	r3, r5
 800c7f4:	667b      	str	r3, [r7, #100]	; 0x64
 800c7f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c7f8:	685b      	ldr	r3, [r3, #4]
 800c7fa:	461a      	mov	r2, r3
 800c7fc:	f04f 0300 	mov.w	r3, #0
 800c800:	1891      	adds	r1, r2, r2
 800c802:	63b9      	str	r1, [r7, #56]	; 0x38
 800c804:	415b      	adcs	r3, r3
 800c806:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c808:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c80c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800c810:	f7f4 fa4a 	bl	8000ca8 <__aeabi_uldivmod>
 800c814:	4602      	mov	r2, r0
 800c816:	460b      	mov	r3, r1
 800c818:	4ba5      	ldr	r3, [pc, #660]	; (800cab0 <UART_SetConfig+0x38c>)
 800c81a:	fba3 2302 	umull	r2, r3, r3, r2
 800c81e:	095b      	lsrs	r3, r3, #5
 800c820:	011e      	lsls	r6, r3, #4
 800c822:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c824:	461c      	mov	r4, r3
 800c826:	f04f 0500 	mov.w	r5, #0
 800c82a:	4622      	mov	r2, r4
 800c82c:	462b      	mov	r3, r5
 800c82e:	1891      	adds	r1, r2, r2
 800c830:	6339      	str	r1, [r7, #48]	; 0x30
 800c832:	415b      	adcs	r3, r3
 800c834:	637b      	str	r3, [r7, #52]	; 0x34
 800c836:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c83a:	1912      	adds	r2, r2, r4
 800c83c:	eb45 0303 	adc.w	r3, r5, r3
 800c840:	f04f 0000 	mov.w	r0, #0
 800c844:	f04f 0100 	mov.w	r1, #0
 800c848:	00d9      	lsls	r1, r3, #3
 800c84a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c84e:	00d0      	lsls	r0, r2, #3
 800c850:	4602      	mov	r2, r0
 800c852:	460b      	mov	r3, r1
 800c854:	1911      	adds	r1, r2, r4
 800c856:	65b9      	str	r1, [r7, #88]	; 0x58
 800c858:	416b      	adcs	r3, r5
 800c85a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c85c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	461a      	mov	r2, r3
 800c862:	f04f 0300 	mov.w	r3, #0
 800c866:	1891      	adds	r1, r2, r2
 800c868:	62b9      	str	r1, [r7, #40]	; 0x28
 800c86a:	415b      	adcs	r3, r3
 800c86c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c86e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c872:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800c876:	f7f4 fa17 	bl	8000ca8 <__aeabi_uldivmod>
 800c87a:	4602      	mov	r2, r0
 800c87c:	460b      	mov	r3, r1
 800c87e:	4b8c      	ldr	r3, [pc, #560]	; (800cab0 <UART_SetConfig+0x38c>)
 800c880:	fba3 1302 	umull	r1, r3, r3, r2
 800c884:	095b      	lsrs	r3, r3, #5
 800c886:	2164      	movs	r1, #100	; 0x64
 800c888:	fb01 f303 	mul.w	r3, r1, r3
 800c88c:	1ad3      	subs	r3, r2, r3
 800c88e:	00db      	lsls	r3, r3, #3
 800c890:	3332      	adds	r3, #50	; 0x32
 800c892:	4a87      	ldr	r2, [pc, #540]	; (800cab0 <UART_SetConfig+0x38c>)
 800c894:	fba2 2303 	umull	r2, r3, r2, r3
 800c898:	095b      	lsrs	r3, r3, #5
 800c89a:	005b      	lsls	r3, r3, #1
 800c89c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c8a0:	441e      	add	r6, r3
 800c8a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	f04f 0100 	mov.w	r1, #0
 800c8aa:	4602      	mov	r2, r0
 800c8ac:	460b      	mov	r3, r1
 800c8ae:	1894      	adds	r4, r2, r2
 800c8b0:	623c      	str	r4, [r7, #32]
 800c8b2:	415b      	adcs	r3, r3
 800c8b4:	627b      	str	r3, [r7, #36]	; 0x24
 800c8b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c8ba:	1812      	adds	r2, r2, r0
 800c8bc:	eb41 0303 	adc.w	r3, r1, r3
 800c8c0:	f04f 0400 	mov.w	r4, #0
 800c8c4:	f04f 0500 	mov.w	r5, #0
 800c8c8:	00dd      	lsls	r5, r3, #3
 800c8ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c8ce:	00d4      	lsls	r4, r2, #3
 800c8d0:	4622      	mov	r2, r4
 800c8d2:	462b      	mov	r3, r5
 800c8d4:	1814      	adds	r4, r2, r0
 800c8d6:	653c      	str	r4, [r7, #80]	; 0x50
 800c8d8:	414b      	adcs	r3, r1
 800c8da:	657b      	str	r3, [r7, #84]	; 0x54
 800c8dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c8de:	685b      	ldr	r3, [r3, #4]
 800c8e0:	461a      	mov	r2, r3
 800c8e2:	f04f 0300 	mov.w	r3, #0
 800c8e6:	1891      	adds	r1, r2, r2
 800c8e8:	61b9      	str	r1, [r7, #24]
 800c8ea:	415b      	adcs	r3, r3
 800c8ec:	61fb      	str	r3, [r7, #28]
 800c8ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c8f2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800c8f6:	f7f4 f9d7 	bl	8000ca8 <__aeabi_uldivmod>
 800c8fa:	4602      	mov	r2, r0
 800c8fc:	460b      	mov	r3, r1
 800c8fe:	4b6c      	ldr	r3, [pc, #432]	; (800cab0 <UART_SetConfig+0x38c>)
 800c900:	fba3 1302 	umull	r1, r3, r3, r2
 800c904:	095b      	lsrs	r3, r3, #5
 800c906:	2164      	movs	r1, #100	; 0x64
 800c908:	fb01 f303 	mul.w	r3, r1, r3
 800c90c:	1ad3      	subs	r3, r2, r3
 800c90e:	00db      	lsls	r3, r3, #3
 800c910:	3332      	adds	r3, #50	; 0x32
 800c912:	4a67      	ldr	r2, [pc, #412]	; (800cab0 <UART_SetConfig+0x38c>)
 800c914:	fba2 2303 	umull	r2, r3, r2, r3
 800c918:	095b      	lsrs	r3, r3, #5
 800c91a:	f003 0207 	and.w	r2, r3, #7
 800c91e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	4432      	add	r2, r6
 800c924:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800c926:	e0b9      	b.n	800ca9c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c928:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c92a:	461c      	mov	r4, r3
 800c92c:	f04f 0500 	mov.w	r5, #0
 800c930:	4622      	mov	r2, r4
 800c932:	462b      	mov	r3, r5
 800c934:	1891      	adds	r1, r2, r2
 800c936:	6139      	str	r1, [r7, #16]
 800c938:	415b      	adcs	r3, r3
 800c93a:	617b      	str	r3, [r7, #20]
 800c93c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c940:	1912      	adds	r2, r2, r4
 800c942:	eb45 0303 	adc.w	r3, r5, r3
 800c946:	f04f 0000 	mov.w	r0, #0
 800c94a:	f04f 0100 	mov.w	r1, #0
 800c94e:	00d9      	lsls	r1, r3, #3
 800c950:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c954:	00d0      	lsls	r0, r2, #3
 800c956:	4602      	mov	r2, r0
 800c958:	460b      	mov	r3, r1
 800c95a:	eb12 0804 	adds.w	r8, r2, r4
 800c95e:	eb43 0905 	adc.w	r9, r3, r5
 800c962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c964:	685b      	ldr	r3, [r3, #4]
 800c966:	4618      	mov	r0, r3
 800c968:	f04f 0100 	mov.w	r1, #0
 800c96c:	f04f 0200 	mov.w	r2, #0
 800c970:	f04f 0300 	mov.w	r3, #0
 800c974:	008b      	lsls	r3, r1, #2
 800c976:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c97a:	0082      	lsls	r2, r0, #2
 800c97c:	4640      	mov	r0, r8
 800c97e:	4649      	mov	r1, r9
 800c980:	f7f4 f992 	bl	8000ca8 <__aeabi_uldivmod>
 800c984:	4602      	mov	r2, r0
 800c986:	460b      	mov	r3, r1
 800c988:	4b49      	ldr	r3, [pc, #292]	; (800cab0 <UART_SetConfig+0x38c>)
 800c98a:	fba3 2302 	umull	r2, r3, r3, r2
 800c98e:	095b      	lsrs	r3, r3, #5
 800c990:	011e      	lsls	r6, r3, #4
 800c992:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c994:	4618      	mov	r0, r3
 800c996:	f04f 0100 	mov.w	r1, #0
 800c99a:	4602      	mov	r2, r0
 800c99c:	460b      	mov	r3, r1
 800c99e:	1894      	adds	r4, r2, r2
 800c9a0:	60bc      	str	r4, [r7, #8]
 800c9a2:	415b      	adcs	r3, r3
 800c9a4:	60fb      	str	r3, [r7, #12]
 800c9a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c9aa:	1812      	adds	r2, r2, r0
 800c9ac:	eb41 0303 	adc.w	r3, r1, r3
 800c9b0:	f04f 0400 	mov.w	r4, #0
 800c9b4:	f04f 0500 	mov.w	r5, #0
 800c9b8:	00dd      	lsls	r5, r3, #3
 800c9ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c9be:	00d4      	lsls	r4, r2, #3
 800c9c0:	4622      	mov	r2, r4
 800c9c2:	462b      	mov	r3, r5
 800c9c4:	1814      	adds	r4, r2, r0
 800c9c6:	64bc      	str	r4, [r7, #72]	; 0x48
 800c9c8:	414b      	adcs	r3, r1
 800c9ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c9cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c9ce:	685b      	ldr	r3, [r3, #4]
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	f04f 0100 	mov.w	r1, #0
 800c9d6:	f04f 0200 	mov.w	r2, #0
 800c9da:	f04f 0300 	mov.w	r3, #0
 800c9de:	008b      	lsls	r3, r1, #2
 800c9e0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c9e4:	0082      	lsls	r2, r0, #2
 800c9e6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800c9ea:	f7f4 f95d 	bl	8000ca8 <__aeabi_uldivmod>
 800c9ee:	4602      	mov	r2, r0
 800c9f0:	460b      	mov	r3, r1
 800c9f2:	4b2f      	ldr	r3, [pc, #188]	; (800cab0 <UART_SetConfig+0x38c>)
 800c9f4:	fba3 1302 	umull	r1, r3, r3, r2
 800c9f8:	095b      	lsrs	r3, r3, #5
 800c9fa:	2164      	movs	r1, #100	; 0x64
 800c9fc:	fb01 f303 	mul.w	r3, r1, r3
 800ca00:	1ad3      	subs	r3, r2, r3
 800ca02:	011b      	lsls	r3, r3, #4
 800ca04:	3332      	adds	r3, #50	; 0x32
 800ca06:	4a2a      	ldr	r2, [pc, #168]	; (800cab0 <UART_SetConfig+0x38c>)
 800ca08:	fba2 2303 	umull	r2, r3, r2, r3
 800ca0c:	095b      	lsrs	r3, r3, #5
 800ca0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ca12:	441e      	add	r6, r3
 800ca14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ca16:	4618      	mov	r0, r3
 800ca18:	f04f 0100 	mov.w	r1, #0
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	460b      	mov	r3, r1
 800ca20:	1894      	adds	r4, r2, r2
 800ca22:	603c      	str	r4, [r7, #0]
 800ca24:	415b      	adcs	r3, r3
 800ca26:	607b      	str	r3, [r7, #4]
 800ca28:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca2c:	1812      	adds	r2, r2, r0
 800ca2e:	eb41 0303 	adc.w	r3, r1, r3
 800ca32:	f04f 0400 	mov.w	r4, #0
 800ca36:	f04f 0500 	mov.w	r5, #0
 800ca3a:	00dd      	lsls	r5, r3, #3
 800ca3c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ca40:	00d4      	lsls	r4, r2, #3
 800ca42:	4622      	mov	r2, r4
 800ca44:	462b      	mov	r3, r5
 800ca46:	eb12 0a00 	adds.w	sl, r2, r0
 800ca4a:	eb43 0b01 	adc.w	fp, r3, r1
 800ca4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ca50:	685b      	ldr	r3, [r3, #4]
 800ca52:	4618      	mov	r0, r3
 800ca54:	f04f 0100 	mov.w	r1, #0
 800ca58:	f04f 0200 	mov.w	r2, #0
 800ca5c:	f04f 0300 	mov.w	r3, #0
 800ca60:	008b      	lsls	r3, r1, #2
 800ca62:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ca66:	0082      	lsls	r2, r0, #2
 800ca68:	4650      	mov	r0, sl
 800ca6a:	4659      	mov	r1, fp
 800ca6c:	f7f4 f91c 	bl	8000ca8 <__aeabi_uldivmod>
 800ca70:	4602      	mov	r2, r0
 800ca72:	460b      	mov	r3, r1
 800ca74:	4b0e      	ldr	r3, [pc, #56]	; (800cab0 <UART_SetConfig+0x38c>)
 800ca76:	fba3 1302 	umull	r1, r3, r3, r2
 800ca7a:	095b      	lsrs	r3, r3, #5
 800ca7c:	2164      	movs	r1, #100	; 0x64
 800ca7e:	fb01 f303 	mul.w	r3, r1, r3
 800ca82:	1ad3      	subs	r3, r2, r3
 800ca84:	011b      	lsls	r3, r3, #4
 800ca86:	3332      	adds	r3, #50	; 0x32
 800ca88:	4a09      	ldr	r2, [pc, #36]	; (800cab0 <UART_SetConfig+0x38c>)
 800ca8a:	fba2 2303 	umull	r2, r3, r2, r3
 800ca8e:	095b      	lsrs	r3, r3, #5
 800ca90:	f003 020f 	and.w	r2, r3, #15
 800ca94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	4432      	add	r2, r6
 800ca9a:	609a      	str	r2, [r3, #8]
}
 800ca9c:	bf00      	nop
 800ca9e:	377c      	adds	r7, #124	; 0x7c
 800caa0:	46bd      	mov	sp, r7
 800caa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caa6:	bf00      	nop
 800caa8:	40011000 	.word	0x40011000
 800caac:	40011400 	.word	0x40011400
 800cab0:	51eb851f 	.word	0x51eb851f

0800cab4 <FMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
{ 
 800cab4:	b480      	push	{r7}
 800cab6:	b085      	sub	sp, #20
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
 800cabc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800cabe:	2300      	movs	r3, #0
 800cac0:	60fb      	str	r3, [r7, #12]
#if defined (STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */

  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	681a      	ldr	r2, [r3, #0]
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cacc:	60fb      	str	r3, [r7, #12]

#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 800cace:	68fa      	ldr	r2, [r7, #12]
 800cad0:	4b29      	ldr	r3, [pc, #164]	; (800cb78 <FMC_NORSRAM_Init+0xc4>)
 800cad2:	4013      	ands	r3, r2
 800cad4:	60fb      	str	r3, [r7, #12]
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CPSIZE   | FMC_BCR1_CBURSTRW | \
                       FMC_BCR1_CCLKEN));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800cad6:	683b      	ldr	r3, [r7, #0]
 800cad8:	685a      	ldr	r2, [r3, #4]
                    Init->MemoryType           |\
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800cade:	431a      	orrs	r2, r3
                    Init->MemoryDataWidth      |\
 800cae0:	683b      	ldr	r3, [r7, #0]
 800cae2:	68db      	ldr	r3, [r3, #12]
                    Init->MemoryType           |\
 800cae4:	431a      	orrs	r2, r3
                    Init->BurstAccessMode      |\
 800cae6:	683b      	ldr	r3, [r7, #0]
 800cae8:	691b      	ldr	r3, [r3, #16]
                    Init->MemoryDataWidth      |\
 800caea:	431a      	orrs	r2, r3
                    Init->WaitSignalPolarity   |\
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	695b      	ldr	r3, [r3, #20]
                    Init->BurstAccessMode      |\
 800caf0:	431a      	orrs	r2, r3
                    Init->WrapMode             |\
 800caf2:	683b      	ldr	r3, [r7, #0]
 800caf4:	699b      	ldr	r3, [r3, #24]
                    Init->WaitSignalPolarity   |\
 800caf6:	431a      	orrs	r2, r3
                    Init->WaitSignalActive     |\
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	69db      	ldr	r3, [r3, #28]
                    Init->WrapMode             |\
 800cafc:	431a      	orrs	r2, r3
                    Init->WriteOperation       |\
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	6a1b      	ldr	r3, [r3, #32]
                    Init->WaitSignalActive     |\
 800cb02:	431a      	orrs	r2, r3
                    Init->WaitSignal           |\
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                    Init->WriteOperation       |\
 800cb08:	431a      	orrs	r2, r3
                    Init->ExtendedMode         |\
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                    Init->WaitSignal           |\
 800cb0e:	431a      	orrs	r2, r3
                    Init->AsynchronousWait     |\
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                    Init->ExtendedMode         |\
 800cb14:	431a      	orrs	r2, r3
                    Init->PageSize             |\
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                    Init->AsynchronousWait     |\
 800cb1a:	431a      	orrs	r2, r3
                    Init->WriteBurst           |\
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                    Init->PageSize             |\
 800cb20:	431a      	orrs	r2, r3
                    Init->ContinuousClock);
 800cb22:	683b      	ldr	r3, [r7, #0]
 800cb24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                    Init->WriteBurst           |\
 800cb26:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800cb28:	68fa      	ldr	r2, [r7, #12]
 800cb2a:	4313      	orrs	r3, r2
 800cb2c:	60fb      	str	r3, [r7, #12]
                    Init->ContinuousClock      |\
                    Init->PageSize             |\
                    Init->WriteFifo);
#endif /*  defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) */
                    
  if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	689b      	ldr	r3, [r3, #8]
 800cb32:	2b08      	cmp	r3, #8
 800cb34:	d103      	bne.n	800cb3e <FMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb3c:	60fb      	str	r3, [r7, #12]
  }
  
  Device->BTCR[Init->NSBank] = tmpr;
 800cb3e:	683b      	ldr	r3, [r7, #0]
 800cb40:	681a      	ldr	r2, [r3, #0]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	68f9      	ldr	r1, [r7, #12]
 800cb46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800cb4a:	683b      	ldr	r3, [r7, #0]
 800cb4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cb52:	d10a      	bne.n	800cb6a <FMC_NORSRAM_Init+0xb6>
 800cb54:	683b      	ldr	r3, [r7, #0]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d006      	beq.n	800cb6a <FMC_NORSRAM_Init+0xb6>
  { 
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681a      	ldr	r2, [r3, #0]
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb64:	431a      	orrs	r2, r3
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	601a      	str	r2, [r3, #0]
  {
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
  
  return HAL_OK;
 800cb6a:	2300      	movs	r3, #0
}
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	3714      	adds	r7, #20
 800cb70:	46bd      	mov	sp, r7
 800cb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb76:	4770      	bx	lr
 800cb78:	ffe00080 	.word	0xffe00080

0800cb7c <FMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800cb7c:	b480      	push	{r7}
 800cb7e:	b087      	sub	sp, #28
 800cb80:	af00      	add	r7, sp, #0
 800cb82:	60f8      	str	r0, [r7, #12]
 800cb84:	60b9      	str	r1, [r7, #8]
 800cb86:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800cb88:	2300      	movs	r3, #0
 800cb8a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	1c5a      	adds	r2, r3, #1
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb96:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800cb9e:	617b      	str	r3, [r7, #20]
                       FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
                       FMC_BTR1_ACCMOD));
  
  /* Set FMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                   |\
 800cba0:	68bb      	ldr	r3, [r7, #8]
 800cba2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)           |\
 800cba4:	68bb      	ldr	r3, [r7, #8]
 800cba6:	685b      	ldr	r3, [r3, #4]
 800cba8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                   |\
 800cbaa:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)             |\
 800cbac:	68bb      	ldr	r3, [r7, #8]
 800cbae:	689b      	ldr	r3, [r3, #8]
 800cbb0:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)           |\
 800cbb2:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)    |\
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)             |\
 800cbba:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision) - 1U) << 20U)         |\
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	691b      	ldr	r3, [r3, #16]
 800cbc0:	3b01      	subs	r3, #1
 800cbc2:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)    |\
 800cbc4:	431a      	orrs	r2, r3
                    (((Timing->DataLatency) - 2U) << 24U)         |\
 800cbc6:	68bb      	ldr	r3, [r7, #8]
 800cbc8:	695b      	ldr	r3, [r3, #20]
 800cbca:	3b02      	subs	r3, #2
 800cbcc:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision) - 1U) << 20U)         |\
 800cbce:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                   |\
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	697a      	ldr	r2, [r7, #20]
 800cbd8:	4313      	orrs	r3, r2
 800cbda:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1U] = tmpr;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	1c5a      	adds	r2, r3, #1
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	6979      	ldr	r1, [r7, #20]
 800cbe4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cbf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cbf4:	d10e      	bne.n	800cc14 <FMC_NORSRAM_Timing_Init+0x98>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	685b      	ldr	r3, [r3, #4]
 800cbfa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800cbfe:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << 20U);
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	691b      	ldr	r3, [r3, #16]
 800cc04:	3b01      	subs	r3, #1
 800cc06:	051b      	lsls	r3, r3, #20
 800cc08:	697a      	ldr	r2, [r7, #20]
 800cc0a:	4313      	orrs	r3, r2
 800cc0c:	617b      	str	r3, [r7, #20]
    Device->BTCR[FMC_NORSRAM_BANK1 + 1U] = tmpr;
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	697a      	ldr	r2, [r7, #20]
 800cc12:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;   
 800cc14:	2300      	movs	r3, #0
}
 800cc16:	4618      	mov	r0, r3
 800cc18:	371c      	adds	r7, #28
 800cc1a:	46bd      	mov	sp, r7
 800cc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc20:	4770      	bx	lr
	...

0800cc24 <FMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{  
 800cc24:	b480      	push	{r7}
 800cc26:	b087      	sub	sp, #28
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	60f8      	str	r0, [r7, #12]
 800cc2c:	60b9      	str	r1, [r7, #8]
 800cc2e:	607a      	str	r2, [r7, #4]
 800cc30:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800cc32:	2300      	movs	r3, #0
 800cc34:	617b      	str	r3, [r7, #20]
 
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
  
  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cc3c:	d122      	bne.n	800cc84 <FMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));  
    
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	687a      	ldr	r2, [r7, #4]
 800cc42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc46:	617b      	str	r3, [r7, #20]

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 800cc48:	697a      	ldr	r2, [r7, #20]
 800cc4a:	4b15      	ldr	r3, [pc, #84]	; (800cca0 <FMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800cc4c:	4013      	ands	r3, r2
 800cc4e:	617b      	str	r3, [r7, #20]
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800cc54:	68bb      	ldr	r3, [r7, #8]
 800cc56:	685b      	ldr	r3, [r3, #4]
 800cc58:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800cc5a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800cc5c:	68bb      	ldr	r3, [r7, #8]
 800cc5e:	689b      	ldr	r3, [r3, #8]
 800cc60:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800cc62:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	68db      	ldr	r3, [r3, #12]
 800cc68:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800cc6a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800cc70:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800cc72:	697a      	ldr	r2, [r7, #20]
 800cc74:	4313      	orrs	r3, r2
 800cc76:	617b      	str	r3, [r7, #20]

    Device->BWTR[Bank] = tmpr;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	687a      	ldr	r2, [r7, #4]
 800cc7c:	6979      	ldr	r1, [r7, #20]
 800cc7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800cc82:	e005      	b.n	800cc90 <FMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	687a      	ldr	r2, [r7, #4]
 800cc88:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800cc8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800cc90:	2300      	movs	r3, #0
}
 800cc92:	4618      	mov	r0, r3
 800cc94:	371c      	adds	r7, #28
 800cc96:	46bd      	mov	sp, r7
 800cc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9c:	4770      	bx	lr
 800cc9e:	bf00      	nop
 800cca0:	cff00000 	.word	0xcff00000

0800cca4 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800cca4:	b580      	push	{r7, lr}
 800cca6:	b084      	sub	sp, #16
 800cca8:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800ccaa:	4ba0      	ldr	r3, [pc, #640]	; (800cf2c <MX_LWIP_Init+0x288>)
 800ccac:	22c0      	movs	r2, #192	; 0xc0
 800ccae:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800ccb0:	4b9e      	ldr	r3, [pc, #632]	; (800cf2c <MX_LWIP_Init+0x288>)
 800ccb2:	22a8      	movs	r2, #168	; 0xa8
 800ccb4:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 3;
 800ccb6:	4b9d      	ldr	r3, [pc, #628]	; (800cf2c <MX_LWIP_Init+0x288>)
 800ccb8:	2203      	movs	r2, #3
 800ccba:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 100;
 800ccbc:	4b9b      	ldr	r3, [pc, #620]	; (800cf2c <MX_LWIP_Init+0x288>)
 800ccbe:	2264      	movs	r2, #100	; 0x64
 800ccc0:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800ccc2:	4b9b      	ldr	r3, [pc, #620]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800ccc4:	22ff      	movs	r2, #255	; 0xff
 800ccc6:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800ccc8:	4b99      	ldr	r3, [pc, #612]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800ccca:	22ff      	movs	r2, #255	; 0xff
 800cccc:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800ccce:	4b98      	ldr	r3, [pc, #608]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800ccd0:	22ff      	movs	r2, #255	; 0xff
 800ccd2:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800ccd4:	4b96      	ldr	r3, [pc, #600]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800ccda:	4b96      	ldr	r3, [pc, #600]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ccdc:	22c0      	movs	r2, #192	; 0xc0
 800ccde:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800cce0:	4b94      	ldr	r3, [pc, #592]	; (800cf34 <MX_LWIP_Init+0x290>)
 800cce2:	22a8      	movs	r2, #168	; 0xa8
 800cce4:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 3;
 800cce6:	4b93      	ldr	r3, [pc, #588]	; (800cf34 <MX_LWIP_Init+0x290>)
 800cce8:	2203      	movs	r2, #3
 800ccea:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 254;
 800ccec:	4b91      	ldr	r3, [pc, #580]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ccee:	22fe      	movs	r2, #254	; 0xfe
 800ccf0:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800ccf2:	2100      	movs	r1, #0
 800ccf4:	2000      	movs	r0, #0
 800ccf6:	f008 fbfb 	bl	80154f0 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800ccfa:	4b8c      	ldr	r3, [pc, #560]	; (800cf2c <MX_LWIP_Init+0x288>)
 800ccfc:	781b      	ldrb	r3, [r3, #0]
 800ccfe:	061a      	lsls	r2, r3, #24
 800cd00:	4b8a      	ldr	r3, [pc, #552]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd02:	785b      	ldrb	r3, [r3, #1]
 800cd04:	041b      	lsls	r3, r3, #16
 800cd06:	431a      	orrs	r2, r3
 800cd08:	4b88      	ldr	r3, [pc, #544]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd0a:	789b      	ldrb	r3, [r3, #2]
 800cd0c:	021b      	lsls	r3, r3, #8
 800cd0e:	4313      	orrs	r3, r2
 800cd10:	4a86      	ldr	r2, [pc, #536]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd12:	78d2      	ldrb	r2, [r2, #3]
 800cd14:	4313      	orrs	r3, r2
 800cd16:	061a      	lsls	r2, r3, #24
 800cd18:	4b84      	ldr	r3, [pc, #528]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd1a:	781b      	ldrb	r3, [r3, #0]
 800cd1c:	0619      	lsls	r1, r3, #24
 800cd1e:	4b83      	ldr	r3, [pc, #524]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd20:	785b      	ldrb	r3, [r3, #1]
 800cd22:	041b      	lsls	r3, r3, #16
 800cd24:	4319      	orrs	r1, r3
 800cd26:	4b81      	ldr	r3, [pc, #516]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd28:	789b      	ldrb	r3, [r3, #2]
 800cd2a:	021b      	lsls	r3, r3, #8
 800cd2c:	430b      	orrs	r3, r1
 800cd2e:	497f      	ldr	r1, [pc, #508]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd30:	78c9      	ldrb	r1, [r1, #3]
 800cd32:	430b      	orrs	r3, r1
 800cd34:	021b      	lsls	r3, r3, #8
 800cd36:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cd3a:	431a      	orrs	r2, r3
 800cd3c:	4b7b      	ldr	r3, [pc, #492]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd3e:	781b      	ldrb	r3, [r3, #0]
 800cd40:	0619      	lsls	r1, r3, #24
 800cd42:	4b7a      	ldr	r3, [pc, #488]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd44:	785b      	ldrb	r3, [r3, #1]
 800cd46:	041b      	lsls	r3, r3, #16
 800cd48:	4319      	orrs	r1, r3
 800cd4a:	4b78      	ldr	r3, [pc, #480]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd4c:	789b      	ldrb	r3, [r3, #2]
 800cd4e:	021b      	lsls	r3, r3, #8
 800cd50:	430b      	orrs	r3, r1
 800cd52:	4976      	ldr	r1, [pc, #472]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd54:	78c9      	ldrb	r1, [r1, #3]
 800cd56:	430b      	orrs	r3, r1
 800cd58:	0a1b      	lsrs	r3, r3, #8
 800cd5a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cd5e:	431a      	orrs	r2, r3
 800cd60:	4b72      	ldr	r3, [pc, #456]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd62:	781b      	ldrb	r3, [r3, #0]
 800cd64:	0619      	lsls	r1, r3, #24
 800cd66:	4b71      	ldr	r3, [pc, #452]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd68:	785b      	ldrb	r3, [r3, #1]
 800cd6a:	041b      	lsls	r3, r3, #16
 800cd6c:	4319      	orrs	r1, r3
 800cd6e:	4b6f      	ldr	r3, [pc, #444]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd70:	789b      	ldrb	r3, [r3, #2]
 800cd72:	021b      	lsls	r3, r3, #8
 800cd74:	430b      	orrs	r3, r1
 800cd76:	496d      	ldr	r1, [pc, #436]	; (800cf2c <MX_LWIP_Init+0x288>)
 800cd78:	78c9      	ldrb	r1, [r1, #3]
 800cd7a:	430b      	orrs	r3, r1
 800cd7c:	0e1b      	lsrs	r3, r3, #24
 800cd7e:	4313      	orrs	r3, r2
 800cd80:	4a6d      	ldr	r2, [pc, #436]	; (800cf38 <MX_LWIP_Init+0x294>)
 800cd82:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800cd84:	4b6a      	ldr	r3, [pc, #424]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cd86:	781b      	ldrb	r3, [r3, #0]
 800cd88:	061a      	lsls	r2, r3, #24
 800cd8a:	4b69      	ldr	r3, [pc, #420]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cd8c:	785b      	ldrb	r3, [r3, #1]
 800cd8e:	041b      	lsls	r3, r3, #16
 800cd90:	431a      	orrs	r2, r3
 800cd92:	4b67      	ldr	r3, [pc, #412]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cd94:	789b      	ldrb	r3, [r3, #2]
 800cd96:	021b      	lsls	r3, r3, #8
 800cd98:	4313      	orrs	r3, r2
 800cd9a:	4a65      	ldr	r2, [pc, #404]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cd9c:	78d2      	ldrb	r2, [r2, #3]
 800cd9e:	4313      	orrs	r3, r2
 800cda0:	061a      	lsls	r2, r3, #24
 800cda2:	4b63      	ldr	r3, [pc, #396]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cda4:	781b      	ldrb	r3, [r3, #0]
 800cda6:	0619      	lsls	r1, r3, #24
 800cda8:	4b61      	ldr	r3, [pc, #388]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdaa:	785b      	ldrb	r3, [r3, #1]
 800cdac:	041b      	lsls	r3, r3, #16
 800cdae:	4319      	orrs	r1, r3
 800cdb0:	4b5f      	ldr	r3, [pc, #380]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdb2:	789b      	ldrb	r3, [r3, #2]
 800cdb4:	021b      	lsls	r3, r3, #8
 800cdb6:	430b      	orrs	r3, r1
 800cdb8:	495d      	ldr	r1, [pc, #372]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdba:	78c9      	ldrb	r1, [r1, #3]
 800cdbc:	430b      	orrs	r3, r1
 800cdbe:	021b      	lsls	r3, r3, #8
 800cdc0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cdc4:	431a      	orrs	r2, r3
 800cdc6:	4b5a      	ldr	r3, [pc, #360]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdc8:	781b      	ldrb	r3, [r3, #0]
 800cdca:	0619      	lsls	r1, r3, #24
 800cdcc:	4b58      	ldr	r3, [pc, #352]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdce:	785b      	ldrb	r3, [r3, #1]
 800cdd0:	041b      	lsls	r3, r3, #16
 800cdd2:	4319      	orrs	r1, r3
 800cdd4:	4b56      	ldr	r3, [pc, #344]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdd6:	789b      	ldrb	r3, [r3, #2]
 800cdd8:	021b      	lsls	r3, r3, #8
 800cdda:	430b      	orrs	r3, r1
 800cddc:	4954      	ldr	r1, [pc, #336]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdde:	78c9      	ldrb	r1, [r1, #3]
 800cde0:	430b      	orrs	r3, r1
 800cde2:	0a1b      	lsrs	r3, r3, #8
 800cde4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cde8:	431a      	orrs	r2, r3
 800cdea:	4b51      	ldr	r3, [pc, #324]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdec:	781b      	ldrb	r3, [r3, #0]
 800cdee:	0619      	lsls	r1, r3, #24
 800cdf0:	4b4f      	ldr	r3, [pc, #316]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdf2:	785b      	ldrb	r3, [r3, #1]
 800cdf4:	041b      	lsls	r3, r3, #16
 800cdf6:	4319      	orrs	r1, r3
 800cdf8:	4b4d      	ldr	r3, [pc, #308]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800cdfa:	789b      	ldrb	r3, [r3, #2]
 800cdfc:	021b      	lsls	r3, r3, #8
 800cdfe:	430b      	orrs	r3, r1
 800ce00:	494b      	ldr	r1, [pc, #300]	; (800cf30 <MX_LWIP_Init+0x28c>)
 800ce02:	78c9      	ldrb	r1, [r1, #3]
 800ce04:	430b      	orrs	r3, r1
 800ce06:	0e1b      	lsrs	r3, r3, #24
 800ce08:	4313      	orrs	r3, r2
 800ce0a:	4a4c      	ldr	r2, [pc, #304]	; (800cf3c <MX_LWIP_Init+0x298>)
 800ce0c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800ce0e:	4b49      	ldr	r3, [pc, #292]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	061a      	lsls	r2, r3, #24
 800ce14:	4b47      	ldr	r3, [pc, #284]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce16:	785b      	ldrb	r3, [r3, #1]
 800ce18:	041b      	lsls	r3, r3, #16
 800ce1a:	431a      	orrs	r2, r3
 800ce1c:	4b45      	ldr	r3, [pc, #276]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce1e:	789b      	ldrb	r3, [r3, #2]
 800ce20:	021b      	lsls	r3, r3, #8
 800ce22:	4313      	orrs	r3, r2
 800ce24:	4a43      	ldr	r2, [pc, #268]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce26:	78d2      	ldrb	r2, [r2, #3]
 800ce28:	4313      	orrs	r3, r2
 800ce2a:	061a      	lsls	r2, r3, #24
 800ce2c:	4b41      	ldr	r3, [pc, #260]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce2e:	781b      	ldrb	r3, [r3, #0]
 800ce30:	0619      	lsls	r1, r3, #24
 800ce32:	4b40      	ldr	r3, [pc, #256]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce34:	785b      	ldrb	r3, [r3, #1]
 800ce36:	041b      	lsls	r3, r3, #16
 800ce38:	4319      	orrs	r1, r3
 800ce3a:	4b3e      	ldr	r3, [pc, #248]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce3c:	789b      	ldrb	r3, [r3, #2]
 800ce3e:	021b      	lsls	r3, r3, #8
 800ce40:	430b      	orrs	r3, r1
 800ce42:	493c      	ldr	r1, [pc, #240]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce44:	78c9      	ldrb	r1, [r1, #3]
 800ce46:	430b      	orrs	r3, r1
 800ce48:	021b      	lsls	r3, r3, #8
 800ce4a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ce4e:	431a      	orrs	r2, r3
 800ce50:	4b38      	ldr	r3, [pc, #224]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce52:	781b      	ldrb	r3, [r3, #0]
 800ce54:	0619      	lsls	r1, r3, #24
 800ce56:	4b37      	ldr	r3, [pc, #220]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce58:	785b      	ldrb	r3, [r3, #1]
 800ce5a:	041b      	lsls	r3, r3, #16
 800ce5c:	4319      	orrs	r1, r3
 800ce5e:	4b35      	ldr	r3, [pc, #212]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce60:	789b      	ldrb	r3, [r3, #2]
 800ce62:	021b      	lsls	r3, r3, #8
 800ce64:	430b      	orrs	r3, r1
 800ce66:	4933      	ldr	r1, [pc, #204]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce68:	78c9      	ldrb	r1, [r1, #3]
 800ce6a:	430b      	orrs	r3, r1
 800ce6c:	0a1b      	lsrs	r3, r3, #8
 800ce6e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ce72:	431a      	orrs	r2, r3
 800ce74:	4b2f      	ldr	r3, [pc, #188]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce76:	781b      	ldrb	r3, [r3, #0]
 800ce78:	0619      	lsls	r1, r3, #24
 800ce7a:	4b2e      	ldr	r3, [pc, #184]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce7c:	785b      	ldrb	r3, [r3, #1]
 800ce7e:	041b      	lsls	r3, r3, #16
 800ce80:	4319      	orrs	r1, r3
 800ce82:	4b2c      	ldr	r3, [pc, #176]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce84:	789b      	ldrb	r3, [r3, #2]
 800ce86:	021b      	lsls	r3, r3, #8
 800ce88:	430b      	orrs	r3, r1
 800ce8a:	492a      	ldr	r1, [pc, #168]	; (800cf34 <MX_LWIP_Init+0x290>)
 800ce8c:	78c9      	ldrb	r1, [r1, #3]
 800ce8e:	430b      	orrs	r3, r1
 800ce90:	0e1b      	lsrs	r3, r3, #24
 800ce92:	4313      	orrs	r3, r2
 800ce94:	4a2a      	ldr	r2, [pc, #168]	; (800cf40 <MX_LWIP_Init+0x29c>)
 800ce96:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800ce98:	4b2a      	ldr	r3, [pc, #168]	; (800cf44 <MX_LWIP_Init+0x2a0>)
 800ce9a:	9302      	str	r3, [sp, #8]
 800ce9c:	4b2a      	ldr	r3, [pc, #168]	; (800cf48 <MX_LWIP_Init+0x2a4>)
 800ce9e:	9301      	str	r3, [sp, #4]
 800cea0:	2300      	movs	r3, #0
 800cea2:	9300      	str	r3, [sp, #0]
 800cea4:	4b26      	ldr	r3, [pc, #152]	; (800cf40 <MX_LWIP_Init+0x29c>)
 800cea6:	4a25      	ldr	r2, [pc, #148]	; (800cf3c <MX_LWIP_Init+0x298>)
 800cea8:	4923      	ldr	r1, [pc, #140]	; (800cf38 <MX_LWIP_Init+0x294>)
 800ceaa:	4828      	ldr	r0, [pc, #160]	; (800cf4c <MX_LWIP_Init+0x2a8>)
 800ceac:	f009 f8a4 	bl	8015ff8 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800ceb0:	4826      	ldr	r0, [pc, #152]	; (800cf4c <MX_LWIP_Init+0x2a8>)
 800ceb2:	f009 fa5f 	bl	8016374 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800ceb6:	4b25      	ldr	r3, [pc, #148]	; (800cf4c <MX_LWIP_Init+0x2a8>)
 800ceb8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800cebc:	089b      	lsrs	r3, r3, #2
 800cebe:	f003 0301 	and.w	r3, r3, #1
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d003      	beq.n	800ced0 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800cec8:	4820      	ldr	r0, [pc, #128]	; (800cf4c <MX_LWIP_Init+0x2a8>)
 800ceca:	f009 fa63 	bl	8016394 <netif_set_up>
 800cece:	e002      	b.n	800ced6 <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800ced0:	481e      	ldr	r0, [pc, #120]	; (800cf4c <MX_LWIP_Init+0x2a8>)
 800ced2:	f009 fad3 	bl	801647c <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800ced6:	491e      	ldr	r1, [pc, #120]	; (800cf50 <MX_LWIP_Init+0x2ac>)
 800ced8:	481c      	ldr	r0, [pc, #112]	; (800cf4c <MX_LWIP_Init+0x2a8>)
 800ceda:	f009 fb6d 	bl	80165b8 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  Netif_LinkSemaphore = osSemaphoreNew(1, 1, NULL);
 800cede:	2200      	movs	r2, #0
 800cee0:	2101      	movs	r1, #1
 800cee2:	2001      	movs	r0, #1
 800cee4:	f000 fec2 	bl	800dc6c <osSemaphoreNew>
 800cee8:	4603      	mov	r3, r0
 800ceea:	4a1a      	ldr	r2, [pc, #104]	; (800cf54 <MX_LWIP_Init+0x2b0>)
 800ceec:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 800ceee:	4b1a      	ldr	r3, [pc, #104]	; (800cf58 <MX_LWIP_Init+0x2b4>)
 800cef0:	4a16      	ldr	r2, [pc, #88]	; (800cf4c <MX_LWIP_Init+0x2a8>)
 800cef2:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800cef4:	4b17      	ldr	r3, [pc, #92]	; (800cf54 <MX_LWIP_Init+0x2b0>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	4a17      	ldr	r2, [pc, #92]	; (800cf58 <MX_LWIP_Init+0x2b4>)
 800cefa:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800cefc:	2224      	movs	r2, #36	; 0x24
 800cefe:	2100      	movs	r1, #0
 800cf00:	4816      	ldr	r0, [pc, #88]	; (800cf5c <MX_LWIP_Init+0x2b8>)
 800cf02:	f013 fa1f 	bl	8020344 <memset>
  attributes.name = "LinkThr";
 800cf06:	4b15      	ldr	r3, [pc, #84]	; (800cf5c <MX_LWIP_Init+0x2b8>)
 800cf08:	4a15      	ldr	r2, [pc, #84]	; (800cf60 <MX_LWIP_Init+0x2bc>)
 800cf0a:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800cf0c:	4b13      	ldr	r3, [pc, #76]	; (800cf5c <MX_LWIP_Init+0x2b8>)
 800cf0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cf12:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800cf14:	4b11      	ldr	r3, [pc, #68]	; (800cf5c <MX_LWIP_Init+0x2b8>)
 800cf16:	2210      	movs	r2, #16
 800cf18:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernetif_set_link, &link_arg, &attributes);
 800cf1a:	4a10      	ldr	r2, [pc, #64]	; (800cf5c <MX_LWIP_Init+0x2b8>)
 800cf1c:	490e      	ldr	r1, [pc, #56]	; (800cf58 <MX_LWIP_Init+0x2b4>)
 800cf1e:	4811      	ldr	r0, [pc, #68]	; (800cf64 <MX_LWIP_Init+0x2c0>)
 800cf20:	f000 fce9 	bl	800d8f6 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800cf24:	bf00      	nop
 800cf26:	46bd      	mov	sp, r7
 800cf28:	bd80      	pop	{r7, pc}
 800cf2a:	bf00      	nop
 800cf2c:	20022f40 	.word	0x20022f40
 800cf30:	20022f3c 	.word	0x20022f3c
 800cf34:	20022ed8 	.word	0x20022ed8
 800cf38:	20022f38 	.word	0x20022f38
 800cf3c:	20022f44 	.word	0x20022f44
 800cf40:	20022f48 	.word	0x20022f48
 800cf44:	08015481 	.word	0x08015481
 800cf48:	0800d5c1 	.word	0x0800d5c1
 800cf4c:	20022f00 	.word	0x20022f00
 800cf50:	0800d6a5 	.word	0x0800d6a5
 800cf54:	20003208 	.word	0x20003208
 800cf58:	20022ed0 	.word	0x20022ed0
 800cf5c:	20022edc 	.word	0x20022edc
 800cf60:	08023510 	.word	0x08023510
 800cf64:	0800d62d 	.word	0x0800d62d

0800cf68 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b08e      	sub	sp, #56	; 0x38
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cf74:	2200      	movs	r2, #0
 800cf76:	601a      	str	r2, [r3, #0]
 800cf78:	605a      	str	r2, [r3, #4]
 800cf7a:	609a      	str	r2, [r3, #8]
 800cf7c:	60da      	str	r2, [r3, #12]
 800cf7e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	4a59      	ldr	r2, [pc, #356]	; (800d0ec <HAL_ETH_MspInit+0x184>)
 800cf86:	4293      	cmp	r3, r2
 800cf88:	f040 80ac 	bne.w	800d0e4 <HAL_ETH_MspInit+0x17c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800cf8c:	2300      	movs	r3, #0
 800cf8e:	623b      	str	r3, [r7, #32]
 800cf90:	4b57      	ldr	r3, [pc, #348]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cf92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf94:	4a56      	ldr	r2, [pc, #344]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cf96:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800cf9a:	6313      	str	r3, [r2, #48]	; 0x30
 800cf9c:	4b54      	ldr	r3, [pc, #336]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cf9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cfa4:	623b      	str	r3, [r7, #32]
 800cfa6:	6a3b      	ldr	r3, [r7, #32]
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	61fb      	str	r3, [r7, #28]
 800cfac:	4b50      	ldr	r3, [pc, #320]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cfae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfb0:	4a4f      	ldr	r2, [pc, #316]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cfb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cfb6:	6313      	str	r3, [r2, #48]	; 0x30
 800cfb8:	4b4d      	ldr	r3, [pc, #308]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cfba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfbc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cfc0:	61fb      	str	r3, [r7, #28]
 800cfc2:	69fb      	ldr	r3, [r7, #28]
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	61bb      	str	r3, [r7, #24]
 800cfc8:	4b49      	ldr	r3, [pc, #292]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cfca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfcc:	4a48      	ldr	r2, [pc, #288]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cfce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cfd2:	6313      	str	r3, [r2, #48]	; 0x30
 800cfd4:	4b46      	ldr	r3, [pc, #280]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cfd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cfdc:	61bb      	str	r3, [r7, #24]
 800cfde:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	617b      	str	r3, [r7, #20]
 800cfe4:	4b42      	ldr	r3, [pc, #264]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cfe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfe8:	4a41      	ldr	r2, [pc, #260]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cfea:	f043 0304 	orr.w	r3, r3, #4
 800cfee:	6313      	str	r3, [r2, #48]	; 0x30
 800cff0:	4b3f      	ldr	r3, [pc, #252]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800cff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cff4:	f003 0304 	and.w	r3, r3, #4
 800cff8:	617b      	str	r3, [r7, #20]
 800cffa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cffc:	2300      	movs	r3, #0
 800cffe:	613b      	str	r3, [r7, #16]
 800d000:	4b3b      	ldr	r3, [pc, #236]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800d002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d004:	4a3a      	ldr	r2, [pc, #232]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800d006:	f043 0301 	orr.w	r3, r3, #1
 800d00a:	6313      	str	r3, [r2, #48]	; 0x30
 800d00c:	4b38      	ldr	r3, [pc, #224]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800d00e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d010:	f003 0301 	and.w	r3, r3, #1
 800d014:	613b      	str	r3, [r7, #16]
 800d016:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d018:	2300      	movs	r3, #0
 800d01a:	60fb      	str	r3, [r7, #12]
 800d01c:	4b34      	ldr	r3, [pc, #208]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800d01e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d020:	4a33      	ldr	r2, [pc, #204]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800d022:	f043 0302 	orr.w	r3, r3, #2
 800d026:	6313      	str	r3, [r2, #48]	; 0x30
 800d028:	4b31      	ldr	r3, [pc, #196]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800d02a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d02c:	f003 0302 	and.w	r3, r3, #2
 800d030:	60fb      	str	r3, [r7, #12]
 800d032:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800d034:	2300      	movs	r3, #0
 800d036:	60bb      	str	r3, [r7, #8]
 800d038:	4b2d      	ldr	r3, [pc, #180]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800d03a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d03c:	4a2c      	ldr	r2, [pc, #176]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800d03e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d042:	6313      	str	r3, [r2, #48]	; 0x30
 800d044:	4b2a      	ldr	r3, [pc, #168]	; (800d0f0 <HAL_ETH_MspInit+0x188>)
 800d046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d04c:	60bb      	str	r3, [r7, #8]
 800d04e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    PG14     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800d050:	2332      	movs	r3, #50	; 0x32
 800d052:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d054:	2302      	movs	r3, #2
 800d056:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d058:	2300      	movs	r3, #0
 800d05a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d05c:	2303      	movs	r3, #3
 800d05e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d060:	230b      	movs	r3, #11
 800d062:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d064:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d068:	4619      	mov	r1, r3
 800d06a:	4822      	ldr	r0, [pc, #136]	; (800d0f4 <HAL_ETH_MspInit+0x18c>)
 800d06c:	f7fb fa6a 	bl	8008544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800d070:	2386      	movs	r3, #134	; 0x86
 800d072:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d074:	2302      	movs	r3, #2
 800d076:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d078:	2300      	movs	r3, #0
 800d07a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d07c:	2303      	movs	r3, #3
 800d07e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d080:	230b      	movs	r3, #11
 800d082:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d084:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d088:	4619      	mov	r1, r3
 800d08a:	481b      	ldr	r0, [pc, #108]	; (800d0f8 <HAL_ETH_MspInit+0x190>)
 800d08c:	f7fb fa5a 	bl	8008544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800d090:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d094:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d096:	2302      	movs	r3, #2
 800d098:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d09a:	2300      	movs	r3, #0
 800d09c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d09e:	2303      	movs	r3, #3
 800d0a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d0a2:	230b      	movs	r3, #11
 800d0a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d0a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d0aa:	4619      	mov	r1, r3
 800d0ac:	4813      	ldr	r0, [pc, #76]	; (800d0fc <HAL_ETH_MspInit+0x194>)
 800d0ae:	f7fb fa49 	bl	8008544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800d0b2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800d0b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0b8:	2302      	movs	r3, #2
 800d0ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0bc:	2300      	movs	r3, #0
 800d0be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d0c0:	2303      	movs	r3, #3
 800d0c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d0c4:	230b      	movs	r3, #11
 800d0c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d0c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d0cc:	4619      	mov	r1, r3
 800d0ce:	480c      	ldr	r0, [pc, #48]	; (800d100 <HAL_ETH_MspInit+0x198>)
 800d0d0:	f7fb fa38 	bl	8008544 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	2105      	movs	r1, #5
 800d0d8:	203d      	movs	r0, #61	; 0x3d
 800d0da:	f7f9 fcd1 	bl	8006a80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800d0de:	203d      	movs	r0, #61	; 0x3d
 800d0e0:	f7f9 fcea 	bl	8006ab8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800d0e4:	bf00      	nop
 800d0e6:	3738      	adds	r7, #56	; 0x38
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	bd80      	pop	{r7, pc}
 800d0ec:	40028000 	.word	0x40028000
 800d0f0:	40023800 	.word	0x40023800
 800d0f4:	40020800 	.word	0x40020800
 800d0f8:	40020000 	.word	0x40020000
 800d0fc:	40020400 	.word	0x40020400
 800d100:	40021800 	.word	0x40021800

0800d104 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b082      	sub	sp, #8
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 800d10c:	4b04      	ldr	r3, [pc, #16]	; (800d120 <HAL_ETH_RxCpltCallback+0x1c>)
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	4618      	mov	r0, r3
 800d112:	f000 fe87 	bl	800de24 <osSemaphoreRelease>
}
 800d116:	bf00      	nop
 800d118:	3708      	adds	r7, #8
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd80      	pop	{r7, pc}
 800d11e:	bf00      	nop
 800d120:	2000320c 	.word	0x2000320c

0800d124 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b08e      	sub	sp, #56	; 0x38
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800d12c:	4b59      	ldr	r3, [pc, #356]	; (800d294 <low_level_init+0x170>)
 800d12e:	4a5a      	ldr	r2, [pc, #360]	; (800d298 <low_level_init+0x174>)
 800d130:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800d132:	4b58      	ldr	r3, [pc, #352]	; (800d294 <low_level_init+0x170>)
 800d134:	2201      	movs	r2, #1
 800d136:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800d138:	4b56      	ldr	r3, [pc, #344]	; (800d294 <low_level_init+0x170>)
 800d13a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d13e:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800d140:	4b54      	ldr	r3, [pc, #336]	; (800d294 <low_level_init+0x170>)
 800d142:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d146:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8720A_PHY_ADDRESS;
 800d148:	4b52      	ldr	r3, [pc, #328]	; (800d294 <low_level_init+0x170>)
 800d14a:	2200      	movs	r2, #0
 800d14c:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800d14e:	2300      	movs	r3, #0
 800d150:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800d152:	2380      	movs	r3, #128	; 0x80
 800d154:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800d156:	23e1      	movs	r3, #225	; 0xe1
 800d158:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800d15a:	2300      	movs	r3, #0
 800d15c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800d15e:	2300      	movs	r3, #0
 800d160:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800d162:	2300      	movs	r3, #0
 800d164:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800d166:	4a4b      	ldr	r2, [pc, #300]	; (800d294 <low_level_init+0x170>)
 800d168:	f107 0308 	add.w	r3, r7, #8
 800d16c:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800d16e:	4b49      	ldr	r3, [pc, #292]	; (800d294 <low_level_init+0x170>)
 800d170:	2201      	movs	r2, #1
 800d172:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800d174:	4b47      	ldr	r3, [pc, #284]	; (800d294 <low_level_init+0x170>)
 800d176:	2200      	movs	r2, #0
 800d178:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800d17a:	4b46      	ldr	r3, [pc, #280]	; (800d294 <low_level_init+0x170>)
 800d17c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800d180:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
  /* ??? LAN8720A */
  HAL_GPIO_WritePin(ETH_RST_GPIO_Port,ETH_RST_Pin,GPIO_PIN_RESET);
 800d182:	2200      	movs	r2, #0
 800d184:	2101      	movs	r1, #1
 800d186:	4845      	ldr	r0, [pc, #276]	; (800d29c <low_level_init+0x178>)
 800d188:	f7fb fb88 	bl	800889c <HAL_GPIO_WritePin>
  HAL_Delay(50);
 800d18c:	2032      	movs	r0, #50	; 0x32
 800d18e:	f7f9 fb9b 	bl	80068c8 <HAL_Delay>
  HAL_GPIO_WritePin(ETH_RST_GPIO_Port,ETH_RST_Pin,GPIO_PIN_SET);
 800d192:	2201      	movs	r2, #1
 800d194:	2101      	movs	r1, #1
 800d196:	4841      	ldr	r0, [pc, #260]	; (800d29c <low_level_init+0x178>)
 800d198:	f7fb fb80 	bl	800889c <HAL_GPIO_WritePin>
  HAL_Delay(50);
 800d19c:	2032      	movs	r0, #50	; 0x32
 800d19e:	f7f9 fb93 	bl	80068c8 <HAL_Delay>
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800d1a2:	483c      	ldr	r0, [pc, #240]	; (800d294 <low_level_init+0x170>)
 800d1a4:	f7fa f828 	bl	80071f8 <HAL_ETH_Init>
 800d1a8:	4603      	mov	r3, r0
 800d1aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (hal_eth_init_status == HAL_OK)
 800d1ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d108      	bne.n	800d1c8 <low_level_init+0xa4>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d1bc:	f043 0304 	orr.w	r3, r3, #4
 800d1c0:	b2da      	uxtb	r2, r3
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800d1c8:	2304      	movs	r3, #4
 800d1ca:	4a35      	ldr	r2, [pc, #212]	; (800d2a0 <low_level_init+0x17c>)
 800d1cc:	4935      	ldr	r1, [pc, #212]	; (800d2a4 <low_level_init+0x180>)
 800d1ce:	4831      	ldr	r0, [pc, #196]	; (800d294 <low_level_init+0x170>)
 800d1d0:	f7fa f9ae 	bl	8007530 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800d1d4:	2304      	movs	r3, #4
 800d1d6:	4a34      	ldr	r2, [pc, #208]	; (800d2a8 <low_level_init+0x184>)
 800d1d8:	4934      	ldr	r1, [pc, #208]	; (800d2ac <low_level_init+0x188>)
 800d1da:	482e      	ldr	r0, [pc, #184]	; (800d294 <low_level_init+0x170>)
 800d1dc:	f7fa fa11 	bl	8007602 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	2206      	movs	r2, #6
 800d1e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800d1e8:	4b2a      	ldr	r3, [pc, #168]	; (800d294 <low_level_init+0x170>)
 800d1ea:	695b      	ldr	r3, [r3, #20]
 800d1ec:	781a      	ldrb	r2, [r3, #0]
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800d1f4:	4b27      	ldr	r3, [pc, #156]	; (800d294 <low_level_init+0x170>)
 800d1f6:	695b      	ldr	r3, [r3, #20]
 800d1f8:	785a      	ldrb	r2, [r3, #1]
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800d200:	4b24      	ldr	r3, [pc, #144]	; (800d294 <low_level_init+0x170>)
 800d202:	695b      	ldr	r3, [r3, #20]
 800d204:	789a      	ldrb	r2, [r3, #2]
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800d20c:	4b21      	ldr	r3, [pc, #132]	; (800d294 <low_level_init+0x170>)
 800d20e:	695b      	ldr	r3, [r3, #20]
 800d210:	78da      	ldrb	r2, [r3, #3]
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800d218:	4b1e      	ldr	r3, [pc, #120]	; (800d294 <low_level_init+0x170>)
 800d21a:	695b      	ldr	r3, [r3, #20]
 800d21c:	791a      	ldrb	r2, [r3, #4]
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800d224:	4b1b      	ldr	r3, [pc, #108]	; (800d294 <low_level_init+0x170>)
 800d226:	695b      	ldr	r3, [r3, #20]
 800d228:	795a      	ldrb	r2, [r3, #5]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800d236:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d23e:	f043 030a 	orr.w	r3, r3, #10
 800d242:	b2da      	uxtb	r2, r3
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  s_xSemaphore = osSemaphoreNew(1, 1, NULL);
 800d24a:	2200      	movs	r2, #0
 800d24c:	2101      	movs	r1, #1
 800d24e:	2001      	movs	r0, #1
 800d250:	f000 fd0c 	bl	800dc6c <osSemaphoreNew>
 800d254:	4603      	mov	r3, r0
 800d256:	4a16      	ldr	r2, [pc, #88]	; (800d2b0 <low_level_init+0x18c>)
 800d258:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800d25a:	f107 0310 	add.w	r3, r7, #16
 800d25e:	2224      	movs	r2, #36	; 0x24
 800d260:	2100      	movs	r1, #0
 800d262:	4618      	mov	r0, r3
 800d264:	f013 f86e 	bl	8020344 <memset>
  attributes.name = "EthIf";
 800d268:	4b12      	ldr	r3, [pc, #72]	; (800d2b4 <low_level_init+0x190>)
 800d26a:	613b      	str	r3, [r7, #16]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800d26c:	f44f 73af 	mov.w	r3, #350	; 0x15e
 800d270:	627b      	str	r3, [r7, #36]	; 0x24
  attributes.priority = osPriorityRealtime;
 800d272:	2330      	movs	r3, #48	; 0x30
 800d274:	62bb      	str	r3, [r7, #40]	; 0x28
  osThreadNew(ethernetif_input, netif, &attributes);
 800d276:	f107 0310 	add.w	r3, r7, #16
 800d27a:	461a      	mov	r2, r3
 800d27c:	6879      	ldr	r1, [r7, #4]
 800d27e:	480e      	ldr	r0, [pc, #56]	; (800d2b8 <low_level_init+0x194>)
 800d280:	f000 fb39 	bl	800d8f6 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800d284:	4803      	ldr	r0, [pc, #12]	; (800d294 <low_level_init+0x170>)
 800d286:	f7fa fce4 	bl	8007c52 <HAL_ETH_Start>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800d28a:	bf00      	nop
 800d28c:	3738      	adds	r7, #56	; 0x38
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}
 800d292:	bf00      	nop
 800d294:	2002481c 	.word	0x2002481c
 800d298:	40028000 	.word	0x40028000
 800d29c:	40020000 	.word	0x40020000
 800d2a0:	20024864 	.word	0x20024864
 800d2a4:	20022f4c 	.word	0x20022f4c
 800d2a8:	20022fcc 	.word	0x20022fcc
 800d2ac:	2002479c 	.word	0x2002479c
 800d2b0:	2000320c 	.word	0x2000320c
 800d2b4:	08023518 	.word	0x08023518
 800d2b8:	0800d561 	.word	0x0800d561

0800d2bc <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b08a      	sub	sp, #40	; 0x28
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
 800d2c4:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800d2c6:	4b4b      	ldr	r3, [pc, #300]	; (800d3f4 <low_level_output+0x138>)
 800d2c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2ca:	689b      	ldr	r3, [r3, #8]
 800d2cc:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800d2de:	4b45      	ldr	r3, [pc, #276]	; (800d3f4 <low_level_output+0x138>)
 800d2e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2e2:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	623b      	str	r3, [r7, #32]
 800d2ec:	e05a      	b.n	800d3a4 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800d2ee:	69bb      	ldr	r3, [r7, #24]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	da03      	bge.n	800d2fe <low_level_output+0x42>
      {
        errval = ERR_USE;
 800d2f6:	23f8      	movs	r3, #248	; 0xf8
 800d2f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800d2fc:	e05c      	b.n	800d3b8 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800d2fe:	6a3b      	ldr	r3, [r7, #32]
 800d300:	895b      	ldrh	r3, [r3, #10]
 800d302:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800d304:	2300      	movs	r3, #0
 800d306:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800d308:	e02f      	b.n	800d36a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800d30a:	69fa      	ldr	r2, [r7, #28]
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	18d0      	adds	r0, r2, r3
 800d310:	6a3b      	ldr	r3, [r7, #32]
 800d312:	685a      	ldr	r2, [r3, #4]
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	18d1      	adds	r1, r2, r3
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800d31e:	3304      	adds	r3, #4
 800d320:	461a      	mov	r2, r3
 800d322:	f012 ffe7 	bl	80202f4 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800d326:	69bb      	ldr	r3, [r7, #24]
 800d328:	68db      	ldr	r3, [r3, #12]
 800d32a:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800d32c:	69bb      	ldr	r3, [r7, #24]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	2b00      	cmp	r3, #0
 800d332:	da03      	bge.n	800d33c <low_level_output+0x80>
        {
          errval = ERR_USE;
 800d334:	23f8      	movs	r3, #248	; 0xf8
 800d336:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800d33a:	e03d      	b.n	800d3b8 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800d33c:	69bb      	ldr	r3, [r7, #24]
 800d33e:	689b      	ldr	r3, [r3, #8]
 800d340:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800d342:	693a      	ldr	r2, [r7, #16]
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	4413      	add	r3, r2
 800d348:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800d34c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800d34e:	68ba      	ldr	r2, [r7, #8]
 800d350:	693b      	ldr	r3, [r7, #16]
 800d352:	1ad3      	subs	r3, r2, r3
 800d354:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800d358:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800d35a:	697a      	ldr	r2, [r7, #20]
 800d35c:	693b      	ldr	r3, [r7, #16]
 800d35e:	1ad3      	subs	r3, r2, r3
 800d360:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800d364:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800d366:	2300      	movs	r3, #0
 800d368:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800d36a:	68fa      	ldr	r2, [r7, #12]
 800d36c:	693b      	ldr	r3, [r7, #16]
 800d36e:	4413      	add	r3, r2
 800d370:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800d374:	4293      	cmp	r3, r2
 800d376:	d8c8      	bhi.n	800d30a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800d378:	69fa      	ldr	r2, [r7, #28]
 800d37a:	693b      	ldr	r3, [r7, #16]
 800d37c:	18d0      	adds	r0, r2, r3
 800d37e:	6a3b      	ldr	r3, [r7, #32]
 800d380:	685a      	ldr	r2, [r3, #4]
 800d382:	68bb      	ldr	r3, [r7, #8]
 800d384:	4413      	add	r3, r2
 800d386:	68fa      	ldr	r2, [r7, #12]
 800d388:	4619      	mov	r1, r3
 800d38a:	f012 ffb3 	bl	80202f4 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800d38e:	693a      	ldr	r2, [r7, #16]
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	4413      	add	r3, r2
 800d394:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800d396:	697a      	ldr	r2, [r7, #20]
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	4413      	add	r3, r2
 800d39c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800d39e:	6a3b      	ldr	r3, [r7, #32]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	623b      	str	r3, [r7, #32]
 800d3a4:	6a3b      	ldr	r3, [r7, #32]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d1a1      	bne.n	800d2ee <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800d3aa:	6979      	ldr	r1, [r7, #20]
 800d3ac:	4811      	ldr	r0, [pc, #68]	; (800d3f4 <low_level_output+0x138>)
 800d3ae:	f7fa f995 	bl	80076dc <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800d3b8:	4b0e      	ldr	r3, [pc, #56]	; (800d3f4 <low_level_output+0x138>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3c0:	3314      	adds	r3, #20
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f003 0320 	and.w	r3, r3, #32
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d00d      	beq.n	800d3e8 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800d3cc:	4b09      	ldr	r3, [pc, #36]	; (800d3f4 <low_level_output+0x138>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3d4:	3314      	adds	r3, #20
 800d3d6:	2220      	movs	r2, #32
 800d3d8:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800d3da:	4b06      	ldr	r3, [pc, #24]	; (800d3f4 <low_level_output+0x138>)
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3e2:	3304      	adds	r3, #4
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800d3e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	3728      	adds	r7, #40	; 0x28
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	bd80      	pop	{r7, pc}
 800d3f4:	2002481c 	.word	0x2002481c

0800d3f8 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b08c      	sub	sp, #48	; 0x30
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800d400:	2300      	movs	r3, #0
 800d402:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800d404:	2300      	movs	r3, #0
 800d406:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800d408:	2300      	movs	r3, #0
 800d40a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800d40c:	2300      	movs	r3, #0
 800d40e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800d410:	2300      	movs	r3, #0
 800d412:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800d414:	2300      	movs	r3, #0
 800d416:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800d418:	2300      	movs	r3, #0
 800d41a:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800d41c:	484f      	ldr	r0, [pc, #316]	; (800d55c <low_level_input+0x164>)
 800d41e:	f7fa fa47 	bl	80078b0 <HAL_ETH_GetReceivedFrame_IT>
 800d422:	4603      	mov	r3, r0
 800d424:	2b00      	cmp	r3, #0
 800d426:	d001      	beq.n	800d42c <low_level_input+0x34>

    return NULL;
 800d428:	2300      	movs	r3, #0
 800d42a:	e092      	b.n	800d552 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800d42c:	4b4b      	ldr	r3, [pc, #300]	; (800d55c <low_level_input+0x164>)
 800d42e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d430:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800d432:	4b4a      	ldr	r3, [pc, #296]	; (800d55c <low_level_input+0x164>)
 800d434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d436:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800d438:	89fb      	ldrh	r3, [r7, #14]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d007      	beq.n	800d44e <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800d43e:	89fb      	ldrh	r3, [r7, #14]
 800d440:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800d444:	4619      	mov	r1, r3
 800d446:	2000      	movs	r0, #0
 800d448:	f009 f95e 	bl	8016708 <pbuf_alloc>
 800d44c:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800d44e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d450:	2b00      	cmp	r3, #0
 800d452:	d04b      	beq.n	800d4ec <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800d454:	4b41      	ldr	r3, [pc, #260]	; (800d55c <low_level_input+0x164>)
 800d456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d458:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800d45a:	2300      	movs	r3, #0
 800d45c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800d45e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d460:	62bb      	str	r3, [r7, #40]	; 0x28
 800d462:	e040      	b.n	800d4e6 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800d464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d466:	895b      	ldrh	r3, [r3, #10]
 800d468:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800d46a:	2300      	movs	r3, #0
 800d46c:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800d46e:	e021      	b.n	800d4b4 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800d470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d472:	685a      	ldr	r2, [r3, #4]
 800d474:	69bb      	ldr	r3, [r7, #24]
 800d476:	18d0      	adds	r0, r2, r3
 800d478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d47a:	69fb      	ldr	r3, [r7, #28]
 800d47c:	18d1      	adds	r1, r2, r3
 800d47e:	69fb      	ldr	r3, [r7, #28]
 800d480:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800d484:	3304      	adds	r3, #4
 800d486:	461a      	mov	r2, r3
 800d488:	f012 ff34 	bl	80202f4 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800d48c:	6a3b      	ldr	r3, [r7, #32]
 800d48e:	68db      	ldr	r3, [r3, #12]
 800d490:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800d492:	6a3b      	ldr	r3, [r7, #32]
 800d494:	689b      	ldr	r3, [r3, #8]
 800d496:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800d498:	69fa      	ldr	r2, [r7, #28]
 800d49a:	697b      	ldr	r3, [r7, #20]
 800d49c:	4413      	add	r3, r2
 800d49e:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800d4a2:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800d4a4:	69ba      	ldr	r2, [r7, #24]
 800d4a6:	69fb      	ldr	r3, [r7, #28]
 800d4a8:	1ad3      	subs	r3, r2, r3
 800d4aa:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800d4ae:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800d4b4:	697a      	ldr	r2, [r7, #20]
 800d4b6:	69fb      	ldr	r3, [r7, #28]
 800d4b8:	4413      	add	r3, r2
 800d4ba:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800d4be:	4293      	cmp	r3, r2
 800d4c0:	d8d6      	bhi.n	800d470 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800d4c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4c4:	685a      	ldr	r2, [r3, #4]
 800d4c6:	69bb      	ldr	r3, [r7, #24]
 800d4c8:	18d0      	adds	r0, r2, r3
 800d4ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d4cc:	69fb      	ldr	r3, [r7, #28]
 800d4ce:	4413      	add	r3, r2
 800d4d0:	697a      	ldr	r2, [r7, #20]
 800d4d2:	4619      	mov	r1, r3
 800d4d4:	f012 ff0e 	bl	80202f4 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800d4d8:	69fa      	ldr	r2, [r7, #28]
 800d4da:	697b      	ldr	r3, [r7, #20]
 800d4dc:	4413      	add	r3, r2
 800d4de:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800d4e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	62bb      	str	r3, [r7, #40]	; 0x28
 800d4e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d1bb      	bne.n	800d464 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800d4ec:	4b1b      	ldr	r3, [pc, #108]	; (800d55c <low_level_input+0x164>)
 800d4ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4f0:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	613b      	str	r3, [r7, #16]
 800d4f6:	e00b      	b.n	800d510 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800d4f8:	6a3b      	ldr	r3, [r7, #32]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800d500:	6a3b      	ldr	r3, [r7, #32]
 800d502:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800d504:	6a3b      	ldr	r3, [r7, #32]
 800d506:	68db      	ldr	r3, [r3, #12]
 800d508:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800d50a:	693b      	ldr	r3, [r7, #16]
 800d50c:	3301      	adds	r3, #1
 800d50e:	613b      	str	r3, [r7, #16]
 800d510:	4b12      	ldr	r3, [pc, #72]	; (800d55c <low_level_input+0x164>)
 800d512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d514:	693a      	ldr	r2, [r7, #16]
 800d516:	429a      	cmp	r2, r3
 800d518:	d3ee      	bcc.n	800d4f8 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800d51a:	4b10      	ldr	r3, [pc, #64]	; (800d55c <low_level_input+0x164>)
 800d51c:	2200      	movs	r2, #0
 800d51e:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800d520:	4b0e      	ldr	r3, [pc, #56]	; (800d55c <low_level_input+0x164>)
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d528:	3314      	adds	r3, #20
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d530:	2b00      	cmp	r3, #0
 800d532:	d00d      	beq.n	800d550 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800d534:	4b09      	ldr	r3, [pc, #36]	; (800d55c <low_level_input+0x164>)
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d53c:	3314      	adds	r3, #20
 800d53e:	2280      	movs	r2, #128	; 0x80
 800d540:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800d542:	4b06      	ldr	r3, [pc, #24]	; (800d55c <low_level_input+0x164>)
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d54a:	3308      	adds	r3, #8
 800d54c:	2200      	movs	r2, #0
 800d54e:	601a      	str	r2, [r3, #0]
  }
  return p;
 800d550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800d552:	4618      	mov	r0, r3
 800d554:	3730      	adds	r7, #48	; 0x30
 800d556:	46bd      	mov	sp, r7
 800d558:	bd80      	pop	{r7, pc}
 800d55a:	bf00      	nop
 800d55c:	2002481c 	.word	0x2002481c

0800d560 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b084      	sub	sp, #16
 800d564:	af00      	add	r7, sp, #0
 800d566:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800d56c:	4b12      	ldr	r3, [pc, #72]	; (800d5b8 <ethernetif_input+0x58>)
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	f04f 31ff 	mov.w	r1, #4294967295
 800d574:	4618      	mov	r0, r3
 800d576:	f000 fc03 	bl	800dd80 <osSemaphoreAcquire>
 800d57a:	4603      	mov	r3, r0
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d1f5      	bne.n	800d56c <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800d580:	480e      	ldr	r0, [pc, #56]	; (800d5bc <ethernetif_input+0x5c>)
 800d582:	f012 fe17 	bl	80201b4 <sys_mutex_lock>
        p = low_level_input( netif );
 800d586:	68f8      	ldr	r0, [r7, #12]
 800d588:	f7ff ff36 	bl	800d3f8 <low_level_input>
 800d58c:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d00a      	beq.n	800d5aa <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	691b      	ldr	r3, [r3, #16]
 800d598:	68f9      	ldr	r1, [r7, #12]
 800d59a:	68b8      	ldr	r0, [r7, #8]
 800d59c:	4798      	blx	r3
 800d59e:	4603      	mov	r3, r0
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d002      	beq.n	800d5aa <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800d5a4:	68b8      	ldr	r0, [r7, #8]
 800d5a6:	f009 fbc3 	bl	8016d30 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800d5aa:	4804      	ldr	r0, [pc, #16]	; (800d5bc <ethernetif_input+0x5c>)
 800d5ac:	f012 fe11 	bl	80201d2 <sys_mutex_unlock>
      } while(p!=NULL);
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d1e4      	bne.n	800d580 <ethernetif_input+0x20>
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800d5b6:	e7d9      	b.n	800d56c <ethernetif_input+0xc>
 800d5b8:	2000320c 	.word	0x2000320c
 800d5bc:	20026074 	.word	0x20026074

0800d5c0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b082      	sub	sp, #8
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d106      	bne.n	800d5dc <ethernetif_init+0x1c>
 800d5ce:	4b0e      	ldr	r3, [pc, #56]	; (800d608 <ethernetif_init+0x48>)
 800d5d0:	f240 2233 	movw	r2, #563	; 0x233
 800d5d4:	490d      	ldr	r1, [pc, #52]	; (800d60c <ethernetif_init+0x4c>)
 800d5d6:	480e      	ldr	r0, [pc, #56]	; (800d610 <ethernetif_init+0x50>)
 800d5d8:	f013 fbd0 	bl	8020d7c <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	2273      	movs	r2, #115	; 0x73
 800d5e0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2274      	movs	r2, #116	; 0x74
 800d5e8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	4a09      	ldr	r2, [pc, #36]	; (800d614 <ethernetif_init+0x54>)
 800d5f0:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	4a08      	ldr	r2, [pc, #32]	; (800d618 <ethernetif_init+0x58>)
 800d5f6:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	f7ff fd93 	bl	800d124 <low_level_init>

  return ERR_OK;
 800d5fe:	2300      	movs	r3, #0
}
 800d600:	4618      	mov	r0, r3
 800d602:	3708      	adds	r7, #8
 800d604:	46bd      	mov	sp, r7
 800d606:	bd80      	pop	{r7, pc}
 800d608:	08023520 	.word	0x08023520
 800d60c:	0802353c 	.word	0x0802353c
 800d610:	0802354c 	.word	0x0802354c
 800d614:	0801e0f1 	.word	0x0801e0f1
 800d618:	0800d2bd 	.word	0x0800d2bd

0800d61c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800d620:	f7f9 f946 	bl	80068b0 <HAL_GetTick>
 800d624:	4603      	mov	r3, r0
}
 800d626:	4618      	mov	r0, r3
 800d628:	bd80      	pop	{r7, pc}
	...

0800d62c <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void* argument)

{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800d634:	2300      	movs	r3, #0
 800d636:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800d63c:	f107 0308 	add.w	r3, r7, #8
 800d640:	461a      	mov	r2, r3
 800d642:	2101      	movs	r1, #1
 800d644:	4816      	ldr	r0, [pc, #88]	; (800d6a0 <ethernetif_set_link+0x74>)
 800d646:	f7fa fa36 	bl	8007ab6 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 800d64a:	68bb      	ldr	r3, [r7, #8]
 800d64c:	f003 0304 	and.w	r3, r3, #4
 800d650:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d65a:	f003 0304 	and.w	r3, r3, #4
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d108      	bne.n	800d674 <ethernetif_set_link+0x48>
 800d662:	68bb      	ldr	r3, [r7, #8]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d005      	beq.n	800d674 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	4618      	mov	r0, r3
 800d66e:	f008 ff3f 	bl	80164f0 <netif_set_link_up>
 800d672:	e011      	b.n	800d698 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800d674:	68fb      	ldr	r3, [r7, #12]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d67c:	089b      	lsrs	r3, r3, #2
 800d67e:	f003 0301 	and.w	r3, r3, #1
 800d682:	b2db      	uxtb	r3, r3
 800d684:	2b00      	cmp	r3, #0
 800d686:	d007      	beq.n	800d698 <ethernetif_set_link+0x6c>
 800d688:	68bb      	ldr	r3, [r7, #8]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d104      	bne.n	800d698 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	4618      	mov	r0, r3
 800d694:	f008 ff60 	bl	8016558 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800d698:	20c8      	movs	r0, #200	; 0xc8
 800d69a:	f000 f9be 	bl	800da1a <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800d69e:	e7cd      	b.n	800d63c <ethernetif_set_link+0x10>
 800d6a0:	2002481c 	.word	0x2002481c

0800d6a4 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b084      	sub	sp, #16
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d6ba:	089b      	lsrs	r3, r3, #2
 800d6bc:	f003 0301 	and.w	r3, r3, #1
 800d6c0:	b2db      	uxtb	r3, r3
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d05d      	beq.n	800d782 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800d6c6:	4b34      	ldr	r3, [pc, #208]	; (800d798 <ethernetif_update_config+0xf4>)
 800d6c8:	685b      	ldr	r3, [r3, #4]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d03f      	beq.n	800d74e <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800d6ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d6d2:	2100      	movs	r1, #0
 800d6d4:	4830      	ldr	r0, [pc, #192]	; (800d798 <ethernetif_update_config+0xf4>)
 800d6d6:	f7fa fa56 	bl	8007b86 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800d6da:	f7f9 f8e9 	bl	80068b0 <HAL_GetTick>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800d6e2:	f107 0308 	add.w	r3, r7, #8
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	2101      	movs	r1, #1
 800d6ea:	482b      	ldr	r0, [pc, #172]	; (800d798 <ethernetif_update_config+0xf4>)
 800d6ec:	f7fa f9e3 	bl	8007ab6 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800d6f0:	f7f9 f8de 	bl	80068b0 <HAL_GetTick>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	1ad3      	subs	r3, r2, r3
 800d6fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d6fe:	d828      	bhi.n	800d752 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800d700:	68bb      	ldr	r3, [r7, #8]
 800d702:	f003 0320 	and.w	r3, r3, #32
 800d706:	2b00      	cmp	r3, #0
 800d708:	d0eb      	beq.n	800d6e2 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800d70a:	f107 0308 	add.w	r3, r7, #8
 800d70e:	461a      	mov	r2, r3
 800d710:	211f      	movs	r1, #31
 800d712:	4821      	ldr	r0, [pc, #132]	; (800d798 <ethernetif_update_config+0xf4>)
 800d714:	f7fa f9cf 	bl	8007ab6 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	f003 0310 	and.w	r3, r3, #16
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d004      	beq.n	800d72c <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800d722:	4b1d      	ldr	r3, [pc, #116]	; (800d798 <ethernetif_update_config+0xf4>)
 800d724:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d728:	60da      	str	r2, [r3, #12]
 800d72a:	e002      	b.n	800d732 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800d72c:	4b1a      	ldr	r3, [pc, #104]	; (800d798 <ethernetif_update_config+0xf4>)
 800d72e:	2200      	movs	r2, #0
 800d730:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800d732:	68bb      	ldr	r3, [r7, #8]
 800d734:	f003 0304 	and.w	r3, r3, #4
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d003      	beq.n	800d744 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800d73c:	4b16      	ldr	r3, [pc, #88]	; (800d798 <ethernetif_update_config+0xf4>)
 800d73e:	2200      	movs	r2, #0
 800d740:	609a      	str	r2, [r3, #8]
 800d742:	e016      	b.n	800d772 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800d744:	4b14      	ldr	r3, [pc, #80]	; (800d798 <ethernetif_update_config+0xf4>)
 800d746:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d74a:	609a      	str	r2, [r3, #8]
 800d74c:	e011      	b.n	800d772 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800d74e:	bf00      	nop
 800d750:	e000      	b.n	800d754 <ethernetif_update_config+0xb0>
          goto error;
 800d752:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800d754:	4b10      	ldr	r3, [pc, #64]	; (800d798 <ethernetif_update_config+0xf4>)
 800d756:	68db      	ldr	r3, [r3, #12]
 800d758:	08db      	lsrs	r3, r3, #3
 800d75a:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800d75c:	4b0e      	ldr	r3, [pc, #56]	; (800d798 <ethernetif_update_config+0xf4>)
 800d75e:	689b      	ldr	r3, [r3, #8]
 800d760:	085b      	lsrs	r3, r3, #1
 800d762:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800d764:	4313      	orrs	r3, r2
 800d766:	b29b      	uxth	r3, r3
 800d768:	461a      	mov	r2, r3
 800d76a:	2100      	movs	r1, #0
 800d76c:	480a      	ldr	r0, [pc, #40]	; (800d798 <ethernetif_update_config+0xf4>)
 800d76e:	f7fa fa0a 	bl	8007b86 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800d772:	2100      	movs	r1, #0
 800d774:	4808      	ldr	r0, [pc, #32]	; (800d798 <ethernetif_update_config+0xf4>)
 800d776:	f7fa facb 	bl	8007d10 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800d77a:	4807      	ldr	r0, [pc, #28]	; (800d798 <ethernetif_update_config+0xf4>)
 800d77c:	f7fa fa69 	bl	8007c52 <HAL_ETH_Start>
 800d780:	e002      	b.n	800d788 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800d782:	4805      	ldr	r0, [pc, #20]	; (800d798 <ethernetif_update_config+0xf4>)
 800d784:	f7fa fa94 	bl	8007cb0 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	f000 f807 	bl	800d79c <ethernetif_notify_conn_changed>
}
 800d78e:	bf00      	nop
 800d790:	3710      	adds	r7, #16
 800d792:	46bd      	mov	sp, r7
 800d794:	bd80      	pop	{r7, pc}
 800d796:	bf00      	nop
 800d798:	2002481c 	.word	0x2002481c

0800d79c <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800d79c:	b480      	push	{r7}
 800d79e:	b083      	sub	sp, #12
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800d7a4:	bf00      	nop
 800d7a6:	370c      	adds	r7, #12
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ae:	4770      	bx	lr

0800d7b0 <__NVIC_SetPriority>:
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b083      	sub	sp, #12
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	4603      	mov	r3, r0
 800d7b8:	6039      	str	r1, [r7, #0]
 800d7ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d7bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	db0a      	blt.n	800d7da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	b2da      	uxtb	r2, r3
 800d7c8:	490c      	ldr	r1, [pc, #48]	; (800d7fc <__NVIC_SetPriority+0x4c>)
 800d7ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d7ce:	0112      	lsls	r2, r2, #4
 800d7d0:	b2d2      	uxtb	r2, r2
 800d7d2:	440b      	add	r3, r1
 800d7d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800d7d8:	e00a      	b.n	800d7f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	b2da      	uxtb	r2, r3
 800d7de:	4908      	ldr	r1, [pc, #32]	; (800d800 <__NVIC_SetPriority+0x50>)
 800d7e0:	79fb      	ldrb	r3, [r7, #7]
 800d7e2:	f003 030f 	and.w	r3, r3, #15
 800d7e6:	3b04      	subs	r3, #4
 800d7e8:	0112      	lsls	r2, r2, #4
 800d7ea:	b2d2      	uxtb	r2, r2
 800d7ec:	440b      	add	r3, r1
 800d7ee:	761a      	strb	r2, [r3, #24]
}
 800d7f0:	bf00      	nop
 800d7f2:	370c      	adds	r7, #12
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7fa:	4770      	bx	lr
 800d7fc:	e000e100 	.word	0xe000e100
 800d800:	e000ed00 	.word	0xe000ed00

0800d804 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d804:	b580      	push	{r7, lr}
 800d806:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d808:	4b05      	ldr	r3, [pc, #20]	; (800d820 <SysTick_Handler+0x1c>)
 800d80a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d80c:	f002 fd82 	bl	8010314 <xTaskGetSchedulerState>
 800d810:	4603      	mov	r3, r0
 800d812:	2b01      	cmp	r3, #1
 800d814:	d001      	beq.n	800d81a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d816:	f003 fc67 	bl	80110e8 <xPortSysTickHandler>
  }
}
 800d81a:	bf00      	nop
 800d81c:	bd80      	pop	{r7, pc}
 800d81e:	bf00      	nop
 800d820:	e000e010 	.word	0xe000e010

0800d824 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d824:	b580      	push	{r7, lr}
 800d826:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d828:	2100      	movs	r1, #0
 800d82a:	f06f 0004 	mvn.w	r0, #4
 800d82e:	f7ff ffbf 	bl	800d7b0 <__NVIC_SetPriority>
#endif
}
 800d832:	bf00      	nop
 800d834:	bd80      	pop	{r7, pc}
	...

0800d838 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d838:	b480      	push	{r7}
 800d83a:	b083      	sub	sp, #12
 800d83c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d83e:	f3ef 8305 	mrs	r3, IPSR
 800d842:	603b      	str	r3, [r7, #0]
  return(result);
 800d844:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d846:	2b00      	cmp	r3, #0
 800d848:	d003      	beq.n	800d852 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d84a:	f06f 0305 	mvn.w	r3, #5
 800d84e:	607b      	str	r3, [r7, #4]
 800d850:	e00c      	b.n	800d86c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d852:	4b0a      	ldr	r3, [pc, #40]	; (800d87c <osKernelInitialize+0x44>)
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	2b00      	cmp	r3, #0
 800d858:	d105      	bne.n	800d866 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d85a:	4b08      	ldr	r3, [pc, #32]	; (800d87c <osKernelInitialize+0x44>)
 800d85c:	2201      	movs	r2, #1
 800d85e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d860:	2300      	movs	r3, #0
 800d862:	607b      	str	r3, [r7, #4]
 800d864:	e002      	b.n	800d86c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d866:	f04f 33ff 	mov.w	r3, #4294967295
 800d86a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d86c:	687b      	ldr	r3, [r7, #4]
}
 800d86e:	4618      	mov	r0, r3
 800d870:	370c      	adds	r7, #12
 800d872:	46bd      	mov	sp, r7
 800d874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d878:	4770      	bx	lr
 800d87a:	bf00      	nop
 800d87c:	20003210 	.word	0x20003210

0800d880 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d880:	b580      	push	{r7, lr}
 800d882:	b082      	sub	sp, #8
 800d884:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d886:	f3ef 8305 	mrs	r3, IPSR
 800d88a:	603b      	str	r3, [r7, #0]
  return(result);
 800d88c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d003      	beq.n	800d89a <osKernelStart+0x1a>
    stat = osErrorISR;
 800d892:	f06f 0305 	mvn.w	r3, #5
 800d896:	607b      	str	r3, [r7, #4]
 800d898:	e010      	b.n	800d8bc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d89a:	4b0b      	ldr	r3, [pc, #44]	; (800d8c8 <osKernelStart+0x48>)
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	2b01      	cmp	r3, #1
 800d8a0:	d109      	bne.n	800d8b6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d8a2:	f7ff ffbf 	bl	800d824 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d8a6:	4b08      	ldr	r3, [pc, #32]	; (800d8c8 <osKernelStart+0x48>)
 800d8a8:	2202      	movs	r2, #2
 800d8aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d8ac:	f002 f8c8 	bl	800fa40 <vTaskStartScheduler>
      stat = osOK;
 800d8b0:	2300      	movs	r3, #0
 800d8b2:	607b      	str	r3, [r7, #4]
 800d8b4:	e002      	b.n	800d8bc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d8b6:	f04f 33ff 	mov.w	r3, #4294967295
 800d8ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d8bc:	687b      	ldr	r3, [r7, #4]
}
 800d8be:	4618      	mov	r0, r3
 800d8c0:	3708      	adds	r7, #8
 800d8c2:	46bd      	mov	sp, r7
 800d8c4:	bd80      	pop	{r7, pc}
 800d8c6:	bf00      	nop
 800d8c8:	20003210 	.word	0x20003210

0800d8cc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b082      	sub	sp, #8
 800d8d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d8d2:	f3ef 8305 	mrs	r3, IPSR
 800d8d6:	603b      	str	r3, [r7, #0]
  return(result);
 800d8d8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d003      	beq.n	800d8e6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800d8de:	f002 f9d1 	bl	800fc84 <xTaskGetTickCountFromISR>
 800d8e2:	6078      	str	r0, [r7, #4]
 800d8e4:	e002      	b.n	800d8ec <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800d8e6:	f002 f9bd 	bl	800fc64 <xTaskGetTickCount>
 800d8ea:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800d8ec:	687b      	ldr	r3, [r7, #4]
}
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	3708      	adds	r7, #8
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	bd80      	pop	{r7, pc}

0800d8f6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d8f6:	b580      	push	{r7, lr}
 800d8f8:	b08e      	sub	sp, #56	; 0x38
 800d8fa:	af04      	add	r7, sp, #16
 800d8fc:	60f8      	str	r0, [r7, #12]
 800d8fe:	60b9      	str	r1, [r7, #8]
 800d900:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d902:	2300      	movs	r3, #0
 800d904:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d906:	f3ef 8305 	mrs	r3, IPSR
 800d90a:	617b      	str	r3, [r7, #20]
  return(result);
 800d90c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d17e      	bne.n	800da10 <osThreadNew+0x11a>
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d07b      	beq.n	800da10 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d918:	2380      	movs	r3, #128	; 0x80
 800d91a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d91c:	2318      	movs	r3, #24
 800d91e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d920:	2300      	movs	r3, #0
 800d922:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800d924:	f04f 33ff 	mov.w	r3, #4294967295
 800d928:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d045      	beq.n	800d9bc <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d002      	beq.n	800d93e <osThreadNew+0x48>
        name = attr->name;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	699b      	ldr	r3, [r3, #24]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d002      	beq.n	800d94c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	699b      	ldr	r3, [r3, #24]
 800d94a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d94c:	69fb      	ldr	r3, [r7, #28]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d008      	beq.n	800d964 <osThreadNew+0x6e>
 800d952:	69fb      	ldr	r3, [r7, #28]
 800d954:	2b38      	cmp	r3, #56	; 0x38
 800d956:	d805      	bhi.n	800d964 <osThreadNew+0x6e>
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	685b      	ldr	r3, [r3, #4]
 800d95c:	f003 0301 	and.w	r3, r3, #1
 800d960:	2b00      	cmp	r3, #0
 800d962:	d001      	beq.n	800d968 <osThreadNew+0x72>
        return (NULL);
 800d964:	2300      	movs	r3, #0
 800d966:	e054      	b.n	800da12 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	695b      	ldr	r3, [r3, #20]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d003      	beq.n	800d978 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	695b      	ldr	r3, [r3, #20]
 800d974:	089b      	lsrs	r3, r3, #2
 800d976:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	689b      	ldr	r3, [r3, #8]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d00e      	beq.n	800d99e <osThreadNew+0xa8>
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	68db      	ldr	r3, [r3, #12]
 800d984:	2b5b      	cmp	r3, #91	; 0x5b
 800d986:	d90a      	bls.n	800d99e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d006      	beq.n	800d99e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	695b      	ldr	r3, [r3, #20]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d002      	beq.n	800d99e <osThreadNew+0xa8>
        mem = 1;
 800d998:	2301      	movs	r3, #1
 800d99a:	61bb      	str	r3, [r7, #24]
 800d99c:	e010      	b.n	800d9c0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	689b      	ldr	r3, [r3, #8]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d10c      	bne.n	800d9c0 <osThreadNew+0xca>
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	68db      	ldr	r3, [r3, #12]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d108      	bne.n	800d9c0 <osThreadNew+0xca>
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	691b      	ldr	r3, [r3, #16]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d104      	bne.n	800d9c0 <osThreadNew+0xca>
          mem = 0;
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	61bb      	str	r3, [r7, #24]
 800d9ba:	e001      	b.n	800d9c0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d9bc:	2300      	movs	r3, #0
 800d9be:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d9c0:	69bb      	ldr	r3, [r7, #24]
 800d9c2:	2b01      	cmp	r3, #1
 800d9c4:	d110      	bne.n	800d9e8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d9ca:	687a      	ldr	r2, [r7, #4]
 800d9cc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d9ce:	9202      	str	r2, [sp, #8]
 800d9d0:	9301      	str	r3, [sp, #4]
 800d9d2:	69fb      	ldr	r3, [r7, #28]
 800d9d4:	9300      	str	r3, [sp, #0]
 800d9d6:	68bb      	ldr	r3, [r7, #8]
 800d9d8:	6a3a      	ldr	r2, [r7, #32]
 800d9da:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d9dc:	68f8      	ldr	r0, [r7, #12]
 800d9de:	f001 fde7 	bl	800f5b0 <xTaskCreateStatic>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	613b      	str	r3, [r7, #16]
 800d9e6:	e013      	b.n	800da10 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d9e8:	69bb      	ldr	r3, [r7, #24]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d110      	bne.n	800da10 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d9ee:	6a3b      	ldr	r3, [r7, #32]
 800d9f0:	b29a      	uxth	r2, r3
 800d9f2:	f107 0310 	add.w	r3, r7, #16
 800d9f6:	9301      	str	r3, [sp, #4]
 800d9f8:	69fb      	ldr	r3, [r7, #28]
 800d9fa:	9300      	str	r3, [sp, #0]
 800d9fc:	68bb      	ldr	r3, [r7, #8]
 800d9fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800da00:	68f8      	ldr	r0, [r7, #12]
 800da02:	f001 fe32 	bl	800f66a <xTaskCreate>
 800da06:	4603      	mov	r3, r0
 800da08:	2b01      	cmp	r3, #1
 800da0a:	d001      	beq.n	800da10 <osThreadNew+0x11a>
            hTask = NULL;
 800da0c:	2300      	movs	r3, #0
 800da0e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800da10:	693b      	ldr	r3, [r7, #16]
}
 800da12:	4618      	mov	r0, r3
 800da14:	3728      	adds	r7, #40	; 0x28
 800da16:	46bd      	mov	sp, r7
 800da18:	bd80      	pop	{r7, pc}

0800da1a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800da1a:	b580      	push	{r7, lr}
 800da1c:	b084      	sub	sp, #16
 800da1e:	af00      	add	r7, sp, #0
 800da20:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da22:	f3ef 8305 	mrs	r3, IPSR
 800da26:	60bb      	str	r3, [r7, #8]
  return(result);
 800da28:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d003      	beq.n	800da36 <osDelay+0x1c>
    stat = osErrorISR;
 800da2e:	f06f 0305 	mvn.w	r3, #5
 800da32:	60fb      	str	r3, [r7, #12]
 800da34:	e007      	b.n	800da46 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800da36:	2300      	movs	r3, #0
 800da38:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d002      	beq.n	800da46 <osDelay+0x2c>
      vTaskDelay(ticks);
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f001 ffc9 	bl	800f9d8 <vTaskDelay>
    }
  }

  return (stat);
 800da46:	68fb      	ldr	r3, [r7, #12]
}
 800da48:	4618      	mov	r0, r3
 800da4a:	3710      	adds	r7, #16
 800da4c:	46bd      	mov	sp, r7
 800da4e:	bd80      	pop	{r7, pc}

0800da50 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800da50:	b580      	push	{r7, lr}
 800da52:	b088      	sub	sp, #32
 800da54:	af00      	add	r7, sp, #0
 800da56:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800da58:	2300      	movs	r3, #0
 800da5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da5c:	f3ef 8305 	mrs	r3, IPSR
 800da60:	60bb      	str	r3, [r7, #8]
  return(result);
 800da62:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800da64:	2b00      	cmp	r3, #0
 800da66:	d174      	bne.n	800db52 <osMutexNew+0x102>
    if (attr != NULL) {
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d003      	beq.n	800da76 <osMutexNew+0x26>
      type = attr->attr_bits;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	685b      	ldr	r3, [r3, #4]
 800da72:	61bb      	str	r3, [r7, #24]
 800da74:	e001      	b.n	800da7a <osMutexNew+0x2a>
    } else {
      type = 0U;
 800da76:	2300      	movs	r3, #0
 800da78:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800da7a:	69bb      	ldr	r3, [r7, #24]
 800da7c:	f003 0301 	and.w	r3, r3, #1
 800da80:	2b00      	cmp	r3, #0
 800da82:	d002      	beq.n	800da8a <osMutexNew+0x3a>
      rmtx = 1U;
 800da84:	2301      	movs	r3, #1
 800da86:	617b      	str	r3, [r7, #20]
 800da88:	e001      	b.n	800da8e <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800da8a:	2300      	movs	r3, #0
 800da8c:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800da8e:	69bb      	ldr	r3, [r7, #24]
 800da90:	f003 0308 	and.w	r3, r3, #8
 800da94:	2b00      	cmp	r3, #0
 800da96:	d15c      	bne.n	800db52 <osMutexNew+0x102>
      mem = -1;
 800da98:	f04f 33ff 	mov.w	r3, #4294967295
 800da9c:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d015      	beq.n	800dad0 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	689b      	ldr	r3, [r3, #8]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d006      	beq.n	800daba <osMutexNew+0x6a>
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	68db      	ldr	r3, [r3, #12]
 800dab0:	2b4f      	cmp	r3, #79	; 0x4f
 800dab2:	d902      	bls.n	800daba <osMutexNew+0x6a>
          mem = 1;
 800dab4:	2301      	movs	r3, #1
 800dab6:	613b      	str	r3, [r7, #16]
 800dab8:	e00c      	b.n	800dad4 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	689b      	ldr	r3, [r3, #8]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d108      	bne.n	800dad4 <osMutexNew+0x84>
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	68db      	ldr	r3, [r3, #12]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d104      	bne.n	800dad4 <osMutexNew+0x84>
            mem = 0;
 800daca:	2300      	movs	r3, #0
 800dacc:	613b      	str	r3, [r7, #16]
 800dace:	e001      	b.n	800dad4 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800dad0:	2300      	movs	r3, #0
 800dad2:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800dad4:	693b      	ldr	r3, [r7, #16]
 800dad6:	2b01      	cmp	r3, #1
 800dad8:	d112      	bne.n	800db00 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d007      	beq.n	800daf0 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	689b      	ldr	r3, [r3, #8]
 800dae4:	4619      	mov	r1, r3
 800dae6:	2004      	movs	r0, #4
 800dae8:	f000 fdd1 	bl	800e68e <xQueueCreateMutexStatic>
 800daec:	61f8      	str	r0, [r7, #28]
 800daee:	e016      	b.n	800db1e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	689b      	ldr	r3, [r3, #8]
 800daf4:	4619      	mov	r1, r3
 800daf6:	2001      	movs	r0, #1
 800daf8:	f000 fdc9 	bl	800e68e <xQueueCreateMutexStatic>
 800dafc:	61f8      	str	r0, [r7, #28]
 800dafe:	e00e      	b.n	800db1e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800db00:	693b      	ldr	r3, [r7, #16]
 800db02:	2b00      	cmp	r3, #0
 800db04:	d10b      	bne.n	800db1e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800db06:	697b      	ldr	r3, [r7, #20]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d004      	beq.n	800db16 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800db0c:	2004      	movs	r0, #4
 800db0e:	f000 fda6 	bl	800e65e <xQueueCreateMutex>
 800db12:	61f8      	str	r0, [r7, #28]
 800db14:	e003      	b.n	800db1e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800db16:	2001      	movs	r0, #1
 800db18:	f000 fda1 	bl	800e65e <xQueueCreateMutex>
 800db1c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800db1e:	69fb      	ldr	r3, [r7, #28]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d00c      	beq.n	800db3e <osMutexNew+0xee>
        if (attr != NULL) {
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d003      	beq.n	800db32 <osMutexNew+0xe2>
          name = attr->name;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	60fb      	str	r3, [r7, #12]
 800db30:	e001      	b.n	800db36 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800db32:	2300      	movs	r3, #0
 800db34:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800db36:	68f9      	ldr	r1, [r7, #12]
 800db38:	69f8      	ldr	r0, [r7, #28]
 800db3a:	f001 fcb1 	bl	800f4a0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800db3e:	69fb      	ldr	r3, [r7, #28]
 800db40:	2b00      	cmp	r3, #0
 800db42:	d006      	beq.n	800db52 <osMutexNew+0x102>
 800db44:	697b      	ldr	r3, [r7, #20]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d003      	beq.n	800db52 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800db4a:	69fb      	ldr	r3, [r7, #28]
 800db4c:	f043 0301 	orr.w	r3, r3, #1
 800db50:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800db52:	69fb      	ldr	r3, [r7, #28]
}
 800db54:	4618      	mov	r0, r3
 800db56:	3720      	adds	r7, #32
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}

0800db5c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b086      	sub	sp, #24
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
 800db64:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	f023 0301 	bic.w	r3, r3, #1
 800db6c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	f003 0301 	and.w	r3, r3, #1
 800db74:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800db76:	2300      	movs	r3, #0
 800db78:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800db7a:	f3ef 8305 	mrs	r3, IPSR
 800db7e:	60bb      	str	r3, [r7, #8]
  return(result);
 800db80:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800db82:	2b00      	cmp	r3, #0
 800db84:	d003      	beq.n	800db8e <osMutexAcquire+0x32>
    stat = osErrorISR;
 800db86:	f06f 0305 	mvn.w	r3, #5
 800db8a:	617b      	str	r3, [r7, #20]
 800db8c:	e02c      	b.n	800dbe8 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800db8e:	693b      	ldr	r3, [r7, #16]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d103      	bne.n	800db9c <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800db94:	f06f 0303 	mvn.w	r3, #3
 800db98:	617b      	str	r3, [r7, #20]
 800db9a:	e025      	b.n	800dbe8 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d011      	beq.n	800dbc6 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800dba2:	6839      	ldr	r1, [r7, #0]
 800dba4:	6938      	ldr	r0, [r7, #16]
 800dba6:	f000 fdc1 	bl	800e72c <xQueueTakeMutexRecursive>
 800dbaa:	4603      	mov	r3, r0
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	d01b      	beq.n	800dbe8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800dbb0:	683b      	ldr	r3, [r7, #0]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d003      	beq.n	800dbbe <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800dbb6:	f06f 0301 	mvn.w	r3, #1
 800dbba:	617b      	str	r3, [r7, #20]
 800dbbc:	e014      	b.n	800dbe8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800dbbe:	f06f 0302 	mvn.w	r3, #2
 800dbc2:	617b      	str	r3, [r7, #20]
 800dbc4:	e010      	b.n	800dbe8 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800dbc6:	6839      	ldr	r1, [r7, #0]
 800dbc8:	6938      	ldr	r0, [r7, #16]
 800dbca:	f001 f955 	bl	800ee78 <xQueueSemaphoreTake>
 800dbce:	4603      	mov	r3, r0
 800dbd0:	2b01      	cmp	r3, #1
 800dbd2:	d009      	beq.n	800dbe8 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d003      	beq.n	800dbe2 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800dbda:	f06f 0301 	mvn.w	r3, #1
 800dbde:	617b      	str	r3, [r7, #20]
 800dbe0:	e002      	b.n	800dbe8 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800dbe2:	f06f 0302 	mvn.w	r3, #2
 800dbe6:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800dbe8:	697b      	ldr	r3, [r7, #20]
}
 800dbea:	4618      	mov	r0, r3
 800dbec:	3718      	adds	r7, #24
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	bd80      	pop	{r7, pc}

0800dbf2 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800dbf2:	b580      	push	{r7, lr}
 800dbf4:	b086      	sub	sp, #24
 800dbf6:	af00      	add	r7, sp, #0
 800dbf8:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	f023 0301 	bic.w	r3, r3, #1
 800dc00:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	f003 0301 	and.w	r3, r3, #1
 800dc08:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dc0e:	f3ef 8305 	mrs	r3, IPSR
 800dc12:	60bb      	str	r3, [r7, #8]
  return(result);
 800dc14:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d003      	beq.n	800dc22 <osMutexRelease+0x30>
    stat = osErrorISR;
 800dc1a:	f06f 0305 	mvn.w	r3, #5
 800dc1e:	617b      	str	r3, [r7, #20]
 800dc20:	e01f      	b.n	800dc62 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800dc22:	693b      	ldr	r3, [r7, #16]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d103      	bne.n	800dc30 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800dc28:	f06f 0303 	mvn.w	r3, #3
 800dc2c:	617b      	str	r3, [r7, #20]
 800dc2e:	e018      	b.n	800dc62 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d009      	beq.n	800dc4a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800dc36:	6938      	ldr	r0, [r7, #16]
 800dc38:	f000 fd44 	bl	800e6c4 <xQueueGiveMutexRecursive>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d00f      	beq.n	800dc62 <osMutexRelease+0x70>
        stat = osErrorResource;
 800dc42:	f06f 0302 	mvn.w	r3, #2
 800dc46:	617b      	str	r3, [r7, #20]
 800dc48:	e00b      	b.n	800dc62 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	2100      	movs	r1, #0
 800dc50:	6938      	ldr	r0, [r7, #16]
 800dc52:	f000 fe0b 	bl	800e86c <xQueueGenericSend>
 800dc56:	4603      	mov	r3, r0
 800dc58:	2b01      	cmp	r3, #1
 800dc5a:	d002      	beq.n	800dc62 <osMutexRelease+0x70>
        stat = osErrorResource;
 800dc5c:	f06f 0302 	mvn.w	r3, #2
 800dc60:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800dc62:	697b      	ldr	r3, [r7, #20]
}
 800dc64:	4618      	mov	r0, r3
 800dc66:	3718      	adds	r7, #24
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	bd80      	pop	{r7, pc}

0800dc6c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800dc6c:	b580      	push	{r7, lr}
 800dc6e:	b08a      	sub	sp, #40	; 0x28
 800dc70:	af02      	add	r7, sp, #8
 800dc72:	60f8      	str	r0, [r7, #12]
 800dc74:	60b9      	str	r1, [r7, #8]
 800dc76:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800dc78:	2300      	movs	r3, #0
 800dc7a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dc7c:	f3ef 8305 	mrs	r3, IPSR
 800dc80:	613b      	str	r3, [r7, #16]
  return(result);
 800dc82:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d175      	bne.n	800dd74 <osSemaphoreNew+0x108>
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d072      	beq.n	800dd74 <osSemaphoreNew+0x108>
 800dc8e:	68ba      	ldr	r2, [r7, #8]
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	429a      	cmp	r2, r3
 800dc94:	d86e      	bhi.n	800dd74 <osSemaphoreNew+0x108>
    mem = -1;
 800dc96:	f04f 33ff 	mov.w	r3, #4294967295
 800dc9a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d015      	beq.n	800dcce <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	689b      	ldr	r3, [r3, #8]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d006      	beq.n	800dcb8 <osSemaphoreNew+0x4c>
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	68db      	ldr	r3, [r3, #12]
 800dcae:	2b4f      	cmp	r3, #79	; 0x4f
 800dcb0:	d902      	bls.n	800dcb8 <osSemaphoreNew+0x4c>
        mem = 1;
 800dcb2:	2301      	movs	r3, #1
 800dcb4:	61bb      	str	r3, [r7, #24]
 800dcb6:	e00c      	b.n	800dcd2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	689b      	ldr	r3, [r3, #8]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d108      	bne.n	800dcd2 <osSemaphoreNew+0x66>
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	68db      	ldr	r3, [r3, #12]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d104      	bne.n	800dcd2 <osSemaphoreNew+0x66>
          mem = 0;
 800dcc8:	2300      	movs	r3, #0
 800dcca:	61bb      	str	r3, [r7, #24]
 800dccc:	e001      	b.n	800dcd2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800dcce:	2300      	movs	r3, #0
 800dcd0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800dcd2:	69bb      	ldr	r3, [r7, #24]
 800dcd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcd8:	d04c      	beq.n	800dd74 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	2b01      	cmp	r3, #1
 800dcde:	d128      	bne.n	800dd32 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800dce0:	69bb      	ldr	r3, [r7, #24]
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d10a      	bne.n	800dcfc <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	689b      	ldr	r3, [r3, #8]
 800dcea:	2203      	movs	r2, #3
 800dcec:	9200      	str	r2, [sp, #0]
 800dcee:	2200      	movs	r2, #0
 800dcf0:	2100      	movs	r1, #0
 800dcf2:	2001      	movs	r0, #1
 800dcf4:	f000 fbc4 	bl	800e480 <xQueueGenericCreateStatic>
 800dcf8:	61f8      	str	r0, [r7, #28]
 800dcfa:	e005      	b.n	800dd08 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800dcfc:	2203      	movs	r2, #3
 800dcfe:	2100      	movs	r1, #0
 800dd00:	2001      	movs	r0, #1
 800dd02:	f000 fc35 	bl	800e570 <xQueueGenericCreate>
 800dd06:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800dd08:	69fb      	ldr	r3, [r7, #28]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d022      	beq.n	800dd54 <osSemaphoreNew+0xe8>
 800dd0e:	68bb      	ldr	r3, [r7, #8]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d01f      	beq.n	800dd54 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800dd14:	2300      	movs	r3, #0
 800dd16:	2200      	movs	r2, #0
 800dd18:	2100      	movs	r1, #0
 800dd1a:	69f8      	ldr	r0, [r7, #28]
 800dd1c:	f000 fda6 	bl	800e86c <xQueueGenericSend>
 800dd20:	4603      	mov	r3, r0
 800dd22:	2b01      	cmp	r3, #1
 800dd24:	d016      	beq.n	800dd54 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800dd26:	69f8      	ldr	r0, [r7, #28]
 800dd28:	f001 fa6e 	bl	800f208 <vQueueDelete>
            hSemaphore = NULL;
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	61fb      	str	r3, [r7, #28]
 800dd30:	e010      	b.n	800dd54 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800dd32:	69bb      	ldr	r3, [r7, #24]
 800dd34:	2b01      	cmp	r3, #1
 800dd36:	d108      	bne.n	800dd4a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	689b      	ldr	r3, [r3, #8]
 800dd3c:	461a      	mov	r2, r3
 800dd3e:	68b9      	ldr	r1, [r7, #8]
 800dd40:	68f8      	ldr	r0, [r7, #12]
 800dd42:	f000 fd29 	bl	800e798 <xQueueCreateCountingSemaphoreStatic>
 800dd46:	61f8      	str	r0, [r7, #28]
 800dd48:	e004      	b.n	800dd54 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800dd4a:	68b9      	ldr	r1, [r7, #8]
 800dd4c:	68f8      	ldr	r0, [r7, #12]
 800dd4e:	f000 fd5a 	bl	800e806 <xQueueCreateCountingSemaphore>
 800dd52:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800dd54:	69fb      	ldr	r3, [r7, #28]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d00c      	beq.n	800dd74 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d003      	beq.n	800dd68 <osSemaphoreNew+0xfc>
          name = attr->name;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	617b      	str	r3, [r7, #20]
 800dd66:	e001      	b.n	800dd6c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800dd68:	2300      	movs	r3, #0
 800dd6a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800dd6c:	6979      	ldr	r1, [r7, #20]
 800dd6e:	69f8      	ldr	r0, [r7, #28]
 800dd70:	f001 fb96 	bl	800f4a0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800dd74:	69fb      	ldr	r3, [r7, #28]
}
 800dd76:	4618      	mov	r0, r3
 800dd78:	3720      	adds	r7, #32
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	bd80      	pop	{r7, pc}
	...

0800dd80 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b086      	sub	sp, #24
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
 800dd88:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800dd92:	693b      	ldr	r3, [r7, #16]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d103      	bne.n	800dda0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800dd98:	f06f 0303 	mvn.w	r3, #3
 800dd9c:	617b      	str	r3, [r7, #20]
 800dd9e:	e039      	b.n	800de14 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dda0:	f3ef 8305 	mrs	r3, IPSR
 800dda4:	60fb      	str	r3, [r7, #12]
  return(result);
 800dda6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d022      	beq.n	800ddf2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d003      	beq.n	800ddba <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800ddb2:	f06f 0303 	mvn.w	r3, #3
 800ddb6:	617b      	str	r3, [r7, #20]
 800ddb8:	e02c      	b.n	800de14 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800ddbe:	f107 0308 	add.w	r3, r7, #8
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	2100      	movs	r1, #0
 800ddc6:	6938      	ldr	r0, [r7, #16]
 800ddc8:	f001 f962 	bl	800f090 <xQueueReceiveFromISR>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	2b01      	cmp	r3, #1
 800ddd0:	d003      	beq.n	800ddda <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800ddd2:	f06f 0302 	mvn.w	r3, #2
 800ddd6:	617b      	str	r3, [r7, #20]
 800ddd8:	e01c      	b.n	800de14 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800ddda:	68bb      	ldr	r3, [r7, #8]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d019      	beq.n	800de14 <osSemaphoreAcquire+0x94>
 800dde0:	4b0f      	ldr	r3, [pc, #60]	; (800de20 <osSemaphoreAcquire+0xa0>)
 800dde2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dde6:	601a      	str	r2, [r3, #0]
 800dde8:	f3bf 8f4f 	dsb	sy
 800ddec:	f3bf 8f6f 	isb	sy
 800ddf0:	e010      	b.n	800de14 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800ddf2:	6839      	ldr	r1, [r7, #0]
 800ddf4:	6938      	ldr	r0, [r7, #16]
 800ddf6:	f001 f83f 	bl	800ee78 <xQueueSemaphoreTake>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	2b01      	cmp	r3, #1
 800ddfe:	d009      	beq.n	800de14 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	2b00      	cmp	r3, #0
 800de04:	d003      	beq.n	800de0e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800de06:	f06f 0301 	mvn.w	r3, #1
 800de0a:	617b      	str	r3, [r7, #20]
 800de0c:	e002      	b.n	800de14 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800de0e:	f06f 0302 	mvn.w	r3, #2
 800de12:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800de14:	697b      	ldr	r3, [r7, #20]
}
 800de16:	4618      	mov	r0, r3
 800de18:	3718      	adds	r7, #24
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}
 800de1e:	bf00      	nop
 800de20:	e000ed04 	.word	0xe000ed04

0800de24 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800de24:	b580      	push	{r7, lr}
 800de26:	b086      	sub	sp, #24
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800de30:	2300      	movs	r3, #0
 800de32:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800de34:	693b      	ldr	r3, [r7, #16]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d103      	bne.n	800de42 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800de3a:	f06f 0303 	mvn.w	r3, #3
 800de3e:	617b      	str	r3, [r7, #20]
 800de40:	e02c      	b.n	800de9c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800de42:	f3ef 8305 	mrs	r3, IPSR
 800de46:	60fb      	str	r3, [r7, #12]
  return(result);
 800de48:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d01a      	beq.n	800de84 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800de4e:	2300      	movs	r3, #0
 800de50:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800de52:	f107 0308 	add.w	r3, r7, #8
 800de56:	4619      	mov	r1, r3
 800de58:	6938      	ldr	r0, [r7, #16]
 800de5a:	f000 fea0 	bl	800eb9e <xQueueGiveFromISR>
 800de5e:	4603      	mov	r3, r0
 800de60:	2b01      	cmp	r3, #1
 800de62:	d003      	beq.n	800de6c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800de64:	f06f 0302 	mvn.w	r3, #2
 800de68:	617b      	str	r3, [r7, #20]
 800de6a:	e017      	b.n	800de9c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800de6c:	68bb      	ldr	r3, [r7, #8]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d014      	beq.n	800de9c <osSemaphoreRelease+0x78>
 800de72:	4b0d      	ldr	r3, [pc, #52]	; (800dea8 <osSemaphoreRelease+0x84>)
 800de74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de78:	601a      	str	r2, [r3, #0]
 800de7a:	f3bf 8f4f 	dsb	sy
 800de7e:	f3bf 8f6f 	isb	sy
 800de82:	e00b      	b.n	800de9c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800de84:	2300      	movs	r3, #0
 800de86:	2200      	movs	r2, #0
 800de88:	2100      	movs	r1, #0
 800de8a:	6938      	ldr	r0, [r7, #16]
 800de8c:	f000 fcee 	bl	800e86c <xQueueGenericSend>
 800de90:	4603      	mov	r3, r0
 800de92:	2b01      	cmp	r3, #1
 800de94:	d002      	beq.n	800de9c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800de96:	f06f 0302 	mvn.w	r3, #2
 800de9a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800de9c:	697b      	ldr	r3, [r7, #20]
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	3718      	adds	r7, #24
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bd80      	pop	{r7, pc}
 800dea6:	bf00      	nop
 800dea8:	e000ed04 	.word	0xe000ed04

0800deac <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800deac:	b580      	push	{r7, lr}
 800deae:	b086      	sub	sp, #24
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800deb8:	f3ef 8305 	mrs	r3, IPSR
 800debc:	60fb      	str	r3, [r7, #12]
  return(result);
 800debe:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d003      	beq.n	800decc <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800dec4:	f06f 0305 	mvn.w	r3, #5
 800dec8:	617b      	str	r3, [r7, #20]
 800deca:	e00e      	b.n	800deea <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800decc:	693b      	ldr	r3, [r7, #16]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d103      	bne.n	800deda <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800ded2:	f06f 0303 	mvn.w	r3, #3
 800ded6:	617b      	str	r3, [r7, #20]
 800ded8:	e007      	b.n	800deea <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800deda:	6938      	ldr	r0, [r7, #16]
 800dedc:	f001 fb0a 	bl	800f4f4 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800dee0:	2300      	movs	r3, #0
 800dee2:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800dee4:	6938      	ldr	r0, [r7, #16]
 800dee6:	f001 f98f 	bl	800f208 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800deea:	697b      	ldr	r3, [r7, #20]
}
 800deec:	4618      	mov	r0, r3
 800deee:	3718      	adds	r7, #24
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}

0800def4 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800def4:	b580      	push	{r7, lr}
 800def6:	b08a      	sub	sp, #40	; 0x28
 800def8:	af02      	add	r7, sp, #8
 800defa:	60f8      	str	r0, [r7, #12]
 800defc:	60b9      	str	r1, [r7, #8]
 800defe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800df00:	2300      	movs	r3, #0
 800df02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800df04:	f3ef 8305 	mrs	r3, IPSR
 800df08:	613b      	str	r3, [r7, #16]
  return(result);
 800df0a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d15f      	bne.n	800dfd0 <osMessageQueueNew+0xdc>
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	2b00      	cmp	r3, #0
 800df14:	d05c      	beq.n	800dfd0 <osMessageQueueNew+0xdc>
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d059      	beq.n	800dfd0 <osMessageQueueNew+0xdc>
    mem = -1;
 800df1c:	f04f 33ff 	mov.w	r3, #4294967295
 800df20:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d029      	beq.n	800df7c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	689b      	ldr	r3, [r3, #8]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d012      	beq.n	800df56 <osMessageQueueNew+0x62>
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	68db      	ldr	r3, [r3, #12]
 800df34:	2b4f      	cmp	r3, #79	; 0x4f
 800df36:	d90e      	bls.n	800df56 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d00a      	beq.n	800df56 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	695a      	ldr	r2, [r3, #20]
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	68b9      	ldr	r1, [r7, #8]
 800df48:	fb01 f303 	mul.w	r3, r1, r3
 800df4c:	429a      	cmp	r2, r3
 800df4e:	d302      	bcc.n	800df56 <osMessageQueueNew+0x62>
        mem = 1;
 800df50:	2301      	movs	r3, #1
 800df52:	61bb      	str	r3, [r7, #24]
 800df54:	e014      	b.n	800df80 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	689b      	ldr	r3, [r3, #8]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d110      	bne.n	800df80 <osMessageQueueNew+0x8c>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	68db      	ldr	r3, [r3, #12]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d10c      	bne.n	800df80 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d108      	bne.n	800df80 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	695b      	ldr	r3, [r3, #20]
 800df72:	2b00      	cmp	r3, #0
 800df74:	d104      	bne.n	800df80 <osMessageQueueNew+0x8c>
          mem = 0;
 800df76:	2300      	movs	r3, #0
 800df78:	61bb      	str	r3, [r7, #24]
 800df7a:	e001      	b.n	800df80 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800df7c:	2300      	movs	r3, #0
 800df7e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800df80:	69bb      	ldr	r3, [r7, #24]
 800df82:	2b01      	cmp	r3, #1
 800df84:	d10b      	bne.n	800df9e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	691a      	ldr	r2, [r3, #16]
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	689b      	ldr	r3, [r3, #8]
 800df8e:	2100      	movs	r1, #0
 800df90:	9100      	str	r1, [sp, #0]
 800df92:	68b9      	ldr	r1, [r7, #8]
 800df94:	68f8      	ldr	r0, [r7, #12]
 800df96:	f000 fa73 	bl	800e480 <xQueueGenericCreateStatic>
 800df9a:	61f8      	str	r0, [r7, #28]
 800df9c:	e008      	b.n	800dfb0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800df9e:	69bb      	ldr	r3, [r7, #24]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d105      	bne.n	800dfb0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	68b9      	ldr	r1, [r7, #8]
 800dfa8:	68f8      	ldr	r0, [r7, #12]
 800dfaa:	f000 fae1 	bl	800e570 <xQueueGenericCreate>
 800dfae:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800dfb0:	69fb      	ldr	r3, [r7, #28]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d00c      	beq.n	800dfd0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d003      	beq.n	800dfc4 <osMessageQueueNew+0xd0>
        name = attr->name;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	617b      	str	r3, [r7, #20]
 800dfc2:	e001      	b.n	800dfc8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800dfc8:	6979      	ldr	r1, [r7, #20]
 800dfca:	69f8      	ldr	r0, [r7, #28]
 800dfcc:	f001 fa68 	bl	800f4a0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800dfd0:	69fb      	ldr	r3, [r7, #28]
}
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	3720      	adds	r7, #32
 800dfd6:	46bd      	mov	sp, r7
 800dfd8:	bd80      	pop	{r7, pc}
	...

0800dfdc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b088      	sub	sp, #32
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	60f8      	str	r0, [r7, #12]
 800dfe4:	60b9      	str	r1, [r7, #8]
 800dfe6:	603b      	str	r3, [r7, #0]
 800dfe8:	4613      	mov	r3, r2
 800dfea:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800dff0:	2300      	movs	r3, #0
 800dff2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dff4:	f3ef 8305 	mrs	r3, IPSR
 800dff8:	617b      	str	r3, [r7, #20]
  return(result);
 800dffa:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d028      	beq.n	800e052 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e000:	69bb      	ldr	r3, [r7, #24]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d005      	beq.n	800e012 <osMessageQueuePut+0x36>
 800e006:	68bb      	ldr	r3, [r7, #8]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d002      	beq.n	800e012 <osMessageQueuePut+0x36>
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d003      	beq.n	800e01a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800e012:	f06f 0303 	mvn.w	r3, #3
 800e016:	61fb      	str	r3, [r7, #28]
 800e018:	e038      	b.n	800e08c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800e01a:	2300      	movs	r3, #0
 800e01c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800e01e:	f107 0210 	add.w	r2, r7, #16
 800e022:	2300      	movs	r3, #0
 800e024:	68b9      	ldr	r1, [r7, #8]
 800e026:	69b8      	ldr	r0, [r7, #24]
 800e028:	f000 fd1e 	bl	800ea68 <xQueueGenericSendFromISR>
 800e02c:	4603      	mov	r3, r0
 800e02e:	2b01      	cmp	r3, #1
 800e030:	d003      	beq.n	800e03a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800e032:	f06f 0302 	mvn.w	r3, #2
 800e036:	61fb      	str	r3, [r7, #28]
 800e038:	e028      	b.n	800e08c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800e03a:	693b      	ldr	r3, [r7, #16]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d025      	beq.n	800e08c <osMessageQueuePut+0xb0>
 800e040:	4b15      	ldr	r3, [pc, #84]	; (800e098 <osMessageQueuePut+0xbc>)
 800e042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e046:	601a      	str	r2, [r3, #0]
 800e048:	f3bf 8f4f 	dsb	sy
 800e04c:	f3bf 8f6f 	isb	sy
 800e050:	e01c      	b.n	800e08c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e052:	69bb      	ldr	r3, [r7, #24]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d002      	beq.n	800e05e <osMessageQueuePut+0x82>
 800e058:	68bb      	ldr	r3, [r7, #8]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d103      	bne.n	800e066 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800e05e:	f06f 0303 	mvn.w	r3, #3
 800e062:	61fb      	str	r3, [r7, #28]
 800e064:	e012      	b.n	800e08c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e066:	2300      	movs	r3, #0
 800e068:	683a      	ldr	r2, [r7, #0]
 800e06a:	68b9      	ldr	r1, [r7, #8]
 800e06c:	69b8      	ldr	r0, [r7, #24]
 800e06e:	f000 fbfd 	bl	800e86c <xQueueGenericSend>
 800e072:	4603      	mov	r3, r0
 800e074:	2b01      	cmp	r3, #1
 800e076:	d009      	beq.n	800e08c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d003      	beq.n	800e086 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800e07e:	f06f 0301 	mvn.w	r3, #1
 800e082:	61fb      	str	r3, [r7, #28]
 800e084:	e002      	b.n	800e08c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800e086:	f06f 0302 	mvn.w	r3, #2
 800e08a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e08c:	69fb      	ldr	r3, [r7, #28]
}
 800e08e:	4618      	mov	r0, r3
 800e090:	3720      	adds	r7, #32
 800e092:	46bd      	mov	sp, r7
 800e094:	bd80      	pop	{r7, pc}
 800e096:	bf00      	nop
 800e098:	e000ed04 	.word	0xe000ed04

0800e09c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b088      	sub	sp, #32
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	60f8      	str	r0, [r7, #12]
 800e0a4:	60b9      	str	r1, [r7, #8]
 800e0a6:	607a      	str	r2, [r7, #4]
 800e0a8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e0b2:	f3ef 8305 	mrs	r3, IPSR
 800e0b6:	617b      	str	r3, [r7, #20]
  return(result);
 800e0b8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d028      	beq.n	800e110 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e0be:	69bb      	ldr	r3, [r7, #24]
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d005      	beq.n	800e0d0 <osMessageQueueGet+0x34>
 800e0c4:	68bb      	ldr	r3, [r7, #8]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d002      	beq.n	800e0d0 <osMessageQueueGet+0x34>
 800e0ca:	683b      	ldr	r3, [r7, #0]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d003      	beq.n	800e0d8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800e0d0:	f06f 0303 	mvn.w	r3, #3
 800e0d4:	61fb      	str	r3, [r7, #28]
 800e0d6:	e037      	b.n	800e148 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800e0d8:	2300      	movs	r3, #0
 800e0da:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800e0dc:	f107 0310 	add.w	r3, r7, #16
 800e0e0:	461a      	mov	r2, r3
 800e0e2:	68b9      	ldr	r1, [r7, #8]
 800e0e4:	69b8      	ldr	r0, [r7, #24]
 800e0e6:	f000 ffd3 	bl	800f090 <xQueueReceiveFromISR>
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	2b01      	cmp	r3, #1
 800e0ee:	d003      	beq.n	800e0f8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800e0f0:	f06f 0302 	mvn.w	r3, #2
 800e0f4:	61fb      	str	r3, [r7, #28]
 800e0f6:	e027      	b.n	800e148 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800e0f8:	693b      	ldr	r3, [r7, #16]
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d024      	beq.n	800e148 <osMessageQueueGet+0xac>
 800e0fe:	4b15      	ldr	r3, [pc, #84]	; (800e154 <osMessageQueueGet+0xb8>)
 800e100:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e104:	601a      	str	r2, [r3, #0]
 800e106:	f3bf 8f4f 	dsb	sy
 800e10a:	f3bf 8f6f 	isb	sy
 800e10e:	e01b      	b.n	800e148 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e110:	69bb      	ldr	r3, [r7, #24]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d002      	beq.n	800e11c <osMessageQueueGet+0x80>
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d103      	bne.n	800e124 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800e11c:	f06f 0303 	mvn.w	r3, #3
 800e120:	61fb      	str	r3, [r7, #28]
 800e122:	e011      	b.n	800e148 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e124:	683a      	ldr	r2, [r7, #0]
 800e126:	68b9      	ldr	r1, [r7, #8]
 800e128:	69b8      	ldr	r0, [r7, #24]
 800e12a:	f000 fdc5 	bl	800ecb8 <xQueueReceive>
 800e12e:	4603      	mov	r3, r0
 800e130:	2b01      	cmp	r3, #1
 800e132:	d009      	beq.n	800e148 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800e134:	683b      	ldr	r3, [r7, #0]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d003      	beq.n	800e142 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800e13a:	f06f 0301 	mvn.w	r3, #1
 800e13e:	61fb      	str	r3, [r7, #28]
 800e140:	e002      	b.n	800e148 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800e142:	f06f 0302 	mvn.w	r3, #2
 800e146:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e148:	69fb      	ldr	r3, [r7, #28]
}
 800e14a:	4618      	mov	r0, r3
 800e14c:	3720      	adds	r7, #32
 800e14e:	46bd      	mov	sp, r7
 800e150:	bd80      	pop	{r7, pc}
 800e152:	bf00      	nop
 800e154:	e000ed04 	.word	0xe000ed04

0800e158 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 800e158:	b580      	push	{r7, lr}
 800e15a:	b086      	sub	sp, #24
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800e164:	693b      	ldr	r3, [r7, #16]
 800e166:	2b00      	cmp	r3, #0
 800e168:	d102      	bne.n	800e170 <osMessageQueueGetCount+0x18>
    count = 0U;
 800e16a:	2300      	movs	r3, #0
 800e16c:	617b      	str	r3, [r7, #20]
 800e16e:	e00e      	b.n	800e18e <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e170:	f3ef 8305 	mrs	r3, IPSR
 800e174:	60fb      	str	r3, [r7, #12]
  return(result);
 800e176:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d004      	beq.n	800e186 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 800e17c:	6938      	ldr	r0, [r7, #16]
 800e17e:	f001 f825 	bl	800f1cc <uxQueueMessagesWaitingFromISR>
 800e182:	6178      	str	r0, [r7, #20]
 800e184:	e003      	b.n	800e18e <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800e186:	6938      	ldr	r0, [r7, #16]
 800e188:	f001 f802 	bl	800f190 <uxQueueMessagesWaiting>
 800e18c:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 800e18e:	697b      	ldr	r3, [r7, #20]
}
 800e190:	4618      	mov	r0, r3
 800e192:	3718      	adds	r7, #24
 800e194:	46bd      	mov	sp, r7
 800e196:	bd80      	pop	{r7, pc}

0800e198 <osMessageQueueDelete>:
  }

  return (stat);
}

osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
 800e198:	b580      	push	{r7, lr}
 800e19a:	b086      	sub	sp, #24
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e1a4:	f3ef 8305 	mrs	r3, IPSR
 800e1a8:	60fb      	str	r3, [r7, #12]
  return(result);
 800e1aa:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d003      	beq.n	800e1b8 <osMessageQueueDelete+0x20>
    stat = osErrorISR;
 800e1b0:	f06f 0305 	mvn.w	r3, #5
 800e1b4:	617b      	str	r3, [r7, #20]
 800e1b6:	e00e      	b.n	800e1d6 <osMessageQueueDelete+0x3e>
  }
  else if (hQueue == NULL) {
 800e1b8:	693b      	ldr	r3, [r7, #16]
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d103      	bne.n	800e1c6 <osMessageQueueDelete+0x2e>
    stat = osErrorParameter;
 800e1be:	f06f 0303 	mvn.w	r3, #3
 800e1c2:	617b      	str	r3, [r7, #20]
 800e1c4:	e007      	b.n	800e1d6 <osMessageQueueDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hQueue);
 800e1c6:	6938      	ldr	r0, [r7, #16]
 800e1c8:	f001 f994 	bl	800f4f4 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	617b      	str	r3, [r7, #20]
    vQueueDelete (hQueue);
 800e1d0:	6938      	ldr	r0, [r7, #16]
 800e1d2:	f001 f819 	bl	800f208 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800e1d6:	697b      	ldr	r3, [r7, #20]
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	3718      	adds	r7, #24
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	bd80      	pop	{r7, pc}

0800e1e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e1e0:	b480      	push	{r7}
 800e1e2:	b085      	sub	sp, #20
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	60f8      	str	r0, [r7, #12]
 800e1e8:	60b9      	str	r1, [r7, #8]
 800e1ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	4a07      	ldr	r2, [pc, #28]	; (800e20c <vApplicationGetIdleTaskMemory+0x2c>)
 800e1f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e1f2:	68bb      	ldr	r3, [r7, #8]
 800e1f4:	4a06      	ldr	r2, [pc, #24]	; (800e210 <vApplicationGetIdleTaskMemory+0x30>)
 800e1f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	2280      	movs	r2, #128	; 0x80
 800e1fc:	601a      	str	r2, [r3, #0]
}
 800e1fe:	bf00      	nop
 800e200:	3714      	adds	r7, #20
 800e202:	46bd      	mov	sp, r7
 800e204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e208:	4770      	bx	lr
 800e20a:	bf00      	nop
 800e20c:	20003214 	.word	0x20003214
 800e210:	20003270 	.word	0x20003270

0800e214 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800e214:	b480      	push	{r7}
 800e216:	b085      	sub	sp, #20
 800e218:	af00      	add	r7, sp, #0
 800e21a:	60f8      	str	r0, [r7, #12]
 800e21c:	60b9      	str	r1, [r7, #8]
 800e21e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	4a07      	ldr	r2, [pc, #28]	; (800e240 <vApplicationGetTimerTaskMemory+0x2c>)
 800e224:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e226:	68bb      	ldr	r3, [r7, #8]
 800e228:	4a06      	ldr	r2, [pc, #24]	; (800e244 <vApplicationGetTimerTaskMemory+0x30>)
 800e22a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e232:	601a      	str	r2, [r3, #0]
}
 800e234:	bf00      	nop
 800e236:	3714      	adds	r7, #20
 800e238:	46bd      	mov	sp, r7
 800e23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23e:	4770      	bx	lr
 800e240:	20003470 	.word	0x20003470
 800e244:	200034cc 	.word	0x200034cc

0800e248 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e248:	b480      	push	{r7}
 800e24a:	b083      	sub	sp, #12
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	f103 0208 	add.w	r2, r3, #8
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	f04f 32ff 	mov.w	r2, #4294967295
 800e260:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	f103 0208 	add.w	r2, r3, #8
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	f103 0208 	add.w	r2, r3, #8
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	2200      	movs	r2, #0
 800e27a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e27c:	bf00      	nop
 800e27e:	370c      	adds	r7, #12
 800e280:	46bd      	mov	sp, r7
 800e282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e286:	4770      	bx	lr

0800e288 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e288:	b480      	push	{r7}
 800e28a:	b083      	sub	sp, #12
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	2200      	movs	r2, #0
 800e294:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e296:	bf00      	nop
 800e298:	370c      	adds	r7, #12
 800e29a:	46bd      	mov	sp, r7
 800e29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a0:	4770      	bx	lr

0800e2a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e2a2:	b480      	push	{r7}
 800e2a4:	b085      	sub	sp, #20
 800e2a6:	af00      	add	r7, sp, #0
 800e2a8:	6078      	str	r0, [r7, #4]
 800e2aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	685b      	ldr	r3, [r3, #4]
 800e2b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e2b2:	683b      	ldr	r3, [r7, #0]
 800e2b4:	68fa      	ldr	r2, [r7, #12]
 800e2b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	689a      	ldr	r2, [r3, #8]
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	689b      	ldr	r3, [r3, #8]
 800e2c4:	683a      	ldr	r2, [r7, #0]
 800e2c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	683a      	ldr	r2, [r7, #0]
 800e2cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e2ce:	683b      	ldr	r3, [r7, #0]
 800e2d0:	687a      	ldr	r2, [r7, #4]
 800e2d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	1c5a      	adds	r2, r3, #1
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	601a      	str	r2, [r3, #0]
}
 800e2de:	bf00      	nop
 800e2e0:	3714      	adds	r7, #20
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e8:	4770      	bx	lr

0800e2ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e2ea:	b480      	push	{r7}
 800e2ec:	b085      	sub	sp, #20
 800e2ee:	af00      	add	r7, sp, #0
 800e2f0:	6078      	str	r0, [r7, #4]
 800e2f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e2f4:	683b      	ldr	r3, [r7, #0]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e2fa:	68bb      	ldr	r3, [r7, #8]
 800e2fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e300:	d103      	bne.n	800e30a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	691b      	ldr	r3, [r3, #16]
 800e306:	60fb      	str	r3, [r7, #12]
 800e308:	e00c      	b.n	800e324 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	3308      	adds	r3, #8
 800e30e:	60fb      	str	r3, [r7, #12]
 800e310:	e002      	b.n	800e318 <vListInsert+0x2e>
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	685b      	ldr	r3, [r3, #4]
 800e316:	60fb      	str	r3, [r7, #12]
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	685b      	ldr	r3, [r3, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	68ba      	ldr	r2, [r7, #8]
 800e320:	429a      	cmp	r2, r3
 800e322:	d2f6      	bcs.n	800e312 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	685a      	ldr	r2, [r3, #4]
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	685b      	ldr	r3, [r3, #4]
 800e330:	683a      	ldr	r2, [r7, #0]
 800e332:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e334:	683b      	ldr	r3, [r7, #0]
 800e336:	68fa      	ldr	r2, [r7, #12]
 800e338:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	683a      	ldr	r2, [r7, #0]
 800e33e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	687a      	ldr	r2, [r7, #4]
 800e344:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	1c5a      	adds	r2, r3, #1
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	601a      	str	r2, [r3, #0]
}
 800e350:	bf00      	nop
 800e352:	3714      	adds	r7, #20
 800e354:	46bd      	mov	sp, r7
 800e356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35a:	4770      	bx	lr

0800e35c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e35c:	b480      	push	{r7}
 800e35e:	b085      	sub	sp, #20
 800e360:	af00      	add	r7, sp, #0
 800e362:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	691b      	ldr	r3, [r3, #16]
 800e368:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	685b      	ldr	r3, [r3, #4]
 800e36e:	687a      	ldr	r2, [r7, #4]
 800e370:	6892      	ldr	r2, [r2, #8]
 800e372:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	689b      	ldr	r3, [r3, #8]
 800e378:	687a      	ldr	r2, [r7, #4]
 800e37a:	6852      	ldr	r2, [r2, #4]
 800e37c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	685b      	ldr	r3, [r3, #4]
 800e382:	687a      	ldr	r2, [r7, #4]
 800e384:	429a      	cmp	r2, r3
 800e386:	d103      	bne.n	800e390 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	689a      	ldr	r2, [r3, #8]
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2200      	movs	r2, #0
 800e394:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	1e5a      	subs	r2, r3, #1
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	681b      	ldr	r3, [r3, #0]
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3714      	adds	r7, #20
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ae:	4770      	bx	lr

0800e3b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b084      	sub	sp, #16
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
 800e3b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d10a      	bne.n	800e3da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e3c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3c8:	f383 8811 	msr	BASEPRI, r3
 800e3cc:	f3bf 8f6f 	isb	sy
 800e3d0:	f3bf 8f4f 	dsb	sy
 800e3d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e3d6:	bf00      	nop
 800e3d8:	e7fe      	b.n	800e3d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e3da:	f002 fdf3 	bl	8010fc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	681a      	ldr	r2, [r3, #0]
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e3e6:	68f9      	ldr	r1, [r7, #12]
 800e3e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e3ea:	fb01 f303 	mul.w	r3, r1, r3
 800e3ee:	441a      	add	r2, r3
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	681a      	ldr	r2, [r3, #0]
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	681a      	ldr	r2, [r3, #0]
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e40a:	3b01      	subs	r3, #1
 800e40c:	68f9      	ldr	r1, [r7, #12]
 800e40e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e410:	fb01 f303 	mul.w	r3, r1, r3
 800e414:	441a      	add	r2, r3
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	22ff      	movs	r2, #255	; 0xff
 800e41e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	22ff      	movs	r2, #255	; 0xff
 800e426:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e42a:	683b      	ldr	r3, [r7, #0]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d114      	bne.n	800e45a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	691b      	ldr	r3, [r3, #16]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d01a      	beq.n	800e46e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	3310      	adds	r3, #16
 800e43c:	4618      	mov	r0, r3
 800e43e:	f001 fd9b 	bl	800ff78 <xTaskRemoveFromEventList>
 800e442:	4603      	mov	r3, r0
 800e444:	2b00      	cmp	r3, #0
 800e446:	d012      	beq.n	800e46e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e448:	4b0c      	ldr	r3, [pc, #48]	; (800e47c <xQueueGenericReset+0xcc>)
 800e44a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e44e:	601a      	str	r2, [r3, #0]
 800e450:	f3bf 8f4f 	dsb	sy
 800e454:	f3bf 8f6f 	isb	sy
 800e458:	e009      	b.n	800e46e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	3310      	adds	r3, #16
 800e45e:	4618      	mov	r0, r3
 800e460:	f7ff fef2 	bl	800e248 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	3324      	adds	r3, #36	; 0x24
 800e468:	4618      	mov	r0, r3
 800e46a:	f7ff feed 	bl	800e248 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e46e:	f002 fdd9 	bl	8011024 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e472:	2301      	movs	r3, #1
}
 800e474:	4618      	mov	r0, r3
 800e476:	3710      	adds	r7, #16
 800e478:	46bd      	mov	sp, r7
 800e47a:	bd80      	pop	{r7, pc}
 800e47c:	e000ed04 	.word	0xe000ed04

0800e480 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e480:	b580      	push	{r7, lr}
 800e482:	b08e      	sub	sp, #56	; 0x38
 800e484:	af02      	add	r7, sp, #8
 800e486:	60f8      	str	r0, [r7, #12]
 800e488:	60b9      	str	r1, [r7, #8]
 800e48a:	607a      	str	r2, [r7, #4]
 800e48c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d10a      	bne.n	800e4aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800e494:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e498:	f383 8811 	msr	BASEPRI, r3
 800e49c:	f3bf 8f6f 	isb	sy
 800e4a0:	f3bf 8f4f 	dsb	sy
 800e4a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e4a6:	bf00      	nop
 800e4a8:	e7fe      	b.n	800e4a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e4aa:	683b      	ldr	r3, [r7, #0]
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d10a      	bne.n	800e4c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800e4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4b4:	f383 8811 	msr	BASEPRI, r3
 800e4b8:	f3bf 8f6f 	isb	sy
 800e4bc:	f3bf 8f4f 	dsb	sy
 800e4c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e4c2:	bf00      	nop
 800e4c4:	e7fe      	b.n	800e4c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d002      	beq.n	800e4d2 <xQueueGenericCreateStatic+0x52>
 800e4cc:	68bb      	ldr	r3, [r7, #8]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d001      	beq.n	800e4d6 <xQueueGenericCreateStatic+0x56>
 800e4d2:	2301      	movs	r3, #1
 800e4d4:	e000      	b.n	800e4d8 <xQueueGenericCreateStatic+0x58>
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d10a      	bne.n	800e4f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800e4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4e0:	f383 8811 	msr	BASEPRI, r3
 800e4e4:	f3bf 8f6f 	isb	sy
 800e4e8:	f3bf 8f4f 	dsb	sy
 800e4ec:	623b      	str	r3, [r7, #32]
}
 800e4ee:	bf00      	nop
 800e4f0:	e7fe      	b.n	800e4f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d102      	bne.n	800e4fe <xQueueGenericCreateStatic+0x7e>
 800e4f8:	68bb      	ldr	r3, [r7, #8]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d101      	bne.n	800e502 <xQueueGenericCreateStatic+0x82>
 800e4fe:	2301      	movs	r3, #1
 800e500:	e000      	b.n	800e504 <xQueueGenericCreateStatic+0x84>
 800e502:	2300      	movs	r3, #0
 800e504:	2b00      	cmp	r3, #0
 800e506:	d10a      	bne.n	800e51e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800e508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e50c:	f383 8811 	msr	BASEPRI, r3
 800e510:	f3bf 8f6f 	isb	sy
 800e514:	f3bf 8f4f 	dsb	sy
 800e518:	61fb      	str	r3, [r7, #28]
}
 800e51a:	bf00      	nop
 800e51c:	e7fe      	b.n	800e51c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e51e:	2350      	movs	r3, #80	; 0x50
 800e520:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e522:	697b      	ldr	r3, [r7, #20]
 800e524:	2b50      	cmp	r3, #80	; 0x50
 800e526:	d00a      	beq.n	800e53e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800e528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e52c:	f383 8811 	msr	BASEPRI, r3
 800e530:	f3bf 8f6f 	isb	sy
 800e534:	f3bf 8f4f 	dsb	sy
 800e538:	61bb      	str	r3, [r7, #24]
}
 800e53a:	bf00      	nop
 800e53c:	e7fe      	b.n	800e53c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e53e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e546:	2b00      	cmp	r3, #0
 800e548:	d00d      	beq.n	800e566 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e54a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e54c:	2201      	movs	r2, #1
 800e54e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e552:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e558:	9300      	str	r3, [sp, #0]
 800e55a:	4613      	mov	r3, r2
 800e55c:	687a      	ldr	r2, [r7, #4]
 800e55e:	68b9      	ldr	r1, [r7, #8]
 800e560:	68f8      	ldr	r0, [r7, #12]
 800e562:	f000 f83f 	bl	800e5e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e568:	4618      	mov	r0, r3
 800e56a:	3730      	adds	r7, #48	; 0x30
 800e56c:	46bd      	mov	sp, r7
 800e56e:	bd80      	pop	{r7, pc}

0800e570 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e570:	b580      	push	{r7, lr}
 800e572:	b08a      	sub	sp, #40	; 0x28
 800e574:	af02      	add	r7, sp, #8
 800e576:	60f8      	str	r0, [r7, #12]
 800e578:	60b9      	str	r1, [r7, #8]
 800e57a:	4613      	mov	r3, r2
 800e57c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d10a      	bne.n	800e59a <xQueueGenericCreate+0x2a>
	__asm volatile
 800e584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e588:	f383 8811 	msr	BASEPRI, r3
 800e58c:	f3bf 8f6f 	isb	sy
 800e590:	f3bf 8f4f 	dsb	sy
 800e594:	613b      	str	r3, [r7, #16]
}
 800e596:	bf00      	nop
 800e598:	e7fe      	b.n	800e598 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	68ba      	ldr	r2, [r7, #8]
 800e59e:	fb02 f303 	mul.w	r3, r2, r3
 800e5a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e5a4:	69fb      	ldr	r3, [r7, #28]
 800e5a6:	3350      	adds	r3, #80	; 0x50
 800e5a8:	4618      	mov	r0, r3
 800e5aa:	f002 fe2d 	bl	8011208 <pvPortMalloc>
 800e5ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e5b0:	69bb      	ldr	r3, [r7, #24]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d011      	beq.n	800e5da <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e5b6:	69bb      	ldr	r3, [r7, #24]
 800e5b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e5ba:	697b      	ldr	r3, [r7, #20]
 800e5bc:	3350      	adds	r3, #80	; 0x50
 800e5be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e5c0:	69bb      	ldr	r3, [r7, #24]
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e5c8:	79fa      	ldrb	r2, [r7, #7]
 800e5ca:	69bb      	ldr	r3, [r7, #24]
 800e5cc:	9300      	str	r3, [sp, #0]
 800e5ce:	4613      	mov	r3, r2
 800e5d0:	697a      	ldr	r2, [r7, #20]
 800e5d2:	68b9      	ldr	r1, [r7, #8]
 800e5d4:	68f8      	ldr	r0, [r7, #12]
 800e5d6:	f000 f805 	bl	800e5e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e5da:	69bb      	ldr	r3, [r7, #24]
	}
 800e5dc:	4618      	mov	r0, r3
 800e5de:	3720      	adds	r7, #32
 800e5e0:	46bd      	mov	sp, r7
 800e5e2:	bd80      	pop	{r7, pc}

0800e5e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b084      	sub	sp, #16
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	60f8      	str	r0, [r7, #12]
 800e5ec:	60b9      	str	r1, [r7, #8]
 800e5ee:	607a      	str	r2, [r7, #4]
 800e5f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d103      	bne.n	800e600 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e5f8:	69bb      	ldr	r3, [r7, #24]
 800e5fa:	69ba      	ldr	r2, [r7, #24]
 800e5fc:	601a      	str	r2, [r3, #0]
 800e5fe:	e002      	b.n	800e606 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e600:	69bb      	ldr	r3, [r7, #24]
 800e602:	687a      	ldr	r2, [r7, #4]
 800e604:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e606:	69bb      	ldr	r3, [r7, #24]
 800e608:	68fa      	ldr	r2, [r7, #12]
 800e60a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e60c:	69bb      	ldr	r3, [r7, #24]
 800e60e:	68ba      	ldr	r2, [r7, #8]
 800e610:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e612:	2101      	movs	r1, #1
 800e614:	69b8      	ldr	r0, [r7, #24]
 800e616:	f7ff fecb 	bl	800e3b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e61a:	69bb      	ldr	r3, [r7, #24]
 800e61c:	78fa      	ldrb	r2, [r7, #3]
 800e61e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e622:	bf00      	nop
 800e624:	3710      	adds	r7, #16
 800e626:	46bd      	mov	sp, r7
 800e628:	bd80      	pop	{r7, pc}

0800e62a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800e62a:	b580      	push	{r7, lr}
 800e62c:	b082      	sub	sp, #8
 800e62e:	af00      	add	r7, sp, #0
 800e630:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	2b00      	cmp	r3, #0
 800e636:	d00e      	beq.n	800e656 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	2200      	movs	r2, #0
 800e63c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	2200      	movs	r2, #0
 800e642:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2200      	movs	r2, #0
 800e648:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e64a:	2300      	movs	r3, #0
 800e64c:	2200      	movs	r2, #0
 800e64e:	2100      	movs	r1, #0
 800e650:	6878      	ldr	r0, [r7, #4]
 800e652:	f000 f90b 	bl	800e86c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e656:	bf00      	nop
 800e658:	3708      	adds	r7, #8
 800e65a:	46bd      	mov	sp, r7
 800e65c:	bd80      	pop	{r7, pc}

0800e65e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800e65e:	b580      	push	{r7, lr}
 800e660:	b086      	sub	sp, #24
 800e662:	af00      	add	r7, sp, #0
 800e664:	4603      	mov	r3, r0
 800e666:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e668:	2301      	movs	r3, #1
 800e66a:	617b      	str	r3, [r7, #20]
 800e66c:	2300      	movs	r3, #0
 800e66e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800e670:	79fb      	ldrb	r3, [r7, #7]
 800e672:	461a      	mov	r2, r3
 800e674:	6939      	ldr	r1, [r7, #16]
 800e676:	6978      	ldr	r0, [r7, #20]
 800e678:	f7ff ff7a 	bl	800e570 <xQueueGenericCreate>
 800e67c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e67e:	68f8      	ldr	r0, [r7, #12]
 800e680:	f7ff ffd3 	bl	800e62a <prvInitialiseMutex>

		return xNewQueue;
 800e684:	68fb      	ldr	r3, [r7, #12]
	}
 800e686:	4618      	mov	r0, r3
 800e688:	3718      	adds	r7, #24
 800e68a:	46bd      	mov	sp, r7
 800e68c:	bd80      	pop	{r7, pc}

0800e68e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800e68e:	b580      	push	{r7, lr}
 800e690:	b088      	sub	sp, #32
 800e692:	af02      	add	r7, sp, #8
 800e694:	4603      	mov	r3, r0
 800e696:	6039      	str	r1, [r7, #0]
 800e698:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e69a:	2301      	movs	r3, #1
 800e69c:	617b      	str	r3, [r7, #20]
 800e69e:	2300      	movs	r3, #0
 800e6a0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800e6a2:	79fb      	ldrb	r3, [r7, #7]
 800e6a4:	9300      	str	r3, [sp, #0]
 800e6a6:	683b      	ldr	r3, [r7, #0]
 800e6a8:	2200      	movs	r2, #0
 800e6aa:	6939      	ldr	r1, [r7, #16]
 800e6ac:	6978      	ldr	r0, [r7, #20]
 800e6ae:	f7ff fee7 	bl	800e480 <xQueueGenericCreateStatic>
 800e6b2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e6b4:	68f8      	ldr	r0, [r7, #12]
 800e6b6:	f7ff ffb8 	bl	800e62a <prvInitialiseMutex>

		return xNewQueue;
 800e6ba:	68fb      	ldr	r3, [r7, #12]
	}
 800e6bc:	4618      	mov	r0, r3
 800e6be:	3718      	adds	r7, #24
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	bd80      	pop	{r7, pc}

0800e6c4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800e6c4:	b590      	push	{r4, r7, lr}
 800e6c6:	b087      	sub	sp, #28
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e6d0:	693b      	ldr	r3, [r7, #16]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d10a      	bne.n	800e6ec <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800e6d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6da:	f383 8811 	msr	BASEPRI, r3
 800e6de:	f3bf 8f6f 	isb	sy
 800e6e2:	f3bf 8f4f 	dsb	sy
 800e6e6:	60fb      	str	r3, [r7, #12]
}
 800e6e8:	bf00      	nop
 800e6ea:	e7fe      	b.n	800e6ea <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e6ec:	693b      	ldr	r3, [r7, #16]
 800e6ee:	689c      	ldr	r4, [r3, #8]
 800e6f0:	f001 fe00 	bl	80102f4 <xTaskGetCurrentTaskHandle>
 800e6f4:	4603      	mov	r3, r0
 800e6f6:	429c      	cmp	r4, r3
 800e6f8:	d111      	bne.n	800e71e <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800e6fa:	693b      	ldr	r3, [r7, #16]
 800e6fc:	68db      	ldr	r3, [r3, #12]
 800e6fe:	1e5a      	subs	r2, r3, #1
 800e700:	693b      	ldr	r3, [r7, #16]
 800e702:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800e704:	693b      	ldr	r3, [r7, #16]
 800e706:	68db      	ldr	r3, [r3, #12]
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d105      	bne.n	800e718 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800e70c:	2300      	movs	r3, #0
 800e70e:	2200      	movs	r2, #0
 800e710:	2100      	movs	r1, #0
 800e712:	6938      	ldr	r0, [r7, #16]
 800e714:	f000 f8aa 	bl	800e86c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800e718:	2301      	movs	r3, #1
 800e71a:	617b      	str	r3, [r7, #20]
 800e71c:	e001      	b.n	800e722 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800e71e:	2300      	movs	r3, #0
 800e720:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800e722:	697b      	ldr	r3, [r7, #20]
	}
 800e724:	4618      	mov	r0, r3
 800e726:	371c      	adds	r7, #28
 800e728:	46bd      	mov	sp, r7
 800e72a:	bd90      	pop	{r4, r7, pc}

0800e72c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800e72c:	b590      	push	{r4, r7, lr}
 800e72e:	b087      	sub	sp, #28
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
 800e734:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e73a:	693b      	ldr	r3, [r7, #16]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d10a      	bne.n	800e756 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800e740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e744:	f383 8811 	msr	BASEPRI, r3
 800e748:	f3bf 8f6f 	isb	sy
 800e74c:	f3bf 8f4f 	dsb	sy
 800e750:	60fb      	str	r3, [r7, #12]
}
 800e752:	bf00      	nop
 800e754:	e7fe      	b.n	800e754 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e756:	693b      	ldr	r3, [r7, #16]
 800e758:	689c      	ldr	r4, [r3, #8]
 800e75a:	f001 fdcb 	bl	80102f4 <xTaskGetCurrentTaskHandle>
 800e75e:	4603      	mov	r3, r0
 800e760:	429c      	cmp	r4, r3
 800e762:	d107      	bne.n	800e774 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e764:	693b      	ldr	r3, [r7, #16]
 800e766:	68db      	ldr	r3, [r3, #12]
 800e768:	1c5a      	adds	r2, r3, #1
 800e76a:	693b      	ldr	r3, [r7, #16]
 800e76c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800e76e:	2301      	movs	r3, #1
 800e770:	617b      	str	r3, [r7, #20]
 800e772:	e00c      	b.n	800e78e <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800e774:	6839      	ldr	r1, [r7, #0]
 800e776:	6938      	ldr	r0, [r7, #16]
 800e778:	f000 fb7e 	bl	800ee78 <xQueueSemaphoreTake>
 800e77c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800e77e:	697b      	ldr	r3, [r7, #20]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d004      	beq.n	800e78e <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e784:	693b      	ldr	r3, [r7, #16]
 800e786:	68db      	ldr	r3, [r3, #12]
 800e788:	1c5a      	adds	r2, r3, #1
 800e78a:	693b      	ldr	r3, [r7, #16]
 800e78c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800e78e:	697b      	ldr	r3, [r7, #20]
	}
 800e790:	4618      	mov	r0, r3
 800e792:	371c      	adds	r7, #28
 800e794:	46bd      	mov	sp, r7
 800e796:	bd90      	pop	{r4, r7, pc}

0800e798 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b08a      	sub	sp, #40	; 0x28
 800e79c:	af02      	add	r7, sp, #8
 800e79e:	60f8      	str	r0, [r7, #12]
 800e7a0:	60b9      	str	r1, [r7, #8]
 800e7a2:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d10a      	bne.n	800e7c0 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800e7aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7ae:	f383 8811 	msr	BASEPRI, r3
 800e7b2:	f3bf 8f6f 	isb	sy
 800e7b6:	f3bf 8f4f 	dsb	sy
 800e7ba:	61bb      	str	r3, [r7, #24]
}
 800e7bc:	bf00      	nop
 800e7be:	e7fe      	b.n	800e7be <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e7c0:	68ba      	ldr	r2, [r7, #8]
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	429a      	cmp	r2, r3
 800e7c6:	d90a      	bls.n	800e7de <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800e7c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7cc:	f383 8811 	msr	BASEPRI, r3
 800e7d0:	f3bf 8f6f 	isb	sy
 800e7d4:	f3bf 8f4f 	dsb	sy
 800e7d8:	617b      	str	r3, [r7, #20]
}
 800e7da:	bf00      	nop
 800e7dc:	e7fe      	b.n	800e7dc <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e7de:	2302      	movs	r3, #2
 800e7e0:	9300      	str	r3, [sp, #0]
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	2200      	movs	r2, #0
 800e7e6:	2100      	movs	r1, #0
 800e7e8:	68f8      	ldr	r0, [r7, #12]
 800e7ea:	f7ff fe49 	bl	800e480 <xQueueGenericCreateStatic>
 800e7ee:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800e7f0:	69fb      	ldr	r3, [r7, #28]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d002      	beq.n	800e7fc <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e7f6:	69fb      	ldr	r3, [r7, #28]
 800e7f8:	68ba      	ldr	r2, [r7, #8]
 800e7fa:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e7fc:	69fb      	ldr	r3, [r7, #28]
	}
 800e7fe:	4618      	mov	r0, r3
 800e800:	3720      	adds	r7, #32
 800e802:	46bd      	mov	sp, r7
 800e804:	bd80      	pop	{r7, pc}

0800e806 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800e806:	b580      	push	{r7, lr}
 800e808:	b086      	sub	sp, #24
 800e80a:	af00      	add	r7, sp, #0
 800e80c:	6078      	str	r0, [r7, #4]
 800e80e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d10a      	bne.n	800e82c <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800e816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e81a:	f383 8811 	msr	BASEPRI, r3
 800e81e:	f3bf 8f6f 	isb	sy
 800e822:	f3bf 8f4f 	dsb	sy
 800e826:	613b      	str	r3, [r7, #16]
}
 800e828:	bf00      	nop
 800e82a:	e7fe      	b.n	800e82a <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800e82c:	683a      	ldr	r2, [r7, #0]
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	429a      	cmp	r2, r3
 800e832:	d90a      	bls.n	800e84a <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800e834:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e838:	f383 8811 	msr	BASEPRI, r3
 800e83c:	f3bf 8f6f 	isb	sy
 800e840:	f3bf 8f4f 	dsb	sy
 800e844:	60fb      	str	r3, [r7, #12]
}
 800e846:	bf00      	nop
 800e848:	e7fe      	b.n	800e848 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800e84a:	2202      	movs	r2, #2
 800e84c:	2100      	movs	r1, #0
 800e84e:	6878      	ldr	r0, [r7, #4]
 800e850:	f7ff fe8e 	bl	800e570 <xQueueGenericCreate>
 800e854:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800e856:	697b      	ldr	r3, [r7, #20]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d002      	beq.n	800e862 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800e85c:	697b      	ldr	r3, [r7, #20]
 800e85e:	683a      	ldr	r2, [r7, #0]
 800e860:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800e862:	697b      	ldr	r3, [r7, #20]
	}
 800e864:	4618      	mov	r0, r3
 800e866:	3718      	adds	r7, #24
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}

0800e86c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b08e      	sub	sp, #56	; 0x38
 800e870:	af00      	add	r7, sp, #0
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	607a      	str	r2, [r7, #4]
 800e878:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e87a:	2300      	movs	r3, #0
 800e87c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e884:	2b00      	cmp	r3, #0
 800e886:	d10a      	bne.n	800e89e <xQueueGenericSend+0x32>
	__asm volatile
 800e888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e88c:	f383 8811 	msr	BASEPRI, r3
 800e890:	f3bf 8f6f 	isb	sy
 800e894:	f3bf 8f4f 	dsb	sy
 800e898:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e89a:	bf00      	nop
 800e89c:	e7fe      	b.n	800e89c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e89e:	68bb      	ldr	r3, [r7, #8]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d103      	bne.n	800e8ac <xQueueGenericSend+0x40>
 800e8a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d101      	bne.n	800e8b0 <xQueueGenericSend+0x44>
 800e8ac:	2301      	movs	r3, #1
 800e8ae:	e000      	b.n	800e8b2 <xQueueGenericSend+0x46>
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d10a      	bne.n	800e8cc <xQueueGenericSend+0x60>
	__asm volatile
 800e8b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8ba:	f383 8811 	msr	BASEPRI, r3
 800e8be:	f3bf 8f6f 	isb	sy
 800e8c2:	f3bf 8f4f 	dsb	sy
 800e8c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e8c8:	bf00      	nop
 800e8ca:	e7fe      	b.n	800e8ca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	2b02      	cmp	r3, #2
 800e8d0:	d103      	bne.n	800e8da <xQueueGenericSend+0x6e>
 800e8d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e8d6:	2b01      	cmp	r3, #1
 800e8d8:	d101      	bne.n	800e8de <xQueueGenericSend+0x72>
 800e8da:	2301      	movs	r3, #1
 800e8dc:	e000      	b.n	800e8e0 <xQueueGenericSend+0x74>
 800e8de:	2300      	movs	r3, #0
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d10a      	bne.n	800e8fa <xQueueGenericSend+0x8e>
	__asm volatile
 800e8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8e8:	f383 8811 	msr	BASEPRI, r3
 800e8ec:	f3bf 8f6f 	isb	sy
 800e8f0:	f3bf 8f4f 	dsb	sy
 800e8f4:	623b      	str	r3, [r7, #32]
}
 800e8f6:	bf00      	nop
 800e8f8:	e7fe      	b.n	800e8f8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e8fa:	f001 fd0b 	bl	8010314 <xTaskGetSchedulerState>
 800e8fe:	4603      	mov	r3, r0
 800e900:	2b00      	cmp	r3, #0
 800e902:	d102      	bne.n	800e90a <xQueueGenericSend+0x9e>
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d101      	bne.n	800e90e <xQueueGenericSend+0xa2>
 800e90a:	2301      	movs	r3, #1
 800e90c:	e000      	b.n	800e910 <xQueueGenericSend+0xa4>
 800e90e:	2300      	movs	r3, #0
 800e910:	2b00      	cmp	r3, #0
 800e912:	d10a      	bne.n	800e92a <xQueueGenericSend+0xbe>
	__asm volatile
 800e914:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e918:	f383 8811 	msr	BASEPRI, r3
 800e91c:	f3bf 8f6f 	isb	sy
 800e920:	f3bf 8f4f 	dsb	sy
 800e924:	61fb      	str	r3, [r7, #28]
}
 800e926:	bf00      	nop
 800e928:	e7fe      	b.n	800e928 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e92a:	f002 fb4b 	bl	8010fc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e92e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e930:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e936:	429a      	cmp	r2, r3
 800e938:	d302      	bcc.n	800e940 <xQueueGenericSend+0xd4>
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	2b02      	cmp	r3, #2
 800e93e:	d129      	bne.n	800e994 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e940:	683a      	ldr	r2, [r7, #0]
 800e942:	68b9      	ldr	r1, [r7, #8]
 800e944:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e946:	f000 fc9a 	bl	800f27e <prvCopyDataToQueue>
 800e94a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e94c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e94e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e950:	2b00      	cmp	r3, #0
 800e952:	d010      	beq.n	800e976 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e956:	3324      	adds	r3, #36	; 0x24
 800e958:	4618      	mov	r0, r3
 800e95a:	f001 fb0d 	bl	800ff78 <xTaskRemoveFromEventList>
 800e95e:	4603      	mov	r3, r0
 800e960:	2b00      	cmp	r3, #0
 800e962:	d013      	beq.n	800e98c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e964:	4b3f      	ldr	r3, [pc, #252]	; (800ea64 <xQueueGenericSend+0x1f8>)
 800e966:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e96a:	601a      	str	r2, [r3, #0]
 800e96c:	f3bf 8f4f 	dsb	sy
 800e970:	f3bf 8f6f 	isb	sy
 800e974:	e00a      	b.n	800e98c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d007      	beq.n	800e98c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e97c:	4b39      	ldr	r3, [pc, #228]	; (800ea64 <xQueueGenericSend+0x1f8>)
 800e97e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e982:	601a      	str	r2, [r3, #0]
 800e984:	f3bf 8f4f 	dsb	sy
 800e988:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e98c:	f002 fb4a 	bl	8011024 <vPortExitCritical>
				return pdPASS;
 800e990:	2301      	movs	r3, #1
 800e992:	e063      	b.n	800ea5c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d103      	bne.n	800e9a2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e99a:	f002 fb43 	bl	8011024 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e99e:	2300      	movs	r3, #0
 800e9a0:	e05c      	b.n	800ea5c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e9a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d106      	bne.n	800e9b6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e9a8:	f107 0314 	add.w	r3, r7, #20
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	f001 fb47 	bl	8010040 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e9b2:	2301      	movs	r3, #1
 800e9b4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e9b6:	f002 fb35 	bl	8011024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e9ba:	f001 f8a7 	bl	800fb0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e9be:	f002 fb01 	bl	8010fc4 <vPortEnterCritical>
 800e9c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e9c8:	b25b      	sxtb	r3, r3
 800e9ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9ce:	d103      	bne.n	800e9d8 <xQueueGenericSend+0x16c>
 800e9d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e9d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e9de:	b25b      	sxtb	r3, r3
 800e9e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9e4:	d103      	bne.n	800e9ee <xQueueGenericSend+0x182>
 800e9e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e9ee:	f002 fb19 	bl	8011024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e9f2:	1d3a      	adds	r2, r7, #4
 800e9f4:	f107 0314 	add.w	r3, r7, #20
 800e9f8:	4611      	mov	r1, r2
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	f001 fb36 	bl	801006c <xTaskCheckForTimeOut>
 800ea00:	4603      	mov	r3, r0
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d124      	bne.n	800ea50 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ea06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea08:	f000 fd31 	bl	800f46e <prvIsQueueFull>
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d018      	beq.n	800ea44 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ea12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea14:	3310      	adds	r3, #16
 800ea16:	687a      	ldr	r2, [r7, #4]
 800ea18:	4611      	mov	r1, r2
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f001 fa5c 	bl	800fed8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ea20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea22:	f000 fcbc 	bl	800f39e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ea26:	f001 f87f 	bl	800fb28 <xTaskResumeAll>
 800ea2a:	4603      	mov	r3, r0
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	f47f af7c 	bne.w	800e92a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ea32:	4b0c      	ldr	r3, [pc, #48]	; (800ea64 <xQueueGenericSend+0x1f8>)
 800ea34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ea38:	601a      	str	r2, [r3, #0]
 800ea3a:	f3bf 8f4f 	dsb	sy
 800ea3e:	f3bf 8f6f 	isb	sy
 800ea42:	e772      	b.n	800e92a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ea44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea46:	f000 fcaa 	bl	800f39e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ea4a:	f001 f86d 	bl	800fb28 <xTaskResumeAll>
 800ea4e:	e76c      	b.n	800e92a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ea50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea52:	f000 fca4 	bl	800f39e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ea56:	f001 f867 	bl	800fb28 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ea5a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	3738      	adds	r7, #56	; 0x38
 800ea60:	46bd      	mov	sp, r7
 800ea62:	bd80      	pop	{r7, pc}
 800ea64:	e000ed04 	.word	0xe000ed04

0800ea68 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b090      	sub	sp, #64	; 0x40
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	60f8      	str	r0, [r7, #12]
 800ea70:	60b9      	str	r1, [r7, #8]
 800ea72:	607a      	str	r2, [r7, #4]
 800ea74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ea7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d10a      	bne.n	800ea96 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ea80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea84:	f383 8811 	msr	BASEPRI, r3
 800ea88:	f3bf 8f6f 	isb	sy
 800ea8c:	f3bf 8f4f 	dsb	sy
 800ea90:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ea92:	bf00      	nop
 800ea94:	e7fe      	b.n	800ea94 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ea96:	68bb      	ldr	r3, [r7, #8]
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d103      	bne.n	800eaa4 <xQueueGenericSendFromISR+0x3c>
 800ea9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d101      	bne.n	800eaa8 <xQueueGenericSendFromISR+0x40>
 800eaa4:	2301      	movs	r3, #1
 800eaa6:	e000      	b.n	800eaaa <xQueueGenericSendFromISR+0x42>
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d10a      	bne.n	800eac4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800eaae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eab2:	f383 8811 	msr	BASEPRI, r3
 800eab6:	f3bf 8f6f 	isb	sy
 800eaba:	f3bf 8f4f 	dsb	sy
 800eabe:	627b      	str	r3, [r7, #36]	; 0x24
}
 800eac0:	bf00      	nop
 800eac2:	e7fe      	b.n	800eac2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	2b02      	cmp	r3, #2
 800eac8:	d103      	bne.n	800ead2 <xQueueGenericSendFromISR+0x6a>
 800eaca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eacc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eace:	2b01      	cmp	r3, #1
 800ead0:	d101      	bne.n	800ead6 <xQueueGenericSendFromISR+0x6e>
 800ead2:	2301      	movs	r3, #1
 800ead4:	e000      	b.n	800ead8 <xQueueGenericSendFromISR+0x70>
 800ead6:	2300      	movs	r3, #0
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d10a      	bne.n	800eaf2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800eadc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eae0:	f383 8811 	msr	BASEPRI, r3
 800eae4:	f3bf 8f6f 	isb	sy
 800eae8:	f3bf 8f4f 	dsb	sy
 800eaec:	623b      	str	r3, [r7, #32]
}
 800eaee:	bf00      	nop
 800eaf0:	e7fe      	b.n	800eaf0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800eaf2:	f002 fb49 	bl	8011188 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800eaf6:	f3ef 8211 	mrs	r2, BASEPRI
 800eafa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eafe:	f383 8811 	msr	BASEPRI, r3
 800eb02:	f3bf 8f6f 	isb	sy
 800eb06:	f3bf 8f4f 	dsb	sy
 800eb0a:	61fa      	str	r2, [r7, #28]
 800eb0c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800eb0e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800eb10:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800eb12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800eb16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	d302      	bcc.n	800eb24 <xQueueGenericSendFromISR+0xbc>
 800eb1e:	683b      	ldr	r3, [r7, #0]
 800eb20:	2b02      	cmp	r3, #2
 800eb22:	d12f      	bne.n	800eb84 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800eb24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800eb2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800eb2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb32:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800eb34:	683a      	ldr	r2, [r7, #0]
 800eb36:	68b9      	ldr	r1, [r7, #8]
 800eb38:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800eb3a:	f000 fba0 	bl	800f27e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800eb3e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800eb42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb46:	d112      	bne.n	800eb6e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800eb48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d016      	beq.n	800eb7e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eb50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb52:	3324      	adds	r3, #36	; 0x24
 800eb54:	4618      	mov	r0, r3
 800eb56:	f001 fa0f 	bl	800ff78 <xTaskRemoveFromEventList>
 800eb5a:	4603      	mov	r3, r0
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d00e      	beq.n	800eb7e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d00b      	beq.n	800eb7e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	2201      	movs	r2, #1
 800eb6a:	601a      	str	r2, [r3, #0]
 800eb6c:	e007      	b.n	800eb7e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800eb6e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800eb72:	3301      	adds	r3, #1
 800eb74:	b2db      	uxtb	r3, r3
 800eb76:	b25a      	sxtb	r2, r3
 800eb78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800eb7e:	2301      	movs	r3, #1
 800eb80:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800eb82:	e001      	b.n	800eb88 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800eb84:	2300      	movs	r3, #0
 800eb86:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eb88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb8a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800eb8c:	697b      	ldr	r3, [r7, #20]
 800eb8e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800eb92:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800eb94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800eb96:	4618      	mov	r0, r3
 800eb98:	3740      	adds	r7, #64	; 0x40
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	bd80      	pop	{r7, pc}

0800eb9e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800eb9e:	b580      	push	{r7, lr}
 800eba0:	b08e      	sub	sp, #56	; 0x38
 800eba2:	af00      	add	r7, sp, #0
 800eba4:	6078      	str	r0, [r7, #4]
 800eba6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ebac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d10a      	bne.n	800ebc8 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800ebb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebb6:	f383 8811 	msr	BASEPRI, r3
 800ebba:	f3bf 8f6f 	isb	sy
 800ebbe:	f3bf 8f4f 	dsb	sy
 800ebc2:	623b      	str	r3, [r7, #32]
}
 800ebc4:	bf00      	nop
 800ebc6:	e7fe      	b.n	800ebc6 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ebc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d00a      	beq.n	800ebe6 <xQueueGiveFromISR+0x48>
	__asm volatile
 800ebd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebd4:	f383 8811 	msr	BASEPRI, r3
 800ebd8:	f3bf 8f6f 	isb	sy
 800ebdc:	f3bf 8f4f 	dsb	sy
 800ebe0:	61fb      	str	r3, [r7, #28]
}
 800ebe2:	bf00      	nop
 800ebe4:	e7fe      	b.n	800ebe4 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800ebe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d103      	bne.n	800ebf6 <xQueueGiveFromISR+0x58>
 800ebee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf0:	689b      	ldr	r3, [r3, #8]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d101      	bne.n	800ebfa <xQueueGiveFromISR+0x5c>
 800ebf6:	2301      	movs	r3, #1
 800ebf8:	e000      	b.n	800ebfc <xQueueGiveFromISR+0x5e>
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d10a      	bne.n	800ec16 <xQueueGiveFromISR+0x78>
	__asm volatile
 800ec00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec04:	f383 8811 	msr	BASEPRI, r3
 800ec08:	f3bf 8f6f 	isb	sy
 800ec0c:	f3bf 8f4f 	dsb	sy
 800ec10:	61bb      	str	r3, [r7, #24]
}
 800ec12:	bf00      	nop
 800ec14:	e7fe      	b.n	800ec14 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ec16:	f002 fab7 	bl	8011188 <vPortValidateInterruptPriority>
	__asm volatile
 800ec1a:	f3ef 8211 	mrs	r2, BASEPRI
 800ec1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec22:	f383 8811 	msr	BASEPRI, r3
 800ec26:	f3bf 8f6f 	isb	sy
 800ec2a:	f3bf 8f4f 	dsb	sy
 800ec2e:	617a      	str	r2, [r7, #20]
 800ec30:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ec32:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ec34:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ec36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec3a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ec3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ec40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ec42:	429a      	cmp	r2, r3
 800ec44:	d22b      	bcs.n	800ec9e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ec46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec48:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ec4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ec50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec52:	1c5a      	adds	r2, r3, #1
 800ec54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec56:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ec58:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ec5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec60:	d112      	bne.n	800ec88 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ec62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d016      	beq.n	800ec98 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ec6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec6c:	3324      	adds	r3, #36	; 0x24
 800ec6e:	4618      	mov	r0, r3
 800ec70:	f001 f982 	bl	800ff78 <xTaskRemoveFromEventList>
 800ec74:	4603      	mov	r3, r0
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d00e      	beq.n	800ec98 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ec7a:	683b      	ldr	r3, [r7, #0]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d00b      	beq.n	800ec98 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ec80:	683b      	ldr	r3, [r7, #0]
 800ec82:	2201      	movs	r2, #1
 800ec84:	601a      	str	r2, [r3, #0]
 800ec86:	e007      	b.n	800ec98 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ec88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ec8c:	3301      	adds	r3, #1
 800ec8e:	b2db      	uxtb	r3, r3
 800ec90:	b25a      	sxtb	r2, r3
 800ec92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ec98:	2301      	movs	r3, #1
 800ec9a:	637b      	str	r3, [r7, #52]	; 0x34
 800ec9c:	e001      	b.n	800eca2 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	637b      	str	r3, [r7, #52]	; 0x34
 800eca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eca4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	f383 8811 	msr	BASEPRI, r3
}
 800ecac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ecae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	3738      	adds	r7, #56	; 0x38
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	bd80      	pop	{r7, pc}

0800ecb8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b08c      	sub	sp, #48	; 0x30
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	60f8      	str	r0, [r7, #12]
 800ecc0:	60b9      	str	r1, [r7, #8]
 800ecc2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ecc4:	2300      	movs	r3, #0
 800ecc6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800eccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d10a      	bne.n	800ece8 <xQueueReceive+0x30>
	__asm volatile
 800ecd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecd6:	f383 8811 	msr	BASEPRI, r3
 800ecda:	f3bf 8f6f 	isb	sy
 800ecde:	f3bf 8f4f 	dsb	sy
 800ece2:	623b      	str	r3, [r7, #32]
}
 800ece4:	bf00      	nop
 800ece6:	e7fe      	b.n	800ece6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ece8:	68bb      	ldr	r3, [r7, #8]
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d103      	bne.n	800ecf6 <xQueueReceive+0x3e>
 800ecee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d101      	bne.n	800ecfa <xQueueReceive+0x42>
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	e000      	b.n	800ecfc <xQueueReceive+0x44>
 800ecfa:	2300      	movs	r3, #0
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d10a      	bne.n	800ed16 <xQueueReceive+0x5e>
	__asm volatile
 800ed00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed04:	f383 8811 	msr	BASEPRI, r3
 800ed08:	f3bf 8f6f 	isb	sy
 800ed0c:	f3bf 8f4f 	dsb	sy
 800ed10:	61fb      	str	r3, [r7, #28]
}
 800ed12:	bf00      	nop
 800ed14:	e7fe      	b.n	800ed14 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ed16:	f001 fafd 	bl	8010314 <xTaskGetSchedulerState>
 800ed1a:	4603      	mov	r3, r0
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d102      	bne.n	800ed26 <xQueueReceive+0x6e>
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d101      	bne.n	800ed2a <xQueueReceive+0x72>
 800ed26:	2301      	movs	r3, #1
 800ed28:	e000      	b.n	800ed2c <xQueueReceive+0x74>
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d10a      	bne.n	800ed46 <xQueueReceive+0x8e>
	__asm volatile
 800ed30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed34:	f383 8811 	msr	BASEPRI, r3
 800ed38:	f3bf 8f6f 	isb	sy
 800ed3c:	f3bf 8f4f 	dsb	sy
 800ed40:	61bb      	str	r3, [r7, #24]
}
 800ed42:	bf00      	nop
 800ed44:	e7fe      	b.n	800ed44 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ed46:	f002 f93d 	bl	8010fc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ed4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ed4e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ed50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d01f      	beq.n	800ed96 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ed56:	68b9      	ldr	r1, [r7, #8]
 800ed58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ed5a:	f000 fafa 	bl	800f352 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ed5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed60:	1e5a      	subs	r2, r3, #1
 800ed62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed64:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ed66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed68:	691b      	ldr	r3, [r3, #16]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d00f      	beq.n	800ed8e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ed6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed70:	3310      	adds	r3, #16
 800ed72:	4618      	mov	r0, r3
 800ed74:	f001 f900 	bl	800ff78 <xTaskRemoveFromEventList>
 800ed78:	4603      	mov	r3, r0
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d007      	beq.n	800ed8e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ed7e:	4b3d      	ldr	r3, [pc, #244]	; (800ee74 <xQueueReceive+0x1bc>)
 800ed80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed84:	601a      	str	r2, [r3, #0]
 800ed86:	f3bf 8f4f 	dsb	sy
 800ed8a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ed8e:	f002 f949 	bl	8011024 <vPortExitCritical>
				return pdPASS;
 800ed92:	2301      	movs	r3, #1
 800ed94:	e069      	b.n	800ee6a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d103      	bne.n	800eda4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ed9c:	f002 f942 	bl	8011024 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800eda0:	2300      	movs	r3, #0
 800eda2:	e062      	b.n	800ee6a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800eda4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d106      	bne.n	800edb8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800edaa:	f107 0310 	add.w	r3, r7, #16
 800edae:	4618      	mov	r0, r3
 800edb0:	f001 f946 	bl	8010040 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800edb4:	2301      	movs	r3, #1
 800edb6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800edb8:	f002 f934 	bl	8011024 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800edbc:	f000 fea6 	bl	800fb0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800edc0:	f002 f900 	bl	8010fc4 <vPortEnterCritical>
 800edc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edc6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800edca:	b25b      	sxtb	r3, r3
 800edcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edd0:	d103      	bne.n	800edda <xQueueReceive+0x122>
 800edd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edd4:	2200      	movs	r2, #0
 800edd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800edda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eddc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ede0:	b25b      	sxtb	r3, r3
 800ede2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ede6:	d103      	bne.n	800edf0 <xQueueReceive+0x138>
 800ede8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800edea:	2200      	movs	r2, #0
 800edec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800edf0:	f002 f918 	bl	8011024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800edf4:	1d3a      	adds	r2, r7, #4
 800edf6:	f107 0310 	add.w	r3, r7, #16
 800edfa:	4611      	mov	r1, r2
 800edfc:	4618      	mov	r0, r3
 800edfe:	f001 f935 	bl	801006c <xTaskCheckForTimeOut>
 800ee02:	4603      	mov	r3, r0
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d123      	bne.n	800ee50 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ee08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ee0a:	f000 fb1a 	bl	800f442 <prvIsQueueEmpty>
 800ee0e:	4603      	mov	r3, r0
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d017      	beq.n	800ee44 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ee14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ee16:	3324      	adds	r3, #36	; 0x24
 800ee18:	687a      	ldr	r2, [r7, #4]
 800ee1a:	4611      	mov	r1, r2
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f001 f85b 	bl	800fed8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ee22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ee24:	f000 fabb 	bl	800f39e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ee28:	f000 fe7e 	bl	800fb28 <xTaskResumeAll>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d189      	bne.n	800ed46 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ee32:	4b10      	ldr	r3, [pc, #64]	; (800ee74 <xQueueReceive+0x1bc>)
 800ee34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee38:	601a      	str	r2, [r3, #0]
 800ee3a:	f3bf 8f4f 	dsb	sy
 800ee3e:	f3bf 8f6f 	isb	sy
 800ee42:	e780      	b.n	800ed46 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ee44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ee46:	f000 faaa 	bl	800f39e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ee4a:	f000 fe6d 	bl	800fb28 <xTaskResumeAll>
 800ee4e:	e77a      	b.n	800ed46 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ee50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ee52:	f000 faa4 	bl	800f39e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ee56:	f000 fe67 	bl	800fb28 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ee5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ee5c:	f000 faf1 	bl	800f442 <prvIsQueueEmpty>
 800ee60:	4603      	mov	r3, r0
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	f43f af6f 	beq.w	800ed46 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ee68:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	3730      	adds	r7, #48	; 0x30
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	bd80      	pop	{r7, pc}
 800ee72:	bf00      	nop
 800ee74:	e000ed04 	.word	0xe000ed04

0800ee78 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b08e      	sub	sp, #56	; 0x38
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
 800ee80:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ee82:	2300      	movs	r3, #0
 800ee84:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ee8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d10a      	bne.n	800eeaa <xQueueSemaphoreTake+0x32>
	__asm volatile
 800ee94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee98:	f383 8811 	msr	BASEPRI, r3
 800ee9c:	f3bf 8f6f 	isb	sy
 800eea0:	f3bf 8f4f 	dsb	sy
 800eea4:	623b      	str	r3, [r7, #32]
}
 800eea6:	bf00      	nop
 800eea8:	e7fe      	b.n	800eea8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800eeaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d00a      	beq.n	800eec8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800eeb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeb6:	f383 8811 	msr	BASEPRI, r3
 800eeba:	f3bf 8f6f 	isb	sy
 800eebe:	f3bf 8f4f 	dsb	sy
 800eec2:	61fb      	str	r3, [r7, #28]
}
 800eec4:	bf00      	nop
 800eec6:	e7fe      	b.n	800eec6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800eec8:	f001 fa24 	bl	8010314 <xTaskGetSchedulerState>
 800eecc:	4603      	mov	r3, r0
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d102      	bne.n	800eed8 <xQueueSemaphoreTake+0x60>
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d101      	bne.n	800eedc <xQueueSemaphoreTake+0x64>
 800eed8:	2301      	movs	r3, #1
 800eeda:	e000      	b.n	800eede <xQueueSemaphoreTake+0x66>
 800eedc:	2300      	movs	r3, #0
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d10a      	bne.n	800eef8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800eee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eee6:	f383 8811 	msr	BASEPRI, r3
 800eeea:	f3bf 8f6f 	isb	sy
 800eeee:	f3bf 8f4f 	dsb	sy
 800eef2:	61bb      	str	r3, [r7, #24]
}
 800eef4:	bf00      	nop
 800eef6:	e7fe      	b.n	800eef6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800eef8:	f002 f864 	bl	8010fc4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800eefc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eefe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef00:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ef02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d024      	beq.n	800ef52 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ef08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef0a:	1e5a      	subs	r2, r3, #1
 800ef0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef0e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ef10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	2b00      	cmp	r3, #0
 800ef16:	d104      	bne.n	800ef22 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ef18:	f001 fb72 	bl	8010600 <pvTaskIncrementMutexHeldCount>
 800ef1c:	4602      	mov	r2, r0
 800ef1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef20:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ef22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef24:	691b      	ldr	r3, [r3, #16]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d00f      	beq.n	800ef4a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ef2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef2c:	3310      	adds	r3, #16
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f001 f822 	bl	800ff78 <xTaskRemoveFromEventList>
 800ef34:	4603      	mov	r3, r0
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d007      	beq.n	800ef4a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ef3a:	4b54      	ldr	r3, [pc, #336]	; (800f08c <xQueueSemaphoreTake+0x214>)
 800ef3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef40:	601a      	str	r2, [r3, #0]
 800ef42:	f3bf 8f4f 	dsb	sy
 800ef46:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ef4a:	f002 f86b 	bl	8011024 <vPortExitCritical>
				return pdPASS;
 800ef4e:	2301      	movs	r3, #1
 800ef50:	e097      	b.n	800f082 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ef52:	683b      	ldr	r3, [r7, #0]
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d111      	bne.n	800ef7c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ef58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d00a      	beq.n	800ef74 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800ef5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef62:	f383 8811 	msr	BASEPRI, r3
 800ef66:	f3bf 8f6f 	isb	sy
 800ef6a:	f3bf 8f4f 	dsb	sy
 800ef6e:	617b      	str	r3, [r7, #20]
}
 800ef70:	bf00      	nop
 800ef72:	e7fe      	b.n	800ef72 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ef74:	f002 f856 	bl	8011024 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ef78:	2300      	movs	r3, #0
 800ef7a:	e082      	b.n	800f082 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ef7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d106      	bne.n	800ef90 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ef82:	f107 030c 	add.w	r3, r7, #12
 800ef86:	4618      	mov	r0, r3
 800ef88:	f001 f85a 	bl	8010040 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ef8c:	2301      	movs	r3, #1
 800ef8e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ef90:	f002 f848 	bl	8011024 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ef94:	f000 fdba 	bl	800fb0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ef98:	f002 f814 	bl	8010fc4 <vPortEnterCritical>
 800ef9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800efa2:	b25b      	sxtb	r3, r3
 800efa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efa8:	d103      	bne.n	800efb2 <xQueueSemaphoreTake+0x13a>
 800efaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efac:	2200      	movs	r2, #0
 800efae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800efb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800efb8:	b25b      	sxtb	r3, r3
 800efba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efbe:	d103      	bne.n	800efc8 <xQueueSemaphoreTake+0x150>
 800efc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efc2:	2200      	movs	r2, #0
 800efc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800efc8:	f002 f82c 	bl	8011024 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800efcc:	463a      	mov	r2, r7
 800efce:	f107 030c 	add.w	r3, r7, #12
 800efd2:	4611      	mov	r1, r2
 800efd4:	4618      	mov	r0, r3
 800efd6:	f001 f849 	bl	801006c <xTaskCheckForTimeOut>
 800efda:	4603      	mov	r3, r0
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d132      	bne.n	800f046 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800efe0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800efe2:	f000 fa2e 	bl	800f442 <prvIsQueueEmpty>
 800efe6:	4603      	mov	r3, r0
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d026      	beq.n	800f03a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800efec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d109      	bne.n	800f008 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800eff4:	f001 ffe6 	bl	8010fc4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800eff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800effa:	689b      	ldr	r3, [r3, #8]
 800effc:	4618      	mov	r0, r3
 800effe:	f001 f9a7 	bl	8010350 <xTaskPriorityInherit>
 800f002:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800f004:	f002 f80e 	bl	8011024 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f00a:	3324      	adds	r3, #36	; 0x24
 800f00c:	683a      	ldr	r2, [r7, #0]
 800f00e:	4611      	mov	r1, r2
 800f010:	4618      	mov	r0, r3
 800f012:	f000 ff61 	bl	800fed8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f016:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f018:	f000 f9c1 	bl	800f39e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f01c:	f000 fd84 	bl	800fb28 <xTaskResumeAll>
 800f020:	4603      	mov	r3, r0
 800f022:	2b00      	cmp	r3, #0
 800f024:	f47f af68 	bne.w	800eef8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800f028:	4b18      	ldr	r3, [pc, #96]	; (800f08c <xQueueSemaphoreTake+0x214>)
 800f02a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f02e:	601a      	str	r2, [r3, #0]
 800f030:	f3bf 8f4f 	dsb	sy
 800f034:	f3bf 8f6f 	isb	sy
 800f038:	e75e      	b.n	800eef8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f03a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f03c:	f000 f9af 	bl	800f39e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f040:	f000 fd72 	bl	800fb28 <xTaskResumeAll>
 800f044:	e758      	b.n	800eef8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f046:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f048:	f000 f9a9 	bl	800f39e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f04c:	f000 fd6c 	bl	800fb28 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f050:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f052:	f000 f9f6 	bl	800f442 <prvIsQueueEmpty>
 800f056:	4603      	mov	r3, r0
 800f058:	2b00      	cmp	r3, #0
 800f05a:	f43f af4d 	beq.w	800eef8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f05e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f060:	2b00      	cmp	r3, #0
 800f062:	d00d      	beq.n	800f080 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800f064:	f001 ffae 	bl	8010fc4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f068:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f06a:	f000 f8f0 	bl	800f24e <prvGetDisinheritPriorityAfterTimeout>
 800f06e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f072:	689b      	ldr	r3, [r3, #8]
 800f074:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f076:	4618      	mov	r0, r3
 800f078:	f001 fa40 	bl	80104fc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f07c:	f001 ffd2 	bl	8011024 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f080:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f082:	4618      	mov	r0, r3
 800f084:	3738      	adds	r7, #56	; 0x38
 800f086:	46bd      	mov	sp, r7
 800f088:	bd80      	pop	{r7, pc}
 800f08a:	bf00      	nop
 800f08c:	e000ed04 	.word	0xe000ed04

0800f090 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b08e      	sub	sp, #56	; 0x38
 800f094:	af00      	add	r7, sp, #0
 800f096:	60f8      	str	r0, [r7, #12]
 800f098:	60b9      	str	r1, [r7, #8]
 800f09a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f0a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d10a      	bne.n	800f0bc <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800f0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0aa:	f383 8811 	msr	BASEPRI, r3
 800f0ae:	f3bf 8f6f 	isb	sy
 800f0b2:	f3bf 8f4f 	dsb	sy
 800f0b6:	623b      	str	r3, [r7, #32]
}
 800f0b8:	bf00      	nop
 800f0ba:	e7fe      	b.n	800f0ba <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f0bc:	68bb      	ldr	r3, [r7, #8]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d103      	bne.n	800f0ca <xQueueReceiveFromISR+0x3a>
 800f0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d101      	bne.n	800f0ce <xQueueReceiveFromISR+0x3e>
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	e000      	b.n	800f0d0 <xQueueReceiveFromISR+0x40>
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d10a      	bne.n	800f0ea <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800f0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0d8:	f383 8811 	msr	BASEPRI, r3
 800f0dc:	f3bf 8f6f 	isb	sy
 800f0e0:	f3bf 8f4f 	dsb	sy
 800f0e4:	61fb      	str	r3, [r7, #28]
}
 800f0e6:	bf00      	nop
 800f0e8:	e7fe      	b.n	800f0e8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f0ea:	f002 f84d 	bl	8011188 <vPortValidateInterruptPriority>
	__asm volatile
 800f0ee:	f3ef 8211 	mrs	r2, BASEPRI
 800f0f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0f6:	f383 8811 	msr	BASEPRI, r3
 800f0fa:	f3bf 8f6f 	isb	sy
 800f0fe:	f3bf 8f4f 	dsb	sy
 800f102:	61ba      	str	r2, [r7, #24]
 800f104:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f106:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f108:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f10c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f10e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f112:	2b00      	cmp	r3, #0
 800f114:	d02f      	beq.n	800f176 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f118:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f11c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f120:	68b9      	ldr	r1, [r7, #8]
 800f122:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f124:	f000 f915 	bl	800f352 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f12a:	1e5a      	subs	r2, r3, #1
 800f12c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f12e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f130:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f134:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f138:	d112      	bne.n	800f160 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f13a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f13c:	691b      	ldr	r3, [r3, #16]
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d016      	beq.n	800f170 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f144:	3310      	adds	r3, #16
 800f146:	4618      	mov	r0, r3
 800f148:	f000 ff16 	bl	800ff78 <xTaskRemoveFromEventList>
 800f14c:	4603      	mov	r3, r0
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d00e      	beq.n	800f170 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	2b00      	cmp	r3, #0
 800f156:	d00b      	beq.n	800f170 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	2201      	movs	r2, #1
 800f15c:	601a      	str	r2, [r3, #0]
 800f15e:	e007      	b.n	800f170 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f160:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f164:	3301      	adds	r3, #1
 800f166:	b2db      	uxtb	r3, r3
 800f168:	b25a      	sxtb	r2, r3
 800f16a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f16c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800f170:	2301      	movs	r3, #1
 800f172:	637b      	str	r3, [r7, #52]	; 0x34
 800f174:	e001      	b.n	800f17a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800f176:	2300      	movs	r3, #0
 800f178:	637b      	str	r3, [r7, #52]	; 0x34
 800f17a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f17c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f17e:	693b      	ldr	r3, [r7, #16]
 800f180:	f383 8811 	msr	BASEPRI, r3
}
 800f184:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f188:	4618      	mov	r0, r3
 800f18a:	3738      	adds	r7, #56	; 0x38
 800f18c:	46bd      	mov	sp, r7
 800f18e:	bd80      	pop	{r7, pc}

0800f190 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800f190:	b580      	push	{r7, lr}
 800f192:	b084      	sub	sp, #16
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d10a      	bne.n	800f1b4 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 800f19e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1a2:	f383 8811 	msr	BASEPRI, r3
 800f1a6:	f3bf 8f6f 	isb	sy
 800f1aa:	f3bf 8f4f 	dsb	sy
 800f1ae:	60bb      	str	r3, [r7, #8]
}
 800f1b0:	bf00      	nop
 800f1b2:	e7fe      	b.n	800f1b2 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800f1b4:	f001 ff06 	bl	8010fc4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1bc:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800f1be:	f001 ff31 	bl	8011024 <vPortExitCritical>

	return uxReturn;
 800f1c2:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800f1c4:	4618      	mov	r0, r3
 800f1c6:	3710      	adds	r7, #16
 800f1c8:	46bd      	mov	sp, r7
 800f1ca:	bd80      	pop	{r7, pc}

0800f1cc <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800f1cc:	b480      	push	{r7}
 800f1ce:	b087      	sub	sp, #28
 800f1d0:	af00      	add	r7, sp, #0
 800f1d2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d10a      	bne.n	800f1f4 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 800f1de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1e2:	f383 8811 	msr	BASEPRI, r3
 800f1e6:	f3bf 8f6f 	isb	sy
 800f1ea:	f3bf 8f4f 	dsb	sy
 800f1ee:	60fb      	str	r3, [r7, #12]
}
 800f1f0:	bf00      	nop
 800f1f2:	e7fe      	b.n	800f1f2 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800f1f4:	697b      	ldr	r3, [r7, #20]
 800f1f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1f8:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800f1fa:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800f1fc:	4618      	mov	r0, r3
 800f1fe:	371c      	adds	r7, #28
 800f200:	46bd      	mov	sp, r7
 800f202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f206:	4770      	bx	lr

0800f208 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b084      	sub	sp, #16
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	2b00      	cmp	r3, #0
 800f218:	d10a      	bne.n	800f230 <vQueueDelete+0x28>
	__asm volatile
 800f21a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f21e:	f383 8811 	msr	BASEPRI, r3
 800f222:	f3bf 8f6f 	isb	sy
 800f226:	f3bf 8f4f 	dsb	sy
 800f22a:	60bb      	str	r3, [r7, #8]
}
 800f22c:	bf00      	nop
 800f22e:	e7fe      	b.n	800f22e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800f230:	68f8      	ldr	r0, [r7, #12]
 800f232:	f000 f95f 	bl	800f4f4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d102      	bne.n	800f246 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800f240:	68f8      	ldr	r0, [r7, #12]
 800f242:	f002 f8ad 	bl	80113a0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800f246:	bf00      	nop
 800f248:	3710      	adds	r7, #16
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}

0800f24e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f24e:	b480      	push	{r7}
 800f250:	b085      	sub	sp, #20
 800f252:	af00      	add	r7, sp, #0
 800f254:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d006      	beq.n	800f26c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800f268:	60fb      	str	r3, [r7, #12]
 800f26a:	e001      	b.n	800f270 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f26c:	2300      	movs	r3, #0
 800f26e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f270:	68fb      	ldr	r3, [r7, #12]
	}
 800f272:	4618      	mov	r0, r3
 800f274:	3714      	adds	r7, #20
 800f276:	46bd      	mov	sp, r7
 800f278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27c:	4770      	bx	lr

0800f27e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f27e:	b580      	push	{r7, lr}
 800f280:	b086      	sub	sp, #24
 800f282:	af00      	add	r7, sp, #0
 800f284:	60f8      	str	r0, [r7, #12]
 800f286:	60b9      	str	r1, [r7, #8]
 800f288:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f28a:	2300      	movs	r3, #0
 800f28c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f292:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f294:	68fb      	ldr	r3, [r7, #12]
 800f296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d10d      	bne.n	800f2b8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d14d      	bne.n	800f340 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	689b      	ldr	r3, [r3, #8]
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	f001 f8b9 	bl	8010420 <xTaskPriorityDisinherit>
 800f2ae:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	609a      	str	r2, [r3, #8]
 800f2b6:	e043      	b.n	800f340 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d119      	bne.n	800f2f2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	6858      	ldr	r0, [r3, #4]
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f2c6:	461a      	mov	r2, r3
 800f2c8:	68b9      	ldr	r1, [r7, #8]
 800f2ca:	f011 f813 	bl	80202f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	685a      	ldr	r2, [r3, #4]
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f2d6:	441a      	add	r2, r3
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f2dc:	68fb      	ldr	r3, [r7, #12]
 800f2de:	685a      	ldr	r2, [r3, #4]
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	689b      	ldr	r3, [r3, #8]
 800f2e4:	429a      	cmp	r2, r3
 800f2e6:	d32b      	bcc.n	800f340 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	681a      	ldr	r2, [r3, #0]
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	605a      	str	r2, [r3, #4]
 800f2f0:	e026      	b.n	800f340 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	68d8      	ldr	r0, [r3, #12]
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f2fa:	461a      	mov	r2, r3
 800f2fc:	68b9      	ldr	r1, [r7, #8]
 800f2fe:	f010 fff9 	bl	80202f4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	68da      	ldr	r2, [r3, #12]
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f30a:	425b      	negs	r3, r3
 800f30c:	441a      	add	r2, r3
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	68da      	ldr	r2, [r3, #12]
 800f316:	68fb      	ldr	r3, [r7, #12]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	429a      	cmp	r2, r3
 800f31c:	d207      	bcs.n	800f32e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	689a      	ldr	r2, [r3, #8]
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f326:	425b      	negs	r3, r3
 800f328:	441a      	add	r2, r3
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	2b02      	cmp	r3, #2
 800f332:	d105      	bne.n	800f340 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f334:	693b      	ldr	r3, [r7, #16]
 800f336:	2b00      	cmp	r3, #0
 800f338:	d002      	beq.n	800f340 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f33a:	693b      	ldr	r3, [r7, #16]
 800f33c:	3b01      	subs	r3, #1
 800f33e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f340:	693b      	ldr	r3, [r7, #16]
 800f342:	1c5a      	adds	r2, r3, #1
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800f348:	697b      	ldr	r3, [r7, #20]
}
 800f34a:	4618      	mov	r0, r3
 800f34c:	3718      	adds	r7, #24
 800f34e:	46bd      	mov	sp, r7
 800f350:	bd80      	pop	{r7, pc}

0800f352 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f352:	b580      	push	{r7, lr}
 800f354:	b082      	sub	sp, #8
 800f356:	af00      	add	r7, sp, #0
 800f358:	6078      	str	r0, [r7, #4]
 800f35a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f360:	2b00      	cmp	r3, #0
 800f362:	d018      	beq.n	800f396 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	68da      	ldr	r2, [r3, #12]
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f36c:	441a      	add	r2, r3
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	68da      	ldr	r2, [r3, #12]
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	689b      	ldr	r3, [r3, #8]
 800f37a:	429a      	cmp	r2, r3
 800f37c:	d303      	bcc.n	800f386 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681a      	ldr	r2, [r3, #0]
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	68d9      	ldr	r1, [r3, #12]
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f38e:	461a      	mov	r2, r3
 800f390:	6838      	ldr	r0, [r7, #0]
 800f392:	f010 ffaf 	bl	80202f4 <memcpy>
	}
}
 800f396:	bf00      	nop
 800f398:	3708      	adds	r7, #8
 800f39a:	46bd      	mov	sp, r7
 800f39c:	bd80      	pop	{r7, pc}

0800f39e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f39e:	b580      	push	{r7, lr}
 800f3a0:	b084      	sub	sp, #16
 800f3a2:	af00      	add	r7, sp, #0
 800f3a4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f3a6:	f001 fe0d 	bl	8010fc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f3b0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f3b2:	e011      	b.n	800f3d8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d012      	beq.n	800f3e2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	3324      	adds	r3, #36	; 0x24
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	f000 fdd9 	bl	800ff78 <xTaskRemoveFromEventList>
 800f3c6:	4603      	mov	r3, r0
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d001      	beq.n	800f3d0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f3cc:	f000 feb0 	bl	8010130 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f3d0:	7bfb      	ldrb	r3, [r7, #15]
 800f3d2:	3b01      	subs	r3, #1
 800f3d4:	b2db      	uxtb	r3, r3
 800f3d6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f3d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	dce9      	bgt.n	800f3b4 <prvUnlockQueue+0x16>
 800f3e0:	e000      	b.n	800f3e4 <prvUnlockQueue+0x46>
					break;
 800f3e2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	22ff      	movs	r2, #255	; 0xff
 800f3e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800f3ec:	f001 fe1a 	bl	8011024 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f3f0:	f001 fde8 	bl	8010fc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f3fa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f3fc:	e011      	b.n	800f422 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	691b      	ldr	r3, [r3, #16]
 800f402:	2b00      	cmp	r3, #0
 800f404:	d012      	beq.n	800f42c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	3310      	adds	r3, #16
 800f40a:	4618      	mov	r0, r3
 800f40c:	f000 fdb4 	bl	800ff78 <xTaskRemoveFromEventList>
 800f410:	4603      	mov	r3, r0
 800f412:	2b00      	cmp	r3, #0
 800f414:	d001      	beq.n	800f41a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f416:	f000 fe8b 	bl	8010130 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f41a:	7bbb      	ldrb	r3, [r7, #14]
 800f41c:	3b01      	subs	r3, #1
 800f41e:	b2db      	uxtb	r3, r3
 800f420:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f422:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f426:	2b00      	cmp	r3, #0
 800f428:	dce9      	bgt.n	800f3fe <prvUnlockQueue+0x60>
 800f42a:	e000      	b.n	800f42e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f42c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	22ff      	movs	r2, #255	; 0xff
 800f432:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800f436:	f001 fdf5 	bl	8011024 <vPortExitCritical>
}
 800f43a:	bf00      	nop
 800f43c:	3710      	adds	r7, #16
 800f43e:	46bd      	mov	sp, r7
 800f440:	bd80      	pop	{r7, pc}

0800f442 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f442:	b580      	push	{r7, lr}
 800f444:	b084      	sub	sp, #16
 800f446:	af00      	add	r7, sp, #0
 800f448:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f44a:	f001 fdbb 	bl	8010fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f452:	2b00      	cmp	r3, #0
 800f454:	d102      	bne.n	800f45c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f456:	2301      	movs	r3, #1
 800f458:	60fb      	str	r3, [r7, #12]
 800f45a:	e001      	b.n	800f460 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f45c:	2300      	movs	r3, #0
 800f45e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f460:	f001 fde0 	bl	8011024 <vPortExitCritical>

	return xReturn;
 800f464:	68fb      	ldr	r3, [r7, #12]
}
 800f466:	4618      	mov	r0, r3
 800f468:	3710      	adds	r7, #16
 800f46a:	46bd      	mov	sp, r7
 800f46c:	bd80      	pop	{r7, pc}

0800f46e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f46e:	b580      	push	{r7, lr}
 800f470:	b084      	sub	sp, #16
 800f472:	af00      	add	r7, sp, #0
 800f474:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f476:	f001 fda5 	bl	8010fc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f482:	429a      	cmp	r2, r3
 800f484:	d102      	bne.n	800f48c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f486:	2301      	movs	r3, #1
 800f488:	60fb      	str	r3, [r7, #12]
 800f48a:	e001      	b.n	800f490 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f48c:	2300      	movs	r3, #0
 800f48e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f490:	f001 fdc8 	bl	8011024 <vPortExitCritical>

	return xReturn;
 800f494:	68fb      	ldr	r3, [r7, #12]
}
 800f496:	4618      	mov	r0, r3
 800f498:	3710      	adds	r7, #16
 800f49a:	46bd      	mov	sp, r7
 800f49c:	bd80      	pop	{r7, pc}
	...

0800f4a0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f4a0:	b480      	push	{r7}
 800f4a2:	b085      	sub	sp, #20
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]
 800f4a8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	60fb      	str	r3, [r7, #12]
 800f4ae:	e014      	b.n	800f4da <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f4b0:	4a0f      	ldr	r2, [pc, #60]	; (800f4f0 <vQueueAddToRegistry+0x50>)
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d10b      	bne.n	800f4d4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f4bc:	490c      	ldr	r1, [pc, #48]	; (800f4f0 <vQueueAddToRegistry+0x50>)
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	683a      	ldr	r2, [r7, #0]
 800f4c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f4c6:	4a0a      	ldr	r2, [pc, #40]	; (800f4f0 <vQueueAddToRegistry+0x50>)
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	00db      	lsls	r3, r3, #3
 800f4cc:	4413      	add	r3, r2
 800f4ce:	687a      	ldr	r2, [r7, #4]
 800f4d0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f4d2:	e006      	b.n	800f4e2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	3301      	adds	r3, #1
 800f4d8:	60fb      	str	r3, [r7, #12]
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	2b07      	cmp	r3, #7
 800f4de:	d9e7      	bls.n	800f4b0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f4e0:	bf00      	nop
 800f4e2:	bf00      	nop
 800f4e4:	3714      	adds	r7, #20
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ec:	4770      	bx	lr
 800f4ee:	bf00      	nop
 800f4f0:	20026034 	.word	0x20026034

0800f4f4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800f4f4:	b480      	push	{r7}
 800f4f6:	b085      	sub	sp, #20
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	60fb      	str	r3, [r7, #12]
 800f500:	e016      	b.n	800f530 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800f502:	4a10      	ldr	r2, [pc, #64]	; (800f544 <vQueueUnregisterQueue+0x50>)
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	00db      	lsls	r3, r3, #3
 800f508:	4413      	add	r3, r2
 800f50a:	685b      	ldr	r3, [r3, #4]
 800f50c:	687a      	ldr	r2, [r7, #4]
 800f50e:	429a      	cmp	r2, r3
 800f510:	d10b      	bne.n	800f52a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800f512:	4a0c      	ldr	r2, [pc, #48]	; (800f544 <vQueueUnregisterQueue+0x50>)
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	2100      	movs	r1, #0
 800f518:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800f51c:	4a09      	ldr	r2, [pc, #36]	; (800f544 <vQueueUnregisterQueue+0x50>)
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	00db      	lsls	r3, r3, #3
 800f522:	4413      	add	r3, r2
 800f524:	2200      	movs	r2, #0
 800f526:	605a      	str	r2, [r3, #4]
				break;
 800f528:	e006      	b.n	800f538 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	3301      	adds	r3, #1
 800f52e:	60fb      	str	r3, [r7, #12]
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	2b07      	cmp	r3, #7
 800f534:	d9e5      	bls.n	800f502 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800f536:	bf00      	nop
 800f538:	bf00      	nop
 800f53a:	3714      	adds	r7, #20
 800f53c:	46bd      	mov	sp, r7
 800f53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f542:	4770      	bx	lr
 800f544:	20026034 	.word	0x20026034

0800f548 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b086      	sub	sp, #24
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	60f8      	str	r0, [r7, #12]
 800f550:	60b9      	str	r1, [r7, #8]
 800f552:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f558:	f001 fd34 	bl	8010fc4 <vPortEnterCritical>
 800f55c:	697b      	ldr	r3, [r7, #20]
 800f55e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f562:	b25b      	sxtb	r3, r3
 800f564:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f568:	d103      	bne.n	800f572 <vQueueWaitForMessageRestricted+0x2a>
 800f56a:	697b      	ldr	r3, [r7, #20]
 800f56c:	2200      	movs	r2, #0
 800f56e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f572:	697b      	ldr	r3, [r7, #20]
 800f574:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f578:	b25b      	sxtb	r3, r3
 800f57a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f57e:	d103      	bne.n	800f588 <vQueueWaitForMessageRestricted+0x40>
 800f580:	697b      	ldr	r3, [r7, #20]
 800f582:	2200      	movs	r2, #0
 800f584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f588:	f001 fd4c 	bl	8011024 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f58c:	697b      	ldr	r3, [r7, #20]
 800f58e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f590:	2b00      	cmp	r3, #0
 800f592:	d106      	bne.n	800f5a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f594:	697b      	ldr	r3, [r7, #20]
 800f596:	3324      	adds	r3, #36	; 0x24
 800f598:	687a      	ldr	r2, [r7, #4]
 800f59a:	68b9      	ldr	r1, [r7, #8]
 800f59c:	4618      	mov	r0, r3
 800f59e:	f000 fcbf 	bl	800ff20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f5a2:	6978      	ldr	r0, [r7, #20]
 800f5a4:	f7ff fefb 	bl	800f39e <prvUnlockQueue>
	}
 800f5a8:	bf00      	nop
 800f5aa:	3718      	adds	r7, #24
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	bd80      	pop	{r7, pc}

0800f5b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f5b0:	b580      	push	{r7, lr}
 800f5b2:	b08e      	sub	sp, #56	; 0x38
 800f5b4:	af04      	add	r7, sp, #16
 800f5b6:	60f8      	str	r0, [r7, #12]
 800f5b8:	60b9      	str	r1, [r7, #8]
 800f5ba:	607a      	str	r2, [r7, #4]
 800f5bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f5be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d10a      	bne.n	800f5da <xTaskCreateStatic+0x2a>
	__asm volatile
 800f5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5c8:	f383 8811 	msr	BASEPRI, r3
 800f5cc:	f3bf 8f6f 	isb	sy
 800f5d0:	f3bf 8f4f 	dsb	sy
 800f5d4:	623b      	str	r3, [r7, #32]
}
 800f5d6:	bf00      	nop
 800f5d8:	e7fe      	b.n	800f5d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f5da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d10a      	bne.n	800f5f6 <xTaskCreateStatic+0x46>
	__asm volatile
 800f5e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5e4:	f383 8811 	msr	BASEPRI, r3
 800f5e8:	f3bf 8f6f 	isb	sy
 800f5ec:	f3bf 8f4f 	dsb	sy
 800f5f0:	61fb      	str	r3, [r7, #28]
}
 800f5f2:	bf00      	nop
 800f5f4:	e7fe      	b.n	800f5f4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f5f6:	235c      	movs	r3, #92	; 0x5c
 800f5f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f5fa:	693b      	ldr	r3, [r7, #16]
 800f5fc:	2b5c      	cmp	r3, #92	; 0x5c
 800f5fe:	d00a      	beq.n	800f616 <xTaskCreateStatic+0x66>
	__asm volatile
 800f600:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f604:	f383 8811 	msr	BASEPRI, r3
 800f608:	f3bf 8f6f 	isb	sy
 800f60c:	f3bf 8f4f 	dsb	sy
 800f610:	61bb      	str	r3, [r7, #24]
}
 800f612:	bf00      	nop
 800f614:	e7fe      	b.n	800f614 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f616:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d01e      	beq.n	800f65c <xTaskCreateStatic+0xac>
 800f61e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f620:	2b00      	cmp	r3, #0
 800f622:	d01b      	beq.n	800f65c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f626:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f62a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f62c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f62e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f630:	2202      	movs	r2, #2
 800f632:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f636:	2300      	movs	r3, #0
 800f638:	9303      	str	r3, [sp, #12]
 800f63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f63c:	9302      	str	r3, [sp, #8]
 800f63e:	f107 0314 	add.w	r3, r7, #20
 800f642:	9301      	str	r3, [sp, #4]
 800f644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f646:	9300      	str	r3, [sp, #0]
 800f648:	683b      	ldr	r3, [r7, #0]
 800f64a:	687a      	ldr	r2, [r7, #4]
 800f64c:	68b9      	ldr	r1, [r7, #8]
 800f64e:	68f8      	ldr	r0, [r7, #12]
 800f650:	f000 f850 	bl	800f6f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f654:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f656:	f000 f8dd 	bl	800f814 <prvAddNewTaskToReadyList>
 800f65a:	e001      	b.n	800f660 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800f65c:	2300      	movs	r3, #0
 800f65e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f660:	697b      	ldr	r3, [r7, #20]
	}
 800f662:	4618      	mov	r0, r3
 800f664:	3728      	adds	r7, #40	; 0x28
 800f666:	46bd      	mov	sp, r7
 800f668:	bd80      	pop	{r7, pc}

0800f66a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f66a:	b580      	push	{r7, lr}
 800f66c:	b08c      	sub	sp, #48	; 0x30
 800f66e:	af04      	add	r7, sp, #16
 800f670:	60f8      	str	r0, [r7, #12]
 800f672:	60b9      	str	r1, [r7, #8]
 800f674:	603b      	str	r3, [r7, #0]
 800f676:	4613      	mov	r3, r2
 800f678:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f67a:	88fb      	ldrh	r3, [r7, #6]
 800f67c:	009b      	lsls	r3, r3, #2
 800f67e:	4618      	mov	r0, r3
 800f680:	f001 fdc2 	bl	8011208 <pvPortMalloc>
 800f684:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f686:	697b      	ldr	r3, [r7, #20]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d00e      	beq.n	800f6aa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f68c:	205c      	movs	r0, #92	; 0x5c
 800f68e:	f001 fdbb 	bl	8011208 <pvPortMalloc>
 800f692:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f694:	69fb      	ldr	r3, [r7, #28]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d003      	beq.n	800f6a2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f69a:	69fb      	ldr	r3, [r7, #28]
 800f69c:	697a      	ldr	r2, [r7, #20]
 800f69e:	631a      	str	r2, [r3, #48]	; 0x30
 800f6a0:	e005      	b.n	800f6ae <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f6a2:	6978      	ldr	r0, [r7, #20]
 800f6a4:	f001 fe7c 	bl	80113a0 <vPortFree>
 800f6a8:	e001      	b.n	800f6ae <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f6ae:	69fb      	ldr	r3, [r7, #28]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d017      	beq.n	800f6e4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f6b4:	69fb      	ldr	r3, [r7, #28]
 800f6b6:	2200      	movs	r2, #0
 800f6b8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f6bc:	88fa      	ldrh	r2, [r7, #6]
 800f6be:	2300      	movs	r3, #0
 800f6c0:	9303      	str	r3, [sp, #12]
 800f6c2:	69fb      	ldr	r3, [r7, #28]
 800f6c4:	9302      	str	r3, [sp, #8]
 800f6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6c8:	9301      	str	r3, [sp, #4]
 800f6ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6cc:	9300      	str	r3, [sp, #0]
 800f6ce:	683b      	ldr	r3, [r7, #0]
 800f6d0:	68b9      	ldr	r1, [r7, #8]
 800f6d2:	68f8      	ldr	r0, [r7, #12]
 800f6d4:	f000 f80e 	bl	800f6f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f6d8:	69f8      	ldr	r0, [r7, #28]
 800f6da:	f000 f89b 	bl	800f814 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f6de:	2301      	movs	r3, #1
 800f6e0:	61bb      	str	r3, [r7, #24]
 800f6e2:	e002      	b.n	800f6ea <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f6e4:	f04f 33ff 	mov.w	r3, #4294967295
 800f6e8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f6ea:	69bb      	ldr	r3, [r7, #24]
	}
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	3720      	adds	r7, #32
 800f6f0:	46bd      	mov	sp, r7
 800f6f2:	bd80      	pop	{r7, pc}

0800f6f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f6f4:	b580      	push	{r7, lr}
 800f6f6:	b088      	sub	sp, #32
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	60f8      	str	r0, [r7, #12]
 800f6fc:	60b9      	str	r1, [r7, #8]
 800f6fe:	607a      	str	r2, [r7, #4]
 800f700:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f704:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	009b      	lsls	r3, r3, #2
 800f70a:	461a      	mov	r2, r3
 800f70c:	21a5      	movs	r1, #165	; 0xa5
 800f70e:	f010 fe19 	bl	8020344 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f714:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800f71c:	3b01      	subs	r3, #1
 800f71e:	009b      	lsls	r3, r3, #2
 800f720:	4413      	add	r3, r2
 800f722:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f724:	69bb      	ldr	r3, [r7, #24]
 800f726:	f023 0307 	bic.w	r3, r3, #7
 800f72a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f72c:	69bb      	ldr	r3, [r7, #24]
 800f72e:	f003 0307 	and.w	r3, r3, #7
 800f732:	2b00      	cmp	r3, #0
 800f734:	d00a      	beq.n	800f74c <prvInitialiseNewTask+0x58>
	__asm volatile
 800f736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f73a:	f383 8811 	msr	BASEPRI, r3
 800f73e:	f3bf 8f6f 	isb	sy
 800f742:	f3bf 8f4f 	dsb	sy
 800f746:	617b      	str	r3, [r7, #20]
}
 800f748:	bf00      	nop
 800f74a:	e7fe      	b.n	800f74a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f74c:	68bb      	ldr	r3, [r7, #8]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d01f      	beq.n	800f792 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f752:	2300      	movs	r3, #0
 800f754:	61fb      	str	r3, [r7, #28]
 800f756:	e012      	b.n	800f77e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f758:	68ba      	ldr	r2, [r7, #8]
 800f75a:	69fb      	ldr	r3, [r7, #28]
 800f75c:	4413      	add	r3, r2
 800f75e:	7819      	ldrb	r1, [r3, #0]
 800f760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f762:	69fb      	ldr	r3, [r7, #28]
 800f764:	4413      	add	r3, r2
 800f766:	3334      	adds	r3, #52	; 0x34
 800f768:	460a      	mov	r2, r1
 800f76a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f76c:	68ba      	ldr	r2, [r7, #8]
 800f76e:	69fb      	ldr	r3, [r7, #28]
 800f770:	4413      	add	r3, r2
 800f772:	781b      	ldrb	r3, [r3, #0]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d006      	beq.n	800f786 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f778:	69fb      	ldr	r3, [r7, #28]
 800f77a:	3301      	adds	r3, #1
 800f77c:	61fb      	str	r3, [r7, #28]
 800f77e:	69fb      	ldr	r3, [r7, #28]
 800f780:	2b0f      	cmp	r3, #15
 800f782:	d9e9      	bls.n	800f758 <prvInitialiseNewTask+0x64>
 800f784:	e000      	b.n	800f788 <prvInitialiseNewTask+0x94>
			{
				break;
 800f786:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f78a:	2200      	movs	r2, #0
 800f78c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f790:	e003      	b.n	800f79a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f794:	2200      	movs	r2, #0
 800f796:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f79a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f79c:	2b37      	cmp	r3, #55	; 0x37
 800f79e:	d901      	bls.n	800f7a4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f7a0:	2337      	movs	r3, #55	; 0x37
 800f7a2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f7a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f7a8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f7ae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f7b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7b2:	2200      	movs	r2, #0
 800f7b4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f7b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7b8:	3304      	adds	r3, #4
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	f7fe fd64 	bl	800e288 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f7c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7c2:	3318      	adds	r3, #24
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	f7fe fd5f 	bl	800e288 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f7ce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f7d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7d2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f7d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7d8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f7da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f7de:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f7e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f7ee:	683a      	ldr	r2, [r7, #0]
 800f7f0:	68f9      	ldr	r1, [r7, #12]
 800f7f2:	69b8      	ldr	r0, [r7, #24]
 800f7f4:	f001 faba 	bl	8010d6c <pxPortInitialiseStack>
 800f7f8:	4602      	mov	r2, r0
 800f7fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f7fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f800:	2b00      	cmp	r3, #0
 800f802:	d002      	beq.n	800f80a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f806:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f808:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f80a:	bf00      	nop
 800f80c:	3720      	adds	r7, #32
 800f80e:	46bd      	mov	sp, r7
 800f810:	bd80      	pop	{r7, pc}
	...

0800f814 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b082      	sub	sp, #8
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f81c:	f001 fbd2 	bl	8010fc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f820:	4b2d      	ldr	r3, [pc, #180]	; (800f8d8 <prvAddNewTaskToReadyList+0xc4>)
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	3301      	adds	r3, #1
 800f826:	4a2c      	ldr	r2, [pc, #176]	; (800f8d8 <prvAddNewTaskToReadyList+0xc4>)
 800f828:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f82a:	4b2c      	ldr	r3, [pc, #176]	; (800f8dc <prvAddNewTaskToReadyList+0xc8>)
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d109      	bne.n	800f846 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f832:	4a2a      	ldr	r2, [pc, #168]	; (800f8dc <prvAddNewTaskToReadyList+0xc8>)
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f838:	4b27      	ldr	r3, [pc, #156]	; (800f8d8 <prvAddNewTaskToReadyList+0xc4>)
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	2b01      	cmp	r3, #1
 800f83e:	d110      	bne.n	800f862 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f840:	f000 fc9a 	bl	8010178 <prvInitialiseTaskLists>
 800f844:	e00d      	b.n	800f862 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f846:	4b26      	ldr	r3, [pc, #152]	; (800f8e0 <prvAddNewTaskToReadyList+0xcc>)
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d109      	bne.n	800f862 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f84e:	4b23      	ldr	r3, [pc, #140]	; (800f8dc <prvAddNewTaskToReadyList+0xc8>)
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f858:	429a      	cmp	r2, r3
 800f85a:	d802      	bhi.n	800f862 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f85c:	4a1f      	ldr	r2, [pc, #124]	; (800f8dc <prvAddNewTaskToReadyList+0xc8>)
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f862:	4b20      	ldr	r3, [pc, #128]	; (800f8e4 <prvAddNewTaskToReadyList+0xd0>)
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	3301      	adds	r3, #1
 800f868:	4a1e      	ldr	r2, [pc, #120]	; (800f8e4 <prvAddNewTaskToReadyList+0xd0>)
 800f86a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f86c:	4b1d      	ldr	r3, [pc, #116]	; (800f8e4 <prvAddNewTaskToReadyList+0xd0>)
 800f86e:	681a      	ldr	r2, [r3, #0]
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f878:	4b1b      	ldr	r3, [pc, #108]	; (800f8e8 <prvAddNewTaskToReadyList+0xd4>)
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	429a      	cmp	r2, r3
 800f87e:	d903      	bls.n	800f888 <prvAddNewTaskToReadyList+0x74>
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f884:	4a18      	ldr	r2, [pc, #96]	; (800f8e8 <prvAddNewTaskToReadyList+0xd4>)
 800f886:	6013      	str	r3, [r2, #0]
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f88c:	4613      	mov	r3, r2
 800f88e:	009b      	lsls	r3, r3, #2
 800f890:	4413      	add	r3, r2
 800f892:	009b      	lsls	r3, r3, #2
 800f894:	4a15      	ldr	r2, [pc, #84]	; (800f8ec <prvAddNewTaskToReadyList+0xd8>)
 800f896:	441a      	add	r2, r3
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	3304      	adds	r3, #4
 800f89c:	4619      	mov	r1, r3
 800f89e:	4610      	mov	r0, r2
 800f8a0:	f7fe fcff 	bl	800e2a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f8a4:	f001 fbbe 	bl	8011024 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f8a8:	4b0d      	ldr	r3, [pc, #52]	; (800f8e0 <prvAddNewTaskToReadyList+0xcc>)
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d00e      	beq.n	800f8ce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f8b0:	4b0a      	ldr	r3, [pc, #40]	; (800f8dc <prvAddNewTaskToReadyList+0xc8>)
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f8ba:	429a      	cmp	r2, r3
 800f8bc:	d207      	bcs.n	800f8ce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f8be:	4b0c      	ldr	r3, [pc, #48]	; (800f8f0 <prvAddNewTaskToReadyList+0xdc>)
 800f8c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f8c4:	601a      	str	r2, [r3, #0]
 800f8c6:	f3bf 8f4f 	dsb	sy
 800f8ca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f8ce:	bf00      	nop
 800f8d0:	3708      	adds	r7, #8
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	bd80      	pop	{r7, pc}
 800f8d6:	bf00      	nop
 800f8d8:	20003da0 	.word	0x20003da0
 800f8dc:	200038cc 	.word	0x200038cc
 800f8e0:	20003dac 	.word	0x20003dac
 800f8e4:	20003dbc 	.word	0x20003dbc
 800f8e8:	20003da8 	.word	0x20003da8
 800f8ec:	200038d0 	.word	0x200038d0
 800f8f0:	e000ed04 	.word	0xe000ed04

0800f8f4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800f8f4:	b580      	push	{r7, lr}
 800f8f6:	b084      	sub	sp, #16
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800f8fc:	f001 fb62 	bl	8010fc4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d102      	bne.n	800f90c <vTaskDelete+0x18>
 800f906:	4b2c      	ldr	r3, [pc, #176]	; (800f9b8 <vTaskDelete+0xc4>)
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	e000      	b.n	800f90e <vTaskDelete+0x1a>
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	3304      	adds	r3, #4
 800f914:	4618      	mov	r0, r3
 800f916:	f7fe fd21 	bl	800e35c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d004      	beq.n	800f92c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	3318      	adds	r3, #24
 800f926:	4618      	mov	r0, r3
 800f928:	f7fe fd18 	bl	800e35c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800f92c:	4b23      	ldr	r3, [pc, #140]	; (800f9bc <vTaskDelete+0xc8>)
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	3301      	adds	r3, #1
 800f932:	4a22      	ldr	r2, [pc, #136]	; (800f9bc <vTaskDelete+0xc8>)
 800f934:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800f936:	4b20      	ldr	r3, [pc, #128]	; (800f9b8 <vTaskDelete+0xc4>)
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	68fa      	ldr	r2, [r7, #12]
 800f93c:	429a      	cmp	r2, r3
 800f93e:	d10b      	bne.n	800f958 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	3304      	adds	r3, #4
 800f944:	4619      	mov	r1, r3
 800f946:	481e      	ldr	r0, [pc, #120]	; (800f9c0 <vTaskDelete+0xcc>)
 800f948:	f7fe fcab 	bl	800e2a2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800f94c:	4b1d      	ldr	r3, [pc, #116]	; (800f9c4 <vTaskDelete+0xd0>)
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	3301      	adds	r3, #1
 800f952:	4a1c      	ldr	r2, [pc, #112]	; (800f9c4 <vTaskDelete+0xd0>)
 800f954:	6013      	str	r3, [r2, #0]
 800f956:	e009      	b.n	800f96c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800f958:	4b1b      	ldr	r3, [pc, #108]	; (800f9c8 <vTaskDelete+0xd4>)
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	3b01      	subs	r3, #1
 800f95e:	4a1a      	ldr	r2, [pc, #104]	; (800f9c8 <vTaskDelete+0xd4>)
 800f960:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800f962:	68f8      	ldr	r0, [r7, #12]
 800f964:	f000 fc76 	bl	8010254 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800f968:	f000 fca4 	bl	80102b4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800f96c:	f001 fb5a 	bl	8011024 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800f970:	4b16      	ldr	r3, [pc, #88]	; (800f9cc <vTaskDelete+0xd8>)
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	2b00      	cmp	r3, #0
 800f976:	d01b      	beq.n	800f9b0 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 800f978:	4b0f      	ldr	r3, [pc, #60]	; (800f9b8 <vTaskDelete+0xc4>)
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	68fa      	ldr	r2, [r7, #12]
 800f97e:	429a      	cmp	r2, r3
 800f980:	d116      	bne.n	800f9b0 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800f982:	4b13      	ldr	r3, [pc, #76]	; (800f9d0 <vTaskDelete+0xdc>)
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	2b00      	cmp	r3, #0
 800f988:	d00a      	beq.n	800f9a0 <vTaskDelete+0xac>
	__asm volatile
 800f98a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f98e:	f383 8811 	msr	BASEPRI, r3
 800f992:	f3bf 8f6f 	isb	sy
 800f996:	f3bf 8f4f 	dsb	sy
 800f99a:	60bb      	str	r3, [r7, #8]
}
 800f99c:	bf00      	nop
 800f99e:	e7fe      	b.n	800f99e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800f9a0:	4b0c      	ldr	r3, [pc, #48]	; (800f9d4 <vTaskDelete+0xe0>)
 800f9a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f9a6:	601a      	str	r2, [r3, #0]
 800f9a8:	f3bf 8f4f 	dsb	sy
 800f9ac:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f9b0:	bf00      	nop
 800f9b2:	3710      	adds	r7, #16
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	bd80      	pop	{r7, pc}
 800f9b8:	200038cc 	.word	0x200038cc
 800f9bc:	20003dbc 	.word	0x20003dbc
 800f9c0:	20003d74 	.word	0x20003d74
 800f9c4:	20003d88 	.word	0x20003d88
 800f9c8:	20003da0 	.word	0x20003da0
 800f9cc:	20003dac 	.word	0x20003dac
 800f9d0:	20003dc8 	.word	0x20003dc8
 800f9d4:	e000ed04 	.word	0xe000ed04

0800f9d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b084      	sub	sp, #16
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f9e0:	2300      	movs	r3, #0
 800f9e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d017      	beq.n	800fa1a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f9ea:	4b13      	ldr	r3, [pc, #76]	; (800fa38 <vTaskDelay+0x60>)
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d00a      	beq.n	800fa08 <vTaskDelay+0x30>
	__asm volatile
 800f9f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9f6:	f383 8811 	msr	BASEPRI, r3
 800f9fa:	f3bf 8f6f 	isb	sy
 800f9fe:	f3bf 8f4f 	dsb	sy
 800fa02:	60bb      	str	r3, [r7, #8]
}
 800fa04:	bf00      	nop
 800fa06:	e7fe      	b.n	800fa06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fa08:	f000 f880 	bl	800fb0c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fa0c:	2100      	movs	r1, #0
 800fa0e:	6878      	ldr	r0, [r7, #4]
 800fa10:	f000 fe0a 	bl	8010628 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fa14:	f000 f888 	bl	800fb28 <xTaskResumeAll>
 800fa18:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d107      	bne.n	800fa30 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800fa20:	4b06      	ldr	r3, [pc, #24]	; (800fa3c <vTaskDelay+0x64>)
 800fa22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa26:	601a      	str	r2, [r3, #0]
 800fa28:	f3bf 8f4f 	dsb	sy
 800fa2c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fa30:	bf00      	nop
 800fa32:	3710      	adds	r7, #16
 800fa34:	46bd      	mov	sp, r7
 800fa36:	bd80      	pop	{r7, pc}
 800fa38:	20003dc8 	.word	0x20003dc8
 800fa3c:	e000ed04 	.word	0xe000ed04

0800fa40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fa40:	b580      	push	{r7, lr}
 800fa42:	b08a      	sub	sp, #40	; 0x28
 800fa44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fa46:	2300      	movs	r3, #0
 800fa48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fa4e:	463a      	mov	r2, r7
 800fa50:	1d39      	adds	r1, r7, #4
 800fa52:	f107 0308 	add.w	r3, r7, #8
 800fa56:	4618      	mov	r0, r3
 800fa58:	f7fe fbc2 	bl	800e1e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fa5c:	6839      	ldr	r1, [r7, #0]
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	68ba      	ldr	r2, [r7, #8]
 800fa62:	9202      	str	r2, [sp, #8]
 800fa64:	9301      	str	r3, [sp, #4]
 800fa66:	2300      	movs	r3, #0
 800fa68:	9300      	str	r3, [sp, #0]
 800fa6a:	2300      	movs	r3, #0
 800fa6c:	460a      	mov	r2, r1
 800fa6e:	4921      	ldr	r1, [pc, #132]	; (800faf4 <vTaskStartScheduler+0xb4>)
 800fa70:	4821      	ldr	r0, [pc, #132]	; (800faf8 <vTaskStartScheduler+0xb8>)
 800fa72:	f7ff fd9d 	bl	800f5b0 <xTaskCreateStatic>
 800fa76:	4603      	mov	r3, r0
 800fa78:	4a20      	ldr	r2, [pc, #128]	; (800fafc <vTaskStartScheduler+0xbc>)
 800fa7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fa7c:	4b1f      	ldr	r3, [pc, #124]	; (800fafc <vTaskStartScheduler+0xbc>)
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d002      	beq.n	800fa8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fa84:	2301      	movs	r3, #1
 800fa86:	617b      	str	r3, [r7, #20]
 800fa88:	e001      	b.n	800fa8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800fa8e:	697b      	ldr	r3, [r7, #20]
 800fa90:	2b01      	cmp	r3, #1
 800fa92:	d102      	bne.n	800fa9a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800fa94:	f000 fe1c 	bl	80106d0 <xTimerCreateTimerTask>
 800fa98:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fa9a:	697b      	ldr	r3, [r7, #20]
 800fa9c:	2b01      	cmp	r3, #1
 800fa9e:	d116      	bne.n	800face <vTaskStartScheduler+0x8e>
	__asm volatile
 800faa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800faa4:	f383 8811 	msr	BASEPRI, r3
 800faa8:	f3bf 8f6f 	isb	sy
 800faac:	f3bf 8f4f 	dsb	sy
 800fab0:	613b      	str	r3, [r7, #16]
}
 800fab2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fab4:	4b12      	ldr	r3, [pc, #72]	; (800fb00 <vTaskStartScheduler+0xc0>)
 800fab6:	f04f 32ff 	mov.w	r2, #4294967295
 800faba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fabc:	4b11      	ldr	r3, [pc, #68]	; (800fb04 <vTaskStartScheduler+0xc4>)
 800fabe:	2201      	movs	r2, #1
 800fac0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fac2:	4b11      	ldr	r3, [pc, #68]	; (800fb08 <vTaskStartScheduler+0xc8>)
 800fac4:	2200      	movs	r2, #0
 800fac6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fac8:	f001 f9da 	bl	8010e80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800facc:	e00e      	b.n	800faec <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fad4:	d10a      	bne.n	800faec <vTaskStartScheduler+0xac>
	__asm volatile
 800fad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fada:	f383 8811 	msr	BASEPRI, r3
 800fade:	f3bf 8f6f 	isb	sy
 800fae2:	f3bf 8f4f 	dsb	sy
 800fae6:	60fb      	str	r3, [r7, #12]
}
 800fae8:	bf00      	nop
 800faea:	e7fe      	b.n	800faea <vTaskStartScheduler+0xaa>
}
 800faec:	bf00      	nop
 800faee:	3718      	adds	r7, #24
 800faf0:	46bd      	mov	sp, r7
 800faf2:	bd80      	pop	{r7, pc}
 800faf4:	08023574 	.word	0x08023574
 800faf8:	08010149 	.word	0x08010149
 800fafc:	20003dc4 	.word	0x20003dc4
 800fb00:	20003dc0 	.word	0x20003dc0
 800fb04:	20003dac 	.word	0x20003dac
 800fb08:	20003da4 	.word	0x20003da4

0800fb0c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fb0c:	b480      	push	{r7}
 800fb0e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fb10:	4b04      	ldr	r3, [pc, #16]	; (800fb24 <vTaskSuspendAll+0x18>)
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	3301      	adds	r3, #1
 800fb16:	4a03      	ldr	r2, [pc, #12]	; (800fb24 <vTaskSuspendAll+0x18>)
 800fb18:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fb1a:	bf00      	nop
 800fb1c:	46bd      	mov	sp, r7
 800fb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb22:	4770      	bx	lr
 800fb24:	20003dc8 	.word	0x20003dc8

0800fb28 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fb28:	b580      	push	{r7, lr}
 800fb2a:	b084      	sub	sp, #16
 800fb2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fb2e:	2300      	movs	r3, #0
 800fb30:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fb32:	2300      	movs	r3, #0
 800fb34:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fb36:	4b42      	ldr	r3, [pc, #264]	; (800fc40 <xTaskResumeAll+0x118>)
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d10a      	bne.n	800fb54 <xTaskResumeAll+0x2c>
	__asm volatile
 800fb3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb42:	f383 8811 	msr	BASEPRI, r3
 800fb46:	f3bf 8f6f 	isb	sy
 800fb4a:	f3bf 8f4f 	dsb	sy
 800fb4e:	603b      	str	r3, [r7, #0]
}
 800fb50:	bf00      	nop
 800fb52:	e7fe      	b.n	800fb52 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fb54:	f001 fa36 	bl	8010fc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fb58:	4b39      	ldr	r3, [pc, #228]	; (800fc40 <xTaskResumeAll+0x118>)
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	3b01      	subs	r3, #1
 800fb5e:	4a38      	ldr	r2, [pc, #224]	; (800fc40 <xTaskResumeAll+0x118>)
 800fb60:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fb62:	4b37      	ldr	r3, [pc, #220]	; (800fc40 <xTaskResumeAll+0x118>)
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d162      	bne.n	800fc30 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fb6a:	4b36      	ldr	r3, [pc, #216]	; (800fc44 <xTaskResumeAll+0x11c>)
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d05e      	beq.n	800fc30 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fb72:	e02f      	b.n	800fbd4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fb74:	4b34      	ldr	r3, [pc, #208]	; (800fc48 <xTaskResumeAll+0x120>)
 800fb76:	68db      	ldr	r3, [r3, #12]
 800fb78:	68db      	ldr	r3, [r3, #12]
 800fb7a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	3318      	adds	r3, #24
 800fb80:	4618      	mov	r0, r3
 800fb82:	f7fe fbeb 	bl	800e35c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	3304      	adds	r3, #4
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	f7fe fbe6 	bl	800e35c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fb94:	4b2d      	ldr	r3, [pc, #180]	; (800fc4c <xTaskResumeAll+0x124>)
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	429a      	cmp	r2, r3
 800fb9a:	d903      	bls.n	800fba4 <xTaskResumeAll+0x7c>
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fba0:	4a2a      	ldr	r2, [pc, #168]	; (800fc4c <xTaskResumeAll+0x124>)
 800fba2:	6013      	str	r3, [r2, #0]
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fba8:	4613      	mov	r3, r2
 800fbaa:	009b      	lsls	r3, r3, #2
 800fbac:	4413      	add	r3, r2
 800fbae:	009b      	lsls	r3, r3, #2
 800fbb0:	4a27      	ldr	r2, [pc, #156]	; (800fc50 <xTaskResumeAll+0x128>)
 800fbb2:	441a      	add	r2, r3
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	3304      	adds	r3, #4
 800fbb8:	4619      	mov	r1, r3
 800fbba:	4610      	mov	r0, r2
 800fbbc:	f7fe fb71 	bl	800e2a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fbc4:	4b23      	ldr	r3, [pc, #140]	; (800fc54 <xTaskResumeAll+0x12c>)
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fbca:	429a      	cmp	r2, r3
 800fbcc:	d302      	bcc.n	800fbd4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800fbce:	4b22      	ldr	r3, [pc, #136]	; (800fc58 <xTaskResumeAll+0x130>)
 800fbd0:	2201      	movs	r2, #1
 800fbd2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fbd4:	4b1c      	ldr	r3, [pc, #112]	; (800fc48 <xTaskResumeAll+0x120>)
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d1cb      	bne.n	800fb74 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d001      	beq.n	800fbe6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fbe2:	f000 fb67 	bl	80102b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fbe6:	4b1d      	ldr	r3, [pc, #116]	; (800fc5c <xTaskResumeAll+0x134>)
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d010      	beq.n	800fc14 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fbf2:	f000 f859 	bl	800fca8 <xTaskIncrementTick>
 800fbf6:	4603      	mov	r3, r0
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d002      	beq.n	800fc02 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800fbfc:	4b16      	ldr	r3, [pc, #88]	; (800fc58 <xTaskResumeAll+0x130>)
 800fbfe:	2201      	movs	r2, #1
 800fc00:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	3b01      	subs	r3, #1
 800fc06:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d1f1      	bne.n	800fbf2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800fc0e:	4b13      	ldr	r3, [pc, #76]	; (800fc5c <xTaskResumeAll+0x134>)
 800fc10:	2200      	movs	r2, #0
 800fc12:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fc14:	4b10      	ldr	r3, [pc, #64]	; (800fc58 <xTaskResumeAll+0x130>)
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d009      	beq.n	800fc30 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fc1c:	2301      	movs	r3, #1
 800fc1e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fc20:	4b0f      	ldr	r3, [pc, #60]	; (800fc60 <xTaskResumeAll+0x138>)
 800fc22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc26:	601a      	str	r2, [r3, #0]
 800fc28:	f3bf 8f4f 	dsb	sy
 800fc2c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fc30:	f001 f9f8 	bl	8011024 <vPortExitCritical>

	return xAlreadyYielded;
 800fc34:	68bb      	ldr	r3, [r7, #8]
}
 800fc36:	4618      	mov	r0, r3
 800fc38:	3710      	adds	r7, #16
 800fc3a:	46bd      	mov	sp, r7
 800fc3c:	bd80      	pop	{r7, pc}
 800fc3e:	bf00      	nop
 800fc40:	20003dc8 	.word	0x20003dc8
 800fc44:	20003da0 	.word	0x20003da0
 800fc48:	20003d60 	.word	0x20003d60
 800fc4c:	20003da8 	.word	0x20003da8
 800fc50:	200038d0 	.word	0x200038d0
 800fc54:	200038cc 	.word	0x200038cc
 800fc58:	20003db4 	.word	0x20003db4
 800fc5c:	20003db0 	.word	0x20003db0
 800fc60:	e000ed04 	.word	0xe000ed04

0800fc64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fc64:	b480      	push	{r7}
 800fc66:	b083      	sub	sp, #12
 800fc68:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fc6a:	4b05      	ldr	r3, [pc, #20]	; (800fc80 <xTaskGetTickCount+0x1c>)
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fc70:	687b      	ldr	r3, [r7, #4]
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	370c      	adds	r7, #12
 800fc76:	46bd      	mov	sp, r7
 800fc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7c:	4770      	bx	lr
 800fc7e:	bf00      	nop
 800fc80:	20003da4 	.word	0x20003da4

0800fc84 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b082      	sub	sp, #8
 800fc88:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fc8a:	f001 fa7d 	bl	8011188 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800fc8e:	2300      	movs	r3, #0
 800fc90:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800fc92:	4b04      	ldr	r3, [pc, #16]	; (800fca4 <xTaskGetTickCountFromISR+0x20>)
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fc98:	683b      	ldr	r3, [r7, #0]
}
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	3708      	adds	r7, #8
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bd80      	pop	{r7, pc}
 800fca2:	bf00      	nop
 800fca4:	20003da4 	.word	0x20003da4

0800fca8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b086      	sub	sp, #24
 800fcac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fcae:	2300      	movs	r3, #0
 800fcb0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fcb2:	4b4f      	ldr	r3, [pc, #316]	; (800fdf0 <xTaskIncrementTick+0x148>)
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	f040 808f 	bne.w	800fdda <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fcbc:	4b4d      	ldr	r3, [pc, #308]	; (800fdf4 <xTaskIncrementTick+0x14c>)
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	3301      	adds	r3, #1
 800fcc2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fcc4:	4a4b      	ldr	r2, [pc, #300]	; (800fdf4 <xTaskIncrementTick+0x14c>)
 800fcc6:	693b      	ldr	r3, [r7, #16]
 800fcc8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fcca:	693b      	ldr	r3, [r7, #16]
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d120      	bne.n	800fd12 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800fcd0:	4b49      	ldr	r3, [pc, #292]	; (800fdf8 <xTaskIncrementTick+0x150>)
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d00a      	beq.n	800fcf0 <xTaskIncrementTick+0x48>
	__asm volatile
 800fcda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fcde:	f383 8811 	msr	BASEPRI, r3
 800fce2:	f3bf 8f6f 	isb	sy
 800fce6:	f3bf 8f4f 	dsb	sy
 800fcea:	603b      	str	r3, [r7, #0]
}
 800fcec:	bf00      	nop
 800fcee:	e7fe      	b.n	800fcee <xTaskIncrementTick+0x46>
 800fcf0:	4b41      	ldr	r3, [pc, #260]	; (800fdf8 <xTaskIncrementTick+0x150>)
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	60fb      	str	r3, [r7, #12]
 800fcf6:	4b41      	ldr	r3, [pc, #260]	; (800fdfc <xTaskIncrementTick+0x154>)
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	4a3f      	ldr	r2, [pc, #252]	; (800fdf8 <xTaskIncrementTick+0x150>)
 800fcfc:	6013      	str	r3, [r2, #0]
 800fcfe:	4a3f      	ldr	r2, [pc, #252]	; (800fdfc <xTaskIncrementTick+0x154>)
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	6013      	str	r3, [r2, #0]
 800fd04:	4b3e      	ldr	r3, [pc, #248]	; (800fe00 <xTaskIncrementTick+0x158>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	3301      	adds	r3, #1
 800fd0a:	4a3d      	ldr	r2, [pc, #244]	; (800fe00 <xTaskIncrementTick+0x158>)
 800fd0c:	6013      	str	r3, [r2, #0]
 800fd0e:	f000 fad1 	bl	80102b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fd12:	4b3c      	ldr	r3, [pc, #240]	; (800fe04 <xTaskIncrementTick+0x15c>)
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	693a      	ldr	r2, [r7, #16]
 800fd18:	429a      	cmp	r2, r3
 800fd1a:	d349      	bcc.n	800fdb0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fd1c:	4b36      	ldr	r3, [pc, #216]	; (800fdf8 <xTaskIncrementTick+0x150>)
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d104      	bne.n	800fd30 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd26:	4b37      	ldr	r3, [pc, #220]	; (800fe04 <xTaskIncrementTick+0x15c>)
 800fd28:	f04f 32ff 	mov.w	r2, #4294967295
 800fd2c:	601a      	str	r2, [r3, #0]
					break;
 800fd2e:	e03f      	b.n	800fdb0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fd30:	4b31      	ldr	r3, [pc, #196]	; (800fdf8 <xTaskIncrementTick+0x150>)
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	68db      	ldr	r3, [r3, #12]
 800fd36:	68db      	ldr	r3, [r3, #12]
 800fd38:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fd3a:	68bb      	ldr	r3, [r7, #8]
 800fd3c:	685b      	ldr	r3, [r3, #4]
 800fd3e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fd40:	693a      	ldr	r2, [r7, #16]
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	429a      	cmp	r2, r3
 800fd46:	d203      	bcs.n	800fd50 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fd48:	4a2e      	ldr	r2, [pc, #184]	; (800fe04 <xTaskIncrementTick+0x15c>)
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800fd4e:	e02f      	b.n	800fdb0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fd50:	68bb      	ldr	r3, [r7, #8]
 800fd52:	3304      	adds	r3, #4
 800fd54:	4618      	mov	r0, r3
 800fd56:	f7fe fb01 	bl	800e35c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fd5a:	68bb      	ldr	r3, [r7, #8]
 800fd5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d004      	beq.n	800fd6c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fd62:	68bb      	ldr	r3, [r7, #8]
 800fd64:	3318      	adds	r3, #24
 800fd66:	4618      	mov	r0, r3
 800fd68:	f7fe faf8 	bl	800e35c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fd6c:	68bb      	ldr	r3, [r7, #8]
 800fd6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd70:	4b25      	ldr	r3, [pc, #148]	; (800fe08 <xTaskIncrementTick+0x160>)
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	429a      	cmp	r2, r3
 800fd76:	d903      	bls.n	800fd80 <xTaskIncrementTick+0xd8>
 800fd78:	68bb      	ldr	r3, [r7, #8]
 800fd7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd7c:	4a22      	ldr	r2, [pc, #136]	; (800fe08 <xTaskIncrementTick+0x160>)
 800fd7e:	6013      	str	r3, [r2, #0]
 800fd80:	68bb      	ldr	r3, [r7, #8]
 800fd82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fd84:	4613      	mov	r3, r2
 800fd86:	009b      	lsls	r3, r3, #2
 800fd88:	4413      	add	r3, r2
 800fd8a:	009b      	lsls	r3, r3, #2
 800fd8c:	4a1f      	ldr	r2, [pc, #124]	; (800fe0c <xTaskIncrementTick+0x164>)
 800fd8e:	441a      	add	r2, r3
 800fd90:	68bb      	ldr	r3, [r7, #8]
 800fd92:	3304      	adds	r3, #4
 800fd94:	4619      	mov	r1, r3
 800fd96:	4610      	mov	r0, r2
 800fd98:	f7fe fa83 	bl	800e2a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fd9c:	68bb      	ldr	r3, [r7, #8]
 800fd9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fda0:	4b1b      	ldr	r3, [pc, #108]	; (800fe10 <xTaskIncrementTick+0x168>)
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fda6:	429a      	cmp	r2, r3
 800fda8:	d3b8      	bcc.n	800fd1c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800fdaa:	2301      	movs	r3, #1
 800fdac:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fdae:	e7b5      	b.n	800fd1c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fdb0:	4b17      	ldr	r3, [pc, #92]	; (800fe10 <xTaskIncrementTick+0x168>)
 800fdb2:	681b      	ldr	r3, [r3, #0]
 800fdb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fdb6:	4915      	ldr	r1, [pc, #84]	; (800fe0c <xTaskIncrementTick+0x164>)
 800fdb8:	4613      	mov	r3, r2
 800fdba:	009b      	lsls	r3, r3, #2
 800fdbc:	4413      	add	r3, r2
 800fdbe:	009b      	lsls	r3, r3, #2
 800fdc0:	440b      	add	r3, r1
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	2b01      	cmp	r3, #1
 800fdc6:	d901      	bls.n	800fdcc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800fdc8:	2301      	movs	r3, #1
 800fdca:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800fdcc:	4b11      	ldr	r3, [pc, #68]	; (800fe14 <xTaskIncrementTick+0x16c>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d007      	beq.n	800fde4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800fdd4:	2301      	movs	r3, #1
 800fdd6:	617b      	str	r3, [r7, #20]
 800fdd8:	e004      	b.n	800fde4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800fdda:	4b0f      	ldr	r3, [pc, #60]	; (800fe18 <xTaskIncrementTick+0x170>)
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	3301      	adds	r3, #1
 800fde0:	4a0d      	ldr	r2, [pc, #52]	; (800fe18 <xTaskIncrementTick+0x170>)
 800fde2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800fde4:	697b      	ldr	r3, [r7, #20]
}
 800fde6:	4618      	mov	r0, r3
 800fde8:	3718      	adds	r7, #24
 800fdea:	46bd      	mov	sp, r7
 800fdec:	bd80      	pop	{r7, pc}
 800fdee:	bf00      	nop
 800fdf0:	20003dc8 	.word	0x20003dc8
 800fdf4:	20003da4 	.word	0x20003da4
 800fdf8:	20003d58 	.word	0x20003d58
 800fdfc:	20003d5c 	.word	0x20003d5c
 800fe00:	20003db8 	.word	0x20003db8
 800fe04:	20003dc0 	.word	0x20003dc0
 800fe08:	20003da8 	.word	0x20003da8
 800fe0c:	200038d0 	.word	0x200038d0
 800fe10:	200038cc 	.word	0x200038cc
 800fe14:	20003db4 	.word	0x20003db4
 800fe18:	20003db0 	.word	0x20003db0

0800fe1c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fe1c:	b480      	push	{r7}
 800fe1e:	b085      	sub	sp, #20
 800fe20:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fe22:	4b28      	ldr	r3, [pc, #160]	; (800fec4 <vTaskSwitchContext+0xa8>)
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d003      	beq.n	800fe32 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fe2a:	4b27      	ldr	r3, [pc, #156]	; (800fec8 <vTaskSwitchContext+0xac>)
 800fe2c:	2201      	movs	r2, #1
 800fe2e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fe30:	e041      	b.n	800feb6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800fe32:	4b25      	ldr	r3, [pc, #148]	; (800fec8 <vTaskSwitchContext+0xac>)
 800fe34:	2200      	movs	r2, #0
 800fe36:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fe38:	4b24      	ldr	r3, [pc, #144]	; (800fecc <vTaskSwitchContext+0xb0>)
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	60fb      	str	r3, [r7, #12]
 800fe3e:	e010      	b.n	800fe62 <vTaskSwitchContext+0x46>
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d10a      	bne.n	800fe5c <vTaskSwitchContext+0x40>
	__asm volatile
 800fe46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe4a:	f383 8811 	msr	BASEPRI, r3
 800fe4e:	f3bf 8f6f 	isb	sy
 800fe52:	f3bf 8f4f 	dsb	sy
 800fe56:	607b      	str	r3, [r7, #4]
}
 800fe58:	bf00      	nop
 800fe5a:	e7fe      	b.n	800fe5a <vTaskSwitchContext+0x3e>
 800fe5c:	68fb      	ldr	r3, [r7, #12]
 800fe5e:	3b01      	subs	r3, #1
 800fe60:	60fb      	str	r3, [r7, #12]
 800fe62:	491b      	ldr	r1, [pc, #108]	; (800fed0 <vTaskSwitchContext+0xb4>)
 800fe64:	68fa      	ldr	r2, [r7, #12]
 800fe66:	4613      	mov	r3, r2
 800fe68:	009b      	lsls	r3, r3, #2
 800fe6a:	4413      	add	r3, r2
 800fe6c:	009b      	lsls	r3, r3, #2
 800fe6e:	440b      	add	r3, r1
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d0e4      	beq.n	800fe40 <vTaskSwitchContext+0x24>
 800fe76:	68fa      	ldr	r2, [r7, #12]
 800fe78:	4613      	mov	r3, r2
 800fe7a:	009b      	lsls	r3, r3, #2
 800fe7c:	4413      	add	r3, r2
 800fe7e:	009b      	lsls	r3, r3, #2
 800fe80:	4a13      	ldr	r2, [pc, #76]	; (800fed0 <vTaskSwitchContext+0xb4>)
 800fe82:	4413      	add	r3, r2
 800fe84:	60bb      	str	r3, [r7, #8]
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	685b      	ldr	r3, [r3, #4]
 800fe8a:	685a      	ldr	r2, [r3, #4]
 800fe8c:	68bb      	ldr	r3, [r7, #8]
 800fe8e:	605a      	str	r2, [r3, #4]
 800fe90:	68bb      	ldr	r3, [r7, #8]
 800fe92:	685a      	ldr	r2, [r3, #4]
 800fe94:	68bb      	ldr	r3, [r7, #8]
 800fe96:	3308      	adds	r3, #8
 800fe98:	429a      	cmp	r2, r3
 800fe9a:	d104      	bne.n	800fea6 <vTaskSwitchContext+0x8a>
 800fe9c:	68bb      	ldr	r3, [r7, #8]
 800fe9e:	685b      	ldr	r3, [r3, #4]
 800fea0:	685a      	ldr	r2, [r3, #4]
 800fea2:	68bb      	ldr	r3, [r7, #8]
 800fea4:	605a      	str	r2, [r3, #4]
 800fea6:	68bb      	ldr	r3, [r7, #8]
 800fea8:	685b      	ldr	r3, [r3, #4]
 800feaa:	68db      	ldr	r3, [r3, #12]
 800feac:	4a09      	ldr	r2, [pc, #36]	; (800fed4 <vTaskSwitchContext+0xb8>)
 800feae:	6013      	str	r3, [r2, #0]
 800feb0:	4a06      	ldr	r2, [pc, #24]	; (800fecc <vTaskSwitchContext+0xb0>)
 800feb2:	68fb      	ldr	r3, [r7, #12]
 800feb4:	6013      	str	r3, [r2, #0]
}
 800feb6:	bf00      	nop
 800feb8:	3714      	adds	r7, #20
 800feba:	46bd      	mov	sp, r7
 800febc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec0:	4770      	bx	lr
 800fec2:	bf00      	nop
 800fec4:	20003dc8 	.word	0x20003dc8
 800fec8:	20003db4 	.word	0x20003db4
 800fecc:	20003da8 	.word	0x20003da8
 800fed0:	200038d0 	.word	0x200038d0
 800fed4:	200038cc 	.word	0x200038cc

0800fed8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b084      	sub	sp, #16
 800fedc:	af00      	add	r7, sp, #0
 800fede:	6078      	str	r0, [r7, #4]
 800fee0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d10a      	bne.n	800fefe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800fee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800feec:	f383 8811 	msr	BASEPRI, r3
 800fef0:	f3bf 8f6f 	isb	sy
 800fef4:	f3bf 8f4f 	dsb	sy
 800fef8:	60fb      	str	r3, [r7, #12]
}
 800fefa:	bf00      	nop
 800fefc:	e7fe      	b.n	800fefc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fefe:	4b07      	ldr	r3, [pc, #28]	; (800ff1c <vTaskPlaceOnEventList+0x44>)
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	3318      	adds	r3, #24
 800ff04:	4619      	mov	r1, r3
 800ff06:	6878      	ldr	r0, [r7, #4]
 800ff08:	f7fe f9ef 	bl	800e2ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ff0c:	2101      	movs	r1, #1
 800ff0e:	6838      	ldr	r0, [r7, #0]
 800ff10:	f000 fb8a 	bl	8010628 <prvAddCurrentTaskToDelayedList>
}
 800ff14:	bf00      	nop
 800ff16:	3710      	adds	r7, #16
 800ff18:	46bd      	mov	sp, r7
 800ff1a:	bd80      	pop	{r7, pc}
 800ff1c:	200038cc 	.word	0x200038cc

0800ff20 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b086      	sub	sp, #24
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	60f8      	str	r0, [r7, #12]
 800ff28:	60b9      	str	r1, [r7, #8]
 800ff2a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d10a      	bne.n	800ff48 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ff32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff36:	f383 8811 	msr	BASEPRI, r3
 800ff3a:	f3bf 8f6f 	isb	sy
 800ff3e:	f3bf 8f4f 	dsb	sy
 800ff42:	617b      	str	r3, [r7, #20]
}
 800ff44:	bf00      	nop
 800ff46:	e7fe      	b.n	800ff46 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ff48:	4b0a      	ldr	r3, [pc, #40]	; (800ff74 <vTaskPlaceOnEventListRestricted+0x54>)
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	3318      	adds	r3, #24
 800ff4e:	4619      	mov	r1, r3
 800ff50:	68f8      	ldr	r0, [r7, #12]
 800ff52:	f7fe f9a6 	bl	800e2a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d002      	beq.n	800ff62 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800ff5c:	f04f 33ff 	mov.w	r3, #4294967295
 800ff60:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ff62:	6879      	ldr	r1, [r7, #4]
 800ff64:	68b8      	ldr	r0, [r7, #8]
 800ff66:	f000 fb5f 	bl	8010628 <prvAddCurrentTaskToDelayedList>
	}
 800ff6a:	bf00      	nop
 800ff6c:	3718      	adds	r7, #24
 800ff6e:	46bd      	mov	sp, r7
 800ff70:	bd80      	pop	{r7, pc}
 800ff72:	bf00      	nop
 800ff74:	200038cc 	.word	0x200038cc

0800ff78 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ff78:	b580      	push	{r7, lr}
 800ff7a:	b086      	sub	sp, #24
 800ff7c:	af00      	add	r7, sp, #0
 800ff7e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	68db      	ldr	r3, [r3, #12]
 800ff84:	68db      	ldr	r3, [r3, #12]
 800ff86:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ff88:	693b      	ldr	r3, [r7, #16]
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d10a      	bne.n	800ffa4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ff8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff92:	f383 8811 	msr	BASEPRI, r3
 800ff96:	f3bf 8f6f 	isb	sy
 800ff9a:	f3bf 8f4f 	dsb	sy
 800ff9e:	60fb      	str	r3, [r7, #12]
}
 800ffa0:	bf00      	nop
 800ffa2:	e7fe      	b.n	800ffa2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ffa4:	693b      	ldr	r3, [r7, #16]
 800ffa6:	3318      	adds	r3, #24
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	f7fe f9d7 	bl	800e35c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ffae:	4b1e      	ldr	r3, [pc, #120]	; (8010028 <xTaskRemoveFromEventList+0xb0>)
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d11d      	bne.n	800fff2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ffb6:	693b      	ldr	r3, [r7, #16]
 800ffb8:	3304      	adds	r3, #4
 800ffba:	4618      	mov	r0, r3
 800ffbc:	f7fe f9ce 	bl	800e35c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ffc0:	693b      	ldr	r3, [r7, #16]
 800ffc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffc4:	4b19      	ldr	r3, [pc, #100]	; (801002c <xTaskRemoveFromEventList+0xb4>)
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	429a      	cmp	r2, r3
 800ffca:	d903      	bls.n	800ffd4 <xTaskRemoveFromEventList+0x5c>
 800ffcc:	693b      	ldr	r3, [r7, #16]
 800ffce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffd0:	4a16      	ldr	r2, [pc, #88]	; (801002c <xTaskRemoveFromEventList+0xb4>)
 800ffd2:	6013      	str	r3, [r2, #0]
 800ffd4:	693b      	ldr	r3, [r7, #16]
 800ffd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffd8:	4613      	mov	r3, r2
 800ffda:	009b      	lsls	r3, r3, #2
 800ffdc:	4413      	add	r3, r2
 800ffde:	009b      	lsls	r3, r3, #2
 800ffe0:	4a13      	ldr	r2, [pc, #76]	; (8010030 <xTaskRemoveFromEventList+0xb8>)
 800ffe2:	441a      	add	r2, r3
 800ffe4:	693b      	ldr	r3, [r7, #16]
 800ffe6:	3304      	adds	r3, #4
 800ffe8:	4619      	mov	r1, r3
 800ffea:	4610      	mov	r0, r2
 800ffec:	f7fe f959 	bl	800e2a2 <vListInsertEnd>
 800fff0:	e005      	b.n	800fffe <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800fff2:	693b      	ldr	r3, [r7, #16]
 800fff4:	3318      	adds	r3, #24
 800fff6:	4619      	mov	r1, r3
 800fff8:	480e      	ldr	r0, [pc, #56]	; (8010034 <xTaskRemoveFromEventList+0xbc>)
 800fffa:	f7fe f952 	bl	800e2a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800fffe:	693b      	ldr	r3, [r7, #16]
 8010000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010002:	4b0d      	ldr	r3, [pc, #52]	; (8010038 <xTaskRemoveFromEventList+0xc0>)
 8010004:	681b      	ldr	r3, [r3, #0]
 8010006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010008:	429a      	cmp	r2, r3
 801000a:	d905      	bls.n	8010018 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801000c:	2301      	movs	r3, #1
 801000e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010010:	4b0a      	ldr	r3, [pc, #40]	; (801003c <xTaskRemoveFromEventList+0xc4>)
 8010012:	2201      	movs	r2, #1
 8010014:	601a      	str	r2, [r3, #0]
 8010016:	e001      	b.n	801001c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010018:	2300      	movs	r3, #0
 801001a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801001c:	697b      	ldr	r3, [r7, #20]
}
 801001e:	4618      	mov	r0, r3
 8010020:	3718      	adds	r7, #24
 8010022:	46bd      	mov	sp, r7
 8010024:	bd80      	pop	{r7, pc}
 8010026:	bf00      	nop
 8010028:	20003dc8 	.word	0x20003dc8
 801002c:	20003da8 	.word	0x20003da8
 8010030:	200038d0 	.word	0x200038d0
 8010034:	20003d60 	.word	0x20003d60
 8010038:	200038cc 	.word	0x200038cc
 801003c:	20003db4 	.word	0x20003db4

08010040 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010040:	b480      	push	{r7}
 8010042:	b083      	sub	sp, #12
 8010044:	af00      	add	r7, sp, #0
 8010046:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010048:	4b06      	ldr	r3, [pc, #24]	; (8010064 <vTaskInternalSetTimeOutState+0x24>)
 801004a:	681a      	ldr	r2, [r3, #0]
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010050:	4b05      	ldr	r3, [pc, #20]	; (8010068 <vTaskInternalSetTimeOutState+0x28>)
 8010052:	681a      	ldr	r2, [r3, #0]
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	605a      	str	r2, [r3, #4]
}
 8010058:	bf00      	nop
 801005a:	370c      	adds	r7, #12
 801005c:	46bd      	mov	sp, r7
 801005e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010062:	4770      	bx	lr
 8010064:	20003db8 	.word	0x20003db8
 8010068:	20003da4 	.word	0x20003da4

0801006c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801006c:	b580      	push	{r7, lr}
 801006e:	b088      	sub	sp, #32
 8010070:	af00      	add	r7, sp, #0
 8010072:	6078      	str	r0, [r7, #4]
 8010074:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	2b00      	cmp	r3, #0
 801007a:	d10a      	bne.n	8010092 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 801007c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010080:	f383 8811 	msr	BASEPRI, r3
 8010084:	f3bf 8f6f 	isb	sy
 8010088:	f3bf 8f4f 	dsb	sy
 801008c:	613b      	str	r3, [r7, #16]
}
 801008e:	bf00      	nop
 8010090:	e7fe      	b.n	8010090 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010092:	683b      	ldr	r3, [r7, #0]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d10a      	bne.n	80100ae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8010098:	f04f 0350 	mov.w	r3, #80	; 0x50
 801009c:	f383 8811 	msr	BASEPRI, r3
 80100a0:	f3bf 8f6f 	isb	sy
 80100a4:	f3bf 8f4f 	dsb	sy
 80100a8:	60fb      	str	r3, [r7, #12]
}
 80100aa:	bf00      	nop
 80100ac:	e7fe      	b.n	80100ac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80100ae:	f000 ff89 	bl	8010fc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80100b2:	4b1d      	ldr	r3, [pc, #116]	; (8010128 <xTaskCheckForTimeOut+0xbc>)
 80100b4:	681b      	ldr	r3, [r3, #0]
 80100b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	685b      	ldr	r3, [r3, #4]
 80100bc:	69ba      	ldr	r2, [r7, #24]
 80100be:	1ad3      	subs	r3, r2, r3
 80100c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80100c2:	683b      	ldr	r3, [r7, #0]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100ca:	d102      	bne.n	80100d2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80100cc:	2300      	movs	r3, #0
 80100ce:	61fb      	str	r3, [r7, #28]
 80100d0:	e023      	b.n	801011a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681a      	ldr	r2, [r3, #0]
 80100d6:	4b15      	ldr	r3, [pc, #84]	; (801012c <xTaskCheckForTimeOut+0xc0>)
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	429a      	cmp	r2, r3
 80100dc:	d007      	beq.n	80100ee <xTaskCheckForTimeOut+0x82>
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	685b      	ldr	r3, [r3, #4]
 80100e2:	69ba      	ldr	r2, [r7, #24]
 80100e4:	429a      	cmp	r2, r3
 80100e6:	d302      	bcc.n	80100ee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80100e8:	2301      	movs	r3, #1
 80100ea:	61fb      	str	r3, [r7, #28]
 80100ec:	e015      	b.n	801011a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80100ee:	683b      	ldr	r3, [r7, #0]
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	697a      	ldr	r2, [r7, #20]
 80100f4:	429a      	cmp	r2, r3
 80100f6:	d20b      	bcs.n	8010110 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80100f8:	683b      	ldr	r3, [r7, #0]
 80100fa:	681a      	ldr	r2, [r3, #0]
 80100fc:	697b      	ldr	r3, [r7, #20]
 80100fe:	1ad2      	subs	r2, r2, r3
 8010100:	683b      	ldr	r3, [r7, #0]
 8010102:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010104:	6878      	ldr	r0, [r7, #4]
 8010106:	f7ff ff9b 	bl	8010040 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801010a:	2300      	movs	r3, #0
 801010c:	61fb      	str	r3, [r7, #28]
 801010e:	e004      	b.n	801011a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8010110:	683b      	ldr	r3, [r7, #0]
 8010112:	2200      	movs	r2, #0
 8010114:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010116:	2301      	movs	r3, #1
 8010118:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801011a:	f000 ff83 	bl	8011024 <vPortExitCritical>

	return xReturn;
 801011e:	69fb      	ldr	r3, [r7, #28]
}
 8010120:	4618      	mov	r0, r3
 8010122:	3720      	adds	r7, #32
 8010124:	46bd      	mov	sp, r7
 8010126:	bd80      	pop	{r7, pc}
 8010128:	20003da4 	.word	0x20003da4
 801012c:	20003db8 	.word	0x20003db8

08010130 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010130:	b480      	push	{r7}
 8010132:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010134:	4b03      	ldr	r3, [pc, #12]	; (8010144 <vTaskMissedYield+0x14>)
 8010136:	2201      	movs	r2, #1
 8010138:	601a      	str	r2, [r3, #0]
}
 801013a:	bf00      	nop
 801013c:	46bd      	mov	sp, r7
 801013e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010142:	4770      	bx	lr
 8010144:	20003db4 	.word	0x20003db4

08010148 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010148:	b580      	push	{r7, lr}
 801014a:	b082      	sub	sp, #8
 801014c:	af00      	add	r7, sp, #0
 801014e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010150:	f000 f852 	bl	80101f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010154:	4b06      	ldr	r3, [pc, #24]	; (8010170 <prvIdleTask+0x28>)
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	2b01      	cmp	r3, #1
 801015a:	d9f9      	bls.n	8010150 <prvIdleTask+0x8>
			{
				taskYIELD();
 801015c:	4b05      	ldr	r3, [pc, #20]	; (8010174 <prvIdleTask+0x2c>)
 801015e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010162:	601a      	str	r2, [r3, #0]
 8010164:	f3bf 8f4f 	dsb	sy
 8010168:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801016c:	e7f0      	b.n	8010150 <prvIdleTask+0x8>
 801016e:	bf00      	nop
 8010170:	200038d0 	.word	0x200038d0
 8010174:	e000ed04 	.word	0xe000ed04

08010178 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010178:	b580      	push	{r7, lr}
 801017a:	b082      	sub	sp, #8
 801017c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801017e:	2300      	movs	r3, #0
 8010180:	607b      	str	r3, [r7, #4]
 8010182:	e00c      	b.n	801019e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010184:	687a      	ldr	r2, [r7, #4]
 8010186:	4613      	mov	r3, r2
 8010188:	009b      	lsls	r3, r3, #2
 801018a:	4413      	add	r3, r2
 801018c:	009b      	lsls	r3, r3, #2
 801018e:	4a12      	ldr	r2, [pc, #72]	; (80101d8 <prvInitialiseTaskLists+0x60>)
 8010190:	4413      	add	r3, r2
 8010192:	4618      	mov	r0, r3
 8010194:	f7fe f858 	bl	800e248 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	3301      	adds	r3, #1
 801019c:	607b      	str	r3, [r7, #4]
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	2b37      	cmp	r3, #55	; 0x37
 80101a2:	d9ef      	bls.n	8010184 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80101a4:	480d      	ldr	r0, [pc, #52]	; (80101dc <prvInitialiseTaskLists+0x64>)
 80101a6:	f7fe f84f 	bl	800e248 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80101aa:	480d      	ldr	r0, [pc, #52]	; (80101e0 <prvInitialiseTaskLists+0x68>)
 80101ac:	f7fe f84c 	bl	800e248 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80101b0:	480c      	ldr	r0, [pc, #48]	; (80101e4 <prvInitialiseTaskLists+0x6c>)
 80101b2:	f7fe f849 	bl	800e248 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80101b6:	480c      	ldr	r0, [pc, #48]	; (80101e8 <prvInitialiseTaskLists+0x70>)
 80101b8:	f7fe f846 	bl	800e248 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80101bc:	480b      	ldr	r0, [pc, #44]	; (80101ec <prvInitialiseTaskLists+0x74>)
 80101be:	f7fe f843 	bl	800e248 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80101c2:	4b0b      	ldr	r3, [pc, #44]	; (80101f0 <prvInitialiseTaskLists+0x78>)
 80101c4:	4a05      	ldr	r2, [pc, #20]	; (80101dc <prvInitialiseTaskLists+0x64>)
 80101c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80101c8:	4b0a      	ldr	r3, [pc, #40]	; (80101f4 <prvInitialiseTaskLists+0x7c>)
 80101ca:	4a05      	ldr	r2, [pc, #20]	; (80101e0 <prvInitialiseTaskLists+0x68>)
 80101cc:	601a      	str	r2, [r3, #0]
}
 80101ce:	bf00      	nop
 80101d0:	3708      	adds	r7, #8
 80101d2:	46bd      	mov	sp, r7
 80101d4:	bd80      	pop	{r7, pc}
 80101d6:	bf00      	nop
 80101d8:	200038d0 	.word	0x200038d0
 80101dc:	20003d30 	.word	0x20003d30
 80101e0:	20003d44 	.word	0x20003d44
 80101e4:	20003d60 	.word	0x20003d60
 80101e8:	20003d74 	.word	0x20003d74
 80101ec:	20003d8c 	.word	0x20003d8c
 80101f0:	20003d58 	.word	0x20003d58
 80101f4:	20003d5c 	.word	0x20003d5c

080101f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80101f8:	b580      	push	{r7, lr}
 80101fa:	b082      	sub	sp, #8
 80101fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80101fe:	e019      	b.n	8010234 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010200:	f000 fee0 	bl	8010fc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010204:	4b10      	ldr	r3, [pc, #64]	; (8010248 <prvCheckTasksWaitingTermination+0x50>)
 8010206:	68db      	ldr	r3, [r3, #12]
 8010208:	68db      	ldr	r3, [r3, #12]
 801020a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	3304      	adds	r3, #4
 8010210:	4618      	mov	r0, r3
 8010212:	f7fe f8a3 	bl	800e35c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010216:	4b0d      	ldr	r3, [pc, #52]	; (801024c <prvCheckTasksWaitingTermination+0x54>)
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	3b01      	subs	r3, #1
 801021c:	4a0b      	ldr	r2, [pc, #44]	; (801024c <prvCheckTasksWaitingTermination+0x54>)
 801021e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010220:	4b0b      	ldr	r3, [pc, #44]	; (8010250 <prvCheckTasksWaitingTermination+0x58>)
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	3b01      	subs	r3, #1
 8010226:	4a0a      	ldr	r2, [pc, #40]	; (8010250 <prvCheckTasksWaitingTermination+0x58>)
 8010228:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801022a:	f000 fefb 	bl	8011024 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801022e:	6878      	ldr	r0, [r7, #4]
 8010230:	f000 f810 	bl	8010254 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010234:	4b06      	ldr	r3, [pc, #24]	; (8010250 <prvCheckTasksWaitingTermination+0x58>)
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	2b00      	cmp	r3, #0
 801023a:	d1e1      	bne.n	8010200 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801023c:	bf00      	nop
 801023e:	bf00      	nop
 8010240:	3708      	adds	r7, #8
 8010242:	46bd      	mov	sp, r7
 8010244:	bd80      	pop	{r7, pc}
 8010246:	bf00      	nop
 8010248:	20003d74 	.word	0x20003d74
 801024c:	20003da0 	.word	0x20003da0
 8010250:	20003d88 	.word	0x20003d88

08010254 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010254:	b580      	push	{r7, lr}
 8010256:	b084      	sub	sp, #16
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010262:	2b00      	cmp	r3, #0
 8010264:	d108      	bne.n	8010278 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801026a:	4618      	mov	r0, r3
 801026c:	f001 f898 	bl	80113a0 <vPortFree>
				vPortFree( pxTCB );
 8010270:	6878      	ldr	r0, [r7, #4]
 8010272:	f001 f895 	bl	80113a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010276:	e018      	b.n	80102aa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 801027e:	2b01      	cmp	r3, #1
 8010280:	d103      	bne.n	801028a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010282:	6878      	ldr	r0, [r7, #4]
 8010284:	f001 f88c 	bl	80113a0 <vPortFree>
	}
 8010288:	e00f      	b.n	80102aa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8010290:	2b02      	cmp	r3, #2
 8010292:	d00a      	beq.n	80102aa <prvDeleteTCB+0x56>
	__asm volatile
 8010294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010298:	f383 8811 	msr	BASEPRI, r3
 801029c:	f3bf 8f6f 	isb	sy
 80102a0:	f3bf 8f4f 	dsb	sy
 80102a4:	60fb      	str	r3, [r7, #12]
}
 80102a6:	bf00      	nop
 80102a8:	e7fe      	b.n	80102a8 <prvDeleteTCB+0x54>
	}
 80102aa:	bf00      	nop
 80102ac:	3710      	adds	r7, #16
 80102ae:	46bd      	mov	sp, r7
 80102b0:	bd80      	pop	{r7, pc}
	...

080102b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80102b4:	b480      	push	{r7}
 80102b6:	b083      	sub	sp, #12
 80102b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80102ba:	4b0c      	ldr	r3, [pc, #48]	; (80102ec <prvResetNextTaskUnblockTime+0x38>)
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d104      	bne.n	80102ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80102c4:	4b0a      	ldr	r3, [pc, #40]	; (80102f0 <prvResetNextTaskUnblockTime+0x3c>)
 80102c6:	f04f 32ff 	mov.w	r2, #4294967295
 80102ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80102cc:	e008      	b.n	80102e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80102ce:	4b07      	ldr	r3, [pc, #28]	; (80102ec <prvResetNextTaskUnblockTime+0x38>)
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	68db      	ldr	r3, [r3, #12]
 80102d4:	68db      	ldr	r3, [r3, #12]
 80102d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	685b      	ldr	r3, [r3, #4]
 80102dc:	4a04      	ldr	r2, [pc, #16]	; (80102f0 <prvResetNextTaskUnblockTime+0x3c>)
 80102de:	6013      	str	r3, [r2, #0]
}
 80102e0:	bf00      	nop
 80102e2:	370c      	adds	r7, #12
 80102e4:	46bd      	mov	sp, r7
 80102e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ea:	4770      	bx	lr
 80102ec:	20003d58 	.word	0x20003d58
 80102f0:	20003dc0 	.word	0x20003dc0

080102f4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80102f4:	b480      	push	{r7}
 80102f6:	b083      	sub	sp, #12
 80102f8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80102fa:	4b05      	ldr	r3, [pc, #20]	; (8010310 <xTaskGetCurrentTaskHandle+0x1c>)
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	607b      	str	r3, [r7, #4]

		return xReturn;
 8010300:	687b      	ldr	r3, [r7, #4]
	}
 8010302:	4618      	mov	r0, r3
 8010304:	370c      	adds	r7, #12
 8010306:	46bd      	mov	sp, r7
 8010308:	f85d 7b04 	ldr.w	r7, [sp], #4
 801030c:	4770      	bx	lr
 801030e:	bf00      	nop
 8010310:	200038cc 	.word	0x200038cc

08010314 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010314:	b480      	push	{r7}
 8010316:	b083      	sub	sp, #12
 8010318:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801031a:	4b0b      	ldr	r3, [pc, #44]	; (8010348 <xTaskGetSchedulerState+0x34>)
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	2b00      	cmp	r3, #0
 8010320:	d102      	bne.n	8010328 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010322:	2301      	movs	r3, #1
 8010324:	607b      	str	r3, [r7, #4]
 8010326:	e008      	b.n	801033a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010328:	4b08      	ldr	r3, [pc, #32]	; (801034c <xTaskGetSchedulerState+0x38>)
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d102      	bne.n	8010336 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010330:	2302      	movs	r3, #2
 8010332:	607b      	str	r3, [r7, #4]
 8010334:	e001      	b.n	801033a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010336:	2300      	movs	r3, #0
 8010338:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801033a:	687b      	ldr	r3, [r7, #4]
	}
 801033c:	4618      	mov	r0, r3
 801033e:	370c      	adds	r7, #12
 8010340:	46bd      	mov	sp, r7
 8010342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010346:	4770      	bx	lr
 8010348:	20003dac 	.word	0x20003dac
 801034c:	20003dc8 	.word	0x20003dc8

08010350 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010350:	b580      	push	{r7, lr}
 8010352:	b084      	sub	sp, #16
 8010354:	af00      	add	r7, sp, #0
 8010356:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801035c:	2300      	movs	r3, #0
 801035e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	2b00      	cmp	r3, #0
 8010364:	d051      	beq.n	801040a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010366:	68bb      	ldr	r3, [r7, #8]
 8010368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801036a:	4b2a      	ldr	r3, [pc, #168]	; (8010414 <xTaskPriorityInherit+0xc4>)
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010370:	429a      	cmp	r2, r3
 8010372:	d241      	bcs.n	80103f8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010374:	68bb      	ldr	r3, [r7, #8]
 8010376:	699b      	ldr	r3, [r3, #24]
 8010378:	2b00      	cmp	r3, #0
 801037a:	db06      	blt.n	801038a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801037c:	4b25      	ldr	r3, [pc, #148]	; (8010414 <xTaskPriorityInherit+0xc4>)
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010382:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010386:	68bb      	ldr	r3, [r7, #8]
 8010388:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801038a:	68bb      	ldr	r3, [r7, #8]
 801038c:	6959      	ldr	r1, [r3, #20]
 801038e:	68bb      	ldr	r3, [r7, #8]
 8010390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010392:	4613      	mov	r3, r2
 8010394:	009b      	lsls	r3, r3, #2
 8010396:	4413      	add	r3, r2
 8010398:	009b      	lsls	r3, r3, #2
 801039a:	4a1f      	ldr	r2, [pc, #124]	; (8010418 <xTaskPriorityInherit+0xc8>)
 801039c:	4413      	add	r3, r2
 801039e:	4299      	cmp	r1, r3
 80103a0:	d122      	bne.n	80103e8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80103a2:	68bb      	ldr	r3, [r7, #8]
 80103a4:	3304      	adds	r3, #4
 80103a6:	4618      	mov	r0, r3
 80103a8:	f7fd ffd8 	bl	800e35c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80103ac:	4b19      	ldr	r3, [pc, #100]	; (8010414 <xTaskPriorityInherit+0xc4>)
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103b2:	68bb      	ldr	r3, [r7, #8]
 80103b4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103ba:	4b18      	ldr	r3, [pc, #96]	; (801041c <xTaskPriorityInherit+0xcc>)
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	429a      	cmp	r2, r3
 80103c0:	d903      	bls.n	80103ca <xTaskPriorityInherit+0x7a>
 80103c2:	68bb      	ldr	r3, [r7, #8]
 80103c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103c6:	4a15      	ldr	r2, [pc, #84]	; (801041c <xTaskPriorityInherit+0xcc>)
 80103c8:	6013      	str	r3, [r2, #0]
 80103ca:	68bb      	ldr	r3, [r7, #8]
 80103cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103ce:	4613      	mov	r3, r2
 80103d0:	009b      	lsls	r3, r3, #2
 80103d2:	4413      	add	r3, r2
 80103d4:	009b      	lsls	r3, r3, #2
 80103d6:	4a10      	ldr	r2, [pc, #64]	; (8010418 <xTaskPriorityInherit+0xc8>)
 80103d8:	441a      	add	r2, r3
 80103da:	68bb      	ldr	r3, [r7, #8]
 80103dc:	3304      	adds	r3, #4
 80103de:	4619      	mov	r1, r3
 80103e0:	4610      	mov	r0, r2
 80103e2:	f7fd ff5e 	bl	800e2a2 <vListInsertEnd>
 80103e6:	e004      	b.n	80103f2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80103e8:	4b0a      	ldr	r3, [pc, #40]	; (8010414 <xTaskPriorityInherit+0xc4>)
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103ee:	68bb      	ldr	r3, [r7, #8]
 80103f0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80103f2:	2301      	movs	r3, #1
 80103f4:	60fb      	str	r3, [r7, #12]
 80103f6:	e008      	b.n	801040a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80103f8:	68bb      	ldr	r3, [r7, #8]
 80103fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80103fc:	4b05      	ldr	r3, [pc, #20]	; (8010414 <xTaskPriorityInherit+0xc4>)
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010402:	429a      	cmp	r2, r3
 8010404:	d201      	bcs.n	801040a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010406:	2301      	movs	r3, #1
 8010408:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801040a:	68fb      	ldr	r3, [r7, #12]
	}
 801040c:	4618      	mov	r0, r3
 801040e:	3710      	adds	r7, #16
 8010410:	46bd      	mov	sp, r7
 8010412:	bd80      	pop	{r7, pc}
 8010414:	200038cc 	.word	0x200038cc
 8010418:	200038d0 	.word	0x200038d0
 801041c:	20003da8 	.word	0x20003da8

08010420 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010420:	b580      	push	{r7, lr}
 8010422:	b086      	sub	sp, #24
 8010424:	af00      	add	r7, sp, #0
 8010426:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801042c:	2300      	movs	r3, #0
 801042e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d056      	beq.n	80104e4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010436:	4b2e      	ldr	r3, [pc, #184]	; (80104f0 <xTaskPriorityDisinherit+0xd0>)
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	693a      	ldr	r2, [r7, #16]
 801043c:	429a      	cmp	r2, r3
 801043e:	d00a      	beq.n	8010456 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8010440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010444:	f383 8811 	msr	BASEPRI, r3
 8010448:	f3bf 8f6f 	isb	sy
 801044c:	f3bf 8f4f 	dsb	sy
 8010450:	60fb      	str	r3, [r7, #12]
}
 8010452:	bf00      	nop
 8010454:	e7fe      	b.n	8010454 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010456:	693b      	ldr	r3, [r7, #16]
 8010458:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801045a:	2b00      	cmp	r3, #0
 801045c:	d10a      	bne.n	8010474 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801045e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010462:	f383 8811 	msr	BASEPRI, r3
 8010466:	f3bf 8f6f 	isb	sy
 801046a:	f3bf 8f4f 	dsb	sy
 801046e:	60bb      	str	r3, [r7, #8]
}
 8010470:	bf00      	nop
 8010472:	e7fe      	b.n	8010472 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8010474:	693b      	ldr	r3, [r7, #16]
 8010476:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010478:	1e5a      	subs	r2, r3, #1
 801047a:	693b      	ldr	r3, [r7, #16]
 801047c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801047e:	693b      	ldr	r3, [r7, #16]
 8010480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010486:	429a      	cmp	r2, r3
 8010488:	d02c      	beq.n	80104e4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801048a:	693b      	ldr	r3, [r7, #16]
 801048c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801048e:	2b00      	cmp	r3, #0
 8010490:	d128      	bne.n	80104e4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010492:	693b      	ldr	r3, [r7, #16]
 8010494:	3304      	adds	r3, #4
 8010496:	4618      	mov	r0, r3
 8010498:	f7fd ff60 	bl	800e35c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801049c:	693b      	ldr	r3, [r7, #16]
 801049e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80104a0:	693b      	ldr	r3, [r7, #16]
 80104a2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104a4:	693b      	ldr	r3, [r7, #16]
 80104a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104a8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80104ac:	693b      	ldr	r3, [r7, #16]
 80104ae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80104b0:	693b      	ldr	r3, [r7, #16]
 80104b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104b4:	4b0f      	ldr	r3, [pc, #60]	; (80104f4 <xTaskPriorityDisinherit+0xd4>)
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	429a      	cmp	r2, r3
 80104ba:	d903      	bls.n	80104c4 <xTaskPriorityDisinherit+0xa4>
 80104bc:	693b      	ldr	r3, [r7, #16]
 80104be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104c0:	4a0c      	ldr	r2, [pc, #48]	; (80104f4 <xTaskPriorityDisinherit+0xd4>)
 80104c2:	6013      	str	r3, [r2, #0]
 80104c4:	693b      	ldr	r3, [r7, #16]
 80104c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104c8:	4613      	mov	r3, r2
 80104ca:	009b      	lsls	r3, r3, #2
 80104cc:	4413      	add	r3, r2
 80104ce:	009b      	lsls	r3, r3, #2
 80104d0:	4a09      	ldr	r2, [pc, #36]	; (80104f8 <xTaskPriorityDisinherit+0xd8>)
 80104d2:	441a      	add	r2, r3
 80104d4:	693b      	ldr	r3, [r7, #16]
 80104d6:	3304      	adds	r3, #4
 80104d8:	4619      	mov	r1, r3
 80104da:	4610      	mov	r0, r2
 80104dc:	f7fd fee1 	bl	800e2a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80104e0:	2301      	movs	r3, #1
 80104e2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80104e4:	697b      	ldr	r3, [r7, #20]
	}
 80104e6:	4618      	mov	r0, r3
 80104e8:	3718      	adds	r7, #24
 80104ea:	46bd      	mov	sp, r7
 80104ec:	bd80      	pop	{r7, pc}
 80104ee:	bf00      	nop
 80104f0:	200038cc 	.word	0x200038cc
 80104f4:	20003da8 	.word	0x20003da8
 80104f8:	200038d0 	.word	0x200038d0

080104fc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b088      	sub	sp, #32
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]
 8010504:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801050a:	2301      	movs	r3, #1
 801050c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d06a      	beq.n	80105ea <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010514:	69bb      	ldr	r3, [r7, #24]
 8010516:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010518:	2b00      	cmp	r3, #0
 801051a:	d10a      	bne.n	8010532 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 801051c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010520:	f383 8811 	msr	BASEPRI, r3
 8010524:	f3bf 8f6f 	isb	sy
 8010528:	f3bf 8f4f 	dsb	sy
 801052c:	60fb      	str	r3, [r7, #12]
}
 801052e:	bf00      	nop
 8010530:	e7fe      	b.n	8010530 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010532:	69bb      	ldr	r3, [r7, #24]
 8010534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010536:	683a      	ldr	r2, [r7, #0]
 8010538:	429a      	cmp	r2, r3
 801053a:	d902      	bls.n	8010542 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	61fb      	str	r3, [r7, #28]
 8010540:	e002      	b.n	8010548 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010542:	69bb      	ldr	r3, [r7, #24]
 8010544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010546:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010548:	69bb      	ldr	r3, [r7, #24]
 801054a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801054c:	69fa      	ldr	r2, [r7, #28]
 801054e:	429a      	cmp	r2, r3
 8010550:	d04b      	beq.n	80105ea <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010552:	69bb      	ldr	r3, [r7, #24]
 8010554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010556:	697a      	ldr	r2, [r7, #20]
 8010558:	429a      	cmp	r2, r3
 801055a:	d146      	bne.n	80105ea <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801055c:	4b25      	ldr	r3, [pc, #148]	; (80105f4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	69ba      	ldr	r2, [r7, #24]
 8010562:	429a      	cmp	r2, r3
 8010564:	d10a      	bne.n	801057c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8010566:	f04f 0350 	mov.w	r3, #80	; 0x50
 801056a:	f383 8811 	msr	BASEPRI, r3
 801056e:	f3bf 8f6f 	isb	sy
 8010572:	f3bf 8f4f 	dsb	sy
 8010576:	60bb      	str	r3, [r7, #8]
}
 8010578:	bf00      	nop
 801057a:	e7fe      	b.n	801057a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801057c:	69bb      	ldr	r3, [r7, #24]
 801057e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010580:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010582:	69bb      	ldr	r3, [r7, #24]
 8010584:	69fa      	ldr	r2, [r7, #28]
 8010586:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010588:	69bb      	ldr	r3, [r7, #24]
 801058a:	699b      	ldr	r3, [r3, #24]
 801058c:	2b00      	cmp	r3, #0
 801058e:	db04      	blt.n	801059a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010590:	69fb      	ldr	r3, [r7, #28]
 8010592:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010596:	69bb      	ldr	r3, [r7, #24]
 8010598:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801059a:	69bb      	ldr	r3, [r7, #24]
 801059c:	6959      	ldr	r1, [r3, #20]
 801059e:	693a      	ldr	r2, [r7, #16]
 80105a0:	4613      	mov	r3, r2
 80105a2:	009b      	lsls	r3, r3, #2
 80105a4:	4413      	add	r3, r2
 80105a6:	009b      	lsls	r3, r3, #2
 80105a8:	4a13      	ldr	r2, [pc, #76]	; (80105f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80105aa:	4413      	add	r3, r2
 80105ac:	4299      	cmp	r1, r3
 80105ae:	d11c      	bne.n	80105ea <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80105b0:	69bb      	ldr	r3, [r7, #24]
 80105b2:	3304      	adds	r3, #4
 80105b4:	4618      	mov	r0, r3
 80105b6:	f7fd fed1 	bl	800e35c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80105ba:	69bb      	ldr	r3, [r7, #24]
 80105bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80105be:	4b0f      	ldr	r3, [pc, #60]	; (80105fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	429a      	cmp	r2, r3
 80105c4:	d903      	bls.n	80105ce <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80105c6:	69bb      	ldr	r3, [r7, #24]
 80105c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105ca:	4a0c      	ldr	r2, [pc, #48]	; (80105fc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80105cc:	6013      	str	r3, [r2, #0]
 80105ce:	69bb      	ldr	r3, [r7, #24]
 80105d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80105d2:	4613      	mov	r3, r2
 80105d4:	009b      	lsls	r3, r3, #2
 80105d6:	4413      	add	r3, r2
 80105d8:	009b      	lsls	r3, r3, #2
 80105da:	4a07      	ldr	r2, [pc, #28]	; (80105f8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80105dc:	441a      	add	r2, r3
 80105de:	69bb      	ldr	r3, [r7, #24]
 80105e0:	3304      	adds	r3, #4
 80105e2:	4619      	mov	r1, r3
 80105e4:	4610      	mov	r0, r2
 80105e6:	f7fd fe5c 	bl	800e2a2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80105ea:	bf00      	nop
 80105ec:	3720      	adds	r7, #32
 80105ee:	46bd      	mov	sp, r7
 80105f0:	bd80      	pop	{r7, pc}
 80105f2:	bf00      	nop
 80105f4:	200038cc 	.word	0x200038cc
 80105f8:	200038d0 	.word	0x200038d0
 80105fc:	20003da8 	.word	0x20003da8

08010600 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010600:	b480      	push	{r7}
 8010602:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010604:	4b07      	ldr	r3, [pc, #28]	; (8010624 <pvTaskIncrementMutexHeldCount+0x24>)
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	2b00      	cmp	r3, #0
 801060a:	d004      	beq.n	8010616 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801060c:	4b05      	ldr	r3, [pc, #20]	; (8010624 <pvTaskIncrementMutexHeldCount+0x24>)
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010612:	3201      	adds	r2, #1
 8010614:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8010616:	4b03      	ldr	r3, [pc, #12]	; (8010624 <pvTaskIncrementMutexHeldCount+0x24>)
 8010618:	681b      	ldr	r3, [r3, #0]
	}
 801061a:	4618      	mov	r0, r3
 801061c:	46bd      	mov	sp, r7
 801061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010622:	4770      	bx	lr
 8010624:	200038cc 	.word	0x200038cc

08010628 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b084      	sub	sp, #16
 801062c:	af00      	add	r7, sp, #0
 801062e:	6078      	str	r0, [r7, #4]
 8010630:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010632:	4b21      	ldr	r3, [pc, #132]	; (80106b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010638:	4b20      	ldr	r3, [pc, #128]	; (80106bc <prvAddCurrentTaskToDelayedList+0x94>)
 801063a:	681b      	ldr	r3, [r3, #0]
 801063c:	3304      	adds	r3, #4
 801063e:	4618      	mov	r0, r3
 8010640:	f7fd fe8c 	bl	800e35c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	f1b3 3fff 	cmp.w	r3, #4294967295
 801064a:	d10a      	bne.n	8010662 <prvAddCurrentTaskToDelayedList+0x3a>
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	2b00      	cmp	r3, #0
 8010650:	d007      	beq.n	8010662 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010652:	4b1a      	ldr	r3, [pc, #104]	; (80106bc <prvAddCurrentTaskToDelayedList+0x94>)
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	3304      	adds	r3, #4
 8010658:	4619      	mov	r1, r3
 801065a:	4819      	ldr	r0, [pc, #100]	; (80106c0 <prvAddCurrentTaskToDelayedList+0x98>)
 801065c:	f7fd fe21 	bl	800e2a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010660:	e026      	b.n	80106b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010662:	68fa      	ldr	r2, [r7, #12]
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	4413      	add	r3, r2
 8010668:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801066a:	4b14      	ldr	r3, [pc, #80]	; (80106bc <prvAddCurrentTaskToDelayedList+0x94>)
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	68ba      	ldr	r2, [r7, #8]
 8010670:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010672:	68ba      	ldr	r2, [r7, #8]
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	429a      	cmp	r2, r3
 8010678:	d209      	bcs.n	801068e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801067a:	4b12      	ldr	r3, [pc, #72]	; (80106c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 801067c:	681a      	ldr	r2, [r3, #0]
 801067e:	4b0f      	ldr	r3, [pc, #60]	; (80106bc <prvAddCurrentTaskToDelayedList+0x94>)
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	3304      	adds	r3, #4
 8010684:	4619      	mov	r1, r3
 8010686:	4610      	mov	r0, r2
 8010688:	f7fd fe2f 	bl	800e2ea <vListInsert>
}
 801068c:	e010      	b.n	80106b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801068e:	4b0e      	ldr	r3, [pc, #56]	; (80106c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010690:	681a      	ldr	r2, [r3, #0]
 8010692:	4b0a      	ldr	r3, [pc, #40]	; (80106bc <prvAddCurrentTaskToDelayedList+0x94>)
 8010694:	681b      	ldr	r3, [r3, #0]
 8010696:	3304      	adds	r3, #4
 8010698:	4619      	mov	r1, r3
 801069a:	4610      	mov	r0, r2
 801069c:	f7fd fe25 	bl	800e2ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80106a0:	4b0a      	ldr	r3, [pc, #40]	; (80106cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	68ba      	ldr	r2, [r7, #8]
 80106a6:	429a      	cmp	r2, r3
 80106a8:	d202      	bcs.n	80106b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80106aa:	4a08      	ldr	r2, [pc, #32]	; (80106cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80106ac:	68bb      	ldr	r3, [r7, #8]
 80106ae:	6013      	str	r3, [r2, #0]
}
 80106b0:	bf00      	nop
 80106b2:	3710      	adds	r7, #16
 80106b4:	46bd      	mov	sp, r7
 80106b6:	bd80      	pop	{r7, pc}
 80106b8:	20003da4 	.word	0x20003da4
 80106bc:	200038cc 	.word	0x200038cc
 80106c0:	20003d8c 	.word	0x20003d8c
 80106c4:	20003d5c 	.word	0x20003d5c
 80106c8:	20003d58 	.word	0x20003d58
 80106cc:	20003dc0 	.word	0x20003dc0

080106d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b08a      	sub	sp, #40	; 0x28
 80106d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80106d6:	2300      	movs	r3, #0
 80106d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80106da:	f000 fb07 	bl	8010cec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80106de:	4b1c      	ldr	r3, [pc, #112]	; (8010750 <xTimerCreateTimerTask+0x80>)
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d021      	beq.n	801072a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80106e6:	2300      	movs	r3, #0
 80106e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80106ea:	2300      	movs	r3, #0
 80106ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80106ee:	1d3a      	adds	r2, r7, #4
 80106f0:	f107 0108 	add.w	r1, r7, #8
 80106f4:	f107 030c 	add.w	r3, r7, #12
 80106f8:	4618      	mov	r0, r3
 80106fa:	f7fd fd8b 	bl	800e214 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80106fe:	6879      	ldr	r1, [r7, #4]
 8010700:	68bb      	ldr	r3, [r7, #8]
 8010702:	68fa      	ldr	r2, [r7, #12]
 8010704:	9202      	str	r2, [sp, #8]
 8010706:	9301      	str	r3, [sp, #4]
 8010708:	2302      	movs	r3, #2
 801070a:	9300      	str	r3, [sp, #0]
 801070c:	2300      	movs	r3, #0
 801070e:	460a      	mov	r2, r1
 8010710:	4910      	ldr	r1, [pc, #64]	; (8010754 <xTimerCreateTimerTask+0x84>)
 8010712:	4811      	ldr	r0, [pc, #68]	; (8010758 <xTimerCreateTimerTask+0x88>)
 8010714:	f7fe ff4c 	bl	800f5b0 <xTaskCreateStatic>
 8010718:	4603      	mov	r3, r0
 801071a:	4a10      	ldr	r2, [pc, #64]	; (801075c <xTimerCreateTimerTask+0x8c>)
 801071c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801071e:	4b0f      	ldr	r3, [pc, #60]	; (801075c <xTimerCreateTimerTask+0x8c>)
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	2b00      	cmp	r3, #0
 8010724:	d001      	beq.n	801072a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010726:	2301      	movs	r3, #1
 8010728:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801072a:	697b      	ldr	r3, [r7, #20]
 801072c:	2b00      	cmp	r3, #0
 801072e:	d10a      	bne.n	8010746 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8010730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010734:	f383 8811 	msr	BASEPRI, r3
 8010738:	f3bf 8f6f 	isb	sy
 801073c:	f3bf 8f4f 	dsb	sy
 8010740:	613b      	str	r3, [r7, #16]
}
 8010742:	bf00      	nop
 8010744:	e7fe      	b.n	8010744 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010746:	697b      	ldr	r3, [r7, #20]
}
 8010748:	4618      	mov	r0, r3
 801074a:	3718      	adds	r7, #24
 801074c:	46bd      	mov	sp, r7
 801074e:	bd80      	pop	{r7, pc}
 8010750:	20003dfc 	.word	0x20003dfc
 8010754:	0802357c 	.word	0x0802357c
 8010758:	08010895 	.word	0x08010895
 801075c:	20003e00 	.word	0x20003e00

08010760 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b08a      	sub	sp, #40	; 0x28
 8010764:	af00      	add	r7, sp, #0
 8010766:	60f8      	str	r0, [r7, #12]
 8010768:	60b9      	str	r1, [r7, #8]
 801076a:	607a      	str	r2, [r7, #4]
 801076c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801076e:	2300      	movs	r3, #0
 8010770:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d10a      	bne.n	801078e <xTimerGenericCommand+0x2e>
	__asm volatile
 8010778:	f04f 0350 	mov.w	r3, #80	; 0x50
 801077c:	f383 8811 	msr	BASEPRI, r3
 8010780:	f3bf 8f6f 	isb	sy
 8010784:	f3bf 8f4f 	dsb	sy
 8010788:	623b      	str	r3, [r7, #32]
}
 801078a:	bf00      	nop
 801078c:	e7fe      	b.n	801078c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801078e:	4b1a      	ldr	r3, [pc, #104]	; (80107f8 <xTimerGenericCommand+0x98>)
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	2b00      	cmp	r3, #0
 8010794:	d02a      	beq.n	80107ec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010796:	68bb      	ldr	r3, [r7, #8]
 8010798:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80107a2:	68bb      	ldr	r3, [r7, #8]
 80107a4:	2b05      	cmp	r3, #5
 80107a6:	dc18      	bgt.n	80107da <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80107a8:	f7ff fdb4 	bl	8010314 <xTaskGetSchedulerState>
 80107ac:	4603      	mov	r3, r0
 80107ae:	2b02      	cmp	r3, #2
 80107b0:	d109      	bne.n	80107c6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80107b2:	4b11      	ldr	r3, [pc, #68]	; (80107f8 <xTimerGenericCommand+0x98>)
 80107b4:	6818      	ldr	r0, [r3, #0]
 80107b6:	f107 0110 	add.w	r1, r7, #16
 80107ba:	2300      	movs	r3, #0
 80107bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80107be:	f7fe f855 	bl	800e86c <xQueueGenericSend>
 80107c2:	6278      	str	r0, [r7, #36]	; 0x24
 80107c4:	e012      	b.n	80107ec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80107c6:	4b0c      	ldr	r3, [pc, #48]	; (80107f8 <xTimerGenericCommand+0x98>)
 80107c8:	6818      	ldr	r0, [r3, #0]
 80107ca:	f107 0110 	add.w	r1, r7, #16
 80107ce:	2300      	movs	r3, #0
 80107d0:	2200      	movs	r2, #0
 80107d2:	f7fe f84b 	bl	800e86c <xQueueGenericSend>
 80107d6:	6278      	str	r0, [r7, #36]	; 0x24
 80107d8:	e008      	b.n	80107ec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80107da:	4b07      	ldr	r3, [pc, #28]	; (80107f8 <xTimerGenericCommand+0x98>)
 80107dc:	6818      	ldr	r0, [r3, #0]
 80107de:	f107 0110 	add.w	r1, r7, #16
 80107e2:	2300      	movs	r3, #0
 80107e4:	683a      	ldr	r2, [r7, #0]
 80107e6:	f7fe f93f 	bl	800ea68 <xQueueGenericSendFromISR>
 80107ea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80107ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80107ee:	4618      	mov	r0, r3
 80107f0:	3728      	adds	r7, #40	; 0x28
 80107f2:	46bd      	mov	sp, r7
 80107f4:	bd80      	pop	{r7, pc}
 80107f6:	bf00      	nop
 80107f8:	20003dfc 	.word	0x20003dfc

080107fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80107fc:	b580      	push	{r7, lr}
 80107fe:	b088      	sub	sp, #32
 8010800:	af02      	add	r7, sp, #8
 8010802:	6078      	str	r0, [r7, #4]
 8010804:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010806:	4b22      	ldr	r3, [pc, #136]	; (8010890 <prvProcessExpiredTimer+0x94>)
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	68db      	ldr	r3, [r3, #12]
 801080c:	68db      	ldr	r3, [r3, #12]
 801080e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010810:	697b      	ldr	r3, [r7, #20]
 8010812:	3304      	adds	r3, #4
 8010814:	4618      	mov	r0, r3
 8010816:	f7fd fda1 	bl	800e35c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801081a:	697b      	ldr	r3, [r7, #20]
 801081c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010820:	f003 0304 	and.w	r3, r3, #4
 8010824:	2b00      	cmp	r3, #0
 8010826:	d022      	beq.n	801086e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010828:	697b      	ldr	r3, [r7, #20]
 801082a:	699a      	ldr	r2, [r3, #24]
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	18d1      	adds	r1, r2, r3
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	683a      	ldr	r2, [r7, #0]
 8010834:	6978      	ldr	r0, [r7, #20]
 8010836:	f000 f8d1 	bl	80109dc <prvInsertTimerInActiveList>
 801083a:	4603      	mov	r3, r0
 801083c:	2b00      	cmp	r3, #0
 801083e:	d01f      	beq.n	8010880 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010840:	2300      	movs	r3, #0
 8010842:	9300      	str	r3, [sp, #0]
 8010844:	2300      	movs	r3, #0
 8010846:	687a      	ldr	r2, [r7, #4]
 8010848:	2100      	movs	r1, #0
 801084a:	6978      	ldr	r0, [r7, #20]
 801084c:	f7ff ff88 	bl	8010760 <xTimerGenericCommand>
 8010850:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010852:	693b      	ldr	r3, [r7, #16]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d113      	bne.n	8010880 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8010858:	f04f 0350 	mov.w	r3, #80	; 0x50
 801085c:	f383 8811 	msr	BASEPRI, r3
 8010860:	f3bf 8f6f 	isb	sy
 8010864:	f3bf 8f4f 	dsb	sy
 8010868:	60fb      	str	r3, [r7, #12]
}
 801086a:	bf00      	nop
 801086c:	e7fe      	b.n	801086c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801086e:	697b      	ldr	r3, [r7, #20]
 8010870:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010874:	f023 0301 	bic.w	r3, r3, #1
 8010878:	b2da      	uxtb	r2, r3
 801087a:	697b      	ldr	r3, [r7, #20]
 801087c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010880:	697b      	ldr	r3, [r7, #20]
 8010882:	6a1b      	ldr	r3, [r3, #32]
 8010884:	6978      	ldr	r0, [r7, #20]
 8010886:	4798      	blx	r3
}
 8010888:	bf00      	nop
 801088a:	3718      	adds	r7, #24
 801088c:	46bd      	mov	sp, r7
 801088e:	bd80      	pop	{r7, pc}
 8010890:	20003df4 	.word	0x20003df4

08010894 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010894:	b580      	push	{r7, lr}
 8010896:	b084      	sub	sp, #16
 8010898:	af00      	add	r7, sp, #0
 801089a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801089c:	f107 0308 	add.w	r3, r7, #8
 80108a0:	4618      	mov	r0, r3
 80108a2:	f000 f857 	bl	8010954 <prvGetNextExpireTime>
 80108a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80108a8:	68bb      	ldr	r3, [r7, #8]
 80108aa:	4619      	mov	r1, r3
 80108ac:	68f8      	ldr	r0, [r7, #12]
 80108ae:	f000 f803 	bl	80108b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80108b2:	f000 f8d5 	bl	8010a60 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80108b6:	e7f1      	b.n	801089c <prvTimerTask+0x8>

080108b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80108b8:	b580      	push	{r7, lr}
 80108ba:	b084      	sub	sp, #16
 80108bc:	af00      	add	r7, sp, #0
 80108be:	6078      	str	r0, [r7, #4]
 80108c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80108c2:	f7ff f923 	bl	800fb0c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80108c6:	f107 0308 	add.w	r3, r7, #8
 80108ca:	4618      	mov	r0, r3
 80108cc:	f000 f866 	bl	801099c <prvSampleTimeNow>
 80108d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80108d2:	68bb      	ldr	r3, [r7, #8]
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d130      	bne.n	801093a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d10a      	bne.n	80108f4 <prvProcessTimerOrBlockTask+0x3c>
 80108de:	687a      	ldr	r2, [r7, #4]
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	429a      	cmp	r2, r3
 80108e4:	d806      	bhi.n	80108f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80108e6:	f7ff f91f 	bl	800fb28 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80108ea:	68f9      	ldr	r1, [r7, #12]
 80108ec:	6878      	ldr	r0, [r7, #4]
 80108ee:	f7ff ff85 	bl	80107fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80108f2:	e024      	b.n	801093e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80108f4:	683b      	ldr	r3, [r7, #0]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d008      	beq.n	801090c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80108fa:	4b13      	ldr	r3, [pc, #76]	; (8010948 <prvProcessTimerOrBlockTask+0x90>)
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d101      	bne.n	8010908 <prvProcessTimerOrBlockTask+0x50>
 8010904:	2301      	movs	r3, #1
 8010906:	e000      	b.n	801090a <prvProcessTimerOrBlockTask+0x52>
 8010908:	2300      	movs	r3, #0
 801090a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801090c:	4b0f      	ldr	r3, [pc, #60]	; (801094c <prvProcessTimerOrBlockTask+0x94>)
 801090e:	6818      	ldr	r0, [r3, #0]
 8010910:	687a      	ldr	r2, [r7, #4]
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	1ad3      	subs	r3, r2, r3
 8010916:	683a      	ldr	r2, [r7, #0]
 8010918:	4619      	mov	r1, r3
 801091a:	f7fe fe15 	bl	800f548 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801091e:	f7ff f903 	bl	800fb28 <xTaskResumeAll>
 8010922:	4603      	mov	r3, r0
 8010924:	2b00      	cmp	r3, #0
 8010926:	d10a      	bne.n	801093e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010928:	4b09      	ldr	r3, [pc, #36]	; (8010950 <prvProcessTimerOrBlockTask+0x98>)
 801092a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801092e:	601a      	str	r2, [r3, #0]
 8010930:	f3bf 8f4f 	dsb	sy
 8010934:	f3bf 8f6f 	isb	sy
}
 8010938:	e001      	b.n	801093e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801093a:	f7ff f8f5 	bl	800fb28 <xTaskResumeAll>
}
 801093e:	bf00      	nop
 8010940:	3710      	adds	r7, #16
 8010942:	46bd      	mov	sp, r7
 8010944:	bd80      	pop	{r7, pc}
 8010946:	bf00      	nop
 8010948:	20003df8 	.word	0x20003df8
 801094c:	20003dfc 	.word	0x20003dfc
 8010950:	e000ed04 	.word	0xe000ed04

08010954 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010954:	b480      	push	{r7}
 8010956:	b085      	sub	sp, #20
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801095c:	4b0e      	ldr	r3, [pc, #56]	; (8010998 <prvGetNextExpireTime+0x44>)
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d101      	bne.n	801096a <prvGetNextExpireTime+0x16>
 8010966:	2201      	movs	r2, #1
 8010968:	e000      	b.n	801096c <prvGetNextExpireTime+0x18>
 801096a:	2200      	movs	r2, #0
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	2b00      	cmp	r3, #0
 8010976:	d105      	bne.n	8010984 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010978:	4b07      	ldr	r3, [pc, #28]	; (8010998 <prvGetNextExpireTime+0x44>)
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	68db      	ldr	r3, [r3, #12]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	60fb      	str	r3, [r7, #12]
 8010982:	e001      	b.n	8010988 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010984:	2300      	movs	r3, #0
 8010986:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010988:	68fb      	ldr	r3, [r7, #12]
}
 801098a:	4618      	mov	r0, r3
 801098c:	3714      	adds	r7, #20
 801098e:	46bd      	mov	sp, r7
 8010990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010994:	4770      	bx	lr
 8010996:	bf00      	nop
 8010998:	20003df4 	.word	0x20003df4

0801099c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801099c:	b580      	push	{r7, lr}
 801099e:	b084      	sub	sp, #16
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80109a4:	f7ff f95e 	bl	800fc64 <xTaskGetTickCount>
 80109a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80109aa:	4b0b      	ldr	r3, [pc, #44]	; (80109d8 <prvSampleTimeNow+0x3c>)
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	68fa      	ldr	r2, [r7, #12]
 80109b0:	429a      	cmp	r2, r3
 80109b2:	d205      	bcs.n	80109c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80109b4:	f000 f936 	bl	8010c24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	2201      	movs	r2, #1
 80109bc:	601a      	str	r2, [r3, #0]
 80109be:	e002      	b.n	80109c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	2200      	movs	r2, #0
 80109c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80109c6:	4a04      	ldr	r2, [pc, #16]	; (80109d8 <prvSampleTimeNow+0x3c>)
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80109cc:	68fb      	ldr	r3, [r7, #12]
}
 80109ce:	4618      	mov	r0, r3
 80109d0:	3710      	adds	r7, #16
 80109d2:	46bd      	mov	sp, r7
 80109d4:	bd80      	pop	{r7, pc}
 80109d6:	bf00      	nop
 80109d8:	20003e04 	.word	0x20003e04

080109dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80109dc:	b580      	push	{r7, lr}
 80109de:	b086      	sub	sp, #24
 80109e0:	af00      	add	r7, sp, #0
 80109e2:	60f8      	str	r0, [r7, #12]
 80109e4:	60b9      	str	r1, [r7, #8]
 80109e6:	607a      	str	r2, [r7, #4]
 80109e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80109ea:	2300      	movs	r3, #0
 80109ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	68ba      	ldr	r2, [r7, #8]
 80109f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	68fa      	ldr	r2, [r7, #12]
 80109f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80109fa:	68ba      	ldr	r2, [r7, #8]
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	429a      	cmp	r2, r3
 8010a00:	d812      	bhi.n	8010a28 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a02:	687a      	ldr	r2, [r7, #4]
 8010a04:	683b      	ldr	r3, [r7, #0]
 8010a06:	1ad2      	subs	r2, r2, r3
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	699b      	ldr	r3, [r3, #24]
 8010a0c:	429a      	cmp	r2, r3
 8010a0e:	d302      	bcc.n	8010a16 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010a10:	2301      	movs	r3, #1
 8010a12:	617b      	str	r3, [r7, #20]
 8010a14:	e01b      	b.n	8010a4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010a16:	4b10      	ldr	r3, [pc, #64]	; (8010a58 <prvInsertTimerInActiveList+0x7c>)
 8010a18:	681a      	ldr	r2, [r3, #0]
 8010a1a:	68fb      	ldr	r3, [r7, #12]
 8010a1c:	3304      	adds	r3, #4
 8010a1e:	4619      	mov	r1, r3
 8010a20:	4610      	mov	r0, r2
 8010a22:	f7fd fc62 	bl	800e2ea <vListInsert>
 8010a26:	e012      	b.n	8010a4e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010a28:	687a      	ldr	r2, [r7, #4]
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	429a      	cmp	r2, r3
 8010a2e:	d206      	bcs.n	8010a3e <prvInsertTimerInActiveList+0x62>
 8010a30:	68ba      	ldr	r2, [r7, #8]
 8010a32:	683b      	ldr	r3, [r7, #0]
 8010a34:	429a      	cmp	r2, r3
 8010a36:	d302      	bcc.n	8010a3e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010a38:	2301      	movs	r3, #1
 8010a3a:	617b      	str	r3, [r7, #20]
 8010a3c:	e007      	b.n	8010a4e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010a3e:	4b07      	ldr	r3, [pc, #28]	; (8010a5c <prvInsertTimerInActiveList+0x80>)
 8010a40:	681a      	ldr	r2, [r3, #0]
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	3304      	adds	r3, #4
 8010a46:	4619      	mov	r1, r3
 8010a48:	4610      	mov	r0, r2
 8010a4a:	f7fd fc4e 	bl	800e2ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010a4e:	697b      	ldr	r3, [r7, #20]
}
 8010a50:	4618      	mov	r0, r3
 8010a52:	3718      	adds	r7, #24
 8010a54:	46bd      	mov	sp, r7
 8010a56:	bd80      	pop	{r7, pc}
 8010a58:	20003df8 	.word	0x20003df8
 8010a5c:	20003df4 	.word	0x20003df4

08010a60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010a60:	b580      	push	{r7, lr}
 8010a62:	b08e      	sub	sp, #56	; 0x38
 8010a64:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010a66:	e0ca      	b.n	8010bfe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	da18      	bge.n	8010aa0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010a6e:	1d3b      	adds	r3, r7, #4
 8010a70:	3304      	adds	r3, #4
 8010a72:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d10a      	bne.n	8010a90 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8010a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a7e:	f383 8811 	msr	BASEPRI, r3
 8010a82:	f3bf 8f6f 	isb	sy
 8010a86:	f3bf 8f4f 	dsb	sy
 8010a8a:	61fb      	str	r3, [r7, #28]
}
 8010a8c:	bf00      	nop
 8010a8e:	e7fe      	b.n	8010a8e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010a96:	6850      	ldr	r0, [r2, #4]
 8010a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010a9a:	6892      	ldr	r2, [r2, #8]
 8010a9c:	4611      	mov	r1, r2
 8010a9e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	f2c0 80aa 	blt.w	8010bfc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010aae:	695b      	ldr	r3, [r3, #20]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d004      	beq.n	8010abe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ab6:	3304      	adds	r3, #4
 8010ab8:	4618      	mov	r0, r3
 8010aba:	f7fd fc4f 	bl	800e35c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010abe:	463b      	mov	r3, r7
 8010ac0:	4618      	mov	r0, r3
 8010ac2:	f7ff ff6b 	bl	801099c <prvSampleTimeNow>
 8010ac6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	2b09      	cmp	r3, #9
 8010acc:	f200 8097 	bhi.w	8010bfe <prvProcessReceivedCommands+0x19e>
 8010ad0:	a201      	add	r2, pc, #4	; (adr r2, 8010ad8 <prvProcessReceivedCommands+0x78>)
 8010ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ad6:	bf00      	nop
 8010ad8:	08010b01 	.word	0x08010b01
 8010adc:	08010b01 	.word	0x08010b01
 8010ae0:	08010b01 	.word	0x08010b01
 8010ae4:	08010b75 	.word	0x08010b75
 8010ae8:	08010b89 	.word	0x08010b89
 8010aec:	08010bd3 	.word	0x08010bd3
 8010af0:	08010b01 	.word	0x08010b01
 8010af4:	08010b01 	.word	0x08010b01
 8010af8:	08010b75 	.word	0x08010b75
 8010afc:	08010b89 	.word	0x08010b89
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010b06:	f043 0301 	orr.w	r3, r3, #1
 8010b0a:	b2da      	uxtb	r2, r3
 8010b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010b12:	68ba      	ldr	r2, [r7, #8]
 8010b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b16:	699b      	ldr	r3, [r3, #24]
 8010b18:	18d1      	adds	r1, r2, r3
 8010b1a:	68bb      	ldr	r3, [r7, #8]
 8010b1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010b1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010b20:	f7ff ff5c 	bl	80109dc <prvInsertTimerInActiveList>
 8010b24:	4603      	mov	r3, r0
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d069      	beq.n	8010bfe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b2c:	6a1b      	ldr	r3, [r3, #32]
 8010b2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010b30:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010b38:	f003 0304 	and.w	r3, r3, #4
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d05e      	beq.n	8010bfe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010b40:	68ba      	ldr	r2, [r7, #8]
 8010b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b44:	699b      	ldr	r3, [r3, #24]
 8010b46:	441a      	add	r2, r3
 8010b48:	2300      	movs	r3, #0
 8010b4a:	9300      	str	r3, [sp, #0]
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	2100      	movs	r1, #0
 8010b50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010b52:	f7ff fe05 	bl	8010760 <xTimerGenericCommand>
 8010b56:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010b58:	6a3b      	ldr	r3, [r7, #32]
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d14f      	bne.n	8010bfe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8010b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b62:	f383 8811 	msr	BASEPRI, r3
 8010b66:	f3bf 8f6f 	isb	sy
 8010b6a:	f3bf 8f4f 	dsb	sy
 8010b6e:	61bb      	str	r3, [r7, #24]
}
 8010b70:	bf00      	nop
 8010b72:	e7fe      	b.n	8010b72 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010b7a:	f023 0301 	bic.w	r3, r3, #1
 8010b7e:	b2da      	uxtb	r2, r3
 8010b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8010b86:	e03a      	b.n	8010bfe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010b8e:	f043 0301 	orr.w	r3, r3, #1
 8010b92:	b2da      	uxtb	r2, r3
 8010b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010b9a:	68ba      	ldr	r2, [r7, #8]
 8010b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b9e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ba2:	699b      	ldr	r3, [r3, #24]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d10a      	bne.n	8010bbe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8010ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bac:	f383 8811 	msr	BASEPRI, r3
 8010bb0:	f3bf 8f6f 	isb	sy
 8010bb4:	f3bf 8f4f 	dsb	sy
 8010bb8:	617b      	str	r3, [r7, #20]
}
 8010bba:	bf00      	nop
 8010bbc:	e7fe      	b.n	8010bbc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bc0:	699a      	ldr	r2, [r3, #24]
 8010bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bc4:	18d1      	adds	r1, r2, r3
 8010bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010bca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010bcc:	f7ff ff06 	bl	80109dc <prvInsertTimerInActiveList>
					break;
 8010bd0:	e015      	b.n	8010bfe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010bd8:	f003 0302 	and.w	r3, r3, #2
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d103      	bne.n	8010be8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8010be0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010be2:	f000 fbdd 	bl	80113a0 <vPortFree>
 8010be6:	e00a      	b.n	8010bfe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010bee:	f023 0301 	bic.w	r3, r3, #1
 8010bf2:	b2da      	uxtb	r2, r3
 8010bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010bfa:	e000      	b.n	8010bfe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8010bfc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010bfe:	4b08      	ldr	r3, [pc, #32]	; (8010c20 <prvProcessReceivedCommands+0x1c0>)
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	1d39      	adds	r1, r7, #4
 8010c04:	2200      	movs	r2, #0
 8010c06:	4618      	mov	r0, r3
 8010c08:	f7fe f856 	bl	800ecb8 <xQueueReceive>
 8010c0c:	4603      	mov	r3, r0
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	f47f af2a 	bne.w	8010a68 <prvProcessReceivedCommands+0x8>
	}
}
 8010c14:	bf00      	nop
 8010c16:	bf00      	nop
 8010c18:	3730      	adds	r7, #48	; 0x30
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	bd80      	pop	{r7, pc}
 8010c1e:	bf00      	nop
 8010c20:	20003dfc 	.word	0x20003dfc

08010c24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b088      	sub	sp, #32
 8010c28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010c2a:	e048      	b.n	8010cbe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010c2c:	4b2d      	ldr	r3, [pc, #180]	; (8010ce4 <prvSwitchTimerLists+0xc0>)
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	68db      	ldr	r3, [r3, #12]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c36:	4b2b      	ldr	r3, [pc, #172]	; (8010ce4 <prvSwitchTimerLists+0xc0>)
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	68db      	ldr	r3, [r3, #12]
 8010c3c:	68db      	ldr	r3, [r3, #12]
 8010c3e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	3304      	adds	r3, #4
 8010c44:	4618      	mov	r0, r3
 8010c46:	f7fd fb89 	bl	800e35c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	6a1b      	ldr	r3, [r3, #32]
 8010c4e:	68f8      	ldr	r0, [r7, #12]
 8010c50:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010c52:	68fb      	ldr	r3, [r7, #12]
 8010c54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010c58:	f003 0304 	and.w	r3, r3, #4
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d02e      	beq.n	8010cbe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	699b      	ldr	r3, [r3, #24]
 8010c64:	693a      	ldr	r2, [r7, #16]
 8010c66:	4413      	add	r3, r2
 8010c68:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010c6a:	68ba      	ldr	r2, [r7, #8]
 8010c6c:	693b      	ldr	r3, [r7, #16]
 8010c6e:	429a      	cmp	r2, r3
 8010c70:	d90e      	bls.n	8010c90 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	68ba      	ldr	r2, [r7, #8]
 8010c76:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	68fa      	ldr	r2, [r7, #12]
 8010c7c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010c7e:	4b19      	ldr	r3, [pc, #100]	; (8010ce4 <prvSwitchTimerLists+0xc0>)
 8010c80:	681a      	ldr	r2, [r3, #0]
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	3304      	adds	r3, #4
 8010c86:	4619      	mov	r1, r3
 8010c88:	4610      	mov	r0, r2
 8010c8a:	f7fd fb2e 	bl	800e2ea <vListInsert>
 8010c8e:	e016      	b.n	8010cbe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010c90:	2300      	movs	r3, #0
 8010c92:	9300      	str	r3, [sp, #0]
 8010c94:	2300      	movs	r3, #0
 8010c96:	693a      	ldr	r2, [r7, #16]
 8010c98:	2100      	movs	r1, #0
 8010c9a:	68f8      	ldr	r0, [r7, #12]
 8010c9c:	f7ff fd60 	bl	8010760 <xTimerGenericCommand>
 8010ca0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d10a      	bne.n	8010cbe <prvSwitchTimerLists+0x9a>
	__asm volatile
 8010ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cac:	f383 8811 	msr	BASEPRI, r3
 8010cb0:	f3bf 8f6f 	isb	sy
 8010cb4:	f3bf 8f4f 	dsb	sy
 8010cb8:	603b      	str	r3, [r7, #0]
}
 8010cba:	bf00      	nop
 8010cbc:	e7fe      	b.n	8010cbc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010cbe:	4b09      	ldr	r3, [pc, #36]	; (8010ce4 <prvSwitchTimerLists+0xc0>)
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d1b1      	bne.n	8010c2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010cc8:	4b06      	ldr	r3, [pc, #24]	; (8010ce4 <prvSwitchTimerLists+0xc0>)
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010cce:	4b06      	ldr	r3, [pc, #24]	; (8010ce8 <prvSwitchTimerLists+0xc4>)
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	4a04      	ldr	r2, [pc, #16]	; (8010ce4 <prvSwitchTimerLists+0xc0>)
 8010cd4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010cd6:	4a04      	ldr	r2, [pc, #16]	; (8010ce8 <prvSwitchTimerLists+0xc4>)
 8010cd8:	697b      	ldr	r3, [r7, #20]
 8010cda:	6013      	str	r3, [r2, #0]
}
 8010cdc:	bf00      	nop
 8010cde:	3718      	adds	r7, #24
 8010ce0:	46bd      	mov	sp, r7
 8010ce2:	bd80      	pop	{r7, pc}
 8010ce4:	20003df4 	.word	0x20003df4
 8010ce8:	20003df8 	.word	0x20003df8

08010cec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b082      	sub	sp, #8
 8010cf0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010cf2:	f000 f967 	bl	8010fc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010cf6:	4b15      	ldr	r3, [pc, #84]	; (8010d4c <prvCheckForValidListAndQueue+0x60>)
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d120      	bne.n	8010d40 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010cfe:	4814      	ldr	r0, [pc, #80]	; (8010d50 <prvCheckForValidListAndQueue+0x64>)
 8010d00:	f7fd faa2 	bl	800e248 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010d04:	4813      	ldr	r0, [pc, #76]	; (8010d54 <prvCheckForValidListAndQueue+0x68>)
 8010d06:	f7fd fa9f 	bl	800e248 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010d0a:	4b13      	ldr	r3, [pc, #76]	; (8010d58 <prvCheckForValidListAndQueue+0x6c>)
 8010d0c:	4a10      	ldr	r2, [pc, #64]	; (8010d50 <prvCheckForValidListAndQueue+0x64>)
 8010d0e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010d10:	4b12      	ldr	r3, [pc, #72]	; (8010d5c <prvCheckForValidListAndQueue+0x70>)
 8010d12:	4a10      	ldr	r2, [pc, #64]	; (8010d54 <prvCheckForValidListAndQueue+0x68>)
 8010d14:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010d16:	2300      	movs	r3, #0
 8010d18:	9300      	str	r3, [sp, #0]
 8010d1a:	4b11      	ldr	r3, [pc, #68]	; (8010d60 <prvCheckForValidListAndQueue+0x74>)
 8010d1c:	4a11      	ldr	r2, [pc, #68]	; (8010d64 <prvCheckForValidListAndQueue+0x78>)
 8010d1e:	2110      	movs	r1, #16
 8010d20:	200a      	movs	r0, #10
 8010d22:	f7fd fbad 	bl	800e480 <xQueueGenericCreateStatic>
 8010d26:	4603      	mov	r3, r0
 8010d28:	4a08      	ldr	r2, [pc, #32]	; (8010d4c <prvCheckForValidListAndQueue+0x60>)
 8010d2a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010d2c:	4b07      	ldr	r3, [pc, #28]	; (8010d4c <prvCheckForValidListAndQueue+0x60>)
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d005      	beq.n	8010d40 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010d34:	4b05      	ldr	r3, [pc, #20]	; (8010d4c <prvCheckForValidListAndQueue+0x60>)
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	490b      	ldr	r1, [pc, #44]	; (8010d68 <prvCheckForValidListAndQueue+0x7c>)
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	f7fe fbb0 	bl	800f4a0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010d40:	f000 f970 	bl	8011024 <vPortExitCritical>
}
 8010d44:	bf00      	nop
 8010d46:	46bd      	mov	sp, r7
 8010d48:	bd80      	pop	{r7, pc}
 8010d4a:	bf00      	nop
 8010d4c:	20003dfc 	.word	0x20003dfc
 8010d50:	20003dcc 	.word	0x20003dcc
 8010d54:	20003de0 	.word	0x20003de0
 8010d58:	20003df4 	.word	0x20003df4
 8010d5c:	20003df8 	.word	0x20003df8
 8010d60:	20003ea8 	.word	0x20003ea8
 8010d64:	20003e08 	.word	0x20003e08
 8010d68:	08023584 	.word	0x08023584

08010d6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010d6c:	b480      	push	{r7}
 8010d6e:	b085      	sub	sp, #20
 8010d70:	af00      	add	r7, sp, #0
 8010d72:	60f8      	str	r0, [r7, #12]
 8010d74:	60b9      	str	r1, [r7, #8]
 8010d76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	3b04      	subs	r3, #4
 8010d7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	3b04      	subs	r3, #4
 8010d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010d8c:	68bb      	ldr	r3, [r7, #8]
 8010d8e:	f023 0201 	bic.w	r2, r3, #1
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	3b04      	subs	r3, #4
 8010d9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010d9c:	4a0c      	ldr	r2, [pc, #48]	; (8010dd0 <pxPortInitialiseStack+0x64>)
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	3b14      	subs	r3, #20
 8010da6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010da8:	687a      	ldr	r2, [r7, #4]
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	3b04      	subs	r3, #4
 8010db2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	f06f 0202 	mvn.w	r2, #2
 8010dba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	3b20      	subs	r3, #32
 8010dc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010dc2:	68fb      	ldr	r3, [r7, #12]
}
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	3714      	adds	r7, #20
 8010dc8:	46bd      	mov	sp, r7
 8010dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dce:	4770      	bx	lr
 8010dd0:	08010dd5 	.word	0x08010dd5

08010dd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010dd4:	b480      	push	{r7}
 8010dd6:	b085      	sub	sp, #20
 8010dd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010dde:	4b12      	ldr	r3, [pc, #72]	; (8010e28 <prvTaskExitError+0x54>)
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010de6:	d00a      	beq.n	8010dfe <prvTaskExitError+0x2a>
	__asm volatile
 8010de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dec:	f383 8811 	msr	BASEPRI, r3
 8010df0:	f3bf 8f6f 	isb	sy
 8010df4:	f3bf 8f4f 	dsb	sy
 8010df8:	60fb      	str	r3, [r7, #12]
}
 8010dfa:	bf00      	nop
 8010dfc:	e7fe      	b.n	8010dfc <prvTaskExitError+0x28>
	__asm volatile
 8010dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e02:	f383 8811 	msr	BASEPRI, r3
 8010e06:	f3bf 8f6f 	isb	sy
 8010e0a:	f3bf 8f4f 	dsb	sy
 8010e0e:	60bb      	str	r3, [r7, #8]
}
 8010e10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010e12:	bf00      	nop
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d0fc      	beq.n	8010e14 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010e1a:	bf00      	nop
 8010e1c:	bf00      	nop
 8010e1e:	3714      	adds	r7, #20
 8010e20:	46bd      	mov	sp, r7
 8010e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e26:	4770      	bx	lr
 8010e28:	20000014 	.word	0x20000014
 8010e2c:	00000000 	.word	0x00000000

08010e30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010e30:	4b07      	ldr	r3, [pc, #28]	; (8010e50 <pxCurrentTCBConst2>)
 8010e32:	6819      	ldr	r1, [r3, #0]
 8010e34:	6808      	ldr	r0, [r1, #0]
 8010e36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e3a:	f380 8809 	msr	PSP, r0
 8010e3e:	f3bf 8f6f 	isb	sy
 8010e42:	f04f 0000 	mov.w	r0, #0
 8010e46:	f380 8811 	msr	BASEPRI, r0
 8010e4a:	4770      	bx	lr
 8010e4c:	f3af 8000 	nop.w

08010e50 <pxCurrentTCBConst2>:
 8010e50:	200038cc 	.word	0x200038cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010e54:	bf00      	nop
 8010e56:	bf00      	nop

08010e58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010e58:	4808      	ldr	r0, [pc, #32]	; (8010e7c <prvPortStartFirstTask+0x24>)
 8010e5a:	6800      	ldr	r0, [r0, #0]
 8010e5c:	6800      	ldr	r0, [r0, #0]
 8010e5e:	f380 8808 	msr	MSP, r0
 8010e62:	f04f 0000 	mov.w	r0, #0
 8010e66:	f380 8814 	msr	CONTROL, r0
 8010e6a:	b662      	cpsie	i
 8010e6c:	b661      	cpsie	f
 8010e6e:	f3bf 8f4f 	dsb	sy
 8010e72:	f3bf 8f6f 	isb	sy
 8010e76:	df00      	svc	0
 8010e78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010e7a:	bf00      	nop
 8010e7c:	e000ed08 	.word	0xe000ed08

08010e80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010e80:	b580      	push	{r7, lr}
 8010e82:	b086      	sub	sp, #24
 8010e84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010e86:	4b46      	ldr	r3, [pc, #280]	; (8010fa0 <xPortStartScheduler+0x120>)
 8010e88:	681b      	ldr	r3, [r3, #0]
 8010e8a:	4a46      	ldr	r2, [pc, #280]	; (8010fa4 <xPortStartScheduler+0x124>)
 8010e8c:	4293      	cmp	r3, r2
 8010e8e:	d10a      	bne.n	8010ea6 <xPortStartScheduler+0x26>
	__asm volatile
 8010e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e94:	f383 8811 	msr	BASEPRI, r3
 8010e98:	f3bf 8f6f 	isb	sy
 8010e9c:	f3bf 8f4f 	dsb	sy
 8010ea0:	613b      	str	r3, [r7, #16]
}
 8010ea2:	bf00      	nop
 8010ea4:	e7fe      	b.n	8010ea4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010ea6:	4b3e      	ldr	r3, [pc, #248]	; (8010fa0 <xPortStartScheduler+0x120>)
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	4a3f      	ldr	r2, [pc, #252]	; (8010fa8 <xPortStartScheduler+0x128>)
 8010eac:	4293      	cmp	r3, r2
 8010eae:	d10a      	bne.n	8010ec6 <xPortStartScheduler+0x46>
	__asm volatile
 8010eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010eb4:	f383 8811 	msr	BASEPRI, r3
 8010eb8:	f3bf 8f6f 	isb	sy
 8010ebc:	f3bf 8f4f 	dsb	sy
 8010ec0:	60fb      	str	r3, [r7, #12]
}
 8010ec2:	bf00      	nop
 8010ec4:	e7fe      	b.n	8010ec4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010ec6:	4b39      	ldr	r3, [pc, #228]	; (8010fac <xPortStartScheduler+0x12c>)
 8010ec8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010eca:	697b      	ldr	r3, [r7, #20]
 8010ecc:	781b      	ldrb	r3, [r3, #0]
 8010ece:	b2db      	uxtb	r3, r3
 8010ed0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010ed2:	697b      	ldr	r3, [r7, #20]
 8010ed4:	22ff      	movs	r2, #255	; 0xff
 8010ed6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010ed8:	697b      	ldr	r3, [r7, #20]
 8010eda:	781b      	ldrb	r3, [r3, #0]
 8010edc:	b2db      	uxtb	r3, r3
 8010ede:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010ee0:	78fb      	ldrb	r3, [r7, #3]
 8010ee2:	b2db      	uxtb	r3, r3
 8010ee4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010ee8:	b2da      	uxtb	r2, r3
 8010eea:	4b31      	ldr	r3, [pc, #196]	; (8010fb0 <xPortStartScheduler+0x130>)
 8010eec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010eee:	4b31      	ldr	r3, [pc, #196]	; (8010fb4 <xPortStartScheduler+0x134>)
 8010ef0:	2207      	movs	r2, #7
 8010ef2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010ef4:	e009      	b.n	8010f0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8010ef6:	4b2f      	ldr	r3, [pc, #188]	; (8010fb4 <xPortStartScheduler+0x134>)
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	3b01      	subs	r3, #1
 8010efc:	4a2d      	ldr	r2, [pc, #180]	; (8010fb4 <xPortStartScheduler+0x134>)
 8010efe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010f00:	78fb      	ldrb	r3, [r7, #3]
 8010f02:	b2db      	uxtb	r3, r3
 8010f04:	005b      	lsls	r3, r3, #1
 8010f06:	b2db      	uxtb	r3, r3
 8010f08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010f0a:	78fb      	ldrb	r3, [r7, #3]
 8010f0c:	b2db      	uxtb	r3, r3
 8010f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010f12:	2b80      	cmp	r3, #128	; 0x80
 8010f14:	d0ef      	beq.n	8010ef6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010f16:	4b27      	ldr	r3, [pc, #156]	; (8010fb4 <xPortStartScheduler+0x134>)
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	f1c3 0307 	rsb	r3, r3, #7
 8010f1e:	2b04      	cmp	r3, #4
 8010f20:	d00a      	beq.n	8010f38 <xPortStartScheduler+0xb8>
	__asm volatile
 8010f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f26:	f383 8811 	msr	BASEPRI, r3
 8010f2a:	f3bf 8f6f 	isb	sy
 8010f2e:	f3bf 8f4f 	dsb	sy
 8010f32:	60bb      	str	r3, [r7, #8]
}
 8010f34:	bf00      	nop
 8010f36:	e7fe      	b.n	8010f36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010f38:	4b1e      	ldr	r3, [pc, #120]	; (8010fb4 <xPortStartScheduler+0x134>)
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	021b      	lsls	r3, r3, #8
 8010f3e:	4a1d      	ldr	r2, [pc, #116]	; (8010fb4 <xPortStartScheduler+0x134>)
 8010f40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010f42:	4b1c      	ldr	r3, [pc, #112]	; (8010fb4 <xPortStartScheduler+0x134>)
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8010f4a:	4a1a      	ldr	r2, [pc, #104]	; (8010fb4 <xPortStartScheduler+0x134>)
 8010f4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	b2da      	uxtb	r2, r3
 8010f52:	697b      	ldr	r3, [r7, #20]
 8010f54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010f56:	4b18      	ldr	r3, [pc, #96]	; (8010fb8 <xPortStartScheduler+0x138>)
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	4a17      	ldr	r2, [pc, #92]	; (8010fb8 <xPortStartScheduler+0x138>)
 8010f5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010f60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010f62:	4b15      	ldr	r3, [pc, #84]	; (8010fb8 <xPortStartScheduler+0x138>)
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	4a14      	ldr	r2, [pc, #80]	; (8010fb8 <xPortStartScheduler+0x138>)
 8010f68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8010f6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010f6e:	f000 f8dd 	bl	801112c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010f72:	4b12      	ldr	r3, [pc, #72]	; (8010fbc <xPortStartScheduler+0x13c>)
 8010f74:	2200      	movs	r2, #0
 8010f76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010f78:	f000 f8fc 	bl	8011174 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010f7c:	4b10      	ldr	r3, [pc, #64]	; (8010fc0 <xPortStartScheduler+0x140>)
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	4a0f      	ldr	r2, [pc, #60]	; (8010fc0 <xPortStartScheduler+0x140>)
 8010f82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010f86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010f88:	f7ff ff66 	bl	8010e58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010f8c:	f7fe ff46 	bl	800fe1c <vTaskSwitchContext>
	prvTaskExitError();
 8010f90:	f7ff ff20 	bl	8010dd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010f94:	2300      	movs	r3, #0
}
 8010f96:	4618      	mov	r0, r3
 8010f98:	3718      	adds	r7, #24
 8010f9a:	46bd      	mov	sp, r7
 8010f9c:	bd80      	pop	{r7, pc}
 8010f9e:	bf00      	nop
 8010fa0:	e000ed00 	.word	0xe000ed00
 8010fa4:	410fc271 	.word	0x410fc271
 8010fa8:	410fc270 	.word	0x410fc270
 8010fac:	e000e400 	.word	0xe000e400
 8010fb0:	20003ef8 	.word	0x20003ef8
 8010fb4:	20003efc 	.word	0x20003efc
 8010fb8:	e000ed20 	.word	0xe000ed20
 8010fbc:	20000014 	.word	0x20000014
 8010fc0:	e000ef34 	.word	0xe000ef34

08010fc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010fc4:	b480      	push	{r7}
 8010fc6:	b083      	sub	sp, #12
 8010fc8:	af00      	add	r7, sp, #0
	__asm volatile
 8010fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010fce:	f383 8811 	msr	BASEPRI, r3
 8010fd2:	f3bf 8f6f 	isb	sy
 8010fd6:	f3bf 8f4f 	dsb	sy
 8010fda:	607b      	str	r3, [r7, #4]
}
 8010fdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010fde:	4b0f      	ldr	r3, [pc, #60]	; (801101c <vPortEnterCritical+0x58>)
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	3301      	adds	r3, #1
 8010fe4:	4a0d      	ldr	r2, [pc, #52]	; (801101c <vPortEnterCritical+0x58>)
 8010fe6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010fe8:	4b0c      	ldr	r3, [pc, #48]	; (801101c <vPortEnterCritical+0x58>)
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	2b01      	cmp	r3, #1
 8010fee:	d10f      	bne.n	8011010 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010ff0:	4b0b      	ldr	r3, [pc, #44]	; (8011020 <vPortEnterCritical+0x5c>)
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	b2db      	uxtb	r3, r3
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d00a      	beq.n	8011010 <vPortEnterCritical+0x4c>
	__asm volatile
 8010ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ffe:	f383 8811 	msr	BASEPRI, r3
 8011002:	f3bf 8f6f 	isb	sy
 8011006:	f3bf 8f4f 	dsb	sy
 801100a:	603b      	str	r3, [r7, #0]
}
 801100c:	bf00      	nop
 801100e:	e7fe      	b.n	801100e <vPortEnterCritical+0x4a>
	}
}
 8011010:	bf00      	nop
 8011012:	370c      	adds	r7, #12
 8011014:	46bd      	mov	sp, r7
 8011016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801101a:	4770      	bx	lr
 801101c:	20000014 	.word	0x20000014
 8011020:	e000ed04 	.word	0xe000ed04

08011024 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011024:	b480      	push	{r7}
 8011026:	b083      	sub	sp, #12
 8011028:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801102a:	4b12      	ldr	r3, [pc, #72]	; (8011074 <vPortExitCritical+0x50>)
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	2b00      	cmp	r3, #0
 8011030:	d10a      	bne.n	8011048 <vPortExitCritical+0x24>
	__asm volatile
 8011032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011036:	f383 8811 	msr	BASEPRI, r3
 801103a:	f3bf 8f6f 	isb	sy
 801103e:	f3bf 8f4f 	dsb	sy
 8011042:	607b      	str	r3, [r7, #4]
}
 8011044:	bf00      	nop
 8011046:	e7fe      	b.n	8011046 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011048:	4b0a      	ldr	r3, [pc, #40]	; (8011074 <vPortExitCritical+0x50>)
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	3b01      	subs	r3, #1
 801104e:	4a09      	ldr	r2, [pc, #36]	; (8011074 <vPortExitCritical+0x50>)
 8011050:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011052:	4b08      	ldr	r3, [pc, #32]	; (8011074 <vPortExitCritical+0x50>)
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d105      	bne.n	8011066 <vPortExitCritical+0x42>
 801105a:	2300      	movs	r3, #0
 801105c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801105e:	683b      	ldr	r3, [r7, #0]
 8011060:	f383 8811 	msr	BASEPRI, r3
}
 8011064:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011066:	bf00      	nop
 8011068:	370c      	adds	r7, #12
 801106a:	46bd      	mov	sp, r7
 801106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011070:	4770      	bx	lr
 8011072:	bf00      	nop
 8011074:	20000014 	.word	0x20000014
	...

08011080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011080:	f3ef 8009 	mrs	r0, PSP
 8011084:	f3bf 8f6f 	isb	sy
 8011088:	4b15      	ldr	r3, [pc, #84]	; (80110e0 <pxCurrentTCBConst>)
 801108a:	681a      	ldr	r2, [r3, #0]
 801108c:	f01e 0f10 	tst.w	lr, #16
 8011090:	bf08      	it	eq
 8011092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801109a:	6010      	str	r0, [r2, #0]
 801109c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80110a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80110a4:	f380 8811 	msr	BASEPRI, r0
 80110a8:	f3bf 8f4f 	dsb	sy
 80110ac:	f3bf 8f6f 	isb	sy
 80110b0:	f7fe feb4 	bl	800fe1c <vTaskSwitchContext>
 80110b4:	f04f 0000 	mov.w	r0, #0
 80110b8:	f380 8811 	msr	BASEPRI, r0
 80110bc:	bc09      	pop	{r0, r3}
 80110be:	6819      	ldr	r1, [r3, #0]
 80110c0:	6808      	ldr	r0, [r1, #0]
 80110c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110c6:	f01e 0f10 	tst.w	lr, #16
 80110ca:	bf08      	it	eq
 80110cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80110d0:	f380 8809 	msr	PSP, r0
 80110d4:	f3bf 8f6f 	isb	sy
 80110d8:	4770      	bx	lr
 80110da:	bf00      	nop
 80110dc:	f3af 8000 	nop.w

080110e0 <pxCurrentTCBConst>:
 80110e0:	200038cc 	.word	0x200038cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80110e4:	bf00      	nop
 80110e6:	bf00      	nop

080110e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80110e8:	b580      	push	{r7, lr}
 80110ea:	b082      	sub	sp, #8
 80110ec:	af00      	add	r7, sp, #0
	__asm volatile
 80110ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110f2:	f383 8811 	msr	BASEPRI, r3
 80110f6:	f3bf 8f6f 	isb	sy
 80110fa:	f3bf 8f4f 	dsb	sy
 80110fe:	607b      	str	r3, [r7, #4]
}
 8011100:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011102:	f7fe fdd1 	bl	800fca8 <xTaskIncrementTick>
 8011106:	4603      	mov	r3, r0
 8011108:	2b00      	cmp	r3, #0
 801110a:	d003      	beq.n	8011114 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801110c:	4b06      	ldr	r3, [pc, #24]	; (8011128 <xPortSysTickHandler+0x40>)
 801110e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011112:	601a      	str	r2, [r3, #0]
 8011114:	2300      	movs	r3, #0
 8011116:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011118:	683b      	ldr	r3, [r7, #0]
 801111a:	f383 8811 	msr	BASEPRI, r3
}
 801111e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011120:	bf00      	nop
 8011122:	3708      	adds	r7, #8
 8011124:	46bd      	mov	sp, r7
 8011126:	bd80      	pop	{r7, pc}
 8011128:	e000ed04 	.word	0xe000ed04

0801112c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801112c:	b480      	push	{r7}
 801112e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011130:	4b0b      	ldr	r3, [pc, #44]	; (8011160 <vPortSetupTimerInterrupt+0x34>)
 8011132:	2200      	movs	r2, #0
 8011134:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011136:	4b0b      	ldr	r3, [pc, #44]	; (8011164 <vPortSetupTimerInterrupt+0x38>)
 8011138:	2200      	movs	r2, #0
 801113a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801113c:	4b0a      	ldr	r3, [pc, #40]	; (8011168 <vPortSetupTimerInterrupt+0x3c>)
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	4a0a      	ldr	r2, [pc, #40]	; (801116c <vPortSetupTimerInterrupt+0x40>)
 8011142:	fba2 2303 	umull	r2, r3, r2, r3
 8011146:	099b      	lsrs	r3, r3, #6
 8011148:	4a09      	ldr	r2, [pc, #36]	; (8011170 <vPortSetupTimerInterrupt+0x44>)
 801114a:	3b01      	subs	r3, #1
 801114c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801114e:	4b04      	ldr	r3, [pc, #16]	; (8011160 <vPortSetupTimerInterrupt+0x34>)
 8011150:	2207      	movs	r2, #7
 8011152:	601a      	str	r2, [r3, #0]
}
 8011154:	bf00      	nop
 8011156:	46bd      	mov	sp, r7
 8011158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115c:	4770      	bx	lr
 801115e:	bf00      	nop
 8011160:	e000e010 	.word	0xe000e010
 8011164:	e000e018 	.word	0xe000e018
 8011168:	20000008 	.word	0x20000008
 801116c:	10624dd3 	.word	0x10624dd3
 8011170:	e000e014 	.word	0xe000e014

08011174 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011174:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011184 <vPortEnableVFP+0x10>
 8011178:	6801      	ldr	r1, [r0, #0]
 801117a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801117e:	6001      	str	r1, [r0, #0]
 8011180:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011182:	bf00      	nop
 8011184:	e000ed88 	.word	0xe000ed88

08011188 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011188:	b480      	push	{r7}
 801118a:	b085      	sub	sp, #20
 801118c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801118e:	f3ef 8305 	mrs	r3, IPSR
 8011192:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	2b0f      	cmp	r3, #15
 8011198:	d914      	bls.n	80111c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801119a:	4a17      	ldr	r2, [pc, #92]	; (80111f8 <vPortValidateInterruptPriority+0x70>)
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	4413      	add	r3, r2
 80111a0:	781b      	ldrb	r3, [r3, #0]
 80111a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80111a4:	4b15      	ldr	r3, [pc, #84]	; (80111fc <vPortValidateInterruptPriority+0x74>)
 80111a6:	781b      	ldrb	r3, [r3, #0]
 80111a8:	7afa      	ldrb	r2, [r7, #11]
 80111aa:	429a      	cmp	r2, r3
 80111ac:	d20a      	bcs.n	80111c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80111ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111b2:	f383 8811 	msr	BASEPRI, r3
 80111b6:	f3bf 8f6f 	isb	sy
 80111ba:	f3bf 8f4f 	dsb	sy
 80111be:	607b      	str	r3, [r7, #4]
}
 80111c0:	bf00      	nop
 80111c2:	e7fe      	b.n	80111c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80111c4:	4b0e      	ldr	r3, [pc, #56]	; (8011200 <vPortValidateInterruptPriority+0x78>)
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80111cc:	4b0d      	ldr	r3, [pc, #52]	; (8011204 <vPortValidateInterruptPriority+0x7c>)
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	429a      	cmp	r2, r3
 80111d2:	d90a      	bls.n	80111ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80111d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111d8:	f383 8811 	msr	BASEPRI, r3
 80111dc:	f3bf 8f6f 	isb	sy
 80111e0:	f3bf 8f4f 	dsb	sy
 80111e4:	603b      	str	r3, [r7, #0]
}
 80111e6:	bf00      	nop
 80111e8:	e7fe      	b.n	80111e8 <vPortValidateInterruptPriority+0x60>
	}
 80111ea:	bf00      	nop
 80111ec:	3714      	adds	r7, #20
 80111ee:	46bd      	mov	sp, r7
 80111f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f4:	4770      	bx	lr
 80111f6:	bf00      	nop
 80111f8:	e000e3f0 	.word	0xe000e3f0
 80111fc:	20003ef8 	.word	0x20003ef8
 8011200:	e000ed0c 	.word	0xe000ed0c
 8011204:	20003efc 	.word	0x20003efc

08011208 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011208:	b580      	push	{r7, lr}
 801120a:	b08a      	sub	sp, #40	; 0x28
 801120c:	af00      	add	r7, sp, #0
 801120e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011210:	2300      	movs	r3, #0
 8011212:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011214:	f7fe fc7a 	bl	800fb0c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011218:	4b5b      	ldr	r3, [pc, #364]	; (8011388 <pvPortMalloc+0x180>)
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d101      	bne.n	8011224 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011220:	f000 f920 	bl	8011464 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011224:	4b59      	ldr	r3, [pc, #356]	; (801138c <pvPortMalloc+0x184>)
 8011226:	681a      	ldr	r2, [r3, #0]
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	4013      	ands	r3, r2
 801122c:	2b00      	cmp	r3, #0
 801122e:	f040 8093 	bne.w	8011358 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	2b00      	cmp	r3, #0
 8011236:	d01d      	beq.n	8011274 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8011238:	2208      	movs	r2, #8
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	4413      	add	r3, r2
 801123e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	f003 0307 	and.w	r3, r3, #7
 8011246:	2b00      	cmp	r3, #0
 8011248:	d014      	beq.n	8011274 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	f023 0307 	bic.w	r3, r3, #7
 8011250:	3308      	adds	r3, #8
 8011252:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	f003 0307 	and.w	r3, r3, #7
 801125a:	2b00      	cmp	r3, #0
 801125c:	d00a      	beq.n	8011274 <pvPortMalloc+0x6c>
	__asm volatile
 801125e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011262:	f383 8811 	msr	BASEPRI, r3
 8011266:	f3bf 8f6f 	isb	sy
 801126a:	f3bf 8f4f 	dsb	sy
 801126e:	617b      	str	r3, [r7, #20]
}
 8011270:	bf00      	nop
 8011272:	e7fe      	b.n	8011272 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d06e      	beq.n	8011358 <pvPortMalloc+0x150>
 801127a:	4b45      	ldr	r3, [pc, #276]	; (8011390 <pvPortMalloc+0x188>)
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	687a      	ldr	r2, [r7, #4]
 8011280:	429a      	cmp	r2, r3
 8011282:	d869      	bhi.n	8011358 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011284:	4b43      	ldr	r3, [pc, #268]	; (8011394 <pvPortMalloc+0x18c>)
 8011286:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011288:	4b42      	ldr	r3, [pc, #264]	; (8011394 <pvPortMalloc+0x18c>)
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801128e:	e004      	b.n	801129a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8011290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011292:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801129c:	685b      	ldr	r3, [r3, #4]
 801129e:	687a      	ldr	r2, [r7, #4]
 80112a0:	429a      	cmp	r2, r3
 80112a2:	d903      	bls.n	80112ac <pvPortMalloc+0xa4>
 80112a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d1f1      	bne.n	8011290 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80112ac:	4b36      	ldr	r3, [pc, #216]	; (8011388 <pvPortMalloc+0x180>)
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80112b2:	429a      	cmp	r2, r3
 80112b4:	d050      	beq.n	8011358 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80112b6:	6a3b      	ldr	r3, [r7, #32]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	2208      	movs	r2, #8
 80112bc:	4413      	add	r3, r2
 80112be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80112c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112c2:	681a      	ldr	r2, [r3, #0]
 80112c4:	6a3b      	ldr	r3, [r7, #32]
 80112c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80112c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112ca:	685a      	ldr	r2, [r3, #4]
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	1ad2      	subs	r2, r2, r3
 80112d0:	2308      	movs	r3, #8
 80112d2:	005b      	lsls	r3, r3, #1
 80112d4:	429a      	cmp	r2, r3
 80112d6:	d91f      	bls.n	8011318 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80112d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	4413      	add	r3, r2
 80112de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80112e0:	69bb      	ldr	r3, [r7, #24]
 80112e2:	f003 0307 	and.w	r3, r3, #7
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d00a      	beq.n	8011300 <pvPortMalloc+0xf8>
	__asm volatile
 80112ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112ee:	f383 8811 	msr	BASEPRI, r3
 80112f2:	f3bf 8f6f 	isb	sy
 80112f6:	f3bf 8f4f 	dsb	sy
 80112fa:	613b      	str	r3, [r7, #16]
}
 80112fc:	bf00      	nop
 80112fe:	e7fe      	b.n	80112fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011302:	685a      	ldr	r2, [r3, #4]
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	1ad2      	subs	r2, r2, r3
 8011308:	69bb      	ldr	r3, [r7, #24]
 801130a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801130c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801130e:	687a      	ldr	r2, [r7, #4]
 8011310:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011312:	69b8      	ldr	r0, [r7, #24]
 8011314:	f000 f90a 	bl	801152c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011318:	4b1d      	ldr	r3, [pc, #116]	; (8011390 <pvPortMalloc+0x188>)
 801131a:	681a      	ldr	r2, [r3, #0]
 801131c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801131e:	685b      	ldr	r3, [r3, #4]
 8011320:	1ad3      	subs	r3, r2, r3
 8011322:	4a1b      	ldr	r2, [pc, #108]	; (8011390 <pvPortMalloc+0x188>)
 8011324:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011326:	4b1a      	ldr	r3, [pc, #104]	; (8011390 <pvPortMalloc+0x188>)
 8011328:	681a      	ldr	r2, [r3, #0]
 801132a:	4b1b      	ldr	r3, [pc, #108]	; (8011398 <pvPortMalloc+0x190>)
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	429a      	cmp	r2, r3
 8011330:	d203      	bcs.n	801133a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011332:	4b17      	ldr	r3, [pc, #92]	; (8011390 <pvPortMalloc+0x188>)
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	4a18      	ldr	r2, [pc, #96]	; (8011398 <pvPortMalloc+0x190>)
 8011338:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801133a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801133c:	685a      	ldr	r2, [r3, #4]
 801133e:	4b13      	ldr	r3, [pc, #76]	; (801138c <pvPortMalloc+0x184>)
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	431a      	orrs	r2, r3
 8011344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011346:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801134a:	2200      	movs	r2, #0
 801134c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801134e:	4b13      	ldr	r3, [pc, #76]	; (801139c <pvPortMalloc+0x194>)
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	3301      	adds	r3, #1
 8011354:	4a11      	ldr	r2, [pc, #68]	; (801139c <pvPortMalloc+0x194>)
 8011356:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011358:	f7fe fbe6 	bl	800fb28 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801135c:	69fb      	ldr	r3, [r7, #28]
 801135e:	f003 0307 	and.w	r3, r3, #7
 8011362:	2b00      	cmp	r3, #0
 8011364:	d00a      	beq.n	801137c <pvPortMalloc+0x174>
	__asm volatile
 8011366:	f04f 0350 	mov.w	r3, #80	; 0x50
 801136a:	f383 8811 	msr	BASEPRI, r3
 801136e:	f3bf 8f6f 	isb	sy
 8011372:	f3bf 8f4f 	dsb	sy
 8011376:	60fb      	str	r3, [r7, #12]
}
 8011378:	bf00      	nop
 801137a:	e7fe      	b.n	801137a <pvPortMalloc+0x172>
	return pvReturn;
 801137c:	69fb      	ldr	r3, [r7, #28]
}
 801137e:	4618      	mov	r0, r3
 8011380:	3728      	adds	r7, #40	; 0x28
 8011382:	46bd      	mov	sp, r7
 8011384:	bd80      	pop	{r7, pc}
 8011386:	bf00      	nop
 8011388:	200228b8 	.word	0x200228b8
 801138c:	200228cc 	.word	0x200228cc
 8011390:	200228bc 	.word	0x200228bc
 8011394:	200228b0 	.word	0x200228b0
 8011398:	200228c0 	.word	0x200228c0
 801139c:	200228c4 	.word	0x200228c4

080113a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80113a0:	b580      	push	{r7, lr}
 80113a2:	b086      	sub	sp, #24
 80113a4:	af00      	add	r7, sp, #0
 80113a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d04d      	beq.n	801144e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80113b2:	2308      	movs	r3, #8
 80113b4:	425b      	negs	r3, r3
 80113b6:	697a      	ldr	r2, [r7, #20]
 80113b8:	4413      	add	r3, r2
 80113ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80113bc:	697b      	ldr	r3, [r7, #20]
 80113be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80113c0:	693b      	ldr	r3, [r7, #16]
 80113c2:	685a      	ldr	r2, [r3, #4]
 80113c4:	4b24      	ldr	r3, [pc, #144]	; (8011458 <vPortFree+0xb8>)
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	4013      	ands	r3, r2
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d10a      	bne.n	80113e4 <vPortFree+0x44>
	__asm volatile
 80113ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113d2:	f383 8811 	msr	BASEPRI, r3
 80113d6:	f3bf 8f6f 	isb	sy
 80113da:	f3bf 8f4f 	dsb	sy
 80113de:	60fb      	str	r3, [r7, #12]
}
 80113e0:	bf00      	nop
 80113e2:	e7fe      	b.n	80113e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80113e4:	693b      	ldr	r3, [r7, #16]
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	d00a      	beq.n	8011402 <vPortFree+0x62>
	__asm volatile
 80113ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113f0:	f383 8811 	msr	BASEPRI, r3
 80113f4:	f3bf 8f6f 	isb	sy
 80113f8:	f3bf 8f4f 	dsb	sy
 80113fc:	60bb      	str	r3, [r7, #8]
}
 80113fe:	bf00      	nop
 8011400:	e7fe      	b.n	8011400 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011402:	693b      	ldr	r3, [r7, #16]
 8011404:	685a      	ldr	r2, [r3, #4]
 8011406:	4b14      	ldr	r3, [pc, #80]	; (8011458 <vPortFree+0xb8>)
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	4013      	ands	r3, r2
 801140c:	2b00      	cmp	r3, #0
 801140e:	d01e      	beq.n	801144e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011410:	693b      	ldr	r3, [r7, #16]
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	2b00      	cmp	r3, #0
 8011416:	d11a      	bne.n	801144e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011418:	693b      	ldr	r3, [r7, #16]
 801141a:	685a      	ldr	r2, [r3, #4]
 801141c:	4b0e      	ldr	r3, [pc, #56]	; (8011458 <vPortFree+0xb8>)
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	43db      	mvns	r3, r3
 8011422:	401a      	ands	r2, r3
 8011424:	693b      	ldr	r3, [r7, #16]
 8011426:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011428:	f7fe fb70 	bl	800fb0c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801142c:	693b      	ldr	r3, [r7, #16]
 801142e:	685a      	ldr	r2, [r3, #4]
 8011430:	4b0a      	ldr	r3, [pc, #40]	; (801145c <vPortFree+0xbc>)
 8011432:	681b      	ldr	r3, [r3, #0]
 8011434:	4413      	add	r3, r2
 8011436:	4a09      	ldr	r2, [pc, #36]	; (801145c <vPortFree+0xbc>)
 8011438:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801143a:	6938      	ldr	r0, [r7, #16]
 801143c:	f000 f876 	bl	801152c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011440:	4b07      	ldr	r3, [pc, #28]	; (8011460 <vPortFree+0xc0>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	3301      	adds	r3, #1
 8011446:	4a06      	ldr	r2, [pc, #24]	; (8011460 <vPortFree+0xc0>)
 8011448:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801144a:	f7fe fb6d 	bl	800fb28 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801144e:	bf00      	nop
 8011450:	3718      	adds	r7, #24
 8011452:	46bd      	mov	sp, r7
 8011454:	bd80      	pop	{r7, pc}
 8011456:	bf00      	nop
 8011458:	200228cc 	.word	0x200228cc
 801145c:	200228bc 	.word	0x200228bc
 8011460:	200228c8 	.word	0x200228c8

08011464 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011464:	b480      	push	{r7}
 8011466:	b085      	sub	sp, #20
 8011468:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801146a:	4b29      	ldr	r3, [pc, #164]	; (8011510 <prvHeapInit+0xac>)
 801146c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801146e:	4b29      	ldr	r3, [pc, #164]	; (8011514 <prvHeapInit+0xb0>)
 8011470:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	f003 0307 	and.w	r3, r3, #7
 8011478:	2b00      	cmp	r3, #0
 801147a:	d00c      	beq.n	8011496 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	3307      	adds	r3, #7
 8011480:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	f023 0307 	bic.w	r3, r3, #7
 8011488:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801148a:	68ba      	ldr	r2, [r7, #8]
 801148c:	68fb      	ldr	r3, [r7, #12]
 801148e:	1ad3      	subs	r3, r2, r3
 8011490:	4a20      	ldr	r2, [pc, #128]	; (8011514 <prvHeapInit+0xb0>)
 8011492:	4413      	add	r3, r2
 8011494:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801149a:	4a1f      	ldr	r2, [pc, #124]	; (8011518 <prvHeapInit+0xb4>)
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80114a0:	4b1d      	ldr	r3, [pc, #116]	; (8011518 <prvHeapInit+0xb4>)
 80114a2:	2200      	movs	r2, #0
 80114a4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	68ba      	ldr	r2, [r7, #8]
 80114aa:	4413      	add	r3, r2
 80114ac:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80114ae:	2208      	movs	r2, #8
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	1a9b      	subs	r3, r3, r2
 80114b4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	f023 0307 	bic.w	r3, r3, #7
 80114bc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	4a16      	ldr	r2, [pc, #88]	; (801151c <prvHeapInit+0xb8>)
 80114c2:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80114c4:	4b15      	ldr	r3, [pc, #84]	; (801151c <prvHeapInit+0xb8>)
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	2200      	movs	r2, #0
 80114ca:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80114cc:	4b13      	ldr	r3, [pc, #76]	; (801151c <prvHeapInit+0xb8>)
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	2200      	movs	r2, #0
 80114d2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80114d8:	683b      	ldr	r3, [r7, #0]
 80114da:	68fa      	ldr	r2, [r7, #12]
 80114dc:	1ad2      	subs	r2, r2, r3
 80114de:	683b      	ldr	r3, [r7, #0]
 80114e0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80114e2:	4b0e      	ldr	r3, [pc, #56]	; (801151c <prvHeapInit+0xb8>)
 80114e4:	681a      	ldr	r2, [r3, #0]
 80114e6:	683b      	ldr	r3, [r7, #0]
 80114e8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80114ea:	683b      	ldr	r3, [r7, #0]
 80114ec:	685b      	ldr	r3, [r3, #4]
 80114ee:	4a0c      	ldr	r2, [pc, #48]	; (8011520 <prvHeapInit+0xbc>)
 80114f0:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80114f2:	683b      	ldr	r3, [r7, #0]
 80114f4:	685b      	ldr	r3, [r3, #4]
 80114f6:	4a0b      	ldr	r2, [pc, #44]	; (8011524 <prvHeapInit+0xc0>)
 80114f8:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80114fa:	4b0b      	ldr	r3, [pc, #44]	; (8011528 <prvHeapInit+0xc4>)
 80114fc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011500:	601a      	str	r2, [r3, #0]
}
 8011502:	bf00      	nop
 8011504:	3714      	adds	r7, #20
 8011506:	46bd      	mov	sp, r7
 8011508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801150c:	4770      	bx	lr
 801150e:	bf00      	nop
 8011510:	0001e9b0 	.word	0x0001e9b0
 8011514:	20003f00 	.word	0x20003f00
 8011518:	200228b0 	.word	0x200228b0
 801151c:	200228b8 	.word	0x200228b8
 8011520:	200228c0 	.word	0x200228c0
 8011524:	200228bc 	.word	0x200228bc
 8011528:	200228cc 	.word	0x200228cc

0801152c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801152c:	b480      	push	{r7}
 801152e:	b085      	sub	sp, #20
 8011530:	af00      	add	r7, sp, #0
 8011532:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011534:	4b28      	ldr	r3, [pc, #160]	; (80115d8 <prvInsertBlockIntoFreeList+0xac>)
 8011536:	60fb      	str	r3, [r7, #12]
 8011538:	e002      	b.n	8011540 <prvInsertBlockIntoFreeList+0x14>
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	60fb      	str	r3, [r7, #12]
 8011540:	68fb      	ldr	r3, [r7, #12]
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	687a      	ldr	r2, [r7, #4]
 8011546:	429a      	cmp	r2, r3
 8011548:	d8f7      	bhi.n	801153a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801154a:	68fb      	ldr	r3, [r7, #12]
 801154c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	685b      	ldr	r3, [r3, #4]
 8011552:	68ba      	ldr	r2, [r7, #8]
 8011554:	4413      	add	r3, r2
 8011556:	687a      	ldr	r2, [r7, #4]
 8011558:	429a      	cmp	r2, r3
 801155a:	d108      	bne.n	801156e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	685a      	ldr	r2, [r3, #4]
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	685b      	ldr	r3, [r3, #4]
 8011564:	441a      	add	r2, r3
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	685b      	ldr	r3, [r3, #4]
 8011576:	68ba      	ldr	r2, [r7, #8]
 8011578:	441a      	add	r2, r3
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	429a      	cmp	r2, r3
 8011580:	d118      	bne.n	80115b4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	681a      	ldr	r2, [r3, #0]
 8011586:	4b15      	ldr	r3, [pc, #84]	; (80115dc <prvInsertBlockIntoFreeList+0xb0>)
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	429a      	cmp	r2, r3
 801158c:	d00d      	beq.n	80115aa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	685a      	ldr	r2, [r3, #4]
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	685b      	ldr	r3, [r3, #4]
 8011598:	441a      	add	r2, r3
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	681a      	ldr	r2, [r3, #0]
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	601a      	str	r2, [r3, #0]
 80115a8:	e008      	b.n	80115bc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80115aa:	4b0c      	ldr	r3, [pc, #48]	; (80115dc <prvInsertBlockIntoFreeList+0xb0>)
 80115ac:	681a      	ldr	r2, [r3, #0]
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	601a      	str	r2, [r3, #0]
 80115b2:	e003      	b.n	80115bc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	681a      	ldr	r2, [r3, #0]
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80115bc:	68fa      	ldr	r2, [r7, #12]
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	429a      	cmp	r2, r3
 80115c2:	d002      	beq.n	80115ca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	687a      	ldr	r2, [r7, #4]
 80115c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80115ca:	bf00      	nop
 80115cc:	3714      	adds	r7, #20
 80115ce:	46bd      	mov	sp, r7
 80115d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d4:	4770      	bx	lr
 80115d6:	bf00      	nop
 80115d8:	200228b0 	.word	0x200228b0
 80115dc:	200228b8 	.word	0x200228b8

080115e0 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 80115e0:	b580      	push	{r7, lr}
 80115e2:	b084      	sub	sp, #16
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	6078      	str	r0, [r7, #4]
 80115e8:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 80115ea:	683b      	ldr	r3, [r7, #0]
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	330c      	adds	r3, #12
 80115f0:	461a      	mov	r2, r3
 80115f2:	6839      	ldr	r1, [r7, #0]
 80115f4:	6878      	ldr	r0, [r7, #4]
 80115f6:	f003 ff65 	bl	80154c4 <tcpip_send_msg_wait_sem>
 80115fa:	4603      	mov	r3, r0
 80115fc:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 80115fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011602:	2b00      	cmp	r3, #0
 8011604:	d103      	bne.n	801160e <netconn_apimsg+0x2e>
    return apimsg->err;
 8011606:	683b      	ldr	r3, [r7, #0]
 8011608:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801160c:	e001      	b.n	8011612 <netconn_apimsg+0x32>
  }
  return err;
 801160e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011612:	4618      	mov	r0, r3
 8011614:	3710      	adds	r7, #16
 8011616:	46bd      	mov	sp, r7
 8011618:	bd80      	pop	{r7, pc}
	...

0801161c <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 801161c:	b580      	push	{r7, lr}
 801161e:	b08c      	sub	sp, #48	; 0x30
 8011620:	af00      	add	r7, sp, #0
 8011622:	4603      	mov	r3, r0
 8011624:	603a      	str	r2, [r7, #0]
 8011626:	71fb      	strb	r3, [r7, #7]
 8011628:	460b      	mov	r3, r1
 801162a:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 801162c:	79fb      	ldrb	r3, [r7, #7]
 801162e:	6839      	ldr	r1, [r7, #0]
 8011630:	4618      	mov	r0, r3
 8011632:	f001 f9a3 	bl	801297c <netconn_alloc>
 8011636:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 8011638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801163a:	2b00      	cmp	r3, #0
 801163c:	d054      	beq.n	80116e8 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 801163e:	79bb      	ldrb	r3, [r7, #6]
 8011640:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 8011642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011644:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 8011646:	f107 0308 	add.w	r3, r7, #8
 801164a:	4619      	mov	r1, r3
 801164c:	4829      	ldr	r0, [pc, #164]	; (80116f4 <netconn_new_with_proto_and_callback+0xd8>)
 801164e:	f7ff ffc7 	bl	80115e0 <netconn_apimsg>
 8011652:	4603      	mov	r3, r0
 8011654:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 8011658:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 801165c:	2b00      	cmp	r3, #0
 801165e:	d043      	beq.n	80116e8 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 8011660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011662:	685b      	ldr	r3, [r3, #4]
 8011664:	2b00      	cmp	r3, #0
 8011666:	d005      	beq.n	8011674 <netconn_new_with_proto_and_callback+0x58>
 8011668:	4b23      	ldr	r3, [pc, #140]	; (80116f8 <netconn_new_with_proto_and_callback+0xdc>)
 801166a:	22a3      	movs	r2, #163	; 0xa3
 801166c:	4923      	ldr	r1, [pc, #140]	; (80116fc <netconn_new_with_proto_and_callback+0xe0>)
 801166e:	4824      	ldr	r0, [pc, #144]	; (8011700 <netconn_new_with_proto_and_callback+0xe4>)
 8011670:	f00f fb84 	bl	8020d7c <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 8011674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011676:	3310      	adds	r3, #16
 8011678:	4618      	mov	r0, r3
 801167a:	f00e fccd 	bl	8020018 <sys_mbox_valid>
 801167e:	4603      	mov	r3, r0
 8011680:	2b00      	cmp	r3, #0
 8011682:	d105      	bne.n	8011690 <netconn_new_with_proto_and_callback+0x74>
 8011684:	4b1c      	ldr	r3, [pc, #112]	; (80116f8 <netconn_new_with_proto_and_callback+0xdc>)
 8011686:	22a4      	movs	r2, #164	; 0xa4
 8011688:	491e      	ldr	r1, [pc, #120]	; (8011704 <netconn_new_with_proto_and_callback+0xe8>)
 801168a:	481d      	ldr	r0, [pc, #116]	; (8011700 <netconn_new_with_proto_and_callback+0xe4>)
 801168c:	f00f fb76 	bl	8020d7c <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 8011690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011692:	3314      	adds	r3, #20
 8011694:	4618      	mov	r0, r3
 8011696:	f00e fcbf 	bl	8020018 <sys_mbox_valid>
 801169a:	4603      	mov	r3, r0
 801169c:	2b00      	cmp	r3, #0
 801169e:	d005      	beq.n	80116ac <netconn_new_with_proto_and_callback+0x90>
 80116a0:	4b15      	ldr	r3, [pc, #84]	; (80116f8 <netconn_new_with_proto_and_callback+0xdc>)
 80116a2:	22a6      	movs	r2, #166	; 0xa6
 80116a4:	4918      	ldr	r1, [pc, #96]	; (8011708 <netconn_new_with_proto_and_callback+0xec>)
 80116a6:	4816      	ldr	r0, [pc, #88]	; (8011700 <netconn_new_with_proto_and_callback+0xe4>)
 80116a8:	f00f fb68 	bl	8020d7c <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 80116ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116ae:	330c      	adds	r3, #12
 80116b0:	4618      	mov	r0, r3
 80116b2:	f00e fd3f 	bl	8020134 <sys_sem_valid>
 80116b6:	4603      	mov	r3, r0
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d105      	bne.n	80116c8 <netconn_new_with_proto_and_callback+0xac>
 80116bc:	4b0e      	ldr	r3, [pc, #56]	; (80116f8 <netconn_new_with_proto_and_callback+0xdc>)
 80116be:	22a9      	movs	r2, #169	; 0xa9
 80116c0:	4912      	ldr	r1, [pc, #72]	; (801170c <netconn_new_with_proto_and_callback+0xf0>)
 80116c2:	480f      	ldr	r0, [pc, #60]	; (8011700 <netconn_new_with_proto_and_callback+0xe4>)
 80116c4:	f00f fb5a 	bl	8020d7c <iprintf>
      sys_sem_free(&conn->op_completed);
 80116c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116ca:	330c      	adds	r3, #12
 80116cc:	4618      	mov	r0, r3
 80116ce:	f00e fd24 	bl	802011a <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 80116d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116d4:	3310      	adds	r3, #16
 80116d6:	4618      	mov	r0, r3
 80116d8:	f00e fc2a 	bl	801ff30 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 80116dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80116de:	2007      	movs	r0, #7
 80116e0:	f004 fc58 	bl	8015f94 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 80116e4:	2300      	movs	r3, #0
 80116e6:	e000      	b.n	80116ea <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 80116e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80116ea:	4618      	mov	r0, r3
 80116ec:	3730      	adds	r7, #48	; 0x30
 80116ee:	46bd      	mov	sp, r7
 80116f0:	bd80      	pop	{r7, pc}
 80116f2:	bf00      	nop
 80116f4:	08012951 	.word	0x08012951
 80116f8:	0802358c 	.word	0x0802358c
 80116fc:	080235c0 	.word	0x080235c0
 8011700:	080235e4 	.word	0x080235e4
 8011704:	0802360c 	.word	0x0802360c
 8011708:	08023624 	.word	0x08023624
 801170c:	08023648 	.word	0x08023648

08011710 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 8011710:	b580      	push	{r7, lr}
 8011712:	b08c      	sub	sp, #48	; 0x30
 8011714:	af00      	add	r7, sp, #0
 8011716:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d101      	bne.n	8011722 <netconn_prepare_delete+0x12>
    return ERR_OK;
 801171e:	2300      	movs	r3, #0
 8011720:	e014      	b.n	801174c <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 8011726:	2329      	movs	r3, #41	; 0x29
 8011728:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 801172a:	f107 030c 	add.w	r3, r7, #12
 801172e:	4619      	mov	r1, r3
 8011730:	4808      	ldr	r0, [pc, #32]	; (8011754 <netconn_prepare_delete+0x44>)
 8011732:	f7ff ff55 	bl	80115e0 <netconn_apimsg>
 8011736:	4603      	mov	r3, r0
 8011738:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 801173c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8011740:	2b00      	cmp	r3, #0
 8011742:	d002      	beq.n	801174a <netconn_prepare_delete+0x3a>
    return err;
 8011744:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8011748:	e000      	b.n	801174c <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 801174a:	2300      	movs	r3, #0
}
 801174c:	4618      	mov	r0, r3
 801174e:	3730      	adds	r7, #48	; 0x30
 8011750:	46bd      	mov	sp, r7
 8011752:	bd80      	pop	{r7, pc}
 8011754:	08012eb5 	.word	0x08012eb5

08011758 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 8011758:	b580      	push	{r7, lr}
 801175a:	b084      	sub	sp, #16
 801175c:	af00      	add	r7, sp, #0
 801175e:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	2b00      	cmp	r3, #0
 8011764:	d101      	bne.n	801176a <netconn_delete+0x12>
    return ERR_OK;
 8011766:	2300      	movs	r3, #0
 8011768:	e00d      	b.n	8011786 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 801176a:	6878      	ldr	r0, [r7, #4]
 801176c:	f7ff ffd0 	bl	8011710 <netconn_prepare_delete>
 8011770:	4603      	mov	r3, r0
 8011772:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 8011774:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011778:	2b00      	cmp	r3, #0
 801177a:	d102      	bne.n	8011782 <netconn_delete+0x2a>
    netconn_free(conn);
 801177c:	6878      	ldr	r0, [r7, #4]
 801177e:	f001 f96b 	bl	8012a58 <netconn_free>
  }
  return err;
 8011782:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011786:	4618      	mov	r0, r3
 8011788:	3710      	adds	r7, #16
 801178a:	46bd      	mov	sp, r7
 801178c:	bd80      	pop	{r7, pc}
	...

08011790 <netconn_getaddr>:
 * @return ERR_CONN for invalid connections
 *         ERR_OK if the information was retrieved
 */
err_t
netconn_getaddr(struct netconn *conn, ip_addr_t *addr, u16_t *port, u8_t local)
{
 8011790:	b580      	push	{r7, lr}
 8011792:	b08e      	sub	sp, #56	; 0x38
 8011794:	af00      	add	r7, sp, #0
 8011796:	60f8      	str	r0, [r7, #12]
 8011798:	60b9      	str	r1, [r7, #8]
 801179a:	607a      	str	r2, [r7, #4]
 801179c:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_getaddr: invalid conn", (conn != NULL), return ERR_ARG;);
 801179e:	68fb      	ldr	r3, [r7, #12]
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d109      	bne.n	80117b8 <netconn_getaddr+0x28>
 80117a4:	4b1d      	ldr	r3, [pc, #116]	; (801181c <netconn_getaddr+0x8c>)
 80117a6:	f44f 7289 	mov.w	r2, #274	; 0x112
 80117aa:	491d      	ldr	r1, [pc, #116]	; (8011820 <netconn_getaddr+0x90>)
 80117ac:	481d      	ldr	r0, [pc, #116]	; (8011824 <netconn_getaddr+0x94>)
 80117ae:	f00f fae5 	bl	8020d7c <iprintf>
 80117b2:	f06f 030f 	mvn.w	r3, #15
 80117b6:	e02d      	b.n	8011814 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid addr", (addr != NULL), return ERR_ARG;);
 80117b8:	68bb      	ldr	r3, [r7, #8]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d109      	bne.n	80117d2 <netconn_getaddr+0x42>
 80117be:	4b17      	ldr	r3, [pc, #92]	; (801181c <netconn_getaddr+0x8c>)
 80117c0:	f240 1213 	movw	r2, #275	; 0x113
 80117c4:	4918      	ldr	r1, [pc, #96]	; (8011828 <netconn_getaddr+0x98>)
 80117c6:	4817      	ldr	r0, [pc, #92]	; (8011824 <netconn_getaddr+0x94>)
 80117c8:	f00f fad8 	bl	8020d7c <iprintf>
 80117cc:	f06f 030f 	mvn.w	r3, #15
 80117d0:	e020      	b.n	8011814 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid port", (port != NULL), return ERR_ARG;);
 80117d2:	687b      	ldr	r3, [r7, #4]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d109      	bne.n	80117ec <netconn_getaddr+0x5c>
 80117d8:	4b10      	ldr	r3, [pc, #64]	; (801181c <netconn_getaddr+0x8c>)
 80117da:	f44f 728a 	mov.w	r2, #276	; 0x114
 80117de:	4913      	ldr	r1, [pc, #76]	; (801182c <netconn_getaddr+0x9c>)
 80117e0:	4810      	ldr	r0, [pc, #64]	; (8011824 <netconn_getaddr+0x94>)
 80117e2:	f00f facb 	bl	8020d7c <iprintf>
 80117e6:	f06f 030f 	mvn.w	r3, #15
 80117ea:	e013      	b.n	8011814 <netconn_getaddr+0x84>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.ad.local = local;
 80117f0:	78fb      	ldrb	r3, [r7, #3]
 80117f2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
#if LWIP_MPU_COMPATIBLE
  err = netconn_apimsg(lwip_netconn_do_getaddr, &API_MSG_VAR_REF(msg));
  *addr = msg->msg.ad.ipaddr;
  *port = msg->msg.ad.port;
#else /* LWIP_MPU_COMPATIBLE */
  msg.msg.ad.ipaddr = addr;
 80117f6:	68bb      	ldr	r3, [r7, #8]
 80117f8:	61fb      	str	r3, [r7, #28]
  msg.msg.ad.port = port;
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	623b      	str	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_getaddr, &msg);
 80117fe:	f107 0314 	add.w	r3, r7, #20
 8011802:	4619      	mov	r1, r3
 8011804:	480a      	ldr	r0, [pc, #40]	; (8011830 <netconn_getaddr+0xa0>)
 8011806:	f7ff feeb 	bl	80115e0 <netconn_apimsg>
 801180a:	4603      	mov	r3, r0
 801180c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#endif /* LWIP_MPU_COMPATIBLE */
  API_MSG_VAR_FREE(msg);

  return err;
 8011810:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8011814:	4618      	mov	r0, r3
 8011816:	3738      	adds	r7, #56	; 0x38
 8011818:	46bd      	mov	sp, r7
 801181a:	bd80      	pop	{r7, pc}
 801181c:	0802358c 	.word	0x0802358c
 8011820:	08023664 	.word	0x08023664
 8011824:	080235e4 	.word	0x080235e4
 8011828:	08023684 	.word	0x08023684
 801182c:	080236a4 	.word	0x080236a4
 8011830:	080137d5 	.word	0x080137d5

08011834 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 8011834:	b580      	push	{r7, lr}
 8011836:	b08e      	sub	sp, #56	; 0x38
 8011838:	af00      	add	r7, sp, #0
 801183a:	60f8      	str	r0, [r7, #12]
 801183c:	60b9      	str	r1, [r7, #8]
 801183e:	4613      	mov	r3, r2
 8011840:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 8011842:	68fb      	ldr	r3, [r7, #12]
 8011844:	2b00      	cmp	r3, #0
 8011846:	d109      	bne.n	801185c <netconn_bind+0x28>
 8011848:	4b11      	ldr	r3, [pc, #68]	; (8011890 <netconn_bind+0x5c>)
 801184a:	f44f 729c 	mov.w	r2, #312	; 0x138
 801184e:	4911      	ldr	r1, [pc, #68]	; (8011894 <netconn_bind+0x60>)
 8011850:	4811      	ldr	r0, [pc, #68]	; (8011898 <netconn_bind+0x64>)
 8011852:	f00f fa93 	bl	8020d7c <iprintf>
 8011856:	f06f 030f 	mvn.w	r3, #15
 801185a:	e015      	b.n	8011888 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 801185c:	68bb      	ldr	r3, [r7, #8]
 801185e:	2b00      	cmp	r3, #0
 8011860:	d101      	bne.n	8011866 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 8011862:	4b0e      	ldr	r3, [pc, #56]	; (801189c <netconn_bind+0x68>)
 8011864:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 801186a:	68bb      	ldr	r3, [r7, #8]
 801186c:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 801186e:	88fb      	ldrh	r3, [r7, #6]
 8011870:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 8011872:	f107 0314 	add.w	r3, r7, #20
 8011876:	4619      	mov	r1, r3
 8011878:	4809      	ldr	r0, [pc, #36]	; (80118a0 <netconn_bind+0x6c>)
 801187a:	f7ff feb1 	bl	80115e0 <netconn_apimsg>
 801187e:	4603      	mov	r3, r0
 8011880:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 8011884:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8011888:	4618      	mov	r0, r3
 801188a:	3738      	adds	r7, #56	; 0x38
 801188c:	46bd      	mov	sp, r7
 801188e:	bd80      	pop	{r7, pc}
 8011890:	0802358c 	.word	0x0802358c
 8011894:	080236c4 	.word	0x080236c4
 8011898:	080235e4 	.word	0x080235e4
 801189c:	0802d088 	.word	0x0802d088
 80118a0:	0801307d 	.word	0x0801307d

080118a4 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 80118a4:	b580      	push	{r7, lr}
 80118a6:	b08c      	sub	sp, #48	; 0x30
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	6078      	str	r0, [r7, #4]
 80118ac:	460b      	mov	r3, r1
 80118ae:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d109      	bne.n	80118ca <netconn_listen_with_backlog+0x26>
 80118b6:	4b0d      	ldr	r3, [pc, #52]	; (80118ec <netconn_listen_with_backlog+0x48>)
 80118b8:	f240 12bb 	movw	r2, #443	; 0x1bb
 80118bc:	490c      	ldr	r1, [pc, #48]	; (80118f0 <netconn_listen_with_backlog+0x4c>)
 80118be:	480d      	ldr	r0, [pc, #52]	; (80118f4 <netconn_listen_with_backlog+0x50>)
 80118c0:	f00f fa5c 	bl	8020d7c <iprintf>
 80118c4:	f06f 030f 	mvn.w	r3, #15
 80118c8:	e00c      	b.n	80118e4 <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 80118ce:	f107 030c 	add.w	r3, r7, #12
 80118d2:	4619      	mov	r1, r3
 80118d4:	4808      	ldr	r0, [pc, #32]	; (80118f8 <netconn_listen_with_backlog+0x54>)
 80118d6:	f7ff fe83 	bl	80115e0 <netconn_apimsg>
 80118da:	4603      	mov	r3, r0
 80118dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 80118e0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 80118e4:	4618      	mov	r0, r3
 80118e6:	3730      	adds	r7, #48	; 0x30
 80118e8:	46bd      	mov	sp, r7
 80118ea:	bd80      	pop	{r7, pc}
 80118ec:	0802358c 	.word	0x0802358c
 80118f0:	08023744 	.word	0x08023744
 80118f4:	080235e4 	.word	0x080235e4
 80118f8:	080130f1 	.word	0x080130f1

080118fc <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 80118fc:	b580      	push	{r7, lr}
 80118fe:	b086      	sub	sp, #24
 8011900:	af00      	add	r7, sp, #0
 8011902:	6078      	str	r0, [r7, #4]
 8011904:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 8011906:	683b      	ldr	r3, [r7, #0]
 8011908:	2b00      	cmp	r3, #0
 801190a:	d109      	bne.n	8011920 <netconn_accept+0x24>
 801190c:	4b3d      	ldr	r3, [pc, #244]	; (8011a04 <netconn_accept+0x108>)
 801190e:	f240 12e1 	movw	r2, #481	; 0x1e1
 8011912:	493d      	ldr	r1, [pc, #244]	; (8011a08 <netconn_accept+0x10c>)
 8011914:	483d      	ldr	r0, [pc, #244]	; (8011a0c <netconn_accept+0x110>)
 8011916:	f00f fa31 	bl	8020d7c <iprintf>
 801191a:	f06f 030f 	mvn.w	r3, #15
 801191e:	e06c      	b.n	80119fa <netconn_accept+0xfe>
  *new_conn = NULL;
 8011920:	683b      	ldr	r3, [r7, #0]
 8011922:	2200      	movs	r2, #0
 8011924:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	2b00      	cmp	r3, #0
 801192a:	d109      	bne.n	8011940 <netconn_accept+0x44>
 801192c:	4b35      	ldr	r3, [pc, #212]	; (8011a04 <netconn_accept+0x108>)
 801192e:	f240 12e3 	movw	r2, #483	; 0x1e3
 8011932:	4937      	ldr	r1, [pc, #220]	; (8011a10 <netconn_accept+0x114>)
 8011934:	4835      	ldr	r0, [pc, #212]	; (8011a0c <netconn_accept+0x110>)
 8011936:	f00f fa21 	bl	8020d7c <iprintf>
 801193a:	f06f 030f 	mvn.w	r3, #15
 801193e:	e05c      	b.n	80119fa <netconn_accept+0xfe>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 8011940:	6878      	ldr	r0, [r7, #4]
 8011942:	f000 fb99 	bl	8012078 <netconn_err>
 8011946:	4603      	mov	r3, r0
 8011948:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 801194a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801194e:	2b00      	cmp	r3, #0
 8011950:	d002      	beq.n	8011958 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 8011952:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011956:	e050      	b.n	80119fa <netconn_accept+0xfe>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	3314      	adds	r3, #20
 801195c:	4618      	mov	r0, r3
 801195e:	f00e fb5b 	bl	8020018 <sys_mbox_valid>
 8011962:	4603      	mov	r3, r0
 8011964:	2b00      	cmp	r3, #0
 8011966:	d005      	beq.n	8011974 <netconn_accept+0x78>
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	7f1b      	ldrb	r3, [r3, #28]
 801196c:	f003 0301 	and.w	r3, r3, #1
 8011970:	2b00      	cmp	r3, #0
 8011972:	d002      	beq.n	801197a <netconn_accept+0x7e>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 8011974:	f06f 030e 	mvn.w	r3, #14
 8011978:	e03f      	b.n	80119fa <netconn_accept+0xfe>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	7f1b      	ldrb	r3, [r3, #28]
 801197e:	f003 0302 	and.w	r3, r3, #2
 8011982:	2b00      	cmp	r3, #0
 8011984:	d00e      	beq.n	80119a4 <netconn_accept+0xa8>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	3314      	adds	r3, #20
 801198a:	f107 020c 	add.w	r2, r7, #12
 801198e:	4611      	mov	r1, r2
 8011990:	4618      	mov	r0, r3
 8011992:	f00e fb2a 	bl	801ffea <sys_arch_mbox_tryfetch>
 8011996:	4603      	mov	r3, r0
 8011998:	f1b3 3fff 	cmp.w	r3, #4294967295
 801199c:	d10a      	bne.n	80119b4 <netconn_accept+0xb8>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 801199e:	f06f 0306 	mvn.w	r3, #6
 80119a2:	e02a      	b.n	80119fa <netconn_accept+0xfe>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	3314      	adds	r3, #20
 80119a8:	f107 010c 	add.w	r1, r7, #12
 80119ac:	2200      	movs	r2, #0
 80119ae:	4618      	mov	r0, r3
 80119b0:	f00e faea 	bl	801ff88 <sys_arch_mbox_fetch>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80119b8:	2b00      	cmp	r3, #0
 80119ba:	d005      	beq.n	80119c8 <netconn_accept+0xcc>
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80119c0:	2200      	movs	r2, #0
 80119c2:	2101      	movs	r1, #1
 80119c4:	6878      	ldr	r0, [r7, #4]
 80119c6:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	f107 0213 	add.w	r2, r7, #19
 80119ce:	4611      	mov	r1, r2
 80119d0:	4618      	mov	r0, r3
 80119d2:	f000 fba3 	bl	801211c <lwip_netconn_is_err_msg>
 80119d6:	4603      	mov	r3, r0
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d002      	beq.n	80119e2 <netconn_accept+0xe6>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 80119dc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80119e0:	e00b      	b.n	80119fa <netconn_accept+0xfe>
  }
  if (accept_ptr == NULL) {
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d102      	bne.n	80119ee <netconn_accept+0xf2>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 80119e8:	f06f 030e 	mvn.w	r3, #14
 80119ec:	e005      	b.n	80119fa <netconn_accept+0xfe>
  }
  newconn = (struct netconn *)accept_ptr;
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 80119f2:	683b      	ldr	r3, [r7, #0]
 80119f4:	697a      	ldr	r2, [r7, #20]
 80119f6:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 80119f8:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 80119fa:	4618      	mov	r0, r3
 80119fc:	3718      	adds	r7, #24
 80119fe:	46bd      	mov	sp, r7
 8011a00:	bd80      	pop	{r7, pc}
 8011a02:	bf00      	nop
 8011a04:	0802358c 	.word	0x0802358c
 8011a08:	08023764 	.word	0x08023764
 8011a0c:	080235e4 	.word	0x080235e4
 8011a10:	08023784 	.word	0x08023784

08011a14 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 8011a14:	b580      	push	{r7, lr}
 8011a16:	b088      	sub	sp, #32
 8011a18:	af00      	add	r7, sp, #0
 8011a1a:	60f8      	str	r0, [r7, #12]
 8011a1c:	60b9      	str	r1, [r7, #8]
 8011a1e:	4613      	mov	r3, r2
 8011a20:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 8011a22:	2300      	movs	r3, #0
 8011a24:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8011a26:	68bb      	ldr	r3, [r7, #8]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d109      	bne.n	8011a40 <netconn_recv_data+0x2c>
 8011a2c:	4b58      	ldr	r3, [pc, #352]	; (8011b90 <netconn_recv_data+0x17c>)
 8011a2e:	f44f 7212 	mov.w	r2, #584	; 0x248
 8011a32:	4958      	ldr	r1, [pc, #352]	; (8011b94 <netconn_recv_data+0x180>)
 8011a34:	4858      	ldr	r0, [pc, #352]	; (8011b98 <netconn_recv_data+0x184>)
 8011a36:	f00f f9a1 	bl	8020d7c <iprintf>
 8011a3a:	f06f 030f 	mvn.w	r3, #15
 8011a3e:	e0a2      	b.n	8011b86 <netconn_recv_data+0x172>
  *new_buf = NULL;
 8011a40:	68bb      	ldr	r3, [r7, #8]
 8011a42:	2200      	movs	r2, #0
 8011a44:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d109      	bne.n	8011a60 <netconn_recv_data+0x4c>
 8011a4c:	4b50      	ldr	r3, [pc, #320]	; (8011b90 <netconn_recv_data+0x17c>)
 8011a4e:	f240 224a 	movw	r2, #586	; 0x24a
 8011a52:	4952      	ldr	r1, [pc, #328]	; (8011b9c <netconn_recv_data+0x188>)
 8011a54:	4850      	ldr	r0, [pc, #320]	; (8011b98 <netconn_recv_data+0x184>)
 8011a56:	f00f f991 	bl	8020d7c <iprintf>
 8011a5a:	f06f 030f 	mvn.w	r3, #15
 8011a5e:	e092      	b.n	8011b86 <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	3310      	adds	r3, #16
 8011a64:	4618      	mov	r0, r3
 8011a66:	f00e fad7 	bl	8020018 <sys_mbox_valid>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d10e      	bne.n	8011a8e <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 8011a70:	68f8      	ldr	r0, [r7, #12]
 8011a72:	f000 fb01 	bl	8012078 <netconn_err>
 8011a76:	4603      	mov	r3, r0
 8011a78:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 8011a7a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d002      	beq.n	8011a88 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 8011a82:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8011a86:	e07e      	b.n	8011b86 <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 8011a88:	f06f 030a 	mvn.w	r3, #10
 8011a8c:	e07b      	b.n	8011b86 <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	7f1b      	ldrb	r3, [r3, #28]
 8011a92:	f003 0302 	and.w	r3, r3, #2
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d10f      	bne.n	8011aba <netconn_recv_data+0xa6>
 8011a9a:	79fb      	ldrb	r3, [r7, #7]
 8011a9c:	f003 0304 	and.w	r3, r3, #4
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d10a      	bne.n	8011aba <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8011aa4:	68fb      	ldr	r3, [r7, #12]
 8011aa6:	7f1b      	ldrb	r3, [r3, #28]
 8011aa8:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d104      	bne.n	8011aba <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8011ab0:	68fb      	ldr	r3, [r7, #12]
 8011ab2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	d023      	beq.n	8011b02 <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	3310      	adds	r3, #16
 8011abe:	f107 0218 	add.w	r2, r7, #24
 8011ac2:	4611      	mov	r1, r2
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	f00e fa90 	bl	801ffea <sys_arch_mbox_tryfetch>
 8011aca:	4603      	mov	r3, r0
 8011acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ad0:	d11f      	bne.n	8011b12 <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 8011ad2:	68f8      	ldr	r0, [r7, #12]
 8011ad4:	f000 fad0 	bl	8012078 <netconn_err>
 8011ad8:	4603      	mov	r3, r0
 8011ada:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 8011adc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d002      	beq.n	8011aea <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 8011ae4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8011ae8:	e04d      	b.n	8011b86 <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	7f1b      	ldrb	r3, [r3, #28]
 8011aee:	f003 0301 	and.w	r3, r3, #1
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d002      	beq.n	8011afc <netconn_recv_data+0xe8>
        return ERR_CONN;
 8011af6:	f06f 030a 	mvn.w	r3, #10
 8011afa:	e044      	b.n	8011b86 <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 8011afc:	f06f 0306 	mvn.w	r3, #6
 8011b00:	e041      	b.n	8011b86 <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	3310      	adds	r3, #16
 8011b06:	f107 0118 	add.w	r1, r7, #24
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	4618      	mov	r0, r3
 8011b0e:	f00e fa3b 	bl	801ff88 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 8011b12:	68fb      	ldr	r3, [r7, #12]
 8011b14:	781b      	ldrb	r3, [r3, #0]
 8011b16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011b1a:	2b10      	cmp	r3, #16
 8011b1c:	d117      	bne.n	8011b4e <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 8011b1e:	69bb      	ldr	r3, [r7, #24]
 8011b20:	f107 0217 	add.w	r2, r7, #23
 8011b24:	4611      	mov	r1, r2
 8011b26:	4618      	mov	r0, r3
 8011b28:	f000 faf8 	bl	801211c <lwip_netconn_is_err_msg>
 8011b2c:	4603      	mov	r3, r0
 8011b2e:	2b00      	cmp	r3, #0
 8011b30:	d009      	beq.n	8011b46 <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 8011b32:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011b36:	f113 0f0f 	cmn.w	r3, #15
 8011b3a:	d101      	bne.n	8011b40 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 8011b3c:	2300      	movs	r3, #0
 8011b3e:	e022      	b.n	8011b86 <netconn_recv_data+0x172>
      }
      return err;
 8011b40:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011b44:	e01f      	b.n	8011b86 <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 8011b46:	69bb      	ldr	r3, [r7, #24]
 8011b48:	891b      	ldrh	r3, [r3, #8]
 8011b4a:	83fb      	strh	r3, [r7, #30]
 8011b4c:	e00d      	b.n	8011b6a <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8011b4e:	69bb      	ldr	r3, [r7, #24]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d106      	bne.n	8011b62 <netconn_recv_data+0x14e>
 8011b54:	4b0e      	ldr	r3, [pc, #56]	; (8011b90 <netconn_recv_data+0x17c>)
 8011b56:	f240 2291 	movw	r2, #657	; 0x291
 8011b5a:	4911      	ldr	r1, [pc, #68]	; (8011ba0 <netconn_recv_data+0x18c>)
 8011b5c:	480e      	ldr	r0, [pc, #56]	; (8011b98 <netconn_recv_data+0x184>)
 8011b5e:	f00f f90d 	bl	8020d7c <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 8011b62:	69bb      	ldr	r3, [r7, #24]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	891b      	ldrh	r3, [r3, #8]
 8011b68:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 8011b6a:	68fb      	ldr	r3, [r7, #12]
 8011b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d005      	beq.n	8011b7e <netconn_recv_data+0x16a>
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b76:	8bfa      	ldrh	r2, [r7, #30]
 8011b78:	2101      	movs	r1, #1
 8011b7a:	68f8      	ldr	r0, [r7, #12]
 8011b7c:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 8011b7e:	69ba      	ldr	r2, [r7, #24]
 8011b80:	68bb      	ldr	r3, [r7, #8]
 8011b82:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 8011b84:	2300      	movs	r3, #0
}
 8011b86:	4618      	mov	r0, r3
 8011b88:	3720      	adds	r7, #32
 8011b8a:	46bd      	mov	sp, r7
 8011b8c:	bd80      	pop	{r7, pc}
 8011b8e:	bf00      	nop
 8011b90:	0802358c 	.word	0x0802358c
 8011b94:	080237a4 	.word	0x080237a4
 8011b98:	080235e4 	.word	0x080235e4
 8011b9c:	080237c4 	.word	0x080237c4
 8011ba0:	080237e0 	.word	0x080237e0

08011ba4 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 8011ba4:	b580      	push	{r7, lr}
 8011ba6:	b084      	sub	sp, #16
 8011ba8:	af00      	add	r7, sp, #0
 8011baa:	60f8      	str	r0, [r7, #12]
 8011bac:	60b9      	str	r1, [r7, #8]
 8011bae:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d005      	beq.n	8011bc2 <netconn_tcp_recvd_msg+0x1e>
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	781b      	ldrb	r3, [r3, #0]
 8011bba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011bbe:	2b10      	cmp	r3, #16
 8011bc0:	d009      	beq.n	8011bd6 <netconn_tcp_recvd_msg+0x32>
 8011bc2:	4b0c      	ldr	r3, [pc, #48]	; (8011bf4 <netconn_tcp_recvd_msg+0x50>)
 8011bc4:	f240 22a7 	movw	r2, #679	; 0x2a7
 8011bc8:	490b      	ldr	r1, [pc, #44]	; (8011bf8 <netconn_tcp_recvd_msg+0x54>)
 8011bca:	480c      	ldr	r0, [pc, #48]	; (8011bfc <netconn_tcp_recvd_msg+0x58>)
 8011bcc:	f00f f8d6 	bl	8020d7c <iprintf>
 8011bd0:	f06f 030f 	mvn.w	r3, #15
 8011bd4:	e00a      	b.n	8011bec <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	68fa      	ldr	r2, [r7, #12]
 8011bda:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	68ba      	ldr	r2, [r7, #8]
 8011be0:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 8011be2:	6879      	ldr	r1, [r7, #4]
 8011be4:	4806      	ldr	r0, [pc, #24]	; (8011c00 <netconn_tcp_recvd_msg+0x5c>)
 8011be6:	f7ff fcfb 	bl	80115e0 <netconn_apimsg>
 8011bea:	4603      	mov	r3, r0
}
 8011bec:	4618      	mov	r0, r3
 8011bee:	3710      	adds	r7, #16
 8011bf0:	46bd      	mov	sp, r7
 8011bf2:	bd80      	pop	{r7, pc}
 8011bf4:	0802358c 	.word	0x0802358c
 8011bf8:	080237ec 	.word	0x080237ec
 8011bfc:	080235e4 	.word	0x080235e4
 8011c00:	080132bb 	.word	0x080132bb

08011c04 <netconn_tcp_recvd>:

err_t
netconn_tcp_recvd(struct netconn *conn, size_t len)
{
 8011c04:	b580      	push	{r7, lr}
 8011c06:	b08c      	sub	sp, #48	; 0x30
 8011c08:	af00      	add	r7, sp, #0
 8011c0a:	6078      	str	r0, [r7, #4]
 8011c0c:	6039      	str	r1, [r7, #0]
  err_t err;
  API_MSG_VAR_DECLARE(msg);
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d005      	beq.n	8011c20 <netconn_tcp_recvd+0x1c>
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	781b      	ldrb	r3, [r3, #0]
 8011c18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011c1c:	2b10      	cmp	r3, #16
 8011c1e:	d009      	beq.n	8011c34 <netconn_tcp_recvd+0x30>
 8011c20:	4b0c      	ldr	r3, [pc, #48]	; (8011c54 <netconn_tcp_recvd+0x50>)
 8011c22:	f240 22b5 	movw	r2, #693	; 0x2b5
 8011c26:	490c      	ldr	r1, [pc, #48]	; (8011c58 <netconn_tcp_recvd+0x54>)
 8011c28:	480c      	ldr	r0, [pc, #48]	; (8011c5c <netconn_tcp_recvd+0x58>)
 8011c2a:	f00f f8a7 	bl	8020d7c <iprintf>
 8011c2e:	f06f 030f 	mvn.w	r3, #15
 8011c32:	e00b      	b.n	8011c4c <netconn_tcp_recvd+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  API_MSG_VAR_ALLOC(msg);
  err = netconn_tcp_recvd_msg(conn, len, &API_VAR_REF(msg));
 8011c34:	f107 030c 	add.w	r3, r7, #12
 8011c38:	461a      	mov	r2, r3
 8011c3a:	6839      	ldr	r1, [r7, #0]
 8011c3c:	6878      	ldr	r0, [r7, #4]
 8011c3e:	f7ff ffb1 	bl	8011ba4 <netconn_tcp_recvd_msg>
 8011c42:	4603      	mov	r3, r0
 8011c44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);
  return err;
 8011c48:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	3730      	adds	r7, #48	; 0x30
 8011c50:	46bd      	mov	sp, r7
 8011c52:	bd80      	pop	{r7, pc}
 8011c54:	0802358c 	.word	0x0802358c
 8011c58:	080237ec 	.word	0x080237ec
 8011c5c:	080235e4 	.word	0x080235e4

08011c60 <netconn_recv_data_tcp>:

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 8011c60:	b580      	push	{r7, lr}
 8011c62:	b090      	sub	sp, #64	; 0x40
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	60f8      	str	r0, [r7, #12]
 8011c68:	60b9      	str	r1, [r7, #8]
 8011c6a:	4613      	mov	r3, r2
 8011c6c:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	3310      	adds	r3, #16
 8011c72:	4618      	mov	r0, r3
 8011c74:	f00e f9d0 	bl	8020018 <sys_mbox_valid>
 8011c78:	4603      	mov	r3, r0
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d102      	bne.n	8011c84 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 8011c7e:	f06f 030a 	mvn.w	r3, #10
 8011c82:	e06d      	b.n	8011d60 <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	7f1b      	ldrb	r3, [r3, #28]
 8011c88:	b25b      	sxtb	r3, r3
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	da07      	bge.n	8011c9e <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	7f1b      	ldrb	r3, [r3, #28]
 8011c92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011c96:	b2da      	uxtb	r2, r3
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 8011c9c:	e039      	b.n	8011d12 <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 8011c9e:	79fb      	ldrb	r3, [r7, #7]
 8011ca0:	461a      	mov	r2, r3
 8011ca2:	68b9      	ldr	r1, [r7, #8]
 8011ca4:	68f8      	ldr	r0, [r7, #12]
 8011ca6:	f7ff feb5 	bl	8011a14 <netconn_recv_data>
 8011caa:	4603      	mov	r3, r0
 8011cac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 8011cb0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d002      	beq.n	8011cbe <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 8011cb8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8011cbc:	e050      	b.n	8011d60 <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 8011cbe:	68bb      	ldr	r3, [r7, #8]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 8011cc4:	79fb      	ldrb	r3, [r7, #7]
 8011cc6:	f003 0308 	and.w	r3, r3, #8
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d10e      	bne.n	8011cec <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 8011cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d002      	beq.n	8011cda <netconn_recv_data_tcp+0x7a>
 8011cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cd6:	891b      	ldrh	r3, [r3, #8]
 8011cd8:	e000      	b.n	8011cdc <netconn_recv_data_tcp+0x7c>
 8011cda:	2301      	movs	r3, #1
 8011cdc:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 8011cde:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011ce0:	f107 0214 	add.w	r2, r7, #20
 8011ce4:	4619      	mov	r1, r3
 8011ce6:	68f8      	ldr	r0, [r7, #12]
 8011ce8:	f7ff ff5c 	bl	8011ba4 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 8011cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d134      	bne.n	8011d5c <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 8011cf2:	79fb      	ldrb	r3, [r7, #7]
 8011cf4:	f003 0310 	and.w	r3, r3, #16
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d009      	beq.n	8011d10 <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 8011cfc:	68fb      	ldr	r3, [r7, #12]
 8011cfe:	7f1b      	ldrb	r3, [r3, #28]
 8011d00:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011d04:	b2da      	uxtb	r2, r3
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 8011d0a:	f06f 0306 	mvn.w	r3, #6
 8011d0e:	e027      	b.n	8011d60 <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 8011d10:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d005      	beq.n	8011d26 <netconn_recv_data_tcp+0xc6>
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d1e:	2200      	movs	r2, #0
 8011d20:	2101      	movs	r1, #1
 8011d22:	68f8      	ldr	r0, [r7, #12]
 8011d24:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 8011d26:	68fb      	ldr	r3, [r7, #12]
 8011d28:	685b      	ldr	r3, [r3, #4]
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d10f      	bne.n	8011d4e <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 8011d2e:	68f8      	ldr	r0, [r7, #12]
 8011d30:	f000 f9a2 	bl	8012078 <netconn_err>
 8011d34:	4603      	mov	r3, r0
 8011d36:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 8011d3a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d002      	beq.n	8011d48 <netconn_recv_data_tcp+0xe8>
          return err;
 8011d42:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8011d46:	e00b      	b.n	8011d60 <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 8011d48:	f06f 030d 	mvn.w	r3, #13
 8011d4c:	e008      	b.n	8011d60 <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 8011d4e:	2101      	movs	r1, #1
 8011d50:	68f8      	ldr	r0, [r7, #12]
 8011d52:	f000 f961 	bl	8012018 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 8011d56:	f06f 030e 	mvn.w	r3, #14
 8011d5a:	e001      	b.n	8011d60 <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 8011d5c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8011d60:	4618      	mov	r0, r3
 8011d62:	3740      	adds	r7, #64	; 0x40
 8011d64:	46bd      	mov	sp, r7
 8011d66:	bd80      	pop	{r7, pc}

08011d68 <netconn_recv_tcp_pbuf_flags>:
 *                memory error or another error, @see netconn_recv_data)
 *         ERR_ARG if conn is not a TCP netconn
 */
err_t
netconn_recv_tcp_pbuf_flags(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 8011d68:	b580      	push	{r7, lr}
 8011d6a:	b084      	sub	sp, #16
 8011d6c:	af00      	add	r7, sp, #0
 8011d6e:	60f8      	str	r0, [r7, #12]
 8011d70:	60b9      	str	r1, [r7, #8]
 8011d72:	4613      	mov	r3, r2
 8011d74:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	d005      	beq.n	8011d88 <netconn_recv_tcp_pbuf_flags+0x20>
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	781b      	ldrb	r3, [r3, #0]
 8011d80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011d84:	2b10      	cmp	r3, #16
 8011d86:	d009      	beq.n	8011d9c <netconn_recv_tcp_pbuf_flags+0x34>
 8011d88:	4b0a      	ldr	r3, [pc, #40]	; (8011db4 <netconn_recv_tcp_pbuf_flags+0x4c>)
 8011d8a:	f240 3225 	movw	r2, #805	; 0x325
 8011d8e:	490a      	ldr	r1, [pc, #40]	; (8011db8 <netconn_recv_tcp_pbuf_flags+0x50>)
 8011d90:	480a      	ldr	r0, [pc, #40]	; (8011dbc <netconn_recv_tcp_pbuf_flags+0x54>)
 8011d92:	f00e fff3 	bl	8020d7c <iprintf>
 8011d96:	f06f 030f 	mvn.w	r3, #15
 8011d9a:	e006      	b.n	8011daa <netconn_recv_tcp_pbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data_tcp(conn, new_buf, apiflags);
 8011d9c:	79fb      	ldrb	r3, [r7, #7]
 8011d9e:	461a      	mov	r2, r3
 8011da0:	68b9      	ldr	r1, [r7, #8]
 8011da2:	68f8      	ldr	r0, [r7, #12]
 8011da4:	f7ff ff5c 	bl	8011c60 <netconn_recv_data_tcp>
 8011da8:	4603      	mov	r3, r0
}
 8011daa:	4618      	mov	r0, r3
 8011dac:	3710      	adds	r7, #16
 8011dae:	46bd      	mov	sp, r7
 8011db0:	bd80      	pop	{r7, pc}
 8011db2:	bf00      	nop
 8011db4:	0802358c 	.word	0x0802358c
 8011db8:	080237ec 	.word	0x080237ec
 8011dbc:	080235e4 	.word	0x080235e4

08011dc0 <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 8011dc0:	b580      	push	{r7, lr}
 8011dc2:	b084      	sub	sp, #16
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	60f8      	str	r0, [r7, #12]
 8011dc8:	60b9      	str	r1, [r7, #8]
 8011dca:	4613      	mov	r3, r2
 8011dcc:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 8011dce:	68fb      	ldr	r3, [r7, #12]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d005      	beq.n	8011de0 <netconn_recv_udp_raw_netbuf_flags+0x20>
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	781b      	ldrb	r3, [r3, #0]
 8011dd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011ddc:	2b10      	cmp	r3, #16
 8011dde:	d109      	bne.n	8011df4 <netconn_recv_udp_raw_netbuf_flags+0x34>
 8011de0:	4b0a      	ldr	r3, [pc, #40]	; (8011e0c <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 8011de2:	f44f 7253 	mov.w	r2, #844	; 0x34c
 8011de6:	490a      	ldr	r1, [pc, #40]	; (8011e10 <netconn_recv_udp_raw_netbuf_flags+0x50>)
 8011de8:	480a      	ldr	r0, [pc, #40]	; (8011e14 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 8011dea:	f00e ffc7 	bl	8020d7c <iprintf>
 8011dee:	f06f 030f 	mvn.w	r3, #15
 8011df2:	e006      	b.n	8011e02 <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 8011df4:	79fb      	ldrb	r3, [r7, #7]
 8011df6:	461a      	mov	r2, r3
 8011df8:	68b9      	ldr	r1, [r7, #8]
 8011dfa:	68f8      	ldr	r0, [r7, #12]
 8011dfc:	f7ff fe0a 	bl	8011a14 <netconn_recv_data>
 8011e00:	4603      	mov	r3, r0
}
 8011e02:	4618      	mov	r0, r3
 8011e04:	3710      	adds	r7, #16
 8011e06:	46bd      	mov	sp, r7
 8011e08:	bd80      	pop	{r7, pc}
 8011e0a:	bf00      	nop
 8011e0c:	0802358c 	.word	0x0802358c
 8011e10:	08023810 	.word	0x08023810
 8011e14:	080235e4 	.word	0x080235e4

08011e18 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	b08c      	sub	sp, #48	; 0x30
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	6078      	str	r0, [r7, #4]
 8011e20:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	d109      	bne.n	8011e3c <netconn_send+0x24>
 8011e28:	4b0e      	ldr	r3, [pc, #56]	; (8011e64 <netconn_send+0x4c>)
 8011e2a:	f240 32b2 	movw	r2, #946	; 0x3b2
 8011e2e:	490e      	ldr	r1, [pc, #56]	; (8011e68 <netconn_send+0x50>)
 8011e30:	480e      	ldr	r0, [pc, #56]	; (8011e6c <netconn_send+0x54>)
 8011e32:	f00e ffa3 	bl	8020d7c <iprintf>
 8011e36:	f06f 030f 	mvn.w	r3, #15
 8011e3a:	e00e      	b.n	8011e5a <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 8011e40:	683b      	ldr	r3, [r7, #0]
 8011e42:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 8011e44:	f107 030c 	add.w	r3, r7, #12
 8011e48:	4619      	mov	r1, r3
 8011e4a:	4809      	ldr	r0, [pc, #36]	; (8011e70 <netconn_send+0x58>)
 8011e4c:	f7ff fbc8 	bl	80115e0 <netconn_apimsg>
 8011e50:	4603      	mov	r3, r0
 8011e52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 8011e56:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	3730      	adds	r7, #48	; 0x30
 8011e5e:	46bd      	mov	sp, r7
 8011e60:	bd80      	pop	{r7, pc}
 8011e62:	bf00      	nop
 8011e64:	0802358c 	.word	0x0802358c
 8011e68:	08023848 	.word	0x08023848
 8011e6c:	080235e4 	.word	0x080235e4
 8011e70:	08013221 	.word	0x08013221

08011e74 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b088      	sub	sp, #32
 8011e78:	af02      	add	r7, sp, #8
 8011e7a:	60f8      	str	r0, [r7, #12]
 8011e7c:	60b9      	str	r1, [r7, #8]
 8011e7e:	607a      	str	r2, [r7, #4]
 8011e80:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 8011e82:	68bb      	ldr	r3, [r7, #8]
 8011e84:	613b      	str	r3, [r7, #16]
  vector.len = size;
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 8011e8a:	78fa      	ldrb	r2, [r7, #3]
 8011e8c:	f107 0110 	add.w	r1, r7, #16
 8011e90:	6a3b      	ldr	r3, [r7, #32]
 8011e92:	9300      	str	r3, [sp, #0]
 8011e94:	4613      	mov	r3, r2
 8011e96:	2201      	movs	r2, #1
 8011e98:	68f8      	ldr	r0, [r7, #12]
 8011e9a:	f000 f805 	bl	8011ea8 <netconn_write_vectors_partly>
 8011e9e:	4603      	mov	r3, r0
}
 8011ea0:	4618      	mov	r0, r3
 8011ea2:	3718      	adds	r7, #24
 8011ea4:	46bd      	mov	sp, r7
 8011ea6:	bd80      	pop	{r7, pc}

08011ea8 <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	b092      	sub	sp, #72	; 0x48
 8011eac:	af00      	add	r7, sp, #0
 8011eae:	60f8      	str	r0, [r7, #12]
 8011eb0:	60b9      	str	r1, [r7, #8]
 8011eb2:	4611      	mov	r1, r2
 8011eb4:	461a      	mov	r2, r3
 8011eb6:	460b      	mov	r3, r1
 8011eb8:	80fb      	strh	r3, [r7, #6]
 8011eba:	4613      	mov	r3, r2
 8011ebc:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d109      	bne.n	8011ed8 <netconn_write_vectors_partly+0x30>
 8011ec4:	4b4e      	ldr	r3, [pc, #312]	; (8012000 <netconn_write_vectors_partly+0x158>)
 8011ec6:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8011eca:	494e      	ldr	r1, [pc, #312]	; (8012004 <netconn_write_vectors_partly+0x15c>)
 8011ecc:	484e      	ldr	r0, [pc, #312]	; (8012008 <netconn_write_vectors_partly+0x160>)
 8011ece:	f00e ff55 	bl	8020d7c <iprintf>
 8011ed2:	f06f 030f 	mvn.w	r3, #15
 8011ed6:	e08e      	b.n	8011ff6 <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	781b      	ldrb	r3, [r3, #0]
 8011edc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011ee0:	2b10      	cmp	r3, #16
 8011ee2:	d009      	beq.n	8011ef8 <netconn_write_vectors_partly+0x50>
 8011ee4:	4b46      	ldr	r3, [pc, #280]	; (8012000 <netconn_write_vectors_partly+0x158>)
 8011ee6:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8011eea:	4948      	ldr	r1, [pc, #288]	; (801200c <netconn_write_vectors_partly+0x164>)
 8011eec:	4846      	ldr	r0, [pc, #280]	; (8012008 <netconn_write_vectors_partly+0x160>)
 8011eee:	f00e ff45 	bl	8020d7c <iprintf>
 8011ef2:	f06f 0305 	mvn.w	r3, #5
 8011ef6:	e07e      	b.n	8011ff6 <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	7f1b      	ldrb	r3, [r3, #28]
 8011efc:	f003 0302 	and.w	r3, r3, #2
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d104      	bne.n	8011f0e <netconn_write_vectors_partly+0x66>
 8011f04:	797b      	ldrb	r3, [r7, #5]
 8011f06:	f003 0304 	and.w	r3, r3, #4
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d001      	beq.n	8011f12 <netconn_write_vectors_partly+0x6a>
 8011f0e:	2301      	movs	r3, #1
 8011f10:	e000      	b.n	8011f14 <netconn_write_vectors_partly+0x6c>
 8011f12:	2300      	movs	r3, #0
 8011f14:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 8011f18:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d005      	beq.n	8011f2c <netconn_write_vectors_partly+0x84>
 8011f20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	d102      	bne.n	8011f2c <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 8011f26:	f06f 0305 	mvn.w	r3, #5
 8011f2a:	e064      	b.n	8011ff6 <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	647b      	str	r3, [r7, #68]	; 0x44
  for (i = 0; i < vectorcnt; i++) {
 8011f30:	2300      	movs	r3, #0
 8011f32:	643b      	str	r3, [r7, #64]	; 0x40
 8011f34:	e015      	b.n	8011f62 <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 8011f36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f38:	00db      	lsls	r3, r3, #3
 8011f3a:	68ba      	ldr	r2, [r7, #8]
 8011f3c:	4413      	add	r3, r2
 8011f3e:	685b      	ldr	r3, [r3, #4]
 8011f40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011f42:	4413      	add	r3, r2
 8011f44:	647b      	str	r3, [r7, #68]	; 0x44
    if (size < vectors[i].len) {
 8011f46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f48:	00db      	lsls	r3, r3, #3
 8011f4a:	68ba      	ldr	r2, [r7, #8]
 8011f4c:	4413      	add	r3, r2
 8011f4e:	685b      	ldr	r3, [r3, #4]
 8011f50:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011f52:	429a      	cmp	r2, r3
 8011f54:	d202      	bcs.n	8011f5c <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 8011f56:	f06f 0305 	mvn.w	r3, #5
 8011f5a:	e04c      	b.n	8011ff6 <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 8011f5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f5e:	3301      	adds	r3, #1
 8011f60:	643b      	str	r3, [r7, #64]	; 0x40
 8011f62:	88fb      	ldrh	r3, [r7, #6]
 8011f64:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011f66:	429a      	cmp	r2, r3
 8011f68:	dbe5      	blt.n	8011f36 <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 8011f6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d101      	bne.n	8011f74 <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 8011f70:	2300      	movs	r3, #0
 8011f72:	e040      	b.n	8011ff6 <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 8011f74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	da0a      	bge.n	8011f90 <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 8011f7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d102      	bne.n	8011f86 <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 8011f80:	f06f 0305 	mvn.w	r3, #5
 8011f84:	e037      	b.n	8011ff6 <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 8011f86:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8011f8a:	63bb      	str	r3, [r7, #56]	; 0x38
    size = (size_t)limited;
 8011f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f8e:	647b      	str	r3, [r7, #68]	; 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 8011f94:	68bb      	ldr	r3, [r7, #8]
 8011f96:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 8011f98:	88fb      	ldrh	r3, [r7, #6]
 8011f9a:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 8011f9c:	2300      	movs	r3, #0
 8011f9e:	627b      	str	r3, [r7, #36]	; 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 8011fa0:	797b      	ldrb	r3, [r7, #5]
 8011fa2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 8011fa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011fa8:	62bb      	str	r3, [r7, #40]	; 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 8011faa:	2300      	movs	r3, #0
 8011fac:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 8011fae:	f107 0314 	add.w	r3, r7, #20
 8011fb2:	4619      	mov	r1, r3
 8011fb4:	4816      	ldr	r0, [pc, #88]	; (8012010 <netconn_write_vectors_partly+0x168>)
 8011fb6:	f7ff fb13 	bl	80115e0 <netconn_apimsg>
 8011fba:	4603      	mov	r3, r0
 8011fbc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (err == ERR_OK) {
 8011fc0:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d114      	bne.n	8011ff2 <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 8011fc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d002      	beq.n	8011fd4 <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 8011fce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011fd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011fd2:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 8011fd4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d10a      	bne.n	8011ff2 <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 8011fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011fe0:	429a      	cmp	r2, r3
 8011fe2:	d006      	beq.n	8011ff2 <netconn_write_vectors_partly+0x14a>
 8011fe4:	4b06      	ldr	r3, [pc, #24]	; (8012000 <netconn_write_vectors_partly+0x158>)
 8011fe6:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8011fea:	490a      	ldr	r1, [pc, #40]	; (8012014 <netconn_write_vectors_partly+0x16c>)
 8011fec:	4806      	ldr	r0, [pc, #24]	; (8012008 <netconn_write_vectors_partly+0x160>)
 8011fee:	f00e fec5 	bl	8020d7c <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 8011ff2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8011ff6:	4618      	mov	r0, r3
 8011ff8:	3748      	adds	r7, #72	; 0x48
 8011ffa:	46bd      	mov	sp, r7
 8011ffc:	bd80      	pop	{r7, pc}
 8011ffe:	bf00      	nop
 8012000:	0802358c 	.word	0x0802358c
 8012004:	08023864 	.word	0x08023864
 8012008:	080235e4 	.word	0x080235e4
 801200c:	08023880 	.word	0x08023880
 8012010:	080136bd 	.word	0x080136bd
 8012014:	080238a4 	.word	0x080238a4

08012018 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b08c      	sub	sp, #48	; 0x30
 801201c:	af00      	add	r7, sp, #0
 801201e:	6078      	str	r0, [r7, #4]
 8012020:	460b      	mov	r3, r1
 8012022:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d109      	bne.n	801203e <netconn_close_shutdown+0x26>
 801202a:	4b0f      	ldr	r3, [pc, #60]	; (8012068 <netconn_close_shutdown+0x50>)
 801202c:	f240 4247 	movw	r2, #1095	; 0x447
 8012030:	490e      	ldr	r1, [pc, #56]	; (801206c <netconn_close_shutdown+0x54>)
 8012032:	480f      	ldr	r0, [pc, #60]	; (8012070 <netconn_close_shutdown+0x58>)
 8012034:	f00e fea2 	bl	8020d7c <iprintf>
 8012038:	f06f 030f 	mvn.w	r3, #15
 801203c:	e010      	b.n	8012060 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 8012042:	78fb      	ldrb	r3, [r7, #3]
 8012044:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 8012046:	2329      	movs	r3, #41	; 0x29
 8012048:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 801204a:	f107 030c 	add.w	r3, r7, #12
 801204e:	4619      	mov	r1, r3
 8012050:	4808      	ldr	r0, [pc, #32]	; (8012074 <netconn_close_shutdown+0x5c>)
 8012052:	f7ff fac5 	bl	80115e0 <netconn_apimsg>
 8012056:	4603      	mov	r3, r0
 8012058:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 801205c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8012060:	4618      	mov	r0, r3
 8012062:	3730      	adds	r7, #48	; 0x30
 8012064:	46bd      	mov	sp, r7
 8012066:	bd80      	pop	{r7, pc}
 8012068:	0802358c 	.word	0x0802358c
 801206c:	080238c8 	.word	0x080238c8
 8012070:	080235e4 	.word	0x080235e4
 8012074:	080138e1 	.word	0x080138e1

08012078 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 8012078:	b580      	push	{r7, lr}
 801207a:	b084      	sub	sp, #16
 801207c:	af00      	add	r7, sp, #0
 801207e:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d101      	bne.n	801208a <netconn_err+0x12>
    return ERR_OK;
 8012086:	2300      	movs	r3, #0
 8012088:	e00d      	b.n	80120a6 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 801208a:	f00e f8cf 	bl	802022c <sys_arch_protect>
 801208e:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	7a1b      	ldrb	r3, [r3, #8]
 8012094:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	2200      	movs	r2, #0
 801209a:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 801209c:	68f8      	ldr	r0, [r7, #12]
 801209e:	f00e f8d3 	bl	8020248 <sys_arch_unprotect>
  return err;
 80120a2:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80120a6:	4618      	mov	r0, r3
 80120a8:	3710      	adds	r7, #16
 80120aa:	46bd      	mov	sp, r7
 80120ac:	bd80      	pop	{r7, pc}
	...

080120b0 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 80120b0:	b580      	push	{r7, lr}
 80120b2:	b082      	sub	sp, #8
 80120b4:	af00      	add	r7, sp, #0
 80120b6:	4603      	mov	r3, r0
 80120b8:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 80120ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80120be:	f113 0f0d 	cmn.w	r3, #13
 80120c2:	d009      	beq.n	80120d8 <lwip_netconn_err_to_msg+0x28>
 80120c4:	f113 0f0d 	cmn.w	r3, #13
 80120c8:	dc0c      	bgt.n	80120e4 <lwip_netconn_err_to_msg+0x34>
 80120ca:	f113 0f0f 	cmn.w	r3, #15
 80120ce:	d007      	beq.n	80120e0 <lwip_netconn_err_to_msg+0x30>
 80120d0:	f113 0f0e 	cmn.w	r3, #14
 80120d4:	d002      	beq.n	80120dc <lwip_netconn_err_to_msg+0x2c>
 80120d6:	e005      	b.n	80120e4 <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 80120d8:	4b0a      	ldr	r3, [pc, #40]	; (8012104 <lwip_netconn_err_to_msg+0x54>)
 80120da:	e00e      	b.n	80120fa <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 80120dc:	4b0a      	ldr	r3, [pc, #40]	; (8012108 <lwip_netconn_err_to_msg+0x58>)
 80120de:	e00c      	b.n	80120fa <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 80120e0:	4b0a      	ldr	r3, [pc, #40]	; (801210c <lwip_netconn_err_to_msg+0x5c>)
 80120e2:	e00a      	b.n	80120fa <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 80120e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d005      	beq.n	80120f8 <lwip_netconn_err_to_msg+0x48>
 80120ec:	4b08      	ldr	r3, [pc, #32]	; (8012110 <lwip_netconn_err_to_msg+0x60>)
 80120ee:	227d      	movs	r2, #125	; 0x7d
 80120f0:	4908      	ldr	r1, [pc, #32]	; (8012114 <lwip_netconn_err_to_msg+0x64>)
 80120f2:	4809      	ldr	r0, [pc, #36]	; (8012118 <lwip_netconn_err_to_msg+0x68>)
 80120f4:	f00e fe42 	bl	8020d7c <iprintf>
      return NULL;
 80120f8:	2300      	movs	r3, #0
  }
}
 80120fa:	4618      	mov	r0, r3
 80120fc:	3708      	adds	r7, #8
 80120fe:	46bd      	mov	sp, r7
 8012100:	bd80      	pop	{r7, pc}
 8012102:	bf00      	nop
 8012104:	0802cf30 	.word	0x0802cf30
 8012108:	0802cf31 	.word	0x0802cf31
 801210c:	0802cf32 	.word	0x0802cf32
 8012110:	080238e4 	.word	0x080238e4
 8012114:	08023918 	.word	0x08023918
 8012118:	08023928 	.word	0x08023928

0801211c <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 801211c:	b580      	push	{r7, lr}
 801211e:	b082      	sub	sp, #8
 8012120:	af00      	add	r7, sp, #0
 8012122:	6078      	str	r0, [r7, #4]
 8012124:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 8012126:	683b      	ldr	r3, [r7, #0]
 8012128:	2b00      	cmp	r3, #0
 801212a:	d105      	bne.n	8012138 <lwip_netconn_is_err_msg+0x1c>
 801212c:	4b12      	ldr	r3, [pc, #72]	; (8012178 <lwip_netconn_is_err_msg+0x5c>)
 801212e:	2285      	movs	r2, #133	; 0x85
 8012130:	4912      	ldr	r1, [pc, #72]	; (801217c <lwip_netconn_is_err_msg+0x60>)
 8012132:	4813      	ldr	r0, [pc, #76]	; (8012180 <lwip_netconn_is_err_msg+0x64>)
 8012134:	f00e fe22 	bl	8020d7c <iprintf>

  if (msg == &netconn_aborted) {
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	4a12      	ldr	r2, [pc, #72]	; (8012184 <lwip_netconn_is_err_msg+0x68>)
 801213c:	4293      	cmp	r3, r2
 801213e:	d104      	bne.n	801214a <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 8012140:	683b      	ldr	r3, [r7, #0]
 8012142:	22f3      	movs	r2, #243	; 0xf3
 8012144:	701a      	strb	r2, [r3, #0]
    return 1;
 8012146:	2301      	movs	r3, #1
 8012148:	e012      	b.n	8012170 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	4a0e      	ldr	r2, [pc, #56]	; (8012188 <lwip_netconn_is_err_msg+0x6c>)
 801214e:	4293      	cmp	r3, r2
 8012150:	d104      	bne.n	801215c <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 8012152:	683b      	ldr	r3, [r7, #0]
 8012154:	22f2      	movs	r2, #242	; 0xf2
 8012156:	701a      	strb	r2, [r3, #0]
    return 1;
 8012158:	2301      	movs	r3, #1
 801215a:	e009      	b.n	8012170 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	4a0b      	ldr	r2, [pc, #44]	; (801218c <lwip_netconn_is_err_msg+0x70>)
 8012160:	4293      	cmp	r3, r2
 8012162:	d104      	bne.n	801216e <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 8012164:	683b      	ldr	r3, [r7, #0]
 8012166:	22f1      	movs	r2, #241	; 0xf1
 8012168:	701a      	strb	r2, [r3, #0]
    return 1;
 801216a:	2301      	movs	r3, #1
 801216c:	e000      	b.n	8012170 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 801216e:	2300      	movs	r3, #0
}
 8012170:	4618      	mov	r0, r3
 8012172:	3708      	adds	r7, #8
 8012174:	46bd      	mov	sp, r7
 8012176:	bd80      	pop	{r7, pc}
 8012178:	080238e4 	.word	0x080238e4
 801217c:	08023950 	.word	0x08023950
 8012180:	08023928 	.word	0x08023928
 8012184:	0802cf30 	.word	0x0802cf30
 8012188:	0802cf31 	.word	0x0802cf31
 801218c:	0802cf32 	.word	0x0802cf32

08012190 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 8012190:	b580      	push	{r7, lr}
 8012192:	b088      	sub	sp, #32
 8012194:	af00      	add	r7, sp, #0
 8012196:	60f8      	str	r0, [r7, #12]
 8012198:	60b9      	str	r1, [r7, #8]
 801219a:	607a      	str	r2, [r7, #4]
 801219c:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 801219e:	68bb      	ldr	r3, [r7, #8]
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d105      	bne.n	80121b0 <recv_udp+0x20>
 80121a4:	4b34      	ldr	r3, [pc, #208]	; (8012278 <recv_udp+0xe8>)
 80121a6:	22e5      	movs	r2, #229	; 0xe5
 80121a8:	4934      	ldr	r1, [pc, #208]	; (801227c <recv_udp+0xec>)
 80121aa:	4835      	ldr	r0, [pc, #212]	; (8012280 <recv_udp+0xf0>)
 80121ac:	f00e fde6 	bl	8020d7c <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d105      	bne.n	80121c2 <recv_udp+0x32>
 80121b6:	4b30      	ldr	r3, [pc, #192]	; (8012278 <recv_udp+0xe8>)
 80121b8:	22e6      	movs	r2, #230	; 0xe6
 80121ba:	4932      	ldr	r1, [pc, #200]	; (8012284 <recv_udp+0xf4>)
 80121bc:	4830      	ldr	r0, [pc, #192]	; (8012280 <recv_udp+0xf0>)
 80121be:	f00e fddd 	bl	8020d7c <iprintf>
  conn = (struct netconn *)arg;
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 80121c6:	69fb      	ldr	r3, [r7, #28]
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d103      	bne.n	80121d4 <recv_udp+0x44>
    pbuf_free(p);
 80121cc:	6878      	ldr	r0, [r7, #4]
 80121ce:	f004 fdaf 	bl	8016d30 <pbuf_free>
    return;
 80121d2:	e04d      	b.n	8012270 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 80121d4:	69fb      	ldr	r3, [r7, #28]
 80121d6:	685b      	ldr	r3, [r3, #4]
 80121d8:	68ba      	ldr	r2, [r7, #8]
 80121da:	429a      	cmp	r2, r3
 80121dc:	d005      	beq.n	80121ea <recv_udp+0x5a>
 80121de:	4b26      	ldr	r3, [pc, #152]	; (8012278 <recv_udp+0xe8>)
 80121e0:	22ee      	movs	r2, #238	; 0xee
 80121e2:	4929      	ldr	r1, [pc, #164]	; (8012288 <recv_udp+0xf8>)
 80121e4:	4826      	ldr	r0, [pc, #152]	; (8012280 <recv_udp+0xf0>)
 80121e6:	f00e fdc9 	bl	8020d7c <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 80121ea:	69fb      	ldr	r3, [r7, #28]
 80121ec:	3310      	adds	r3, #16
 80121ee:	4618      	mov	r0, r3
 80121f0:	f00d ff12 	bl	8020018 <sys_mbox_valid>
 80121f4:	4603      	mov	r3, r0
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d103      	bne.n	8012202 <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 80121fa:	6878      	ldr	r0, [r7, #4]
 80121fc:	f004 fd98 	bl	8016d30 <pbuf_free>
    return;
 8012200:	e036      	b.n	8012270 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8012202:	2006      	movs	r0, #6
 8012204:	f003 fe74 	bl	8015ef0 <memp_malloc>
 8012208:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 801220a:	69bb      	ldr	r3, [r7, #24]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d103      	bne.n	8012218 <recv_udp+0x88>
    pbuf_free(p);
 8012210:	6878      	ldr	r0, [r7, #4]
 8012212:	f004 fd8d 	bl	8016d30 <pbuf_free>
    return;
 8012216:	e02b      	b.n	8012270 <recv_udp+0xe0>
  } else {
    buf->p = p;
 8012218:	69bb      	ldr	r3, [r7, #24]
 801221a:	687a      	ldr	r2, [r7, #4]
 801221c:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 801221e:	69bb      	ldr	r3, [r7, #24]
 8012220:	687a      	ldr	r2, [r7, #4]
 8012222:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d002      	beq.n	8012230 <recv_udp+0xa0>
 801222a:	683b      	ldr	r3, [r7, #0]
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	e000      	b.n	8012232 <recv_udp+0xa2>
 8012230:	2300      	movs	r3, #0
 8012232:	69ba      	ldr	r2, [r7, #24]
 8012234:	6093      	str	r3, [r2, #8]
    buf->port = port;
 8012236:	69bb      	ldr	r3, [r7, #24]
 8012238:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 801223a:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	891b      	ldrh	r3, [r3, #8]
 8012240:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 8012242:	69fb      	ldr	r3, [r7, #28]
 8012244:	3310      	adds	r3, #16
 8012246:	69b9      	ldr	r1, [r7, #24]
 8012248:	4618      	mov	r0, r3
 801224a:	f00d fe83 	bl	801ff54 <sys_mbox_trypost>
 801224e:	4603      	mov	r3, r0
 8012250:	2b00      	cmp	r3, #0
 8012252:	d003      	beq.n	801225c <recv_udp+0xcc>
    netbuf_delete(buf);
 8012254:	69b8      	ldr	r0, [r7, #24]
 8012256:	f001 fbed 	bl	8013a34 <netbuf_delete>
    return;
 801225a:	e009      	b.n	8012270 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 801225c:	69fb      	ldr	r3, [r7, #28]
 801225e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012260:	2b00      	cmp	r3, #0
 8012262:	d005      	beq.n	8012270 <recv_udp+0xe0>
 8012264:	69fb      	ldr	r3, [r7, #28]
 8012266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012268:	8afa      	ldrh	r2, [r7, #22]
 801226a:	2100      	movs	r1, #0
 801226c:	69f8      	ldr	r0, [r7, #28]
 801226e:	4798      	blx	r3
  }
}
 8012270:	3720      	adds	r7, #32
 8012272:	46bd      	mov	sp, r7
 8012274:	bd80      	pop	{r7, pc}
 8012276:	bf00      	nop
 8012278:	080238e4 	.word	0x080238e4
 801227c:	0802395c 	.word	0x0802395c
 8012280:	08023928 	.word	0x08023928
 8012284:	08023980 	.word	0x08023980
 8012288:	080239a0 	.word	0x080239a0

0801228c <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801228c:	b580      	push	{r7, lr}
 801228e:	b088      	sub	sp, #32
 8012290:	af00      	add	r7, sp, #0
 8012292:	60f8      	str	r0, [r7, #12]
 8012294:	60b9      	str	r1, [r7, #8]
 8012296:	607a      	str	r2, [r7, #4]
 8012298:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 801229a:	68bb      	ldr	r3, [r7, #8]
 801229c:	2b00      	cmp	r3, #0
 801229e:	d106      	bne.n	80122ae <recv_tcp+0x22>
 80122a0:	4b36      	ldr	r3, [pc, #216]	; (801237c <recv_tcp+0xf0>)
 80122a2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80122a6:	4936      	ldr	r1, [pc, #216]	; (8012380 <recv_tcp+0xf4>)
 80122a8:	4836      	ldr	r0, [pc, #216]	; (8012384 <recv_tcp+0xf8>)
 80122aa:	f00e fd67 	bl	8020d7c <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d106      	bne.n	80122c2 <recv_tcp+0x36>
 80122b4:	4b31      	ldr	r3, [pc, #196]	; (801237c <recv_tcp+0xf0>)
 80122b6:	f240 122d 	movw	r2, #301	; 0x12d
 80122ba:	4933      	ldr	r1, [pc, #204]	; (8012388 <recv_tcp+0xfc>)
 80122bc:	4831      	ldr	r0, [pc, #196]	; (8012384 <recv_tcp+0xf8>)
 80122be:	f00e fd5d 	bl	8020d7c <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 80122c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d006      	beq.n	80122d8 <recv_tcp+0x4c>
 80122ca:	4b2c      	ldr	r3, [pc, #176]	; (801237c <recv_tcp+0xf0>)
 80122cc:	f44f 7297 	mov.w	r2, #302	; 0x12e
 80122d0:	492e      	ldr	r1, [pc, #184]	; (801238c <recv_tcp+0x100>)
 80122d2:	482c      	ldr	r0, [pc, #176]	; (8012384 <recv_tcp+0xf8>)
 80122d4:	f00e fd52 	bl	8020d7c <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 80122d8:	68fb      	ldr	r3, [r7, #12]
 80122da:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 80122dc:	697b      	ldr	r3, [r7, #20]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d102      	bne.n	80122e8 <recv_tcp+0x5c>
    return ERR_VAL;
 80122e2:	f06f 0305 	mvn.w	r3, #5
 80122e6:	e045      	b.n	8012374 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 80122e8:	697b      	ldr	r3, [r7, #20]
 80122ea:	685b      	ldr	r3, [r3, #4]
 80122ec:	68ba      	ldr	r2, [r7, #8]
 80122ee:	429a      	cmp	r2, r3
 80122f0:	d006      	beq.n	8012300 <recv_tcp+0x74>
 80122f2:	4b22      	ldr	r3, [pc, #136]	; (801237c <recv_tcp+0xf0>)
 80122f4:	f240 1235 	movw	r2, #309	; 0x135
 80122f8:	4925      	ldr	r1, [pc, #148]	; (8012390 <recv_tcp+0x104>)
 80122fa:	4822      	ldr	r0, [pc, #136]	; (8012384 <recv_tcp+0xf8>)
 80122fc:	f00e fd3e 	bl	8020d7c <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8012300:	697b      	ldr	r3, [r7, #20]
 8012302:	3310      	adds	r3, #16
 8012304:	4618      	mov	r0, r3
 8012306:	f00d fe87 	bl	8020018 <sys_mbox_valid>
 801230a:	4603      	mov	r3, r0
 801230c:	2b00      	cmp	r3, #0
 801230e:	d10d      	bne.n	801232c <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	2b00      	cmp	r3, #0
 8012314:	d008      	beq.n	8012328 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	891b      	ldrh	r3, [r3, #8]
 801231a:	4619      	mov	r1, r3
 801231c:	68b8      	ldr	r0, [r7, #8]
 801231e:	f005 fcdf 	bl	8017ce0 <tcp_recved>
      pbuf_free(p);
 8012322:	6878      	ldr	r0, [r7, #4]
 8012324:	f004 fd04 	bl	8016d30 <pbuf_free>
    }
    return ERR_OK;
 8012328:	2300      	movs	r3, #0
 801232a:	e023      	b.n	8012374 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d005      	beq.n	801233e <recv_tcp+0xb2>
    msg = p;
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	891b      	ldrh	r3, [r3, #8]
 801233a:	83fb      	strh	r3, [r7, #30]
 801233c:	e003      	b.n	8012346 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 801233e:	4b15      	ldr	r3, [pc, #84]	; (8012394 <recv_tcp+0x108>)
 8012340:	61bb      	str	r3, [r7, #24]
    len = 0;
 8012342:	2300      	movs	r3, #0
 8012344:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 8012346:	697b      	ldr	r3, [r7, #20]
 8012348:	3310      	adds	r3, #16
 801234a:	69b9      	ldr	r1, [r7, #24]
 801234c:	4618      	mov	r0, r3
 801234e:	f00d fe01 	bl	801ff54 <sys_mbox_trypost>
 8012352:	4603      	mov	r3, r0
 8012354:	2b00      	cmp	r3, #0
 8012356:	d002      	beq.n	801235e <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 8012358:	f04f 33ff 	mov.w	r3, #4294967295
 801235c:	e00a      	b.n	8012374 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 801235e:	697b      	ldr	r3, [r7, #20]
 8012360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012362:	2b00      	cmp	r3, #0
 8012364:	d005      	beq.n	8012372 <recv_tcp+0xe6>
 8012366:	697b      	ldr	r3, [r7, #20]
 8012368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801236a:	8bfa      	ldrh	r2, [r7, #30]
 801236c:	2100      	movs	r1, #0
 801236e:	6978      	ldr	r0, [r7, #20]
 8012370:	4798      	blx	r3
  }

  return ERR_OK;
 8012372:	2300      	movs	r3, #0
}
 8012374:	4618      	mov	r0, r3
 8012376:	3720      	adds	r7, #32
 8012378:	46bd      	mov	sp, r7
 801237a:	bd80      	pop	{r7, pc}
 801237c:	080238e4 	.word	0x080238e4
 8012380:	080239c0 	.word	0x080239c0
 8012384:	08023928 	.word	0x08023928
 8012388:	080239e4 	.word	0x080239e4
 801238c:	08023a04 	.word	0x08023a04
 8012390:	08023a1c 	.word	0x08023a1c
 8012394:	0802cf32 	.word	0x0802cf32

08012398 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 8012398:	b580      	push	{r7, lr}
 801239a:	b084      	sub	sp, #16
 801239c:	af00      	add	r7, sp, #0
 801239e:	6078      	str	r0, [r7, #4]
 80123a0:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 80123a6:	68fb      	ldr	r3, [r7, #12]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d106      	bne.n	80123ba <poll_tcp+0x22>
 80123ac:	4b29      	ldr	r3, [pc, #164]	; (8012454 <poll_tcp+0xbc>)
 80123ae:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 80123b2:	4929      	ldr	r1, [pc, #164]	; (8012458 <poll_tcp+0xc0>)
 80123b4:	4829      	ldr	r0, [pc, #164]	; (801245c <poll_tcp+0xc4>)
 80123b6:	f00e fce1 	bl	8020d7c <iprintf>

  if (conn->state == NETCONN_WRITE) {
 80123ba:	68fb      	ldr	r3, [r7, #12]
 80123bc:	785b      	ldrb	r3, [r3, #1]
 80123be:	2b01      	cmp	r3, #1
 80123c0:	d104      	bne.n	80123cc <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 80123c2:	2101      	movs	r1, #1
 80123c4:	68f8      	ldr	r0, [r7, #12]
 80123c6:	f000 ffad 	bl	8013324 <lwip_netconn_do_writemore>
 80123ca:	e016      	b.n	80123fa <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	785b      	ldrb	r3, [r3, #1]
 80123d0:	2b04      	cmp	r3, #4
 80123d2:	d112      	bne.n	80123fa <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	6a1b      	ldr	r3, [r3, #32]
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d00a      	beq.n	80123f2 <poll_tcp+0x5a>
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	6a1b      	ldr	r3, [r3, #32]
 80123e0:	7a5b      	ldrb	r3, [r3, #9]
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d005      	beq.n	80123f2 <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	6a1b      	ldr	r3, [r3, #32]
 80123ea:	7a5a      	ldrb	r2, [r3, #9]
 80123ec:	3a01      	subs	r2, #1
 80123ee:	b2d2      	uxtb	r2, r2
 80123f0:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 80123f2:	2101      	movs	r1, #1
 80123f4:	68f8      	ldr	r0, [r7, #12]
 80123f6:	f000 fbf7 	bl	8012be8 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 80123fa:	68fb      	ldr	r3, [r7, #12]
 80123fc:	7f1b      	ldrb	r3, [r3, #28]
 80123fe:	f003 0310 	and.w	r3, r3, #16
 8012402:	2b00      	cmp	r3, #0
 8012404:	d021      	beq.n	801244a <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8012406:	68fb      	ldr	r3, [r7, #12]
 8012408:	685b      	ldr	r3, [r3, #4]
 801240a:	2b00      	cmp	r3, #0
 801240c:	d01d      	beq.n	801244a <poll_tcp+0xb2>
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	685b      	ldr	r3, [r3, #4]
 8012412:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8012416:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 801241a:	d316      	bcc.n	801244a <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	685b      	ldr	r3, [r3, #4]
 8012420:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8012424:	2b04      	cmp	r3, #4
 8012426:	d810      	bhi.n	801244a <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 8012428:	68fb      	ldr	r3, [r7, #12]
 801242a:	7f1b      	ldrb	r3, [r3, #28]
 801242c:	f023 0310 	bic.w	r3, r3, #16
 8012430:	b2da      	uxtb	r2, r3
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801243a:	2b00      	cmp	r3, #0
 801243c:	d005      	beq.n	801244a <poll_tcp+0xb2>
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012442:	2200      	movs	r2, #0
 8012444:	2102      	movs	r1, #2
 8012446:	68f8      	ldr	r0, [r7, #12]
 8012448:	4798      	blx	r3
    }
  }

  return ERR_OK;
 801244a:	2300      	movs	r3, #0
}
 801244c:	4618      	mov	r0, r3
 801244e:	3710      	adds	r7, #16
 8012450:	46bd      	mov	sp, r7
 8012452:	bd80      	pop	{r7, pc}
 8012454:	080238e4 	.word	0x080238e4
 8012458:	08023a3c 	.word	0x08023a3c
 801245c:	08023928 	.word	0x08023928

08012460 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 8012460:	b580      	push	{r7, lr}
 8012462:	b086      	sub	sp, #24
 8012464:	af00      	add	r7, sp, #0
 8012466:	60f8      	str	r0, [r7, #12]
 8012468:	60b9      	str	r1, [r7, #8]
 801246a:	4613      	mov	r3, r2
 801246c:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 801246e:	68fb      	ldr	r3, [r7, #12]
 8012470:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8012472:	697b      	ldr	r3, [r7, #20]
 8012474:	2b00      	cmp	r3, #0
 8012476:	d106      	bne.n	8012486 <sent_tcp+0x26>
 8012478:	4b20      	ldr	r3, [pc, #128]	; (80124fc <sent_tcp+0x9c>)
 801247a:	f240 1293 	movw	r2, #403	; 0x193
 801247e:	4920      	ldr	r1, [pc, #128]	; (8012500 <sent_tcp+0xa0>)
 8012480:	4820      	ldr	r0, [pc, #128]	; (8012504 <sent_tcp+0xa4>)
 8012482:	f00e fc7b 	bl	8020d7c <iprintf>

  if (conn) {
 8012486:	697b      	ldr	r3, [r7, #20]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d032      	beq.n	80124f2 <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 801248c:	697b      	ldr	r3, [r7, #20]
 801248e:	785b      	ldrb	r3, [r3, #1]
 8012490:	2b01      	cmp	r3, #1
 8012492:	d104      	bne.n	801249e <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8012494:	2101      	movs	r1, #1
 8012496:	6978      	ldr	r0, [r7, #20]
 8012498:	f000 ff44 	bl	8013324 <lwip_netconn_do_writemore>
 801249c:	e007      	b.n	80124ae <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 801249e:	697b      	ldr	r3, [r7, #20]
 80124a0:	785b      	ldrb	r3, [r3, #1]
 80124a2:	2b04      	cmp	r3, #4
 80124a4:	d103      	bne.n	80124ae <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 80124a6:	2101      	movs	r1, #1
 80124a8:	6978      	ldr	r0, [r7, #20]
 80124aa:	f000 fb9d 	bl	8012be8 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 80124ae:	697b      	ldr	r3, [r7, #20]
 80124b0:	685b      	ldr	r3, [r3, #4]
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d01d      	beq.n	80124f2 <sent_tcp+0x92>
 80124b6:	697b      	ldr	r3, [r7, #20]
 80124b8:	685b      	ldr	r3, [r3, #4]
 80124ba:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80124be:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 80124c2:	d316      	bcc.n	80124f2 <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 80124c4:	697b      	ldr	r3, [r7, #20]
 80124c6:	685b      	ldr	r3, [r3, #4]
 80124c8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 80124cc:	2b04      	cmp	r3, #4
 80124ce:	d810      	bhi.n	80124f2 <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 80124d0:	697b      	ldr	r3, [r7, #20]
 80124d2:	7f1b      	ldrb	r3, [r3, #28]
 80124d4:	f023 0310 	bic.w	r3, r3, #16
 80124d8:	b2da      	uxtb	r2, r3
 80124da:	697b      	ldr	r3, [r7, #20]
 80124dc:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 80124de:	697b      	ldr	r3, [r7, #20]
 80124e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d005      	beq.n	80124f2 <sent_tcp+0x92>
 80124e6:	697b      	ldr	r3, [r7, #20]
 80124e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80124ea:	88fa      	ldrh	r2, [r7, #6]
 80124ec:	2102      	movs	r1, #2
 80124ee:	6978      	ldr	r0, [r7, #20]
 80124f0:	4798      	blx	r3
    }
  }

  return ERR_OK;
 80124f2:	2300      	movs	r3, #0
}
 80124f4:	4618      	mov	r0, r3
 80124f6:	3718      	adds	r7, #24
 80124f8:	46bd      	mov	sp, r7
 80124fa:	bd80      	pop	{r7, pc}
 80124fc:	080238e4 	.word	0x080238e4
 8012500:	08023a3c 	.word	0x08023a3c
 8012504:	08023928 	.word	0x08023928

08012508 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 8012508:	b580      	push	{r7, lr}
 801250a:	b088      	sub	sp, #32
 801250c:	af00      	add	r7, sp, #0
 801250e:	6078      	str	r0, [r7, #4]
 8012510:	460b      	mov	r3, r1
 8012512:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8012518:	69fb      	ldr	r3, [r7, #28]
 801251a:	2b00      	cmp	r3, #0
 801251c:	d106      	bne.n	801252c <err_tcp+0x24>
 801251e:	4b5f      	ldr	r3, [pc, #380]	; (801269c <err_tcp+0x194>)
 8012520:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8012524:	495e      	ldr	r1, [pc, #376]	; (80126a0 <err_tcp+0x198>)
 8012526:	485f      	ldr	r0, [pc, #380]	; (80126a4 <err_tcp+0x19c>)
 8012528:	f00e fc28 	bl	8020d7c <iprintf>

  SYS_ARCH_PROTECT(lev);
 801252c:	f00d fe7e 	bl	802022c <sys_arch_protect>
 8012530:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 8012532:	69fb      	ldr	r3, [r7, #28]
 8012534:	2200      	movs	r2, #0
 8012536:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 8012538:	69fb      	ldr	r3, [r7, #28]
 801253a:	78fa      	ldrb	r2, [r7, #3]
 801253c:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 801253e:	69fb      	ldr	r3, [r7, #28]
 8012540:	7f1b      	ldrb	r3, [r3, #28]
 8012542:	f043 0301 	orr.w	r3, r3, #1
 8012546:	b2da      	uxtb	r2, r3
 8012548:	69fb      	ldr	r3, [r7, #28]
 801254a:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 801254c:	69fb      	ldr	r3, [r7, #28]
 801254e:	785b      	ldrb	r3, [r3, #1]
 8012550:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 8012552:	69fb      	ldr	r3, [r7, #28]
 8012554:	2200      	movs	r2, #0
 8012556:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 8012558:	69b8      	ldr	r0, [r7, #24]
 801255a:	f00d fe75 	bl	8020248 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 801255e:	69fb      	ldr	r3, [r7, #28]
 8012560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012562:	2b00      	cmp	r3, #0
 8012564:	d005      	beq.n	8012572 <err_tcp+0x6a>
 8012566:	69fb      	ldr	r3, [r7, #28]
 8012568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801256a:	2200      	movs	r2, #0
 801256c:	2104      	movs	r1, #4
 801256e:	69f8      	ldr	r0, [r7, #28]
 8012570:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8012572:	69fb      	ldr	r3, [r7, #28]
 8012574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012576:	2b00      	cmp	r3, #0
 8012578:	d005      	beq.n	8012586 <err_tcp+0x7e>
 801257a:	69fb      	ldr	r3, [r7, #28]
 801257c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801257e:	2200      	movs	r2, #0
 8012580:	2100      	movs	r1, #0
 8012582:	69f8      	ldr	r0, [r7, #28]
 8012584:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8012586:	69fb      	ldr	r3, [r7, #28]
 8012588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801258a:	2b00      	cmp	r3, #0
 801258c:	d005      	beq.n	801259a <err_tcp+0x92>
 801258e:	69fb      	ldr	r3, [r7, #28]
 8012590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012592:	2200      	movs	r2, #0
 8012594:	2102      	movs	r1, #2
 8012596:	69f8      	ldr	r0, [r7, #28]
 8012598:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 801259a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801259e:	4618      	mov	r0, r3
 80125a0:	f7ff fd86 	bl	80120b0 <lwip_netconn_err_to_msg>
 80125a4:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 80125a6:	69fb      	ldr	r3, [r7, #28]
 80125a8:	3310      	adds	r3, #16
 80125aa:	4618      	mov	r0, r3
 80125ac:	f00d fd34 	bl	8020018 <sys_mbox_valid>
 80125b0:	4603      	mov	r3, r0
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	d005      	beq.n	80125c2 <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 80125b6:	69fb      	ldr	r3, [r7, #28]
 80125b8:	3310      	adds	r3, #16
 80125ba:	6939      	ldr	r1, [r7, #16]
 80125bc:	4618      	mov	r0, r3
 80125be:	f00d fcc9 	bl	801ff54 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 80125c2:	69fb      	ldr	r3, [r7, #28]
 80125c4:	3314      	adds	r3, #20
 80125c6:	4618      	mov	r0, r3
 80125c8:	f00d fd26 	bl	8020018 <sys_mbox_valid>
 80125cc:	4603      	mov	r3, r0
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d005      	beq.n	80125de <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 80125d2:	69fb      	ldr	r3, [r7, #28]
 80125d4:	3314      	adds	r3, #20
 80125d6:	6939      	ldr	r1, [r7, #16]
 80125d8:	4618      	mov	r0, r3
 80125da:	f00d fcbb 	bl	801ff54 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 80125de:	7dfb      	ldrb	r3, [r7, #23]
 80125e0:	2b01      	cmp	r3, #1
 80125e2:	d005      	beq.n	80125f0 <err_tcp+0xe8>
 80125e4:	7dfb      	ldrb	r3, [r7, #23]
 80125e6:	2b04      	cmp	r3, #4
 80125e8:	d002      	beq.n	80125f0 <err_tcp+0xe8>
 80125ea:	7dfb      	ldrb	r3, [r7, #23]
 80125ec:	2b03      	cmp	r3, #3
 80125ee:	d143      	bne.n	8012678 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 80125f0:	69fb      	ldr	r3, [r7, #28]
 80125f2:	7f1b      	ldrb	r3, [r3, #28]
 80125f4:	f003 0304 	and.w	r3, r3, #4
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	bf14      	ite	ne
 80125fc:	2301      	movne	r3, #1
 80125fe:	2300      	moveq	r3, #0
 8012600:	b2db      	uxtb	r3, r3
 8012602:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 8012604:	69fb      	ldr	r3, [r7, #28]
 8012606:	7f1b      	ldrb	r3, [r3, #28]
 8012608:	f023 0304 	bic.w	r3, r3, #4
 801260c:	b2da      	uxtb	r2, r3
 801260e:	69fb      	ldr	r3, [r7, #28]
 8012610:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	2b00      	cmp	r3, #0
 8012616:	d13b      	bne.n	8012690 <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8012618:	69fb      	ldr	r3, [r7, #28]
 801261a:	6a1b      	ldr	r3, [r3, #32]
 801261c:	2b00      	cmp	r3, #0
 801261e:	d106      	bne.n	801262e <err_tcp+0x126>
 8012620:	4b1e      	ldr	r3, [pc, #120]	; (801269c <err_tcp+0x194>)
 8012622:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8012626:	4920      	ldr	r1, [pc, #128]	; (80126a8 <err_tcp+0x1a0>)
 8012628:	481e      	ldr	r0, [pc, #120]	; (80126a4 <err_tcp+0x19c>)
 801262a:	f00e fba7 	bl	8020d7c <iprintf>
      if (old_state == NETCONN_CLOSE) {
 801262e:	7dfb      	ldrb	r3, [r7, #23]
 8012630:	2b04      	cmp	r3, #4
 8012632:	d104      	bne.n	801263e <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 8012634:	69fb      	ldr	r3, [r7, #28]
 8012636:	6a1b      	ldr	r3, [r3, #32]
 8012638:	2200      	movs	r2, #0
 801263a:	711a      	strb	r2, [r3, #4]
 801263c:	e003      	b.n	8012646 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 801263e:	69fb      	ldr	r3, [r7, #28]
 8012640:	6a1b      	ldr	r3, [r3, #32]
 8012642:	78fa      	ldrb	r2, [r7, #3]
 8012644:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8012646:	69fb      	ldr	r3, [r7, #28]
 8012648:	6a1b      	ldr	r3, [r3, #32]
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	330c      	adds	r3, #12
 801264e:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 8012650:	68b8      	ldr	r0, [r7, #8]
 8012652:	f00d fd6f 	bl	8020134 <sys_sem_valid>
 8012656:	4603      	mov	r3, r0
 8012658:	2b00      	cmp	r3, #0
 801265a:	d106      	bne.n	801266a <err_tcp+0x162>
 801265c:	4b0f      	ldr	r3, [pc, #60]	; (801269c <err_tcp+0x194>)
 801265e:	f240 12ef 	movw	r2, #495	; 0x1ef
 8012662:	4912      	ldr	r1, [pc, #72]	; (80126ac <err_tcp+0x1a4>)
 8012664:	480f      	ldr	r0, [pc, #60]	; (80126a4 <err_tcp+0x19c>)
 8012666:	f00e fb89 	bl	8020d7c <iprintf>
      conn->current_msg = NULL;
 801266a:	69fb      	ldr	r3, [r7, #28]
 801266c:	2200      	movs	r2, #0
 801266e:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 8012670:	68b8      	ldr	r0, [r7, #8]
 8012672:	f00d fd45 	bl	8020100 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 8012676:	e00b      	b.n	8012690 <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 8012678:	69fb      	ldr	r3, [r7, #28]
 801267a:	6a1b      	ldr	r3, [r3, #32]
 801267c:	2b00      	cmp	r3, #0
 801267e:	d008      	beq.n	8012692 <err_tcp+0x18a>
 8012680:	4b06      	ldr	r3, [pc, #24]	; (801269c <err_tcp+0x194>)
 8012682:	f240 12f7 	movw	r2, #503	; 0x1f7
 8012686:	490a      	ldr	r1, [pc, #40]	; (80126b0 <err_tcp+0x1a8>)
 8012688:	4806      	ldr	r0, [pc, #24]	; (80126a4 <err_tcp+0x19c>)
 801268a:	f00e fb77 	bl	8020d7c <iprintf>
  }
}
 801268e:	e000      	b.n	8012692 <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 8012690:	bf00      	nop
}
 8012692:	bf00      	nop
 8012694:	3720      	adds	r7, #32
 8012696:	46bd      	mov	sp, r7
 8012698:	bd80      	pop	{r7, pc}
 801269a:	bf00      	nop
 801269c:	080238e4 	.word	0x080238e4
 80126a0:	08023a3c 	.word	0x08023a3c
 80126a4:	08023928 	.word	0x08023928
 80126a8:	08023a4c 	.word	0x08023a4c
 80126ac:	08023a68 	.word	0x08023a68
 80126b0:	08023a84 	.word	0x08023a84

080126b4 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 80126b4:	b580      	push	{r7, lr}
 80126b6:	b084      	sub	sp, #16
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	685b      	ldr	r3, [r3, #4]
 80126c0:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 80126c2:	6879      	ldr	r1, [r7, #4]
 80126c4:	68f8      	ldr	r0, [r7, #12]
 80126c6:	f006 f98f 	bl	80189e8 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 80126ca:	490a      	ldr	r1, [pc, #40]	; (80126f4 <setup_tcp+0x40>)
 80126cc:	68f8      	ldr	r0, [r7, #12]
 80126ce:	f006 f99d 	bl	8018a0c <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 80126d2:	4909      	ldr	r1, [pc, #36]	; (80126f8 <setup_tcp+0x44>)
 80126d4:	68f8      	ldr	r0, [r7, #12]
 80126d6:	f006 f9bb 	bl	8018a50 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 80126da:	2202      	movs	r2, #2
 80126dc:	4907      	ldr	r1, [pc, #28]	; (80126fc <setup_tcp+0x48>)
 80126de:	68f8      	ldr	r0, [r7, #12]
 80126e0:	f006 fa10 	bl	8018b04 <tcp_poll>
  tcp_err(pcb, err_tcp);
 80126e4:	4906      	ldr	r1, [pc, #24]	; (8012700 <setup_tcp+0x4c>)
 80126e6:	68f8      	ldr	r0, [r7, #12]
 80126e8:	f006 f9d2 	bl	8018a90 <tcp_err>
}
 80126ec:	bf00      	nop
 80126ee:	3710      	adds	r7, #16
 80126f0:	46bd      	mov	sp, r7
 80126f2:	bd80      	pop	{r7, pc}
 80126f4:	0801228d 	.word	0x0801228d
 80126f8:	08012461 	.word	0x08012461
 80126fc:	08012399 	.word	0x08012399
 8012700:	08012509 	.word	0x08012509

08012704 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8012704:	b590      	push	{r4, r7, lr}
 8012706:	b089      	sub	sp, #36	; 0x24
 8012708:	af00      	add	r7, sp, #0
 801270a:	60f8      	str	r0, [r7, #12]
 801270c:	60b9      	str	r1, [r7, #8]
 801270e:	4613      	mov	r3, r2
 8012710:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8012716:	69fb      	ldr	r3, [r7, #28]
 8012718:	2b00      	cmp	r3, #0
 801271a:	d102      	bne.n	8012722 <accept_function+0x1e>
    return ERR_VAL;
 801271c:	f06f 0305 	mvn.w	r3, #5
 8012720:	e0a1      	b.n	8012866 <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 8012722:	69fb      	ldr	r3, [r7, #28]
 8012724:	3314      	adds	r3, #20
 8012726:	4618      	mov	r0, r3
 8012728:	f00d fc76 	bl	8020018 <sys_mbox_valid>
 801272c:	4603      	mov	r3, r0
 801272e:	2b00      	cmp	r3, #0
 8012730:	d102      	bne.n	8012738 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 8012732:	f06f 0305 	mvn.w	r3, #5
 8012736:	e096      	b.n	8012866 <accept_function+0x162>
  }

  if (newpcb == NULL) {
 8012738:	68bb      	ldr	r3, [r7, #8]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d11b      	bne.n	8012776 <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 801273e:	69fb      	ldr	r3, [r7, #28]
 8012740:	f103 0414 	add.w	r4, r3, #20
 8012744:	f06f 000c 	mvn.w	r0, #12
 8012748:	f7ff fcb2 	bl	80120b0 <lwip_netconn_err_to_msg>
 801274c:	4603      	mov	r3, r0
 801274e:	4619      	mov	r1, r3
 8012750:	4620      	mov	r0, r4
 8012752:	f00d fbff 	bl	801ff54 <sys_mbox_trypost>
 8012756:	4603      	mov	r3, r0
 8012758:	2b00      	cmp	r3, #0
 801275a:	d109      	bne.n	8012770 <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 801275c:	69fb      	ldr	r3, [r7, #28]
 801275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012760:	2b00      	cmp	r3, #0
 8012762:	d005      	beq.n	8012770 <accept_function+0x6c>
 8012764:	69fb      	ldr	r3, [r7, #28]
 8012766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012768:	2200      	movs	r2, #0
 801276a:	2100      	movs	r1, #0
 801276c:	69f8      	ldr	r0, [r7, #28]
 801276e:	4798      	blx	r3
    }
    return ERR_VAL;
 8012770:	f06f 0305 	mvn.w	r3, #5
 8012774:	e077      	b.n	8012866 <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 8012776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d006      	beq.n	801278c <accept_function+0x88>
 801277e:	4b3c      	ldr	r3, [pc, #240]	; (8012870 <accept_function+0x16c>)
 8012780:	f240 222a 	movw	r2, #554	; 0x22a
 8012784:	493b      	ldr	r1, [pc, #236]	; (8012874 <accept_function+0x170>)
 8012786:	483c      	ldr	r0, [pc, #240]	; (8012878 <accept_function+0x174>)
 8012788:	f00e faf8 	bl	8020d7c <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 801278c:	69fb      	ldr	r3, [r7, #28]
 801278e:	781a      	ldrb	r2, [r3, #0]
 8012790:	69fb      	ldr	r3, [r7, #28]
 8012792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012794:	4619      	mov	r1, r3
 8012796:	4610      	mov	r0, r2
 8012798:	f000 f8f0 	bl	801297c <netconn_alloc>
 801279c:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 801279e:	69bb      	ldr	r3, [r7, #24]
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d11b      	bne.n	80127dc <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 80127a4:	69fb      	ldr	r3, [r7, #28]
 80127a6:	f103 0414 	add.w	r4, r3, #20
 80127aa:	f06f 000c 	mvn.w	r0, #12
 80127ae:	f7ff fc7f 	bl	80120b0 <lwip_netconn_err_to_msg>
 80127b2:	4603      	mov	r3, r0
 80127b4:	4619      	mov	r1, r3
 80127b6:	4620      	mov	r0, r4
 80127b8:	f00d fbcc 	bl	801ff54 <sys_mbox_trypost>
 80127bc:	4603      	mov	r3, r0
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d109      	bne.n	80127d6 <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80127c2:	69fb      	ldr	r3, [r7, #28]
 80127c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d005      	beq.n	80127d6 <accept_function+0xd2>
 80127ca:	69fb      	ldr	r3, [r7, #28]
 80127cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80127ce:	2200      	movs	r2, #0
 80127d0:	2100      	movs	r1, #0
 80127d2:	69f8      	ldr	r0, [r7, #28]
 80127d4:	4798      	blx	r3
    }
    return ERR_MEM;
 80127d6:	f04f 33ff 	mov.w	r3, #4294967295
 80127da:	e044      	b.n	8012866 <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 80127dc:	69bb      	ldr	r3, [r7, #24]
 80127de:	68ba      	ldr	r2, [r7, #8]
 80127e0:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 80127e2:	69b8      	ldr	r0, [r7, #24]
 80127e4:	f7ff ff66 	bl	80126b4 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 80127e8:	69fb      	ldr	r3, [r7, #28]
 80127ea:	3314      	adds	r3, #20
 80127ec:	69b9      	ldr	r1, [r7, #24]
 80127ee:	4618      	mov	r0, r3
 80127f0:	f00d fbb0 	bl	801ff54 <sys_mbox_trypost>
 80127f4:	4603      	mov	r3, r0
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d02a      	beq.n	8012850 <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 80127fa:	69bb      	ldr	r3, [r7, #24]
 80127fc:	685b      	ldr	r3, [r3, #4]
 80127fe:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 8012800:	2100      	movs	r1, #0
 8012802:	6978      	ldr	r0, [r7, #20]
 8012804:	f006 f8f0 	bl	80189e8 <tcp_arg>
    tcp_recv(pcb, NULL);
 8012808:	2100      	movs	r1, #0
 801280a:	6978      	ldr	r0, [r7, #20]
 801280c:	f006 f8fe 	bl	8018a0c <tcp_recv>
    tcp_sent(pcb, NULL);
 8012810:	2100      	movs	r1, #0
 8012812:	6978      	ldr	r0, [r7, #20]
 8012814:	f006 f91c 	bl	8018a50 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 8012818:	2200      	movs	r2, #0
 801281a:	2100      	movs	r1, #0
 801281c:	6978      	ldr	r0, [r7, #20]
 801281e:	f006 f971 	bl	8018b04 <tcp_poll>
    tcp_err(pcb, NULL);
 8012822:	2100      	movs	r1, #0
 8012824:	6978      	ldr	r0, [r7, #20]
 8012826:	f006 f933 	bl	8018a90 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 801282a:	69bb      	ldr	r3, [r7, #24]
 801282c:	2200      	movs	r2, #0
 801282e:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 8012830:	69bb      	ldr	r3, [r7, #24]
 8012832:	3310      	adds	r3, #16
 8012834:	4618      	mov	r0, r3
 8012836:	f00d fb7b 	bl	801ff30 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 801283a:	69bb      	ldr	r3, [r7, #24]
 801283c:	3310      	adds	r3, #16
 801283e:	4618      	mov	r0, r3
 8012840:	f00d fbfb 	bl	802003a <sys_mbox_set_invalid>
    netconn_free(newconn);
 8012844:	69b8      	ldr	r0, [r7, #24]
 8012846:	f000 f907 	bl	8012a58 <netconn_free>
    return ERR_MEM;
 801284a:	f04f 33ff 	mov.w	r3, #4294967295
 801284e:	e00a      	b.n	8012866 <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8012850:	69fb      	ldr	r3, [r7, #28]
 8012852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012854:	2b00      	cmp	r3, #0
 8012856:	d005      	beq.n	8012864 <accept_function+0x160>
 8012858:	69fb      	ldr	r3, [r7, #28]
 801285a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801285c:	2200      	movs	r2, #0
 801285e:	2100      	movs	r1, #0
 8012860:	69f8      	ldr	r0, [r7, #28]
 8012862:	4798      	blx	r3
  }

  return ERR_OK;
 8012864:	2300      	movs	r3, #0
}
 8012866:	4618      	mov	r0, r3
 8012868:	3724      	adds	r7, #36	; 0x24
 801286a:	46bd      	mov	sp, r7
 801286c:	bd90      	pop	{r4, r7, pc}
 801286e:	bf00      	nop
 8012870:	080238e4 	.word	0x080238e4
 8012874:	08023aa0 	.word	0x08023aa0
 8012878:	08023928 	.word	0x08023928

0801287c <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 801287c:	b590      	push	{r4, r7, lr}
 801287e:	b085      	sub	sp, #20
 8012880:	af00      	add	r7, sp, #0
 8012882:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 8012884:	2300      	movs	r3, #0
 8012886:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	685b      	ldr	r3, [r3, #4]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d006      	beq.n	80128a0 <pcb_new+0x24>
 8012892:	4b2b      	ldr	r3, [pc, #172]	; (8012940 <pcb_new+0xc4>)
 8012894:	f240 2265 	movw	r2, #613	; 0x265
 8012898:	492a      	ldr	r1, [pc, #168]	; (8012944 <pcb_new+0xc8>)
 801289a:	482b      	ldr	r0, [pc, #172]	; (8012948 <pcb_new+0xcc>)
 801289c:	f00e fa6e 	bl	8020d7c <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	781b      	ldrb	r3, [r3, #0]
 80128a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80128aa:	2b10      	cmp	r3, #16
 80128ac:	d022      	beq.n	80128f4 <pcb_new+0x78>
 80128ae:	2b20      	cmp	r3, #32
 80128b0:	d133      	bne.n	801291a <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	681c      	ldr	r4, [r3, #0]
 80128b6:	7bfb      	ldrb	r3, [r7, #15]
 80128b8:	4618      	mov	r0, r3
 80128ba:	f00a ff90 	bl	801d7de <udp_new_ip_type>
 80128be:	4603      	mov	r3, r0
 80128c0:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	685b      	ldr	r3, [r3, #4]
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d02a      	beq.n	8012922 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	781b      	ldrb	r3, [r3, #0]
 80128d2:	2b22      	cmp	r3, #34	; 0x22
 80128d4:	d104      	bne.n	80128e0 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	685b      	ldr	r3, [r3, #4]
 80128dc:	2201      	movs	r2, #1
 80128de:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	6858      	ldr	r0, [r3, #4]
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	461a      	mov	r2, r3
 80128ec:	4917      	ldr	r1, [pc, #92]	; (801294c <pcb_new+0xd0>)
 80128ee:	f00a fefd 	bl	801d6ec <udp_recv>
      }
      break;
 80128f2:	e016      	b.n	8012922 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	681c      	ldr	r4, [r3, #0]
 80128f8:	7bfb      	ldrb	r3, [r7, #15]
 80128fa:	4618      	mov	r0, r3
 80128fc:	f006 f866 	bl	80189cc <tcp_new_ip_type>
 8012900:	4603      	mov	r3, r0
 8012902:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	685b      	ldr	r3, [r3, #4]
 801290a:	2b00      	cmp	r3, #0
 801290c:	d00b      	beq.n	8012926 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	4618      	mov	r0, r3
 8012914:	f7ff fece 	bl	80126b4 <setup_tcp>
      }
      break;
 8012918:	e005      	b.n	8012926 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	22fa      	movs	r2, #250	; 0xfa
 801291e:	711a      	strb	r2, [r3, #4]
      return;
 8012920:	e00a      	b.n	8012938 <pcb_new+0xbc>
      break;
 8012922:	bf00      	nop
 8012924:	e000      	b.n	8012928 <pcb_new+0xac>
      break;
 8012926:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	685b      	ldr	r3, [r3, #4]
 801292e:	2b00      	cmp	r3, #0
 8012930:	d102      	bne.n	8012938 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	22ff      	movs	r2, #255	; 0xff
 8012936:	711a      	strb	r2, [r3, #4]
  }
}
 8012938:	3714      	adds	r7, #20
 801293a:	46bd      	mov	sp, r7
 801293c:	bd90      	pop	{r4, r7, pc}
 801293e:	bf00      	nop
 8012940:	080238e4 	.word	0x080238e4
 8012944:	08023ac8 	.word	0x08023ac8
 8012948:	08023928 	.word	0x08023928
 801294c:	08012191 	.word	0x08012191

08012950 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 8012950:	b580      	push	{r7, lr}
 8012952:	b084      	sub	sp, #16
 8012954:	af00      	add	r7, sp, #0
 8012956:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	2200      	movs	r2, #0
 8012960:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	681b      	ldr	r3, [r3, #0]
 8012966:	685b      	ldr	r3, [r3, #4]
 8012968:	2b00      	cmp	r3, #0
 801296a:	d102      	bne.n	8012972 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 801296c:	68f8      	ldr	r0, [r7, #12]
 801296e:	f7ff ff85 	bl	801287c <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 8012972:	bf00      	nop
 8012974:	3710      	adds	r7, #16
 8012976:	46bd      	mov	sp, r7
 8012978:	bd80      	pop	{r7, pc}
	...

0801297c <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 801297c:	b580      	push	{r7, lr}
 801297e:	b086      	sub	sp, #24
 8012980:	af00      	add	r7, sp, #0
 8012982:	4603      	mov	r3, r0
 8012984:	6039      	str	r1, [r7, #0]
 8012986:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 8012988:	2300      	movs	r3, #0
 801298a:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 801298c:	2007      	movs	r0, #7
 801298e:	f003 faaf 	bl	8015ef0 <memp_malloc>
 8012992:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	2b00      	cmp	r3, #0
 8012998:	d101      	bne.n	801299e <netconn_alloc+0x22>
    return NULL;
 801299a:	2300      	movs	r3, #0
 801299c:	e052      	b.n	8012a44 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	2200      	movs	r2, #0
 80129a2:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	79fa      	ldrb	r2, [r7, #7]
 80129a8:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	2200      	movs	r2, #0
 80129ae:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 80129b0:	79fb      	ldrb	r3, [r7, #7]
 80129b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80129b6:	2b10      	cmp	r3, #16
 80129b8:	d004      	beq.n	80129c4 <netconn_alloc+0x48>
 80129ba:	2b20      	cmp	r3, #32
 80129bc:	d105      	bne.n	80129ca <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 80129be:	2306      	movs	r3, #6
 80129c0:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 80129c2:	e00a      	b.n	80129da <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 80129c4:	2306      	movs	r3, #6
 80129c6:	617b      	str	r3, [r7, #20]
      break;
 80129c8:	e007      	b.n	80129da <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 80129ca:	4b20      	ldr	r3, [pc, #128]	; (8012a4c <netconn_alloc+0xd0>)
 80129cc:	f240 22e5 	movw	r2, #741	; 0x2e5
 80129d0:	491f      	ldr	r1, [pc, #124]	; (8012a50 <netconn_alloc+0xd4>)
 80129d2:	4820      	ldr	r0, [pc, #128]	; (8012a54 <netconn_alloc+0xd8>)
 80129d4:	f00e f9d2 	bl	8020d7c <iprintf>
      goto free_and_return;
 80129d8:	e02f      	b.n	8012a3a <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 80129da:	68fb      	ldr	r3, [r7, #12]
 80129dc:	3310      	adds	r3, #16
 80129de:	6979      	ldr	r1, [r7, #20]
 80129e0:	4618      	mov	r0, r3
 80129e2:	f00d fa8b 	bl	801fefc <sys_mbox_new>
 80129e6:	4603      	mov	r3, r0
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d125      	bne.n	8012a38 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	330c      	adds	r3, #12
 80129f0:	2100      	movs	r1, #0
 80129f2:	4618      	mov	r0, r3
 80129f4:	f00d fb2e 	bl	8020054 <sys_sem_new>
 80129f8:	4603      	mov	r3, r0
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d005      	beq.n	8012a0a <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	3310      	adds	r3, #16
 8012a02:	4618      	mov	r0, r3
 8012a04:	f00d fa94 	bl	801ff30 <sys_mbox_free>
    goto free_and_return;
 8012a08:	e017      	b.n	8012a3a <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 8012a0a:	68fb      	ldr	r3, [r7, #12]
 8012a0c:	3314      	adds	r3, #20
 8012a0e:	4618      	mov	r0, r3
 8012a10:	f00d fb13 	bl	802003a <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 8012a14:	68fb      	ldr	r3, [r7, #12]
 8012a16:	2200      	movs	r2, #0
 8012a18:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8012a20:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	683a      	ldr	r2, [r7, #0]
 8012a26:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	2200      	movs	r2, #0
 8012a2c:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 8012a2e:	68fb      	ldr	r3, [r7, #12]
 8012a30:	7cfa      	ldrb	r2, [r7, #19]
 8012a32:	771a      	strb	r2, [r3, #28]
  return conn;
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	e005      	b.n	8012a44 <netconn_alloc+0xc8>
    goto free_and_return;
 8012a38:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 8012a3a:	68f9      	ldr	r1, [r7, #12]
 8012a3c:	2007      	movs	r0, #7
 8012a3e:	f003 faa9 	bl	8015f94 <memp_free>
  return NULL;
 8012a42:	2300      	movs	r3, #0
}
 8012a44:	4618      	mov	r0, r3
 8012a46:	3718      	adds	r7, #24
 8012a48:	46bd      	mov	sp, r7
 8012a4a:	bd80      	pop	{r7, pc}
 8012a4c:	080238e4 	.word	0x080238e4
 8012a50:	08023ae8 	.word	0x08023ae8
 8012a54:	08023928 	.word	0x08023928

08012a58 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 8012a58:	b580      	push	{r7, lr}
 8012a5a:	b082      	sub	sp, #8
 8012a5c:	af00      	add	r7, sp, #0
 8012a5e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	685b      	ldr	r3, [r3, #4]
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d006      	beq.n	8012a76 <netconn_free+0x1e>
 8012a68:	4b1b      	ldr	r3, [pc, #108]	; (8012ad8 <netconn_free+0x80>)
 8012a6a:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8012a6e:	491b      	ldr	r1, [pc, #108]	; (8012adc <netconn_free+0x84>)
 8012a70:	481b      	ldr	r0, [pc, #108]	; (8012ae0 <netconn_free+0x88>)
 8012a72:	f00e f983 	bl	8020d7c <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	3310      	adds	r3, #16
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	f00d facc 	bl	8020018 <sys_mbox_valid>
 8012a80:	4603      	mov	r3, r0
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d006      	beq.n	8012a94 <netconn_free+0x3c>
 8012a86:	4b14      	ldr	r3, [pc, #80]	; (8012ad8 <netconn_free+0x80>)
 8012a88:	f240 3223 	movw	r2, #803	; 0x323
 8012a8c:	4915      	ldr	r1, [pc, #84]	; (8012ae4 <netconn_free+0x8c>)
 8012a8e:	4814      	ldr	r0, [pc, #80]	; (8012ae0 <netconn_free+0x88>)
 8012a90:	f00e f974 	bl	8020d7c <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	3314      	adds	r3, #20
 8012a98:	4618      	mov	r0, r3
 8012a9a:	f00d fabd 	bl	8020018 <sys_mbox_valid>
 8012a9e:	4603      	mov	r3, r0
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d006      	beq.n	8012ab2 <netconn_free+0x5a>
 8012aa4:	4b0c      	ldr	r3, [pc, #48]	; (8012ad8 <netconn_free+0x80>)
 8012aa6:	f240 3226 	movw	r2, #806	; 0x326
 8012aaa:	490f      	ldr	r1, [pc, #60]	; (8012ae8 <netconn_free+0x90>)
 8012aac:	480c      	ldr	r0, [pc, #48]	; (8012ae0 <netconn_free+0x88>)
 8012aae:	f00e f965 	bl	8020d7c <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	330c      	adds	r3, #12
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f00d fb2f 	bl	802011a <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	330c      	adds	r3, #12
 8012ac0:	4618      	mov	r0, r3
 8012ac2:	f00d fb48 	bl	8020156 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 8012ac6:	6879      	ldr	r1, [r7, #4]
 8012ac8:	2007      	movs	r0, #7
 8012aca:	f003 fa63 	bl	8015f94 <memp_free>
}
 8012ace:	bf00      	nop
 8012ad0:	3708      	adds	r7, #8
 8012ad2:	46bd      	mov	sp, r7
 8012ad4:	bd80      	pop	{r7, pc}
 8012ad6:	bf00      	nop
 8012ad8:	080238e4 	.word	0x080238e4
 8012adc:	08023b10 	.word	0x08023b10
 8012ae0:	08023928 	.word	0x08023928
 8012ae4:	08023b40 	.word	0x08023b40
 8012ae8:	08023b7c 	.word	0x08023b7c

08012aec <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 8012aec:	b580      	push	{r7, lr}
 8012aee:	b086      	sub	sp, #24
 8012af0:	af00      	add	r7, sp, #0
 8012af2:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	3310      	adds	r3, #16
 8012af8:	4618      	mov	r0, r3
 8012afa:	f00d fa8d 	bl	8020018 <sys_mbox_valid>
 8012afe:	4603      	mov	r3, r0
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d02f      	beq.n	8012b64 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8012b04:	e018      	b.n	8012b38 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	781b      	ldrb	r3, [r3, #0]
 8012b0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012b0e:	2b10      	cmp	r3, #16
 8012b10:	d10e      	bne.n	8012b30 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 8012b12:	693b      	ldr	r3, [r7, #16]
 8012b14:	f107 020f 	add.w	r2, r7, #15
 8012b18:	4611      	mov	r1, r2
 8012b1a:	4618      	mov	r0, r3
 8012b1c:	f7ff fafe 	bl	801211c <lwip_netconn_is_err_msg>
 8012b20:	4603      	mov	r3, r0
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d108      	bne.n	8012b38 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 8012b26:	693b      	ldr	r3, [r7, #16]
 8012b28:	4618      	mov	r0, r3
 8012b2a:	f004 f901 	bl	8016d30 <pbuf_free>
 8012b2e:	e003      	b.n	8012b38 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 8012b30:	693b      	ldr	r3, [r7, #16]
 8012b32:	4618      	mov	r0, r3
 8012b34:	f000 ff7e 	bl	8013a34 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	3310      	adds	r3, #16
 8012b3c:	f107 0210 	add.w	r2, r7, #16
 8012b40:	4611      	mov	r1, r2
 8012b42:	4618      	mov	r0, r3
 8012b44:	f00d fa51 	bl	801ffea <sys_arch_mbox_tryfetch>
 8012b48:	4603      	mov	r3, r0
 8012b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b4e:	d1da      	bne.n	8012b06 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	3310      	adds	r3, #16
 8012b54:	4618      	mov	r0, r3
 8012b56:	f00d f9eb 	bl	801ff30 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	3310      	adds	r3, #16
 8012b5e:	4618      	mov	r0, r3
 8012b60:	f00d fa6b 	bl	802003a <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	3314      	adds	r3, #20
 8012b68:	4618      	mov	r0, r3
 8012b6a:	f00d fa55 	bl	8020018 <sys_mbox_valid>
 8012b6e:	4603      	mov	r3, r0
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d034      	beq.n	8012bde <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 8012b74:	e01d      	b.n	8012bb2 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 8012b76:	693b      	ldr	r3, [r7, #16]
 8012b78:	f107 020e 	add.w	r2, r7, #14
 8012b7c:	4611      	mov	r1, r2
 8012b7e:	4618      	mov	r0, r3
 8012b80:	f7ff facc 	bl	801211c <lwip_netconn_is_err_msg>
 8012b84:	4603      	mov	r3, r0
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	d113      	bne.n	8012bb2 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 8012b8a:	693b      	ldr	r3, [r7, #16]
 8012b8c:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 8012b8e:	6978      	ldr	r0, [r7, #20]
 8012b90:	f7ff ffac 	bl	8012aec <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 8012b94:	697b      	ldr	r3, [r7, #20]
 8012b96:	685b      	ldr	r3, [r3, #4]
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d007      	beq.n	8012bac <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 8012b9c:	697b      	ldr	r3, [r7, #20]
 8012b9e:	685b      	ldr	r3, [r3, #4]
 8012ba0:	4618      	mov	r0, r3
 8012ba2:	f004 febb 	bl	801791c <tcp_abort>
            newconn->pcb.tcp = NULL;
 8012ba6:	697b      	ldr	r3, [r7, #20]
 8012ba8:	2200      	movs	r2, #0
 8012baa:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 8012bac:	6978      	ldr	r0, [r7, #20]
 8012bae:	f7ff ff53 	bl	8012a58 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 8012bb2:	687b      	ldr	r3, [r7, #4]
 8012bb4:	3314      	adds	r3, #20
 8012bb6:	f107 0210 	add.w	r2, r7, #16
 8012bba:	4611      	mov	r1, r2
 8012bbc:	4618      	mov	r0, r3
 8012bbe:	f00d fa14 	bl	801ffea <sys_arch_mbox_tryfetch>
 8012bc2:	4603      	mov	r3, r0
 8012bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012bc8:	d1d5      	bne.n	8012b76 <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	3314      	adds	r3, #20
 8012bce:	4618      	mov	r0, r3
 8012bd0:	f00d f9ae 	bl	801ff30 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	3314      	adds	r3, #20
 8012bd8:	4618      	mov	r0, r3
 8012bda:	f00d fa2e 	bl	802003a <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 8012bde:	bf00      	nop
 8012be0:	3718      	adds	r7, #24
 8012be2:	46bd      	mov	sp, r7
 8012be4:	bd80      	pop	{r7, pc}
	...

08012be8 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8012be8:	b580      	push	{r7, lr}
 8012bea:	b086      	sub	sp, #24
 8012bec:	af00      	add	r7, sp, #0
 8012bee:	6078      	str	r0, [r7, #4]
 8012bf0:	460b      	mov	r3, r1
 8012bf2:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 8012bf4:	2300      	movs	r3, #0
 8012bf6:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d106      	bne.n	8012c0c <lwip_netconn_do_close_internal+0x24>
 8012bfe:	4ba1      	ldr	r3, [pc, #644]	; (8012e84 <lwip_netconn_do_close_internal+0x29c>)
 8012c00:	f240 32a2 	movw	r2, #930	; 0x3a2
 8012c04:	49a0      	ldr	r1, [pc, #640]	; (8012e88 <lwip_netconn_do_close_internal+0x2a0>)
 8012c06:	48a1      	ldr	r0, [pc, #644]	; (8012e8c <lwip_netconn_do_close_internal+0x2a4>)
 8012c08:	f00e f8b8 	bl	8020d7c <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	781b      	ldrb	r3, [r3, #0]
 8012c10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012c14:	2b10      	cmp	r3, #16
 8012c16:	d006      	beq.n	8012c26 <lwip_netconn_do_close_internal+0x3e>
 8012c18:	4b9a      	ldr	r3, [pc, #616]	; (8012e84 <lwip_netconn_do_close_internal+0x29c>)
 8012c1a:	f240 32a3 	movw	r2, #931	; 0x3a3
 8012c1e:	499c      	ldr	r1, [pc, #624]	; (8012e90 <lwip_netconn_do_close_internal+0x2a8>)
 8012c20:	489a      	ldr	r0, [pc, #616]	; (8012e8c <lwip_netconn_do_close_internal+0x2a4>)
 8012c22:	f00e f8ab 	bl	8020d7c <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	785b      	ldrb	r3, [r3, #1]
 8012c2a:	2b04      	cmp	r3, #4
 8012c2c:	d006      	beq.n	8012c3c <lwip_netconn_do_close_internal+0x54>
 8012c2e:	4b95      	ldr	r3, [pc, #596]	; (8012e84 <lwip_netconn_do_close_internal+0x29c>)
 8012c30:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 8012c34:	4997      	ldr	r1, [pc, #604]	; (8012e94 <lwip_netconn_do_close_internal+0x2ac>)
 8012c36:	4895      	ldr	r0, [pc, #596]	; (8012e8c <lwip_netconn_do_close_internal+0x2a4>)
 8012c38:	f00e f8a0 	bl	8020d7c <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	685b      	ldr	r3, [r3, #4]
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	d106      	bne.n	8012c52 <lwip_netconn_do_close_internal+0x6a>
 8012c44:	4b8f      	ldr	r3, [pc, #572]	; (8012e84 <lwip_netconn_do_close_internal+0x29c>)
 8012c46:	f240 32a5 	movw	r2, #933	; 0x3a5
 8012c4a:	4993      	ldr	r1, [pc, #588]	; (8012e98 <lwip_netconn_do_close_internal+0x2b0>)
 8012c4c:	488f      	ldr	r0, [pc, #572]	; (8012e8c <lwip_netconn_do_close_internal+0x2a4>)
 8012c4e:	f00e f895 	bl	8020d7c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	6a1b      	ldr	r3, [r3, #32]
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d106      	bne.n	8012c68 <lwip_netconn_do_close_internal+0x80>
 8012c5a:	4b8a      	ldr	r3, [pc, #552]	; (8012e84 <lwip_netconn_do_close_internal+0x29c>)
 8012c5c:	f240 32a6 	movw	r2, #934	; 0x3a6
 8012c60:	498e      	ldr	r1, [pc, #568]	; (8012e9c <lwip_netconn_do_close_internal+0x2b4>)
 8012c62:	488a      	ldr	r0, [pc, #552]	; (8012e8c <lwip_netconn_do_close_internal+0x2a4>)
 8012c64:	f00e f88a 	bl	8020d7c <iprintf>

  tpcb = conn->pcb.tcp;
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	685b      	ldr	r3, [r3, #4]
 8012c6c:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	6a1b      	ldr	r3, [r3, #32]
 8012c72:	7a1b      	ldrb	r3, [r3, #8]
 8012c74:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 8012c76:	7bfb      	ldrb	r3, [r7, #15]
 8012c78:	f003 0301 	and.w	r3, r3, #1
 8012c7c:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 8012c7e:	7bfb      	ldrb	r3, [r7, #15]
 8012c80:	f003 0302 	and.w	r3, r3, #2
 8012c84:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 8012c86:	7bfb      	ldrb	r3, [r7, #15]
 8012c88:	2b03      	cmp	r3, #3
 8012c8a:	d102      	bne.n	8012c92 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 8012c8c:	2301      	movs	r3, #1
 8012c8e:	75bb      	strb	r3, [r7, #22]
 8012c90:	e01f      	b.n	8012cd2 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 8012c92:	7bbb      	ldrb	r3, [r7, #14]
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d00e      	beq.n	8012cb6 <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 8012c98:	693b      	ldr	r3, [r7, #16]
 8012c9a:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 8012c9c:	2b05      	cmp	r3, #5
 8012c9e:	d007      	beq.n	8012cb0 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 8012ca0:	693b      	ldr	r3, [r7, #16]
 8012ca2:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 8012ca4:	2b06      	cmp	r3, #6
 8012ca6:	d003      	beq.n	8012cb0 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 8012ca8:	693b      	ldr	r3, [r7, #16]
 8012caa:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 8012cac:	2b08      	cmp	r3, #8
 8012cae:	d102      	bne.n	8012cb6 <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 8012cb0:	2301      	movs	r3, #1
 8012cb2:	75bb      	strb	r3, [r7, #22]
 8012cb4:	e00d      	b.n	8012cd2 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 8012cb6:	7b7b      	ldrb	r3, [r7, #13]
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d008      	beq.n	8012cce <lwip_netconn_do_close_internal+0xe6>
 8012cbc:	693b      	ldr	r3, [r7, #16]
 8012cbe:	8b5b      	ldrh	r3, [r3, #26]
 8012cc0:	f003 0310 	and.w	r3, r3, #16
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d002      	beq.n	8012cce <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 8012cc8:	2301      	movs	r3, #1
 8012cca:	75bb      	strb	r3, [r7, #22]
 8012ccc:	e001      	b.n	8012cd2 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 8012cce:	2300      	movs	r3, #0
 8012cd0:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 8012cd2:	7dbb      	ldrb	r3, [r7, #22]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d003      	beq.n	8012ce0 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 8012cd8:	2100      	movs	r1, #0
 8012cda:	6938      	ldr	r0, [r7, #16]
 8012cdc:	f005 fe84 	bl	80189e8 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 8012ce0:	693b      	ldr	r3, [r7, #16]
 8012ce2:	7d1b      	ldrb	r3, [r3, #20]
 8012ce4:	2b01      	cmp	r3, #1
 8012ce6:	d104      	bne.n	8012cf2 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 8012ce8:	2100      	movs	r1, #0
 8012cea:	6938      	ldr	r0, [r7, #16]
 8012cec:	f005 fef2 	bl	8018ad4 <tcp_accept>
 8012cf0:	e01d      	b.n	8012d2e <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 8012cf2:	7bbb      	ldrb	r3, [r7, #14]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d007      	beq.n	8012d08 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 8012cf8:	2100      	movs	r1, #0
 8012cfa:	6938      	ldr	r0, [r7, #16]
 8012cfc:	f005 fe86 	bl	8018a0c <tcp_recv>
      tcp_accept(tpcb, NULL);
 8012d00:	2100      	movs	r1, #0
 8012d02:	6938      	ldr	r0, [r7, #16]
 8012d04:	f005 fee6 	bl	8018ad4 <tcp_accept>
    }
    if (shut_tx) {
 8012d08:	7b7b      	ldrb	r3, [r7, #13]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d003      	beq.n	8012d16 <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 8012d0e:	2100      	movs	r1, #0
 8012d10:	6938      	ldr	r0, [r7, #16]
 8012d12:	f005 fe9d 	bl	8018a50 <tcp_sent>
    }
    if (shut_close) {
 8012d16:	7dbb      	ldrb	r3, [r7, #22]
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d008      	beq.n	8012d2e <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 8012d1c:	2200      	movs	r2, #0
 8012d1e:	2100      	movs	r1, #0
 8012d20:	6938      	ldr	r0, [r7, #16]
 8012d22:	f005 feef 	bl	8018b04 <tcp_poll>
      tcp_err(tpcb, NULL);
 8012d26:	2100      	movs	r1, #0
 8012d28:	6938      	ldr	r0, [r7, #16]
 8012d2a:	f005 feb1 	bl	8018a90 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 8012d2e:	7dbb      	ldrb	r3, [r7, #22]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d005      	beq.n	8012d40 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 8012d34:	6938      	ldr	r0, [r7, #16]
 8012d36:	f004 fcb5 	bl	80176a4 <tcp_close>
 8012d3a:	4603      	mov	r3, r0
 8012d3c:	75fb      	strb	r3, [r7, #23]
 8012d3e:	e007      	b.n	8012d50 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 8012d40:	7bbb      	ldrb	r3, [r7, #14]
 8012d42:	7b7a      	ldrb	r2, [r7, #13]
 8012d44:	4619      	mov	r1, r3
 8012d46:	6938      	ldr	r0, [r7, #16]
 8012d48:	f004 fcd8 	bl	80176fc <tcp_shutdown>
 8012d4c:	4603      	mov	r3, r0
 8012d4e:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 8012d50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d102      	bne.n	8012d5e <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 8012d58:	2301      	movs	r3, #1
 8012d5a:	757b      	strb	r3, [r7, #21]
 8012d5c:	e016      	b.n	8012d8c <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 8012d5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d66:	d10f      	bne.n	8012d88 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	6a1b      	ldr	r3, [r3, #32]
 8012d6c:	7a5b      	ldrb	r3, [r3, #9]
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d10c      	bne.n	8012d8c <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 8012d72:	2301      	movs	r3, #1
 8012d74:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 8012d76:	7dbb      	ldrb	r3, [r7, #22]
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d007      	beq.n	8012d8c <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 8012d7c:	6938      	ldr	r0, [r7, #16]
 8012d7e:	f004 fdcd 	bl	801791c <tcp_abort>
          err = ERR_OK;
 8012d82:	2300      	movs	r3, #0
 8012d84:	75fb      	strb	r3, [r7, #23]
 8012d86:	e001      	b.n	8012d8c <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 8012d88:	2301      	movs	r3, #1
 8012d8a:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 8012d8c:	7d7b      	ldrb	r3, [r7, #21]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d044      	beq.n	8012e1c <lwip_netconn_do_close_internal+0x234>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	6a1b      	ldr	r3, [r3, #32]
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	330c      	adds	r3, #12
 8012d9a:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	6a1b      	ldr	r3, [r3, #32]
 8012da0:	7dfa      	ldrb	r2, [r7, #23]
 8012da2:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	2200      	movs	r2, #0
 8012da8:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	2200      	movs	r2, #0
 8012dae:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 8012db0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d129      	bne.n	8012e0c <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 8012db8:	7dbb      	ldrb	r3, [r7, #22]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d00c      	beq.n	8012dd8 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	2200      	movs	r2, #0
 8012dc2:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d005      	beq.n	8012dd8 <lwip_netconn_do_close_internal+0x1f0>
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dd0:	2200      	movs	r2, #0
 8012dd2:	2104      	movs	r1, #4
 8012dd4:	6878      	ldr	r0, [r7, #4]
 8012dd6:	4798      	blx	r3
      }
      if (shut_rx) {
 8012dd8:	7bbb      	ldrb	r3, [r7, #14]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d009      	beq.n	8012df2 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d005      	beq.n	8012df2 <lwip_netconn_do_close_internal+0x20a>
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dea:	2200      	movs	r2, #0
 8012dec:	2100      	movs	r1, #0
 8012dee:	6878      	ldr	r0, [r7, #4]
 8012df0:	4798      	blx	r3
      }
      if (shut_tx) {
 8012df2:	7b7b      	ldrb	r3, [r7, #13]
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d009      	beq.n	8012e0c <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d005      	beq.n	8012e0c <lwip_netconn_do_close_internal+0x224>
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e04:	2200      	movs	r2, #0
 8012e06:	2102      	movs	r1, #2
 8012e08:	6878      	ldr	r0, [r7, #4]
 8012e0a:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8012e0c:	78fb      	ldrb	r3, [r7, #3]
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d002      	beq.n	8012e18 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 8012e12:	68b8      	ldr	r0, [r7, #8]
 8012e14:	f00d f974 	bl	8020100 <sys_sem_signal>
    }
    return ERR_OK;
 8012e18:	2300      	movs	r3, #0
 8012e1a:	e02e      	b.n	8012e7a <lwip_netconn_do_close_internal+0x292>
  }
  if (!close_finished) {
 8012e1c:	7d7b      	ldrb	r3, [r7, #21]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d11e      	bne.n	8012e60 <lwip_netconn_do_close_internal+0x278>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 8012e22:	693b      	ldr	r3, [r7, #16]
 8012e24:	7d1b      	ldrb	r3, [r3, #20]
 8012e26:	2b01      	cmp	r3, #1
 8012e28:	d106      	bne.n	8012e38 <lwip_netconn_do_close_internal+0x250>
 8012e2a:	4b16      	ldr	r3, [pc, #88]	; (8012e84 <lwip_netconn_do_close_internal+0x29c>)
 8012e2c:	f240 4241 	movw	r2, #1089	; 0x441
 8012e30:	491b      	ldr	r1, [pc, #108]	; (8012ea0 <lwip_netconn_do_close_internal+0x2b8>)
 8012e32:	4816      	ldr	r0, [pc, #88]	; (8012e8c <lwip_netconn_do_close_internal+0x2a4>)
 8012e34:	f00d ffa2 	bl	8020d7c <iprintf>
    if (shut_tx) {
 8012e38:	7b7b      	ldrb	r3, [r7, #13]
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d003      	beq.n	8012e46 <lwip_netconn_do_close_internal+0x25e>
      tcp_sent(tpcb, sent_tcp);
 8012e3e:	4919      	ldr	r1, [pc, #100]	; (8012ea4 <lwip_netconn_do_close_internal+0x2bc>)
 8012e40:	6938      	ldr	r0, [r7, #16]
 8012e42:	f005 fe05 	bl	8018a50 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 8012e46:	2201      	movs	r2, #1
 8012e48:	4917      	ldr	r1, [pc, #92]	; (8012ea8 <lwip_netconn_do_close_internal+0x2c0>)
 8012e4a:	6938      	ldr	r0, [r7, #16]
 8012e4c:	f005 fe5a 	bl	8018b04 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 8012e50:	4916      	ldr	r1, [pc, #88]	; (8012eac <lwip_netconn_do_close_internal+0x2c4>)
 8012e52:	6938      	ldr	r0, [r7, #16]
 8012e54:	f005 fe1c 	bl	8018a90 <tcp_err>
    tcp_arg(tpcb, conn);
 8012e58:	6879      	ldr	r1, [r7, #4]
 8012e5a:	6938      	ldr	r0, [r7, #16]
 8012e5c:	f005 fdc4 	bl	80189e8 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 8012e60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d106      	bne.n	8012e76 <lwip_netconn_do_close_internal+0x28e>
 8012e68:	4b06      	ldr	r3, [pc, #24]	; (8012e84 <lwip_netconn_do_close_internal+0x29c>)
 8012e6a:	f240 424d 	movw	r2, #1101	; 0x44d
 8012e6e:	4910      	ldr	r1, [pc, #64]	; (8012eb0 <lwip_netconn_do_close_internal+0x2c8>)
 8012e70:	4806      	ldr	r0, [pc, #24]	; (8012e8c <lwip_netconn_do_close_internal+0x2a4>)
 8012e72:	f00d ff83 	bl	8020d7c <iprintf>
  return err;
 8012e76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012e7a:	4618      	mov	r0, r3
 8012e7c:	3718      	adds	r7, #24
 8012e7e:	46bd      	mov	sp, r7
 8012e80:	bd80      	pop	{r7, pc}
 8012e82:	bf00      	nop
 8012e84:	080238e4 	.word	0x080238e4
 8012e88:	08023bb8 	.word	0x08023bb8
 8012e8c:	08023928 	.word	0x08023928
 8012e90:	08023bc8 	.word	0x08023bc8
 8012e94:	08023be8 	.word	0x08023be8
 8012e98:	08023c0c 	.word	0x08023c0c
 8012e9c:	08023a4c 	.word	0x08023a4c
 8012ea0:	08023c20 	.word	0x08023c20
 8012ea4:	08012461 	.word	0x08012461
 8012ea8:	08012399 	.word	0x08012399
 8012eac:	08012509 	.word	0x08012509
 8012eb0:	08023c44 	.word	0x08023c44

08012eb4 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 8012eb4:	b580      	push	{r7, lr}
 8012eb6:	b084      	sub	sp, #16
 8012eb8:	af00      	add	r7, sp, #0
 8012eba:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	785b      	ldrb	r3, [r3, #1]
 8012ec6:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8012ec8:	7afb      	ldrb	r3, [r7, #11]
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d00d      	beq.n	8012eea <lwip_netconn_do_delconn+0x36>
 8012ece:	68fb      	ldr	r3, [r7, #12]
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	781b      	ldrb	r3, [r3, #0]
 8012ed4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012ed8:	2b10      	cmp	r3, #16
 8012eda:	d006      	beq.n	8012eea <lwip_netconn_do_delconn+0x36>
 8012edc:	4b60      	ldr	r3, [pc, #384]	; (8013060 <lwip_netconn_do_delconn+0x1ac>)
 8012ede:	f240 425e 	movw	r2, #1118	; 0x45e
 8012ee2:	4960      	ldr	r1, [pc, #384]	; (8013064 <lwip_netconn_do_delconn+0x1b0>)
 8012ee4:	4860      	ldr	r0, [pc, #384]	; (8013068 <lwip_netconn_do_delconn+0x1b4>)
 8012ee6:	f00d ff49 	bl	8020d7c <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 8012eea:	7afb      	ldrb	r3, [r7, #11]
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d005      	beq.n	8012efc <lwip_netconn_do_delconn+0x48>
 8012ef0:	7afb      	ldrb	r3, [r7, #11]
 8012ef2:	2b02      	cmp	r3, #2
 8012ef4:	d002      	beq.n	8012efc <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 8012ef6:	7afb      	ldrb	r3, [r7, #11]
 8012ef8:	2b03      	cmp	r3, #3
 8012efa:	d109      	bne.n	8012f10 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 8012efc:	7afb      	ldrb	r3, [r7, #11]
 8012efe:	2b03      	cmp	r3, #3
 8012f00:	d10a      	bne.n	8012f18 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	681b      	ldr	r3, [r3, #0]
 8012f06:	7f1b      	ldrb	r3, [r3, #28]
 8012f08:	f003 0304 	and.w	r3, r3, #4
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d103      	bne.n	8012f18 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 8012f10:	68fb      	ldr	r3, [r7, #12]
 8012f12:	22fb      	movs	r2, #251	; 0xfb
 8012f14:	711a      	strb	r2, [r3, #4]
 8012f16:	e097      	b.n	8013048 <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 8012f18:	7afb      	ldrb	r3, [r7, #11]
 8012f1a:	2b03      	cmp	r3, #3
 8012f1c:	d10d      	bne.n	8012f3a <lwip_netconn_do_delconn+0x86>
 8012f1e:	68fb      	ldr	r3, [r7, #12]
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	7f1b      	ldrb	r3, [r3, #28]
 8012f24:	f003 0304 	and.w	r3, r3, #4
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d106      	bne.n	8012f3a <lwip_netconn_do_delconn+0x86>
 8012f2c:	4b4c      	ldr	r3, [pc, #304]	; (8013060 <lwip_netconn_do_delconn+0x1ac>)
 8012f2e:	f240 427a 	movw	r2, #1146	; 0x47a
 8012f32:	494e      	ldr	r1, [pc, #312]	; (801306c <lwip_netconn_do_delconn+0x1b8>)
 8012f34:	484c      	ldr	r0, [pc, #304]	; (8013068 <lwip_netconn_do_delconn+0x1b4>)
 8012f36:	f00d ff21 	bl	8020d7c <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 8012f3a:	68fb      	ldr	r3, [r7, #12]
 8012f3c:	2200      	movs	r2, #0
 8012f3e:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 8012f40:	68fb      	ldr	r3, [r7, #12]
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	4618      	mov	r0, r3
 8012f46:	f7ff fdd1 	bl	8012aec <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 8012f4a:	68fb      	ldr	r3, [r7, #12]
 8012f4c:	681b      	ldr	r3, [r3, #0]
 8012f4e:	685b      	ldr	r3, [r3, #4]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d05f      	beq.n	8013014 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8012f54:	68fb      	ldr	r3, [r7, #12]
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	781b      	ldrb	r3, [r3, #0]
 8012f5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012f5e:	2b10      	cmp	r3, #16
 8012f60:	d00d      	beq.n	8012f7e <lwip_netconn_do_delconn+0xca>
 8012f62:	2b20      	cmp	r3, #32
 8012f64:	d151      	bne.n	801300a <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 8012f66:	68fb      	ldr	r3, [r7, #12]
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	685b      	ldr	r3, [r3, #4]
 8012f6c:	2200      	movs	r2, #0
 8012f6e:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	685b      	ldr	r3, [r3, #4]
 8012f76:	4618      	mov	r0, r3
 8012f78:	f00a fbd8 	bl	801d72c <udp_remove>
          break;
 8012f7c:	e046      	b.n	801300c <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	6a1b      	ldr	r3, [r3, #32]
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d006      	beq.n	8012f96 <lwip_netconn_do_delconn+0xe2>
 8012f88:	4b35      	ldr	r3, [pc, #212]	; (8013060 <lwip_netconn_do_delconn+0x1ac>)
 8012f8a:	f240 4294 	movw	r2, #1172	; 0x494
 8012f8e:	4938      	ldr	r1, [pc, #224]	; (8013070 <lwip_netconn_do_delconn+0x1bc>)
 8012f90:	4835      	ldr	r0, [pc, #212]	; (8013068 <lwip_netconn_do_delconn+0x1b4>)
 8012f92:	f00d fef3 	bl	8020d7c <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	2204      	movs	r2, #4
 8012f9c:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	2203      	movs	r2, #3
 8012fa2:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 8012fa4:	68fb      	ldr	r3, [r7, #12]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	68fa      	ldr	r2, [r7, #12]
 8012faa:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8012fac:	68fb      	ldr	r3, [r7, #12]
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	2100      	movs	r1, #0
 8012fb2:	4618      	mov	r0, r3
 8012fb4:	f7ff fe18 	bl	8012be8 <lwip_netconn_do_close_internal>
 8012fb8:	4603      	mov	r3, r0
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d04b      	beq.n	8013056 <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	681b      	ldr	r3, [r3, #0]
 8012fc2:	785b      	ldrb	r3, [r3, #1]
 8012fc4:	2b04      	cmp	r3, #4
 8012fc6:	d006      	beq.n	8012fd6 <lwip_netconn_do_delconn+0x122>
 8012fc8:	4b25      	ldr	r3, [pc, #148]	; (8013060 <lwip_netconn_do_delconn+0x1ac>)
 8012fca:	f240 429a 	movw	r2, #1178	; 0x49a
 8012fce:	4929      	ldr	r1, [pc, #164]	; (8013074 <lwip_netconn_do_delconn+0x1c0>)
 8012fd0:	4825      	ldr	r0, [pc, #148]	; (8013068 <lwip_netconn_do_delconn+0x1b4>)
 8012fd2:	f00d fed3 	bl	8020d7c <iprintf>
            UNLOCK_TCPIP_CORE();
 8012fd6:	4828      	ldr	r0, [pc, #160]	; (8013078 <lwip_netconn_do_delconn+0x1c4>)
 8012fd8:	f00d f8fb 	bl	80201d2 <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8012fdc:	68fb      	ldr	r3, [r7, #12]
 8012fde:	681b      	ldr	r3, [r3, #0]
 8012fe0:	330c      	adds	r3, #12
 8012fe2:	2100      	movs	r1, #0
 8012fe4:	4618      	mov	r0, r3
 8012fe6:	f00d f85a 	bl	802009e <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 8012fea:	4823      	ldr	r0, [pc, #140]	; (8013078 <lwip_netconn_do_delconn+0x1c4>)
 8012fec:	f00d f8e2 	bl	80201b4 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8012ff0:	68fb      	ldr	r3, [r7, #12]
 8012ff2:	681b      	ldr	r3, [r3, #0]
 8012ff4:	785b      	ldrb	r3, [r3, #1]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d02d      	beq.n	8013056 <lwip_netconn_do_delconn+0x1a2>
 8012ffa:	4b19      	ldr	r3, [pc, #100]	; (8013060 <lwip_netconn_do_delconn+0x1ac>)
 8012ffc:	f240 429e 	movw	r2, #1182	; 0x49e
 8013000:	491c      	ldr	r1, [pc, #112]	; (8013074 <lwip_netconn_do_delconn+0x1c0>)
 8013002:	4819      	ldr	r0, [pc, #100]	; (8013068 <lwip_netconn_do_delconn+0x1b4>)
 8013004:	f00d feba 	bl	8020d7c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 8013008:	e025      	b.n	8013056 <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 801300a:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	681b      	ldr	r3, [r3, #0]
 8013010:	2200      	movs	r2, #0
 8013012:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 8013014:	68fb      	ldr	r3, [r7, #12]
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801301a:	2b00      	cmp	r3, #0
 801301c:	d007      	beq.n	801302e <lwip_netconn_do_delconn+0x17a>
 801301e:	68fb      	ldr	r3, [r7, #12]
 8013020:	681b      	ldr	r3, [r3, #0]
 8013022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013024:	68fa      	ldr	r2, [r7, #12]
 8013026:	6810      	ldr	r0, [r2, #0]
 8013028:	2200      	movs	r2, #0
 801302a:	2100      	movs	r1, #0
 801302c:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	681b      	ldr	r3, [r3, #0]
 8013032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013034:	2b00      	cmp	r3, #0
 8013036:	d007      	beq.n	8013048 <lwip_netconn_do_delconn+0x194>
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	681b      	ldr	r3, [r3, #0]
 801303c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801303e:	68fa      	ldr	r2, [r7, #12]
 8013040:	6810      	ldr	r0, [r2, #0]
 8013042:	2200      	movs	r2, #0
 8013044:	2102      	movs	r1, #2
 8013046:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 8013048:	68fb      	ldr	r3, [r7, #12]
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	330c      	adds	r3, #12
 801304e:	4618      	mov	r0, r3
 8013050:	f00d f870 	bl	8020134 <sys_sem_valid>
 8013054:	e000      	b.n	8013058 <lwip_netconn_do_delconn+0x1a4>
          return;
 8013056:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 8013058:	3710      	adds	r7, #16
 801305a:	46bd      	mov	sp, r7
 801305c:	bd80      	pop	{r7, pc}
 801305e:	bf00      	nop
 8013060:	080238e4 	.word	0x080238e4
 8013064:	08023c54 	.word	0x08023c54
 8013068:	08023928 	.word	0x08023928
 801306c:	08023c68 	.word	0x08023c68
 8013070:	08023c88 	.word	0x08023c88
 8013074:	08023ca4 	.word	0x08023ca4
 8013078:	20026074 	.word	0x20026074

0801307c <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 801307c:	b580      	push	{r7, lr}
 801307e:	b084      	sub	sp, #16
 8013080:	af00      	add	r7, sp, #0
 8013082:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 8013088:	68bb      	ldr	r3, [r7, #8]
 801308a:	681b      	ldr	r3, [r3, #0]
 801308c:	685b      	ldr	r3, [r3, #4]
 801308e:	2b00      	cmp	r3, #0
 8013090:	d025      	beq.n	80130de <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8013092:	68bb      	ldr	r3, [r7, #8]
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	781b      	ldrb	r3, [r3, #0]
 8013098:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801309c:	2b10      	cmp	r3, #16
 801309e:	d00e      	beq.n	80130be <lwip_netconn_do_bind+0x42>
 80130a0:	2b20      	cmp	r3, #32
 80130a2:	d119      	bne.n	80130d8 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 80130a4:	68bb      	ldr	r3, [r7, #8]
 80130a6:	681b      	ldr	r3, [r3, #0]
 80130a8:	6858      	ldr	r0, [r3, #4]
 80130aa:	68bb      	ldr	r3, [r7, #8]
 80130ac:	6899      	ldr	r1, [r3, #8]
 80130ae:	68bb      	ldr	r3, [r7, #8]
 80130b0:	899b      	ldrh	r3, [r3, #12]
 80130b2:	461a      	mov	r2, r3
 80130b4:	f00a fa78 	bl	801d5a8 <udp_bind>
 80130b8:	4603      	mov	r3, r0
 80130ba:	73fb      	strb	r3, [r7, #15]
        break;
 80130bc:	e011      	b.n	80130e2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 80130be:	68bb      	ldr	r3, [r7, #8]
 80130c0:	681b      	ldr	r3, [r3, #0]
 80130c2:	6858      	ldr	r0, [r3, #4]
 80130c4:	68bb      	ldr	r3, [r7, #8]
 80130c6:	6899      	ldr	r1, [r3, #8]
 80130c8:	68bb      	ldr	r3, [r7, #8]
 80130ca:	899b      	ldrh	r3, [r3, #12]
 80130cc:	461a      	mov	r2, r3
 80130ce:	f004 fc31 	bl	8017934 <tcp_bind>
 80130d2:	4603      	mov	r3, r0
 80130d4:	73fb      	strb	r3, [r7, #15]
        break;
 80130d6:	e004      	b.n	80130e2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 80130d8:	23fa      	movs	r3, #250	; 0xfa
 80130da:	73fb      	strb	r3, [r7, #15]
        break;
 80130dc:	e001      	b.n	80130e2 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 80130de:	23fa      	movs	r3, #250	; 0xfa
 80130e0:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 80130e2:	68bb      	ldr	r3, [r7, #8]
 80130e4:	7bfa      	ldrb	r2, [r7, #15]
 80130e6:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80130e8:	bf00      	nop
 80130ea:	3710      	adds	r7, #16
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}

080130f0 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 80130f0:	b580      	push	{r7, lr}
 80130f2:	b086      	sub	sp, #24
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 80130fc:	697b      	ldr	r3, [r7, #20]
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	685b      	ldr	r3, [r3, #4]
 8013102:	2b00      	cmp	r3, #0
 8013104:	d07f      	beq.n	8013206 <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8013106:	697b      	ldr	r3, [r7, #20]
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	781b      	ldrb	r3, [r3, #0]
 801310c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013110:	2b10      	cmp	r3, #16
 8013112:	d175      	bne.n	8013200 <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 8013114:	697b      	ldr	r3, [r7, #20]
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	785b      	ldrb	r3, [r3, #1]
 801311a:	2b00      	cmp	r3, #0
 801311c:	d165      	bne.n	80131ea <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 801311e:	697b      	ldr	r3, [r7, #20]
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	685b      	ldr	r3, [r3, #4]
 8013124:	7d1b      	ldrb	r3, [r3, #20]
 8013126:	2b00      	cmp	r3, #0
 8013128:	d002      	beq.n	8013130 <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 801312a:	23fa      	movs	r3, #250	; 0xfa
 801312c:	72fb      	strb	r3, [r7, #11]
 801312e:	e06c      	b.n	801320a <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 8013130:	23ff      	movs	r3, #255	; 0xff
 8013132:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 8013134:	697b      	ldr	r3, [r7, #20]
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	685b      	ldr	r3, [r3, #4]
 801313a:	f107 020b 	add.w	r2, r7, #11
 801313e:	7cf9      	ldrb	r1, [r7, #19]
 8013140:	4618      	mov	r0, r3
 8013142:	f004 fcc9 	bl	8017ad8 <tcp_listen_with_backlog_and_err>
 8013146:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 8013148:	68fb      	ldr	r3, [r7, #12]
 801314a:	2b00      	cmp	r3, #0
 801314c:	d05d      	beq.n	801320a <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 801314e:	697b      	ldr	r3, [r7, #20]
 8013150:	681b      	ldr	r3, [r3, #0]
 8013152:	3310      	adds	r3, #16
 8013154:	4618      	mov	r0, r3
 8013156:	f00c ff5f 	bl	8020018 <sys_mbox_valid>
 801315a:	4603      	mov	r3, r0
 801315c:	2b00      	cmp	r3, #0
 801315e:	d00b      	beq.n	8013178 <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 8013160:	697b      	ldr	r3, [r7, #20]
 8013162:	681b      	ldr	r3, [r3, #0]
 8013164:	3310      	adds	r3, #16
 8013166:	4618      	mov	r0, r3
 8013168:	f00c fee2 	bl	801ff30 <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 801316c:	697b      	ldr	r3, [r7, #20]
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	3310      	adds	r3, #16
 8013172:	4618      	mov	r0, r3
 8013174:	f00c ff61 	bl	802003a <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 8013178:	2300      	movs	r3, #0
 801317a:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 801317c:	697b      	ldr	r3, [r7, #20]
 801317e:	681b      	ldr	r3, [r3, #0]
 8013180:	3314      	adds	r3, #20
 8013182:	4618      	mov	r0, r3
 8013184:	f00c ff48 	bl	8020018 <sys_mbox_valid>
 8013188:	4603      	mov	r3, r0
 801318a:	2b00      	cmp	r3, #0
 801318c:	d108      	bne.n	80131a0 <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 801318e:	697b      	ldr	r3, [r7, #20]
 8013190:	681b      	ldr	r3, [r3, #0]
 8013192:	3314      	adds	r3, #20
 8013194:	2106      	movs	r1, #6
 8013196:	4618      	mov	r0, r3
 8013198:	f00c feb0 	bl	801fefc <sys_mbox_new>
 801319c:	4603      	mov	r3, r0
 801319e:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 80131a0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d118      	bne.n	80131da <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 80131a8:	697b      	ldr	r3, [r7, #20]
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	2202      	movs	r2, #2
 80131ae:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 80131b0:	697b      	ldr	r3, [r7, #20]
 80131b2:	681b      	ldr	r3, [r3, #0]
 80131b4:	68fa      	ldr	r2, [r7, #12]
 80131b6:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 80131b8:	697b      	ldr	r3, [r7, #20]
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	685a      	ldr	r2, [r3, #4]
 80131be:	697b      	ldr	r3, [r7, #20]
 80131c0:	681b      	ldr	r3, [r3, #0]
 80131c2:	4619      	mov	r1, r3
 80131c4:	4610      	mov	r0, r2
 80131c6:	f005 fc0f 	bl	80189e8 <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 80131ca:	697b      	ldr	r3, [r7, #20]
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	685b      	ldr	r3, [r3, #4]
 80131d0:	4912      	ldr	r1, [pc, #72]	; (801321c <lwip_netconn_do_listen+0x12c>)
 80131d2:	4618      	mov	r0, r3
 80131d4:	f005 fc7e 	bl	8018ad4 <tcp_accept>
 80131d8:	e017      	b.n	801320a <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 80131da:	68f8      	ldr	r0, [r7, #12]
 80131dc:	f004 fa62 	bl	80176a4 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 80131e0:	697b      	ldr	r3, [r7, #20]
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	2200      	movs	r2, #0
 80131e6:	605a      	str	r2, [r3, #4]
 80131e8:	e00f      	b.n	801320a <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 80131ea:	697b      	ldr	r3, [r7, #20]
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	785b      	ldrb	r3, [r3, #1]
 80131f0:	2b02      	cmp	r3, #2
 80131f2:	d102      	bne.n	80131fa <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 80131f4:	2300      	movs	r3, #0
 80131f6:	72fb      	strb	r3, [r7, #11]
 80131f8:	e007      	b.n	801320a <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 80131fa:	23f5      	movs	r3, #245	; 0xf5
 80131fc:	72fb      	strb	r3, [r7, #11]
 80131fe:	e004      	b.n	801320a <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 8013200:	23f0      	movs	r3, #240	; 0xf0
 8013202:	72fb      	strb	r3, [r7, #11]
 8013204:	e001      	b.n	801320a <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 8013206:	23f5      	movs	r3, #245	; 0xf5
 8013208:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 801320a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 801320e:	697b      	ldr	r3, [r7, #20]
 8013210:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 8013212:	bf00      	nop
 8013214:	3718      	adds	r7, #24
 8013216:	46bd      	mov	sp, r7
 8013218:	bd80      	pop	{r7, pc}
 801321a:	bf00      	nop
 801321c:	08012705 	.word	0x08012705

08013220 <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 8013220:	b580      	push	{r7, lr}
 8013222:	b084      	sub	sp, #16
 8013224:	af00      	add	r7, sp, #0
 8013226:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 801322c:	68bb      	ldr	r3, [r7, #8]
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	4618      	mov	r0, r3
 8013232:	f7fe ff21 	bl	8012078 <netconn_err>
 8013236:	4603      	mov	r3, r0
 8013238:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 801323a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801323e:	2b00      	cmp	r3, #0
 8013240:	d134      	bne.n	80132ac <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 8013242:	68bb      	ldr	r3, [r7, #8]
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	685b      	ldr	r3, [r3, #4]
 8013248:	2b00      	cmp	r3, #0
 801324a:	d02d      	beq.n	80132a8 <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 801324c:	68bb      	ldr	r3, [r7, #8]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	781b      	ldrb	r3, [r3, #0]
 8013252:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013256:	2b20      	cmp	r3, #32
 8013258:	d123      	bne.n	80132a2 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 801325a:	68bb      	ldr	r3, [r7, #8]
 801325c:	689b      	ldr	r3, [r3, #8]
 801325e:	689b      	ldr	r3, [r3, #8]
 8013260:	2b00      	cmp	r3, #0
 8013262:	d10c      	bne.n	801327e <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 8013264:	68bb      	ldr	r3, [r7, #8]
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	685a      	ldr	r2, [r3, #4]
 801326a:	68bb      	ldr	r3, [r7, #8]
 801326c:	689b      	ldr	r3, [r3, #8]
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	4619      	mov	r1, r3
 8013272:	4610      	mov	r0, r2
 8013274:	f009 ffae 	bl	801d1d4 <udp_send>
 8013278:	4603      	mov	r3, r0
 801327a:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 801327c:	e016      	b.n	80132ac <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 801327e:	68bb      	ldr	r3, [r7, #8]
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	6858      	ldr	r0, [r3, #4]
 8013284:	68bb      	ldr	r3, [r7, #8]
 8013286:	689b      	ldr	r3, [r3, #8]
 8013288:	6819      	ldr	r1, [r3, #0]
 801328a:	68bb      	ldr	r3, [r7, #8]
 801328c:	689b      	ldr	r3, [r3, #8]
 801328e:	f103 0208 	add.w	r2, r3, #8
 8013292:	68bb      	ldr	r3, [r7, #8]
 8013294:	689b      	ldr	r3, [r3, #8]
 8013296:	899b      	ldrh	r3, [r3, #12]
 8013298:	f009 ffd0 	bl	801d23c <udp_sendto>
 801329c:	4603      	mov	r3, r0
 801329e:	73fb      	strb	r3, [r7, #15]
          break;
 80132a0:	e004      	b.n	80132ac <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 80132a2:	23f5      	movs	r3, #245	; 0xf5
 80132a4:	73fb      	strb	r3, [r7, #15]
          break;
 80132a6:	e001      	b.n	80132ac <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 80132a8:	23f5      	movs	r3, #245	; 0xf5
 80132aa:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 80132ac:	68bb      	ldr	r3, [r7, #8]
 80132ae:	7bfa      	ldrb	r2, [r7, #15]
 80132b0:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80132b2:	bf00      	nop
 80132b4:	3710      	adds	r7, #16
 80132b6:	46bd      	mov	sp, r7
 80132b8:	bd80      	pop	{r7, pc}

080132ba <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 80132ba:	b580      	push	{r7, lr}
 80132bc:	b086      	sub	sp, #24
 80132be:	af00      	add	r7, sp, #0
 80132c0:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80132c2:	687b      	ldr	r3, [r7, #4]
 80132c4:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 80132c6:	693b      	ldr	r3, [r7, #16]
 80132c8:	2200      	movs	r2, #0
 80132ca:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 80132cc:	693b      	ldr	r3, [r7, #16]
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	685b      	ldr	r3, [r3, #4]
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d022      	beq.n	801331c <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 80132d6:	693b      	ldr	r3, [r7, #16]
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	781b      	ldrb	r3, [r3, #0]
 80132dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80132e0:	2b10      	cmp	r3, #16
 80132e2:	d11b      	bne.n	801331c <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 80132e4:	693b      	ldr	r3, [r7, #16]
 80132e6:	689b      	ldr	r3, [r3, #8]
 80132e8:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 80132ea:	697b      	ldr	r3, [r7, #20]
 80132ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80132f0:	d202      	bcs.n	80132f8 <lwip_netconn_do_recv+0x3e>
 80132f2:	697b      	ldr	r3, [r7, #20]
 80132f4:	b29b      	uxth	r3, r3
 80132f6:	e001      	b.n	80132fc <lwip_netconn_do_recv+0x42>
 80132f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80132fc:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 80132fe:	693b      	ldr	r3, [r7, #16]
 8013300:	681b      	ldr	r3, [r3, #0]
 8013302:	685b      	ldr	r3, [r3, #4]
 8013304:	89fa      	ldrh	r2, [r7, #14]
 8013306:	4611      	mov	r1, r2
 8013308:	4618      	mov	r0, r3
 801330a:	f004 fce9 	bl	8017ce0 <tcp_recved>
        remaining -= recved;
 801330e:	89fb      	ldrh	r3, [r7, #14]
 8013310:	697a      	ldr	r2, [r7, #20]
 8013312:	1ad3      	subs	r3, r2, r3
 8013314:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 8013316:	697b      	ldr	r3, [r7, #20]
 8013318:	2b00      	cmp	r3, #0
 801331a:	d1e6      	bne.n	80132ea <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 801331c:	bf00      	nop
 801331e:	3718      	adds	r7, #24
 8013320:	46bd      	mov	sp, r7
 8013322:	bd80      	pop	{r7, pc}

08013324 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8013324:	b580      	push	{r7, lr}
 8013326:	b088      	sub	sp, #32
 8013328:	af00      	add	r7, sp, #0
 801332a:	6078      	str	r0, [r7, #4]
 801332c:	460b      	mov	r3, r1
 801332e:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 8013330:	2300      	movs	r3, #0
 8013332:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	2b00      	cmp	r3, #0
 8013338:	d106      	bne.n	8013348 <lwip_netconn_do_writemore+0x24>
 801333a:	4b96      	ldr	r3, [pc, #600]	; (8013594 <lwip_netconn_do_writemore+0x270>)
 801333c:	f240 6273 	movw	r2, #1651	; 0x673
 8013340:	4995      	ldr	r1, [pc, #596]	; (8013598 <lwip_netconn_do_writemore+0x274>)
 8013342:	4896      	ldr	r0, [pc, #600]	; (801359c <lwip_netconn_do_writemore+0x278>)
 8013344:	f00d fd1a 	bl	8020d7c <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	785b      	ldrb	r3, [r3, #1]
 801334c:	2b01      	cmp	r3, #1
 801334e:	d006      	beq.n	801335e <lwip_netconn_do_writemore+0x3a>
 8013350:	4b90      	ldr	r3, [pc, #576]	; (8013594 <lwip_netconn_do_writemore+0x270>)
 8013352:	f240 6274 	movw	r2, #1652	; 0x674
 8013356:	4992      	ldr	r1, [pc, #584]	; (80135a0 <lwip_netconn_do_writemore+0x27c>)
 8013358:	4890      	ldr	r0, [pc, #576]	; (801359c <lwip_netconn_do_writemore+0x278>)
 801335a:	f00d fd0f 	bl	8020d7c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	6a1b      	ldr	r3, [r3, #32]
 8013362:	2b00      	cmp	r3, #0
 8013364:	d106      	bne.n	8013374 <lwip_netconn_do_writemore+0x50>
 8013366:	4b8b      	ldr	r3, [pc, #556]	; (8013594 <lwip_netconn_do_writemore+0x270>)
 8013368:	f240 6275 	movw	r2, #1653	; 0x675
 801336c:	498d      	ldr	r1, [pc, #564]	; (80135a4 <lwip_netconn_do_writemore+0x280>)
 801336e:	488b      	ldr	r0, [pc, #556]	; (801359c <lwip_netconn_do_writemore+0x278>)
 8013370:	f00d fd04 	bl	8020d7c <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	685b      	ldr	r3, [r3, #4]
 8013378:	2b00      	cmp	r3, #0
 801337a:	d106      	bne.n	801338a <lwip_netconn_do_writemore+0x66>
 801337c:	4b85      	ldr	r3, [pc, #532]	; (8013594 <lwip_netconn_do_writemore+0x270>)
 801337e:	f240 6276 	movw	r2, #1654	; 0x676
 8013382:	4989      	ldr	r1, [pc, #548]	; (80135a8 <lwip_netconn_do_writemore+0x284>)
 8013384:	4885      	ldr	r0, [pc, #532]	; (801359c <lwip_netconn_do_writemore+0x278>)
 8013386:	f00d fcf9 	bl	8020d7c <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	6a1b      	ldr	r3, [r3, #32]
 801338e:	699a      	ldr	r2, [r3, #24]
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	6a1b      	ldr	r3, [r3, #32]
 8013394:	695b      	ldr	r3, [r3, #20]
 8013396:	429a      	cmp	r2, r3
 8013398:	d306      	bcc.n	80133a8 <lwip_netconn_do_writemore+0x84>
 801339a:	4b7e      	ldr	r3, [pc, #504]	; (8013594 <lwip_netconn_do_writemore+0x270>)
 801339c:	f240 6277 	movw	r2, #1655	; 0x677
 80133a0:	4982      	ldr	r1, [pc, #520]	; (80135ac <lwip_netconn_do_writemore+0x288>)
 80133a2:	487e      	ldr	r0, [pc, #504]	; (801359c <lwip_netconn_do_writemore+0x278>)
 80133a4:	f00d fcea 	bl	8020d7c <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	6a1b      	ldr	r3, [r3, #32]
 80133ac:	899b      	ldrh	r3, [r3, #12]
 80133ae:	2b00      	cmp	r3, #0
 80133b0:	d106      	bne.n	80133c0 <lwip_netconn_do_writemore+0x9c>
 80133b2:	4b78      	ldr	r3, [pc, #480]	; (8013594 <lwip_netconn_do_writemore+0x270>)
 80133b4:	f240 6279 	movw	r2, #1657	; 0x679
 80133b8:	497d      	ldr	r1, [pc, #500]	; (80135b0 <lwip_netconn_do_writemore+0x28c>)
 80133ba:	4878      	ldr	r0, [pc, #480]	; (801359c <lwip_netconn_do_writemore+0x278>)
 80133bc:	f00d fcde 	bl	8020d7c <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	6a1b      	ldr	r3, [r3, #32]
 80133c4:	7f1b      	ldrb	r3, [r3, #28]
 80133c6:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	7f1b      	ldrb	r3, [r3, #28]
 80133cc:	f003 0302 	and.w	r3, r3, #2
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	d104      	bne.n	80133de <lwip_netconn_do_writemore+0xba>
 80133d4:	7ebb      	ldrb	r3, [r7, #26]
 80133d6:	f003 0304 	and.w	r3, r3, #4
 80133da:	2b00      	cmp	r3, #0
 80133dc:	d001      	beq.n	80133e2 <lwip_netconn_do_writemore+0xbe>
 80133de:	2301      	movs	r3, #1
 80133e0:	e000      	b.n	80133e4 <lwip_netconn_do_writemore+0xc0>
 80133e2:	2300      	movs	r3, #0
 80133e4:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	6a1b      	ldr	r3, [r3, #32]
 80133ea:	689b      	ldr	r3, [r3, #8]
 80133ec:	681a      	ldr	r2, [r3, #0]
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	6a1b      	ldr	r3, [r3, #32]
 80133f2:	691b      	ldr	r3, [r3, #16]
 80133f4:	4413      	add	r3, r2
 80133f6:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	6a1b      	ldr	r3, [r3, #32]
 80133fc:	689b      	ldr	r3, [r3, #8]
 80133fe:	685a      	ldr	r2, [r3, #4]
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	6a1b      	ldr	r3, [r3, #32]
 8013404:	691b      	ldr	r3, [r3, #16]
 8013406:	1ad3      	subs	r3, r2, r3
 8013408:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 801340a:	693b      	ldr	r3, [r7, #16]
 801340c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013410:	d307      	bcc.n	8013422 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 8013412:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013416:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 8013418:	7ebb      	ldrb	r3, [r7, #26]
 801341a:	f043 0302 	orr.w	r3, r3, #2
 801341e:	76bb      	strb	r3, [r7, #26]
 8013420:	e001      	b.n	8013426 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 8013422:	693b      	ldr	r3, [r7, #16]
 8013424:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 8013426:	687b      	ldr	r3, [r7, #4]
 8013428:	685b      	ldr	r3, [r3, #4]
 801342a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801342e:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 8013430:	89fa      	ldrh	r2, [r7, #14]
 8013432:	8bbb      	ldrh	r3, [r7, #28]
 8013434:	429a      	cmp	r2, r3
 8013436:	d216      	bcs.n	8013466 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 8013438:	89fb      	ldrh	r3, [r7, #14]
 801343a:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 801343c:	7e3b      	ldrb	r3, [r7, #24]
 801343e:	2b00      	cmp	r3, #0
 8013440:	d00d      	beq.n	801345e <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 8013442:	8bbb      	ldrh	r3, [r7, #28]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d10e      	bne.n	8013466 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	6a1b      	ldr	r3, [r3, #32]
 801344c:	699b      	ldr	r3, [r3, #24]
 801344e:	2b00      	cmp	r3, #0
 8013450:	d102      	bne.n	8013458 <lwip_netconn_do_writemore+0x134>
 8013452:	f06f 0306 	mvn.w	r3, #6
 8013456:	e000      	b.n	801345a <lwip_netconn_do_writemore+0x136>
 8013458:	2300      	movs	r3, #0
 801345a:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 801345c:	e07d      	b.n	801355a <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 801345e:	7ebb      	ldrb	r3, [r7, #26]
 8013460:	f043 0302 	orr.w	r3, r3, #2
 8013464:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	6a1b      	ldr	r3, [r3, #32]
 801346a:	691a      	ldr	r2, [r3, #16]
 801346c:	8bbb      	ldrh	r3, [r7, #28]
 801346e:	441a      	add	r2, r3
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	6a1b      	ldr	r3, [r3, #32]
 8013474:	689b      	ldr	r3, [r3, #8]
 8013476:	685b      	ldr	r3, [r3, #4]
 8013478:	429a      	cmp	r2, r3
 801347a:	d906      	bls.n	801348a <lwip_netconn_do_writemore+0x166>
 801347c:	4b45      	ldr	r3, [pc, #276]	; (8013594 <lwip_netconn_do_writemore+0x270>)
 801347e:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8013482:	494c      	ldr	r1, [pc, #304]	; (80135b4 <lwip_netconn_do_writemore+0x290>)
 8013484:	4845      	ldr	r0, [pc, #276]	; (801359c <lwip_netconn_do_writemore+0x278>)
 8013486:	f00d fc79 	bl	8020d7c <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 801348a:	8bbb      	ldrh	r3, [r7, #28]
 801348c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013490:	4293      	cmp	r3, r2
 8013492:	d103      	bne.n	801349c <lwip_netconn_do_writemore+0x178>
 8013494:	693b      	ldr	r3, [r7, #16]
 8013496:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801349a:	d209      	bcs.n	80134b0 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 801349c:	693b      	ldr	r3, [r7, #16]
 801349e:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 80134a0:	8bba      	ldrh	r2, [r7, #28]
 80134a2:	429a      	cmp	r2, r3
 80134a4:	d10b      	bne.n	80134be <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	6a1b      	ldr	r3, [r3, #32]
 80134aa:	899b      	ldrh	r3, [r3, #12]
 80134ac:	2b01      	cmp	r3, #1
 80134ae:	d906      	bls.n	80134be <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 80134b0:	2301      	movs	r3, #1
 80134b2:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 80134b4:	7ebb      	ldrb	r3, [r7, #26]
 80134b6:	f043 0302 	orr.w	r3, r3, #2
 80134ba:	76bb      	strb	r3, [r7, #26]
 80134bc:	e001      	b.n	80134c2 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 80134be:	2300      	movs	r3, #0
 80134c0:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	6858      	ldr	r0, [r3, #4]
 80134c6:	7ebb      	ldrb	r3, [r7, #26]
 80134c8:	8bba      	ldrh	r2, [r7, #28]
 80134ca:	6979      	ldr	r1, [r7, #20]
 80134cc:	f007 fde6 	bl	801b09c <tcp_write>
 80134d0:	4603      	mov	r3, r0
 80134d2:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 80134d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d12c      	bne.n	8013536 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	6a1b      	ldr	r3, [r3, #32]
 80134e0:	6999      	ldr	r1, [r3, #24]
 80134e2:	8bba      	ldrh	r2, [r7, #28]
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	6a1b      	ldr	r3, [r3, #32]
 80134e8:	440a      	add	r2, r1
 80134ea:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	6a1b      	ldr	r3, [r3, #32]
 80134f0:	6919      	ldr	r1, [r3, #16]
 80134f2:	8bba      	ldrh	r2, [r7, #28]
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	6a1b      	ldr	r3, [r3, #32]
 80134f8:	440a      	add	r2, r1
 80134fa:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	6a1b      	ldr	r3, [r3, #32]
 8013500:	691a      	ldr	r2, [r3, #16]
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	6a1b      	ldr	r3, [r3, #32]
 8013506:	689b      	ldr	r3, [r3, #8]
 8013508:	685b      	ldr	r3, [r3, #4]
 801350a:	429a      	cmp	r2, r3
 801350c:	d113      	bne.n	8013536 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	6a1b      	ldr	r3, [r3, #32]
 8013512:	899a      	ldrh	r2, [r3, #12]
 8013514:	3a01      	subs	r2, #1
 8013516:	b292      	uxth	r2, r2
 8013518:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	6a1b      	ldr	r3, [r3, #32]
 801351e:	899b      	ldrh	r3, [r3, #12]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d008      	beq.n	8013536 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	6a1b      	ldr	r3, [r3, #32]
 8013528:	689a      	ldr	r2, [r3, #8]
 801352a:	3208      	adds	r2, #8
 801352c:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	6a1b      	ldr	r3, [r3, #32]
 8013532:	2200      	movs	r2, #0
 8013534:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 8013536:	7e7b      	ldrb	r3, [r7, #25]
 8013538:	2b00      	cmp	r3, #0
 801353a:	d004      	beq.n	8013546 <lwip_netconn_do_writemore+0x222>
 801353c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8013540:	2b00      	cmp	r3, #0
 8013542:	f43f af50 	beq.w	80133e6 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 8013546:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801354a:	2b00      	cmp	r3, #0
 801354c:	d004      	beq.n	8013558 <lwip_netconn_do_writemore+0x234>
 801354e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8013552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013556:	d146      	bne.n	80135e6 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 8013558:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 801355a:	7e3b      	ldrb	r3, [r7, #24]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d02b      	beq.n	80135b8 <lwip_netconn_do_writemore+0x294>
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	6a1b      	ldr	r3, [r3, #32]
 8013564:	699a      	ldr	r2, [r3, #24]
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	6a1b      	ldr	r3, [r3, #32]
 801356a:	695b      	ldr	r3, [r3, #20]
 801356c:	429a      	cmp	r2, r3
 801356e:	d223      	bcs.n	80135b8 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013574:	2b00      	cmp	r3, #0
 8013576:	d005      	beq.n	8013584 <lwip_netconn_do_writemore+0x260>
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801357c:	2200      	movs	r2, #0
 801357e:	2103      	movs	r1, #3
 8013580:	6878      	ldr	r0, [r7, #4]
 8013582:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	7f1b      	ldrb	r3, [r3, #28]
 8013588:	f043 0310 	orr.w	r3, r3, #16
 801358c:	b2da      	uxtb	r2, r3
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	771a      	strb	r2, [r3, #28]
 8013592:	e028      	b.n	80135e6 <lwip_netconn_do_writemore+0x2c2>
 8013594:	080238e4 	.word	0x080238e4
 8013598:	08023a3c 	.word	0x08023a3c
 801359c:	08023928 	.word	0x08023928
 80135a0:	08023d44 	.word	0x08023d44
 80135a4:	08023a4c 	.word	0x08023a4c
 80135a8:	08023d64 	.word	0x08023d64
 80135ac:	08023d7c 	.word	0x08023d7c
 80135b0:	08023dbc 	.word	0x08023dbc
 80135b4:	08023de4 	.word	0x08023de4
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 80135b8:	687b      	ldr	r3, [r7, #4]
 80135ba:	685b      	ldr	r3, [r3, #4]
 80135bc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80135c0:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 80135c4:	d305      	bcc.n	80135d2 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	685b      	ldr	r3, [r3, #4]
 80135ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 80135ce:	2b04      	cmp	r3, #4
 80135d0:	d909      	bls.n	80135e6 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d005      	beq.n	80135e6 <lwip_netconn_do_writemore+0x2c2>
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80135de:	2200      	movs	r2, #0
 80135e0:	2103      	movs	r1, #3
 80135e2:	6878      	ldr	r0, [r7, #4]
 80135e4:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 80135e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d11d      	bne.n	801362a <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	6a1b      	ldr	r3, [r3, #32]
 80135f2:	699a      	ldr	r2, [r3, #24]
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	6a1b      	ldr	r3, [r3, #32]
 80135f8:	695b      	ldr	r3, [r3, #20]
 80135fa:	429a      	cmp	r2, r3
 80135fc:	d002      	beq.n	8013604 <lwip_netconn_do_writemore+0x2e0>
 80135fe:	7e3b      	ldrb	r3, [r7, #24]
 8013600:	2b00      	cmp	r3, #0
 8013602:	d001      	beq.n	8013608 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 8013604:	2301      	movs	r3, #1
 8013606:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	685b      	ldr	r3, [r3, #4]
 801360c:	4618      	mov	r0, r3
 801360e:	f008 fb2f 	bl	801bc70 <tcp_output>
 8013612:	4603      	mov	r3, r0
 8013614:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 8013616:	f997 300c 	ldrsb.w	r3, [r7, #12]
 801361a:	f113 0f04 	cmn.w	r3, #4
 801361e:	d12c      	bne.n	801367a <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8013620:	7b3b      	ldrb	r3, [r7, #12]
 8013622:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8013624:	2301      	movs	r3, #1
 8013626:	76fb      	strb	r3, [r7, #27]
 8013628:	e027      	b.n	801367a <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 801362a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801362e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013632:	d120      	bne.n	8013676 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	685b      	ldr	r3, [r3, #4]
 8013638:	4618      	mov	r0, r3
 801363a:	f008 fb19 	bl	801bc70 <tcp_output>
 801363e:	4603      	mov	r3, r0
 8013640:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 8013642:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8013646:	f113 0f04 	cmn.w	r3, #4
 801364a:	d104      	bne.n	8013656 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 801364c:	7b7b      	ldrb	r3, [r7, #13]
 801364e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8013650:	2301      	movs	r3, #1
 8013652:	76fb      	strb	r3, [r7, #27]
 8013654:	e011      	b.n	801367a <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 8013656:	7e3b      	ldrb	r3, [r7, #24]
 8013658:	2b00      	cmp	r3, #0
 801365a:	d00e      	beq.n	801367a <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 801365c:	687b      	ldr	r3, [r7, #4]
 801365e:	6a1b      	ldr	r3, [r3, #32]
 8013660:	699b      	ldr	r3, [r3, #24]
 8013662:	2b00      	cmp	r3, #0
 8013664:	d102      	bne.n	801366c <lwip_netconn_do_writemore+0x348>
 8013666:	f06f 0306 	mvn.w	r3, #6
 801366a:	e000      	b.n	801366e <lwip_netconn_do_writemore+0x34a>
 801366c:	2300      	movs	r3, #0
 801366e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8013670:	2301      	movs	r3, #1
 8013672:	76fb      	strb	r3, [r7, #27]
 8013674:	e001      	b.n	801367a <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 8013676:	2301      	movs	r3, #1
 8013678:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 801367a:	7efb      	ldrb	r3, [r7, #27]
 801367c:	2b00      	cmp	r3, #0
 801367e:	d015      	beq.n	80136ac <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	6a1b      	ldr	r3, [r3, #32]
 8013684:	681b      	ldr	r3, [r3, #0]
 8013686:	330c      	adds	r3, #12
 8013688:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	6a1b      	ldr	r3, [r3, #32]
 801368e:	7ffa      	ldrb	r2, [r7, #31]
 8013690:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	2200      	movs	r2, #0
 8013696:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 8013698:	687b      	ldr	r3, [r7, #4]
 801369a:	2200      	movs	r2, #0
 801369c:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 801369e:	78fb      	ldrb	r3, [r7, #3]
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d006      	beq.n	80136b2 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 80136a4:	68b8      	ldr	r0, [r7, #8]
 80136a6:	f00c fd2b 	bl	8020100 <sys_sem_signal>
 80136aa:	e002      	b.n	80136b2 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 80136ac:	f04f 33ff 	mov.w	r3, #4294967295
 80136b0:	e000      	b.n	80136b4 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 80136b2:	2300      	movs	r3, #0
}
 80136b4:	4618      	mov	r0, r3
 80136b6:	3720      	adds	r7, #32
 80136b8:	46bd      	mov	sp, r7
 80136ba:	bd80      	pop	{r7, pc}

080136bc <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 80136bc:	b580      	push	{r7, lr}
 80136be:	b084      	sub	sp, #16
 80136c0:	af00      	add	r7, sp, #0
 80136c2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 80136c8:	68bb      	ldr	r3, [r7, #8]
 80136ca:	681b      	ldr	r3, [r3, #0]
 80136cc:	4618      	mov	r0, r3
 80136ce:	f7fe fcd3 	bl	8012078 <netconn_err>
 80136d2:	4603      	mov	r3, r0
 80136d4:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 80136d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d166      	bne.n	80137ac <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 80136de:	68bb      	ldr	r3, [r7, #8]
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	781b      	ldrb	r3, [r3, #0]
 80136e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80136e8:	2b10      	cmp	r3, #16
 80136ea:	d15d      	bne.n	80137a8 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 80136ec:	68bb      	ldr	r3, [r7, #8]
 80136ee:	681b      	ldr	r3, [r3, #0]
 80136f0:	785b      	ldrb	r3, [r3, #1]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d002      	beq.n	80136fc <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 80136f6:	23fb      	movs	r3, #251	; 0xfb
 80136f8:	73fb      	strb	r3, [r7, #15]
 80136fa:	e057      	b.n	80137ac <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 80136fc:	68bb      	ldr	r3, [r7, #8]
 80136fe:	681b      	ldr	r3, [r3, #0]
 8013700:	685b      	ldr	r3, [r3, #4]
 8013702:	2b00      	cmp	r3, #0
 8013704:	d04d      	beq.n	80137a2 <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 8013706:	68bb      	ldr	r3, [r7, #8]
 8013708:	681b      	ldr	r3, [r3, #0]
 801370a:	2201      	movs	r2, #1
 801370c:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 801370e:	68bb      	ldr	r3, [r7, #8]
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	6a1b      	ldr	r3, [r3, #32]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d006      	beq.n	8013726 <lwip_netconn_do_write+0x6a>
 8013718:	4b28      	ldr	r3, [pc, #160]	; (80137bc <lwip_netconn_do_write+0x100>)
 801371a:	f240 7223 	movw	r2, #1827	; 0x723
 801371e:	4928      	ldr	r1, [pc, #160]	; (80137c0 <lwip_netconn_do_write+0x104>)
 8013720:	4828      	ldr	r0, [pc, #160]	; (80137c4 <lwip_netconn_do_write+0x108>)
 8013722:	f00d fb2b 	bl	8020d7c <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 8013726:	68bb      	ldr	r3, [r7, #8]
 8013728:	695b      	ldr	r3, [r3, #20]
 801372a:	2b00      	cmp	r3, #0
 801372c:	d106      	bne.n	801373c <lwip_netconn_do_write+0x80>
 801372e:	4b23      	ldr	r3, [pc, #140]	; (80137bc <lwip_netconn_do_write+0x100>)
 8013730:	f240 7224 	movw	r2, #1828	; 0x724
 8013734:	4924      	ldr	r1, [pc, #144]	; (80137c8 <lwip_netconn_do_write+0x10c>)
 8013736:	4823      	ldr	r0, [pc, #140]	; (80137c4 <lwip_netconn_do_write+0x108>)
 8013738:	f00d fb20 	bl	8020d7c <iprintf>
        msg->conn->current_msg = msg;
 801373c:	68bb      	ldr	r3, [r7, #8]
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	68ba      	ldr	r2, [r7, #8]
 8013742:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 8013744:	68bb      	ldr	r3, [r7, #8]
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	2100      	movs	r1, #0
 801374a:	4618      	mov	r0, r3
 801374c:	f7ff fdea 	bl	8013324 <lwip_netconn_do_writemore>
 8013750:	4603      	mov	r3, r0
 8013752:	2b00      	cmp	r3, #0
 8013754:	d02e      	beq.n	80137b4 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 8013756:	68bb      	ldr	r3, [r7, #8]
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	785b      	ldrb	r3, [r3, #1]
 801375c:	2b01      	cmp	r3, #1
 801375e:	d006      	beq.n	801376e <lwip_netconn_do_write+0xb2>
 8013760:	4b16      	ldr	r3, [pc, #88]	; (80137bc <lwip_netconn_do_write+0x100>)
 8013762:	f44f 62e5 	mov.w	r2, #1832	; 0x728
 8013766:	4919      	ldr	r1, [pc, #100]	; (80137cc <lwip_netconn_do_write+0x110>)
 8013768:	4816      	ldr	r0, [pc, #88]	; (80137c4 <lwip_netconn_do_write+0x108>)
 801376a:	f00d fb07 	bl	8020d7c <iprintf>
          UNLOCK_TCPIP_CORE();
 801376e:	4818      	ldr	r0, [pc, #96]	; (80137d0 <lwip_netconn_do_write+0x114>)
 8013770:	f00c fd2f 	bl	80201d2 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8013774:	68bb      	ldr	r3, [r7, #8]
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	330c      	adds	r3, #12
 801377a:	2100      	movs	r1, #0
 801377c:	4618      	mov	r0, r3
 801377e:	f00c fc8e 	bl	802009e <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8013782:	4813      	ldr	r0, [pc, #76]	; (80137d0 <lwip_netconn_do_write+0x114>)
 8013784:	f00c fd16 	bl	80201b4 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 8013788:	68bb      	ldr	r3, [r7, #8]
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	785b      	ldrb	r3, [r3, #1]
 801378e:	2b01      	cmp	r3, #1
 8013790:	d110      	bne.n	80137b4 <lwip_netconn_do_write+0xf8>
 8013792:	4b0a      	ldr	r3, [pc, #40]	; (80137bc <lwip_netconn_do_write+0x100>)
 8013794:	f240 722c 	movw	r2, #1836	; 0x72c
 8013798:	490c      	ldr	r1, [pc, #48]	; (80137cc <lwip_netconn_do_write+0x110>)
 801379a:	480a      	ldr	r0, [pc, #40]	; (80137c4 <lwip_netconn_do_write+0x108>)
 801379c:	f00d faee 	bl	8020d7c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 80137a0:	e008      	b.n	80137b4 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 80137a2:	23f5      	movs	r3, #245	; 0xf5
 80137a4:	73fb      	strb	r3, [r7, #15]
 80137a6:	e001      	b.n	80137ac <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 80137a8:	23fa      	movs	r3, #250	; 0xfa
 80137aa:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 80137ac:	68bb      	ldr	r3, [r7, #8]
 80137ae:	7bfa      	ldrb	r2, [r7, #15]
 80137b0:	711a      	strb	r2, [r3, #4]
 80137b2:	e000      	b.n	80137b6 <lwip_netconn_do_write+0xfa>
        return;
 80137b4:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 80137b6:	3710      	adds	r7, #16
 80137b8:	46bd      	mov	sp, r7
 80137ba:	bd80      	pop	{r7, pc}
 80137bc:	080238e4 	.word	0x080238e4
 80137c0:	08023c88 	.word	0x08023c88
 80137c4:	08023928 	.word	0x08023928
 80137c8:	08023e10 	.word	0x08023e10
 80137cc:	08023ca4 	.word	0x08023ca4
 80137d0:	20026074 	.word	0x20026074

080137d4 <lwip_netconn_do_getaddr>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_getaddr(void *m)
{
 80137d4:	b580      	push	{r7, lr}
 80137d6:	b084      	sub	sp, #16
 80137d8:	af00      	add	r7, sp, #0
 80137da:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	60fb      	str	r3, [r7, #12]

  if (msg->conn->pcb.ip != NULL) {
 80137e0:	68fb      	ldr	r3, [r7, #12]
 80137e2:	681b      	ldr	r3, [r3, #0]
 80137e4:	685b      	ldr	r3, [r3, #4]
 80137e6:	2b00      	cmp	r3, #0
 80137e8:	d06b      	beq.n	80138c2 <lwip_netconn_do_getaddr+0xee>
    if (msg->msg.ad.local) {
 80137ea:	68fb      	ldr	r3, [r7, #12]
 80137ec:	7c1b      	ldrb	r3, [r3, #16]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d007      	beq.n	8013802 <lwip_netconn_do_getaddr+0x2e>
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	685a      	ldr	r2, [r3, #4]
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	689b      	ldr	r3, [r3, #8]
 80137fc:	6812      	ldr	r2, [r2, #0]
 80137fe:	601a      	str	r2, [r3, #0]
 8013800:	e006      	b.n	8013810 <lwip_netconn_do_getaddr+0x3c>
                   msg->conn->pcb.ip->local_ip);
    } else {
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	685a      	ldr	r2, [r3, #4]
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	689b      	ldr	r3, [r3, #8]
 801380c:	6852      	ldr	r2, [r2, #4]
 801380e:	601a      	str	r2, [r3, #0]
                   msg->conn->pcb.ip->remote_ip);
    }

    msg->err = ERR_OK;
 8013810:	68fb      	ldr	r3, [r7, #12]
 8013812:	2200      	movs	r2, #0
 8013814:	711a      	strb	r2, [r3, #4]
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8013816:	68fb      	ldr	r3, [r7, #12]
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	781b      	ldrb	r3, [r3, #0]
 801381c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013820:	2b10      	cmp	r3, #16
 8013822:	d021      	beq.n	8013868 <lwip_netconn_do_getaddr+0x94>
 8013824:	2b20      	cmp	r3, #32
 8013826:	d144      	bne.n	80138b2 <lwip_netconn_do_getaddr+0xde>
        }
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        if (msg->msg.ad.local) {
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	7c1b      	ldrb	r3, [r3, #16]
 801382c:	2b00      	cmp	r3, #0
 801382e:	d007      	beq.n	8013840 <lwip_netconn_do_getaddr+0x6c>
          API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->local_port;
 8013830:	68fb      	ldr	r3, [r7, #12]
 8013832:	681b      	ldr	r3, [r3, #0]
 8013834:	685a      	ldr	r2, [r3, #4]
 8013836:	68fb      	ldr	r3, [r7, #12]
 8013838:	68db      	ldr	r3, [r3, #12]
 801383a:	8a52      	ldrh	r2, [r2, #18]
 801383c:	801a      	strh	r2, [r3, #0]
            msg->err = ERR_CONN;
          } else {
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
          }
        }
        break;
 801383e:	e044      	b.n	80138ca <lwip_netconn_do_getaddr+0xf6>
          if ((msg->conn->pcb.udp->flags & UDP_FLAGS_CONNECTED) == 0) {
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	681b      	ldr	r3, [r3, #0]
 8013844:	685b      	ldr	r3, [r3, #4]
 8013846:	7c1b      	ldrb	r3, [r3, #16]
 8013848:	f003 0304 	and.w	r3, r3, #4
 801384c:	2b00      	cmp	r3, #0
 801384e:	d103      	bne.n	8013858 <lwip_netconn_do_getaddr+0x84>
            msg->err = ERR_CONN;
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	22f5      	movs	r2, #245	; 0xf5
 8013854:	711a      	strb	r2, [r3, #4]
        break;
 8013856:	e038      	b.n	80138ca <lwip_netconn_do_getaddr+0xf6>
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
 8013858:	68fb      	ldr	r3, [r7, #12]
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	685a      	ldr	r2, [r3, #4]
 801385e:	68fb      	ldr	r3, [r7, #12]
 8013860:	68db      	ldr	r3, [r3, #12]
 8013862:	8a92      	ldrh	r2, [r2, #20]
 8013864:	801a      	strh	r2, [r3, #0]
        break;
 8013866:	e030      	b.n	80138ca <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        if ((msg->msg.ad.local == 0) &&
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	7c1b      	ldrb	r3, [r3, #16]
 801386c:	2b00      	cmp	r3, #0
 801386e:	d10f      	bne.n	8013890 <lwip_netconn_do_getaddr+0xbc>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 8013870:	68fb      	ldr	r3, [r7, #12]
 8013872:	681b      	ldr	r3, [r3, #0]
 8013874:	685b      	ldr	r3, [r3, #4]
 8013876:	7d1b      	ldrb	r3, [r3, #20]
        if ((msg->msg.ad.local == 0) &&
 8013878:	2b00      	cmp	r3, #0
 801387a:	d005      	beq.n	8013888 <lwip_netconn_do_getaddr+0xb4>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	685b      	ldr	r3, [r3, #4]
 8013882:	7d1b      	ldrb	r3, [r3, #20]
 8013884:	2b01      	cmp	r3, #1
 8013886:	d103      	bne.n	8013890 <lwip_netconn_do_getaddr+0xbc>
          /* pcb is not connected and remote name is requested */
          msg->err = ERR_CONN;
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	22f5      	movs	r2, #245	; 0xf5
 801388c:	711a      	strb	r2, [r3, #4]
        } else {
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
        }
        break;
 801388e:	e01c      	b.n	80138ca <lwip_netconn_do_getaddr+0xf6>
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
 8013890:	68fb      	ldr	r3, [r7, #12]
 8013892:	7c1b      	ldrb	r3, [r3, #16]
 8013894:	2b00      	cmp	r3, #0
 8013896:	d004      	beq.n	80138a2 <lwip_netconn_do_getaddr+0xce>
 8013898:	68fb      	ldr	r3, [r7, #12]
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	685b      	ldr	r3, [r3, #4]
 801389e:	8adb      	ldrh	r3, [r3, #22]
 80138a0:	e003      	b.n	80138aa <lwip_netconn_do_getaddr+0xd6>
 80138a2:	68fb      	ldr	r3, [r7, #12]
 80138a4:	681b      	ldr	r3, [r3, #0]
 80138a6:	685b      	ldr	r3, [r3, #4]
 80138a8:	8b1b      	ldrh	r3, [r3, #24]
 80138aa:	68fa      	ldr	r2, [r7, #12]
 80138ac:	68d2      	ldr	r2, [r2, #12]
 80138ae:	8013      	strh	r3, [r2, #0]
        break;
 80138b0:	e00b      	b.n	80138ca <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_TCP */
      default:
        LWIP_ASSERT("invalid netconn_type", 0);
 80138b2:	4b08      	ldr	r3, [pc, #32]	; (80138d4 <lwip_netconn_do_getaddr+0x100>)
 80138b4:	f240 727d 	movw	r2, #1917	; 0x77d
 80138b8:	4907      	ldr	r1, [pc, #28]	; (80138d8 <lwip_netconn_do_getaddr+0x104>)
 80138ba:	4808      	ldr	r0, [pc, #32]	; (80138dc <lwip_netconn_do_getaddr+0x108>)
 80138bc:	f00d fa5e 	bl	8020d7c <iprintf>
        break;
 80138c0:	e003      	b.n	80138ca <lwip_netconn_do_getaddr+0xf6>
    }
  } else {
    msg->err = ERR_CONN;
 80138c2:	68fb      	ldr	r3, [r7, #12]
 80138c4:	22f5      	movs	r2, #245	; 0xf5
 80138c6:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
}
 80138c8:	bf00      	nop
 80138ca:	bf00      	nop
 80138cc:	3710      	adds	r7, #16
 80138ce:	46bd      	mov	sp, r7
 80138d0:	bd80      	pop	{r7, pc}
 80138d2:	bf00      	nop
 80138d4:	080238e4 	.word	0x080238e4
 80138d8:	08023e24 	.word	0x08023e24
 80138dc:	08023928 	.word	0x08023928

080138e0 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 80138e0:	b580      	push	{r7, lr}
 80138e2:	b084      	sub	sp, #16
 80138e4:	af00      	add	r7, sp, #0
 80138e6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	681b      	ldr	r3, [r3, #0]
 80138f0:	785b      	ldrb	r3, [r3, #1]
 80138f2:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 80138f4:	68fb      	ldr	r3, [r7, #12]
 80138f6:	681b      	ldr	r3, [r3, #0]
 80138f8:	685b      	ldr	r3, [r3, #4]
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d069      	beq.n	80139d2 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	681b      	ldr	r3, [r3, #0]
 8013902:	781b      	ldrb	r3, [r3, #0]
 8013904:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 8013908:	2b10      	cmp	r3, #16
 801390a:	d162      	bne.n	80139d2 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 801390c:	68fb      	ldr	r3, [r7, #12]
 801390e:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8013910:	2b03      	cmp	r3, #3
 8013912:	d002      	beq.n	801391a <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8013914:	7afb      	ldrb	r3, [r7, #11]
 8013916:	2b02      	cmp	r3, #2
 8013918:	d05b      	beq.n	80139d2 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 801391a:	7afb      	ldrb	r3, [r7, #11]
 801391c:	2b03      	cmp	r3, #3
 801391e:	d103      	bne.n	8013928 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 8013920:	68fb      	ldr	r3, [r7, #12]
 8013922:	22f5      	movs	r2, #245	; 0xf5
 8013924:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 8013926:	e059      	b.n	80139dc <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 8013928:	7afb      	ldrb	r3, [r7, #11]
 801392a:	2b01      	cmp	r3, #1
 801392c:	d103      	bne.n	8013936 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 801392e:	68fb      	ldr	r3, [r7, #12]
 8013930:	22fb      	movs	r2, #251	; 0xfb
 8013932:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 8013934:	e052      	b.n	80139dc <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 8013936:	68fb      	ldr	r3, [r7, #12]
 8013938:	7a1b      	ldrb	r3, [r3, #8]
 801393a:	f003 0301 	and.w	r3, r3, #1
 801393e:	2b00      	cmp	r3, #0
 8013940:	d004      	beq.n	801394c <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	681b      	ldr	r3, [r3, #0]
 8013946:	4618      	mov	r0, r3
 8013948:	f7ff f8d0 	bl	8012aec <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 801394c:	68fb      	ldr	r3, [r7, #12]
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	6a1b      	ldr	r3, [r3, #32]
 8013952:	2b00      	cmp	r3, #0
 8013954:	d006      	beq.n	8013964 <lwip_netconn_do_close+0x84>
 8013956:	4b23      	ldr	r3, [pc, #140]	; (80139e4 <lwip_netconn_do_close+0x104>)
 8013958:	f240 72bd 	movw	r2, #1981	; 0x7bd
 801395c:	4922      	ldr	r1, [pc, #136]	; (80139e8 <lwip_netconn_do_close+0x108>)
 801395e:	4823      	ldr	r0, [pc, #140]	; (80139ec <lwip_netconn_do_close+0x10c>)
 8013960:	f00d fa0c 	bl	8020d7c <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	681b      	ldr	r3, [r3, #0]
 8013968:	2204      	movs	r2, #4
 801396a:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	68fa      	ldr	r2, [r7, #12]
 8013972:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8013974:	68fb      	ldr	r3, [r7, #12]
 8013976:	681b      	ldr	r3, [r3, #0]
 8013978:	2100      	movs	r1, #0
 801397a:	4618      	mov	r0, r3
 801397c:	f7ff f934 	bl	8012be8 <lwip_netconn_do_close_internal>
 8013980:	4603      	mov	r3, r0
 8013982:	2b00      	cmp	r3, #0
 8013984:	d029      	beq.n	80139da <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	681b      	ldr	r3, [r3, #0]
 801398a:	785b      	ldrb	r3, [r3, #1]
 801398c:	2b04      	cmp	r3, #4
 801398e:	d006      	beq.n	801399e <lwip_netconn_do_close+0xbe>
 8013990:	4b14      	ldr	r3, [pc, #80]	; (80139e4 <lwip_netconn_do_close+0x104>)
 8013992:	f240 72c2 	movw	r2, #1986	; 0x7c2
 8013996:	4916      	ldr	r1, [pc, #88]	; (80139f0 <lwip_netconn_do_close+0x110>)
 8013998:	4814      	ldr	r0, [pc, #80]	; (80139ec <lwip_netconn_do_close+0x10c>)
 801399a:	f00d f9ef 	bl	8020d7c <iprintf>
        UNLOCK_TCPIP_CORE();
 801399e:	4815      	ldr	r0, [pc, #84]	; (80139f4 <lwip_netconn_do_close+0x114>)
 80139a0:	f00c fc17 	bl	80201d2 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 80139a4:	68fb      	ldr	r3, [r7, #12]
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	330c      	adds	r3, #12
 80139aa:	2100      	movs	r1, #0
 80139ac:	4618      	mov	r0, r3
 80139ae:	f00c fb76 	bl	802009e <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 80139b2:	4810      	ldr	r0, [pc, #64]	; (80139f4 <lwip_netconn_do_close+0x114>)
 80139b4:	f00c fbfe 	bl	80201b4 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	785b      	ldrb	r3, [r3, #1]
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d00b      	beq.n	80139da <lwip_netconn_do_close+0xfa>
 80139c2:	4b08      	ldr	r3, [pc, #32]	; (80139e4 <lwip_netconn_do_close+0x104>)
 80139c4:	f240 72c6 	movw	r2, #1990	; 0x7c6
 80139c8:	4909      	ldr	r1, [pc, #36]	; (80139f0 <lwip_netconn_do_close+0x110>)
 80139ca:	4808      	ldr	r0, [pc, #32]	; (80139ec <lwip_netconn_do_close+0x10c>)
 80139cc:	f00d f9d6 	bl	8020d7c <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 80139d0:	e003      	b.n	80139da <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	22f5      	movs	r2, #245	; 0xf5
 80139d6:	711a      	strb	r2, [r3, #4]
 80139d8:	e000      	b.n	80139dc <lwip_netconn_do_close+0xfc>
      return;
 80139da:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 80139dc:	3710      	adds	r7, #16
 80139de:	46bd      	mov	sp, r7
 80139e0:	bd80      	pop	{r7, pc}
 80139e2:	bf00      	nop
 80139e4:	080238e4 	.word	0x080238e4
 80139e8:	08023c88 	.word	0x08023c88
 80139ec:	08023928 	.word	0x08023928
 80139f0:	08023ca4 	.word	0x08023ca4
 80139f4:	20026074 	.word	0x20026074

080139f8 <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 80139f8:	b480      	push	{r7}
 80139fa:	b083      	sub	sp, #12
 80139fc:	af00      	add	r7, sp, #0
 80139fe:	4603      	mov	r3, r0
 8013a00:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 8013a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	dc04      	bgt.n	8013a14 <err_to_errno+0x1c>
 8013a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a0e:	f113 0f10 	cmn.w	r3, #16
 8013a12:	da01      	bge.n	8013a18 <err_to_errno+0x20>
    return EIO;
 8013a14:	2305      	movs	r3, #5
 8013a16:	e005      	b.n	8013a24 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 8013a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a1c:	425b      	negs	r3, r3
 8013a1e:	4a04      	ldr	r2, [pc, #16]	; (8013a30 <err_to_errno+0x38>)
 8013a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8013a24:	4618      	mov	r0, r3
 8013a26:	370c      	adds	r7, #12
 8013a28:	46bd      	mov	sp, r7
 8013a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a2e:	4770      	bx	lr
 8013a30:	0802cf34 	.word	0x0802cf34

08013a34 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8013a34:	b580      	push	{r7, lr}
 8013a36:	b082      	sub	sp, #8
 8013a38:	af00      	add	r7, sp, #0
 8013a3a:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	d013      	beq.n	8013a6a <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d00b      	beq.n	8013a62 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	4618      	mov	r0, r3
 8013a50:	f003 f96e 	bl	8016d30 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	2200      	movs	r2, #0
 8013a58:	605a      	str	r2, [r3, #4]
 8013a5a:	687b      	ldr	r3, [r7, #4]
 8013a5c:	685a      	ldr	r2, [r3, #4]
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8013a62:	6879      	ldr	r1, [r7, #4]
 8013a64:	2006      	movs	r0, #6
 8013a66:	f002 fa95 	bl	8015f94 <memp_free>
  }
}
 8013a6a:	bf00      	nop
 8013a6c:	3708      	adds	r7, #8
 8013a6e:	46bd      	mov	sp, r7
 8013a70:	bd80      	pop	{r7, pc}
	...

08013a74 <netbuf_free>:
 *
 * @param buf pointer to the netbuf which contains the packet buffer to free
 */
void
netbuf_free(struct netbuf *buf)
{
 8013a74:	b580      	push	{r7, lr}
 8013a76:	b082      	sub	sp, #8
 8013a78:	af00      	add	r7, sp, #0
 8013a7a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("netbuf_free: invalid buf", (buf != NULL), return;);
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d106      	bne.n	8013a90 <netbuf_free+0x1c>
 8013a82:	4b0d      	ldr	r3, [pc, #52]	; (8013ab8 <netbuf_free+0x44>)
 8013a84:	2281      	movs	r2, #129	; 0x81
 8013a86:	490d      	ldr	r1, [pc, #52]	; (8013abc <netbuf_free+0x48>)
 8013a88:	480d      	ldr	r0, [pc, #52]	; (8013ac0 <netbuf_free+0x4c>)
 8013a8a:	f00d f977 	bl	8020d7c <iprintf>
 8013a8e:	e00f      	b.n	8013ab0 <netbuf_free+0x3c>
  if (buf->p != NULL) {
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	d004      	beq.n	8013aa2 <netbuf_free+0x2e>
    pbuf_free(buf->p);
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	681b      	ldr	r3, [r3, #0]
 8013a9c:	4618      	mov	r0, r3
 8013a9e:	f003 f947 	bl	8016d30 <pbuf_free>
  }
  buf->p = buf->ptr = NULL;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	2200      	movs	r2, #0
 8013aa6:	605a      	str	r2, [r3, #4]
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	685a      	ldr	r2, [r3, #4]
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	601a      	str	r2, [r3, #0]
#if LWIP_CHECKSUM_ON_COPY
  buf->flags = 0;
  buf->toport_chksum = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
}
 8013ab0:	3708      	adds	r7, #8
 8013ab2:	46bd      	mov	sp, r7
 8013ab4:	bd80      	pop	{r7, pc}
 8013ab6:	bf00      	nop
 8013ab8:	08023e3c 	.word	0x08023e3c
 8013abc:	08023ed8 	.word	0x08023ed8
 8013ac0:	08023e8c 	.word	0x08023e8c

08013ac4 <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 8013ac4:	b580      	push	{r7, lr}
 8013ac6:	b084      	sub	sp, #16
 8013ac8:	af00      	add	r7, sp, #0
 8013aca:	60f8      	str	r0, [r7, #12]
 8013acc:	60b9      	str	r1, [r7, #8]
 8013ace:	4613      	mov	r3, r2
 8013ad0:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d108      	bne.n	8013aea <netbuf_ref+0x26>
 8013ad8:	4b1c      	ldr	r3, [pc, #112]	; (8013b4c <netbuf_ref+0x88>)
 8013ada:	2299      	movs	r2, #153	; 0x99
 8013adc:	491c      	ldr	r1, [pc, #112]	; (8013b50 <netbuf_ref+0x8c>)
 8013ade:	481d      	ldr	r0, [pc, #116]	; (8013b54 <netbuf_ref+0x90>)
 8013ae0:	f00d f94c 	bl	8020d7c <iprintf>
 8013ae4:	f06f 030f 	mvn.w	r3, #15
 8013ae8:	e02b      	b.n	8013b42 <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	2b00      	cmp	r3, #0
 8013af0:	d004      	beq.n	8013afc <netbuf_ref+0x38>
    pbuf_free(buf->p);
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	681b      	ldr	r3, [r3, #0]
 8013af6:	4618      	mov	r0, r3
 8013af8:	f003 f91a 	bl	8016d30 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 8013afc:	2241      	movs	r2, #65	; 0x41
 8013afe:	2100      	movs	r1, #0
 8013b00:	2036      	movs	r0, #54	; 0x36
 8013b02:	f002 fe01 	bl	8016708 <pbuf_alloc>
 8013b06:	4602      	mov	r2, r0
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 8013b0c:	68fb      	ldr	r3, [r7, #12]
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d105      	bne.n	8013b20 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 8013b14:	68fb      	ldr	r3, [r7, #12]
 8013b16:	2200      	movs	r2, #0
 8013b18:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 8013b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8013b1e:	e010      	b.n	8013b42 <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 8013b20:	68fb      	ldr	r3, [r7, #12]
 8013b22:	681b      	ldr	r3, [r3, #0]
 8013b24:	68ba      	ldr	r2, [r7, #8]
 8013b26:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	88fa      	ldrh	r2, [r7, #6]
 8013b2e:	811a      	strh	r2, [r3, #8]
 8013b30:	68fa      	ldr	r2, [r7, #12]
 8013b32:	6812      	ldr	r2, [r2, #0]
 8013b34:	891b      	ldrh	r3, [r3, #8]
 8013b36:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	681a      	ldr	r2, [r3, #0]
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 8013b40:	2300      	movs	r3, #0
}
 8013b42:	4618      	mov	r0, r3
 8013b44:	3710      	adds	r7, #16
 8013b46:	46bd      	mov	sp, r7
 8013b48:	bd80      	pop	{r7, pc}
 8013b4a:	bf00      	nop
 8013b4c:	08023e3c 	.word	0x08023e3c
 8013b50:	08023ef4 	.word	0x08023ef4
 8013b54:	08023e8c 	.word	0x08023e8c

08013b58 <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 8013b58:	b480      	push	{r7}
 8013b5a:	b085      	sub	sp, #20
 8013b5c:	af00      	add	r7, sp, #0
 8013b5e:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 8013b64:	68fb      	ldr	r3, [r7, #12]
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	db02      	blt.n	8013b70 <tryget_socket_unconn_nouse+0x18>
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	2b03      	cmp	r3, #3
 8013b6e:	dd01      	ble.n	8013b74 <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 8013b70:	2300      	movs	r3, #0
 8013b72:	e003      	b.n	8013b7c <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 8013b74:	68fb      	ldr	r3, [r7, #12]
 8013b76:	011b      	lsls	r3, r3, #4
 8013b78:	4a03      	ldr	r2, [pc, #12]	; (8013b88 <tryget_socket_unconn_nouse+0x30>)
 8013b7a:	4413      	add	r3, r2
}
 8013b7c:	4618      	mov	r0, r3
 8013b7e:	3714      	adds	r7, #20
 8013b80:	46bd      	mov	sp, r7
 8013b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b86:	4770      	bx	lr
 8013b88:	200228d0 	.word	0x200228d0

08013b8c <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 8013b8c:	b580      	push	{r7, lr}
 8013b8e:	b084      	sub	sp, #16
 8013b90:	af00      	add	r7, sp, #0
 8013b92:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 8013b94:	6878      	ldr	r0, [r7, #4]
 8013b96:	f7ff ffdf 	bl	8013b58 <tryget_socket_unconn_nouse>
 8013b9a:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 8013b9c:	68fb      	ldr	r3, [r7, #12]
}
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	3710      	adds	r7, #16
 8013ba2:	46bd      	mov	sp, r7
 8013ba4:	bd80      	pop	{r7, pc}

08013ba6 <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 8013ba6:	b580      	push	{r7, lr}
 8013ba8:	b084      	sub	sp, #16
 8013baa:	af00      	add	r7, sp, #0
 8013bac:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 8013bae:	6878      	ldr	r0, [r7, #4]
 8013bb0:	f7ff ffec 	bl	8013b8c <tryget_socket_unconn>
 8013bb4:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d005      	beq.n	8013bc8 <tryget_socket+0x22>
    if (sock->conn) {
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d001      	beq.n	8013bc8 <tryget_socket+0x22>
      return sock;
 8013bc4:	68fb      	ldr	r3, [r7, #12]
 8013bc6:	e000      	b.n	8013bca <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 8013bc8:	2300      	movs	r3, #0
}
 8013bca:	4618      	mov	r0, r3
 8013bcc:	3710      	adds	r7, #16
 8013bce:	46bd      	mov	sp, r7
 8013bd0:	bd80      	pop	{r7, pc}
	...

08013bd4 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 8013bd4:	b580      	push	{r7, lr}
 8013bd6:	b084      	sub	sp, #16
 8013bd8:	af00      	add	r7, sp, #0
 8013bda:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 8013bdc:	6878      	ldr	r0, [r7, #4]
 8013bde:	f7ff ffe2 	bl	8013ba6 <tryget_socket>
 8013be2:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 8013be4:	68fb      	ldr	r3, [r7, #12]
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	d104      	bne.n	8013bf4 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 8013bea:	4b05      	ldr	r3, [pc, #20]	; (8013c00 <get_socket+0x2c>)
 8013bec:	2209      	movs	r2, #9
 8013bee:	601a      	str	r2, [r3, #0]
    return NULL;
 8013bf0:	2300      	movs	r3, #0
 8013bf2:	e000      	b.n	8013bf6 <get_socket+0x22>
  }
  return sock;
 8013bf4:	68fb      	ldr	r3, [r7, #12]
}
 8013bf6:	4618      	mov	r0, r3
 8013bf8:	3710      	adds	r7, #16
 8013bfa:	46bd      	mov	sp, r7
 8013bfc:	bd80      	pop	{r7, pc}
 8013bfe:	bf00      	nop
 8013c00:	20029790 	.word	0x20029790

08013c04 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 8013c04:	b580      	push	{r7, lr}
 8013c06:	b084      	sub	sp, #16
 8013c08:	af00      	add	r7, sp, #0
 8013c0a:	6078      	str	r0, [r7, #4]
 8013c0c:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 8013c0e:	2300      	movs	r3, #0
 8013c10:	60fb      	str	r3, [r7, #12]
 8013c12:	e052      	b.n	8013cba <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 8013c14:	f00c fb0a 	bl	802022c <sys_arch_protect>
 8013c18:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 8013c1a:	4a2c      	ldr	r2, [pc, #176]	; (8013ccc <alloc_socket+0xc8>)
 8013c1c:	68fb      	ldr	r3, [r7, #12]
 8013c1e:	011b      	lsls	r3, r3, #4
 8013c20:	4413      	add	r3, r2
 8013c22:	681b      	ldr	r3, [r3, #0]
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d142      	bne.n	8013cae <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 8013c28:	4a28      	ldr	r2, [pc, #160]	; (8013ccc <alloc_socket+0xc8>)
 8013c2a:	68fb      	ldr	r3, [r7, #12]
 8013c2c:	011b      	lsls	r3, r3, #4
 8013c2e:	4413      	add	r3, r2
 8013c30:	687a      	ldr	r2, [r7, #4]
 8013c32:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 8013c34:	68b8      	ldr	r0, [r7, #8]
 8013c36:	f00c fb07 	bl	8020248 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 8013c3a:	4a24      	ldr	r2, [pc, #144]	; (8013ccc <alloc_socket+0xc8>)
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	011b      	lsls	r3, r3, #4
 8013c40:	4413      	add	r3, r2
 8013c42:	3304      	adds	r3, #4
 8013c44:	2200      	movs	r2, #0
 8013c46:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 8013c48:	4a20      	ldr	r2, [pc, #128]	; (8013ccc <alloc_socket+0xc8>)
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	011b      	lsls	r3, r3, #4
 8013c4e:	4413      	add	r3, r2
 8013c50:	330e      	adds	r3, #14
 8013c52:	781b      	ldrb	r3, [r3, #0]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d006      	beq.n	8013c66 <alloc_socket+0x62>
 8013c58:	4b1d      	ldr	r3, [pc, #116]	; (8013cd0 <alloc_socket+0xcc>)
 8013c5a:	f240 220e 	movw	r2, #526	; 0x20e
 8013c5e:	491d      	ldr	r1, [pc, #116]	; (8013cd4 <alloc_socket+0xd0>)
 8013c60:	481d      	ldr	r0, [pc, #116]	; (8013cd8 <alloc_socket+0xd4>)
 8013c62:	f00d f88b 	bl	8020d7c <iprintf>
      sockets[i].rcvevent   = 0;
 8013c66:	4a19      	ldr	r2, [pc, #100]	; (8013ccc <alloc_socket+0xc8>)
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	011b      	lsls	r3, r3, #4
 8013c6c:	4413      	add	r3, r2
 8013c6e:	3308      	adds	r3, #8
 8013c70:	2200      	movs	r2, #0
 8013c72:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	781b      	ldrb	r3, [r3, #0]
 8013c78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013c7c:	2b10      	cmp	r3, #16
 8013c7e:	d102      	bne.n	8013c86 <alloc_socket+0x82>
 8013c80:	683b      	ldr	r3, [r7, #0]
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d001      	beq.n	8013c8a <alloc_socket+0x86>
 8013c86:	2301      	movs	r3, #1
 8013c88:	e000      	b.n	8013c8c <alloc_socket+0x88>
 8013c8a:	2300      	movs	r3, #0
 8013c8c:	b299      	uxth	r1, r3
 8013c8e:	4a0f      	ldr	r2, [pc, #60]	; (8013ccc <alloc_socket+0xc8>)
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	011b      	lsls	r3, r3, #4
 8013c94:	4413      	add	r3, r2
 8013c96:	330a      	adds	r3, #10
 8013c98:	460a      	mov	r2, r1
 8013c9a:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 8013c9c:	4a0b      	ldr	r2, [pc, #44]	; (8013ccc <alloc_socket+0xc8>)
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	011b      	lsls	r3, r3, #4
 8013ca2:	4413      	add	r3, r2
 8013ca4:	330c      	adds	r3, #12
 8013ca6:	2200      	movs	r2, #0
 8013ca8:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 8013caa:	68fb      	ldr	r3, [r7, #12]
 8013cac:	e00a      	b.n	8013cc4 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 8013cae:	68b8      	ldr	r0, [r7, #8]
 8013cb0:	f00c faca 	bl	8020248 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	3301      	adds	r3, #1
 8013cb8:	60fb      	str	r3, [r7, #12]
 8013cba:	68fb      	ldr	r3, [r7, #12]
 8013cbc:	2b03      	cmp	r3, #3
 8013cbe:	dda9      	ble.n	8013c14 <alloc_socket+0x10>
  }
  return -1;
 8013cc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013cc4:	4618      	mov	r0, r3
 8013cc6:	3710      	adds	r7, #16
 8013cc8:	46bd      	mov	sp, r7
 8013cca:	bd80      	pop	{r7, pc}
 8013ccc:	200228d0 	.word	0x200228d0
 8013cd0:	08023fd4 	.word	0x08023fd4
 8013cd4:	08024008 	.word	0x08024008
 8013cd8:	08024028 	.word	0x08024028

08013cdc <free_socket_locked>:
 * @param lastdata lastdata is stored here, must be freed externally
 */
static int
free_socket_locked(struct lwip_sock *sock, int is_tcp, struct netconn **conn,
                   union lwip_sock_lastdata *lastdata)
{
 8013cdc:	b480      	push	{r7}
 8013cde:	b085      	sub	sp, #20
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	60f8      	str	r0, [r7, #12]
 8013ce4:	60b9      	str	r1, [r7, #8]
 8013ce6:	607a      	str	r2, [r7, #4]
 8013ce8:	603b      	str	r3, [r7, #0]
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  LWIP_UNUSED_ARG(is_tcp);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  *lastdata = sock->lastdata;
 8013cea:	683b      	ldr	r3, [r7, #0]
 8013cec:	68fa      	ldr	r2, [r7, #12]
 8013cee:	6852      	ldr	r2, [r2, #4]
 8013cf0:	601a      	str	r2, [r3, #0]
  sock->lastdata.pbuf = NULL;
 8013cf2:	68fb      	ldr	r3, [r7, #12]
 8013cf4:	2200      	movs	r2, #0
 8013cf6:	605a      	str	r2, [r3, #4]
  *conn = sock->conn;
 8013cf8:	68fb      	ldr	r3, [r7, #12]
 8013cfa:	681a      	ldr	r2, [r3, #0]
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	601a      	str	r2, [r3, #0]
  sock->conn = NULL;
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	2200      	movs	r2, #0
 8013d04:	601a      	str	r2, [r3, #0]
  return 1;
 8013d06:	2301      	movs	r3, #1
}
 8013d08:	4618      	mov	r0, r3
 8013d0a:	3714      	adds	r7, #20
 8013d0c:	46bd      	mov	sp, r7
 8013d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d12:	4770      	bx	lr

08013d14 <free_socket_free_elements>:

/** Free a socket's leftover members.
 */
static void
free_socket_free_elements(int is_tcp, struct netconn *conn, union lwip_sock_lastdata *lastdata)
{
 8013d14:	b580      	push	{r7, lr}
 8013d16:	b084      	sub	sp, #16
 8013d18:	af00      	add	r7, sp, #0
 8013d1a:	60f8      	str	r0, [r7, #12]
 8013d1c:	60b9      	str	r1, [r7, #8]
 8013d1e:	607a      	str	r2, [r7, #4]
  if (lastdata->pbuf != NULL) {
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d00d      	beq.n	8013d44 <free_socket_free_elements+0x30>
    if (is_tcp) {
 8013d28:	68fb      	ldr	r3, [r7, #12]
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d005      	beq.n	8013d3a <free_socket_free_elements+0x26>
      pbuf_free(lastdata->pbuf);
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	4618      	mov	r0, r3
 8013d34:	f002 fffc 	bl	8016d30 <pbuf_free>
 8013d38:	e004      	b.n	8013d44 <free_socket_free_elements+0x30>
    } else {
      netbuf_delete(lastdata->netbuf);
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	681b      	ldr	r3, [r3, #0]
 8013d3e:	4618      	mov	r0, r3
 8013d40:	f7ff fe78 	bl	8013a34 <netbuf_delete>
    }
  }
  if (conn != NULL) {
 8013d44:	68bb      	ldr	r3, [r7, #8]
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d002      	beq.n	8013d50 <free_socket_free_elements+0x3c>
    /* netconn_prepare_delete() has already been called, here we only free the conn */
    netconn_delete(conn);
 8013d4a:	68b8      	ldr	r0, [r7, #8]
 8013d4c:	f7fd fd04 	bl	8011758 <netconn_delete>
  }
}
 8013d50:	bf00      	nop
 8013d52:	3710      	adds	r7, #16
 8013d54:	46bd      	mov	sp, r7
 8013d56:	bd80      	pop	{r7, pc}

08013d58 <free_socket>:
 * @param sock the socket to free
 * @param is_tcp != 0 for TCP sockets, used to free lastdata
 */
static void
free_socket(struct lwip_sock *sock, int is_tcp)
{
 8013d58:	b580      	push	{r7, lr}
 8013d5a:	b086      	sub	sp, #24
 8013d5c:	af00      	add	r7, sp, #0
 8013d5e:	6078      	str	r0, [r7, #4]
 8013d60:	6039      	str	r1, [r7, #0]
  struct netconn *conn;
  union lwip_sock_lastdata lastdata;
  SYS_ARCH_DECL_PROTECT(lev);

  /* Protect socket array */
  SYS_ARCH_PROTECT(lev);
 8013d62:	f00c fa63 	bl	802022c <sys_arch_protect>
 8013d66:	6178      	str	r0, [r7, #20]

  freed = free_socket_locked(sock, is_tcp, &conn, &lastdata);
 8013d68:	f107 0308 	add.w	r3, r7, #8
 8013d6c:	f107 020c 	add.w	r2, r7, #12
 8013d70:	6839      	ldr	r1, [r7, #0]
 8013d72:	6878      	ldr	r0, [r7, #4]
 8013d74:	f7ff ffb2 	bl	8013cdc <free_socket_locked>
 8013d78:	6138      	str	r0, [r7, #16]
  SYS_ARCH_UNPROTECT(lev);
 8013d7a:	6978      	ldr	r0, [r7, #20]
 8013d7c:	f00c fa64 	bl	8020248 <sys_arch_unprotect>
  /* don't use 'sock' after this line, as another task might have allocated it */

  if (freed) {
 8013d80:	693b      	ldr	r3, [r7, #16]
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d006      	beq.n	8013d94 <free_socket+0x3c>
    free_socket_free_elements(is_tcp, conn, &lastdata);
 8013d86:	68fb      	ldr	r3, [r7, #12]
 8013d88:	f107 0208 	add.w	r2, r7, #8
 8013d8c:	4619      	mov	r1, r3
 8013d8e:	6838      	ldr	r0, [r7, #0]
 8013d90:	f7ff ffc0 	bl	8013d14 <free_socket_free_elements>
  }
}
 8013d94:	bf00      	nop
 8013d96:	3718      	adds	r7, #24
 8013d98:	46bd      	mov	sp, r7
 8013d9a:	bd80      	pop	{r7, pc}

08013d9c <lwip_accept>:
 * Exceptions are documented!
 */

int
lwip_accept(int s, struct sockaddr *addr, socklen_t *addrlen)
{
 8013d9c:	b590      	push	{r4, r7, lr}
 8013d9e:	b099      	sub	sp, #100	; 0x64
 8013da0:	af00      	add	r7, sp, #0
 8013da2:	60f8      	str	r0, [r7, #12]
 8013da4:	60b9      	str	r1, [r7, #8]
 8013da6:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock, *nsock;
  struct netconn *newconn;
  ip_addr_t naddr;
  u16_t port = 0;
 8013da8:	2300      	movs	r3, #0
 8013daa:	84fb      	strh	r3, [r7, #38]	; 0x26
  err_t err;
  int recvevent;
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d)...\n", s));
  sock = get_socket(s);
 8013dac:	68f8      	ldr	r0, [r7, #12]
 8013dae:	f7ff ff11 	bl	8013bd4 <get_socket>
 8013db2:	65b8      	str	r0, [r7, #88]	; 0x58
  if (!sock) {
 8013db4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d102      	bne.n	8013dc0 <lwip_accept+0x24>
    return -1;
 8013dba:	f04f 33ff 	mov.w	r3, #4294967295
 8013dbe:	e0f8      	b.n	8013fb2 <lwip_accept+0x216>
  }

  /* wait for a new connection */
  err = netconn_accept(sock->conn, &newconn);
 8013dc0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013dc2:	681b      	ldr	r3, [r3, #0]
 8013dc4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8013dc8:	4611      	mov	r1, r2
 8013dca:	4618      	mov	r0, r3
 8013dcc:	f7fd fd96 	bl	80118fc <netconn_accept>
 8013dd0:	4603      	mov	r3, r0
 8013dd2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if (err != ERR_OK) {
 8013dd6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8013dda:	2b00      	cmp	r3, #0
 8013ddc:	d02c      	beq.n	8013e38 <lwip_accept+0x9c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d): netconn_acept failed, err=%d\n", s, err));
    if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 8013dde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013de0:	681b      	ldr	r3, [r3, #0]
 8013de2:	781b      	ldrb	r3, [r3, #0]
 8013de4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013de8:	2b10      	cmp	r3, #16
 8013dea:	d008      	beq.n	8013dfe <lwip_accept+0x62>
      sock_set_errno(sock, EOPNOTSUPP);
 8013dec:	235f      	movs	r3, #95	; 0x5f
 8013dee:	633b      	str	r3, [r7, #48]	; 0x30
 8013df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d01d      	beq.n	8013e32 <lwip_accept+0x96>
 8013df6:	4a71      	ldr	r2, [pc, #452]	; (8013fbc <lwip_accept+0x220>)
 8013df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dfa:	6013      	str	r3, [r2, #0]
 8013dfc:	e019      	b.n	8013e32 <lwip_accept+0x96>
    } else if (err == ERR_CLSD) {
 8013dfe:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8013e02:	f113 0f0f 	cmn.w	r3, #15
 8013e06:	d108      	bne.n	8013e1a <lwip_accept+0x7e>
      sock_set_errno(sock, EINVAL);
 8013e08:	2316      	movs	r3, #22
 8013e0a:	637b      	str	r3, [r7, #52]	; 0x34
 8013e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d00f      	beq.n	8013e32 <lwip_accept+0x96>
 8013e12:	4a6a      	ldr	r2, [pc, #424]	; (8013fbc <lwip_accept+0x220>)
 8013e14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013e16:	6013      	str	r3, [r2, #0]
 8013e18:	e00b      	b.n	8013e32 <lwip_accept+0x96>
    } else {
      sock_set_errno(sock, err_to_errno(err));
 8013e1a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8013e1e:	4618      	mov	r0, r3
 8013e20:	f7ff fdea 	bl	80139f8 <err_to_errno>
 8013e24:	63b8      	str	r0, [r7, #56]	; 0x38
 8013e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d002      	beq.n	8013e32 <lwip_accept+0x96>
 8013e2c:	4a63      	ldr	r2, [pc, #396]	; (8013fbc <lwip_accept+0x220>)
 8013e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e30:	6013      	str	r3, [r2, #0]
    }
    done_socket(sock);
    return -1;
 8013e32:	f04f 33ff 	mov.w	r3, #4294967295
 8013e36:	e0bc      	b.n	8013fb2 <lwip_accept+0x216>
  }
  LWIP_ASSERT("newconn != NULL", newconn != NULL);
 8013e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d106      	bne.n	8013e4c <lwip_accept+0xb0>
 8013e3e:	4b60      	ldr	r3, [pc, #384]	; (8013fc0 <lwip_accept+0x224>)
 8013e40:	f240 228b 	movw	r2, #651	; 0x28b
 8013e44:	495f      	ldr	r1, [pc, #380]	; (8013fc4 <lwip_accept+0x228>)
 8013e46:	4860      	ldr	r0, [pc, #384]	; (8013fc8 <lwip_accept+0x22c>)
 8013e48:	f00c ff98 	bl	8020d7c <iprintf>

  newsock = alloc_socket(newconn, 1);
 8013e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e4e:	2101      	movs	r1, #1
 8013e50:	4618      	mov	r0, r3
 8013e52:	f7ff fed7 	bl	8013c04 <alloc_socket>
 8013e56:	6538      	str	r0, [r7, #80]	; 0x50
  if (newsock == -1) {
 8013e58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013e5e:	d10e      	bne.n	8013e7e <lwip_accept+0xe2>
    netconn_delete(newconn);
 8013e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e62:	4618      	mov	r0, r3
 8013e64:	f7fd fc78 	bl	8011758 <netconn_delete>
    sock_set_errno(sock, ENFILE);
 8013e68:	2317      	movs	r3, #23
 8013e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d002      	beq.n	8013e78 <lwip_accept+0xdc>
 8013e72:	4a52      	ldr	r2, [pc, #328]	; (8013fbc <lwip_accept+0x220>)
 8013e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013e76:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8013e78:	f04f 33ff 	mov.w	r3, #4294967295
 8013e7c:	e099      	b.n	8013fb2 <lwip_accept+0x216>
  }
  LWIP_ASSERT("invalid socket index", (newsock >= LWIP_SOCKET_OFFSET) && (newsock < NUM_SOCKETS + LWIP_SOCKET_OFFSET));
 8013e7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013e80:	2b00      	cmp	r3, #0
 8013e82:	db02      	blt.n	8013e8a <lwip_accept+0xee>
 8013e84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013e86:	2b03      	cmp	r3, #3
 8013e88:	dd06      	ble.n	8013e98 <lwip_accept+0xfc>
 8013e8a:	4b4d      	ldr	r3, [pc, #308]	; (8013fc0 <lwip_accept+0x224>)
 8013e8c:	f44f 7225 	mov.w	r2, #660	; 0x294
 8013e90:	494e      	ldr	r1, [pc, #312]	; (8013fcc <lwip_accept+0x230>)
 8013e92:	484d      	ldr	r0, [pc, #308]	; (8013fc8 <lwip_accept+0x22c>)
 8013e94:	f00c ff72 	bl	8020d7c <iprintf>
  nsock = &sockets[newsock - LWIP_SOCKET_OFFSET];
 8013e98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013e9a:	011b      	lsls	r3, r3, #4
 8013e9c:	4a4c      	ldr	r2, [pc, #304]	; (8013fd0 <lwip_accept+0x234>)
 8013e9e:	4413      	add	r3, r2
 8013ea0:	64fb      	str	r3, [r7, #76]	; 0x4c
  /* See event_callback: If data comes in right away after an accept, even
   * though the server task might not have created a new socket yet.
   * In that case, newconn->socket is counted down (newconn->socket--),
   * so nsock->rcvevent is >= 1 here!
   */
  SYS_ARCH_PROTECT(lev);
 8013ea2:	f00c f9c3 	bl	802022c <sys_arch_protect>
 8013ea6:	64b8      	str	r0, [r7, #72]	; 0x48
  recvevent = (s16_t)(-1 - newconn->socket);
 8013ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eaa:	699b      	ldr	r3, [r3, #24]
 8013eac:	b21b      	sxth	r3, r3
 8013eae:	43db      	mvns	r3, r3
 8013eb0:	b21b      	sxth	r3, r3
 8013eb2:	65fb      	str	r3, [r7, #92]	; 0x5c
  newconn->socket = newsock;
 8013eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013eb6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8013eb8:	619a      	str	r2, [r3, #24]
  SYS_ARCH_UNPROTECT(lev);
 8013eba:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8013ebc:	f00c f9c4 	bl	8020248 <sys_arch_unprotect>

  if (newconn->callback) {
 8013ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d012      	beq.n	8013eee <lwip_accept+0x152>
    LOCK_TCPIP_CORE();
 8013ec8:	4842      	ldr	r0, [pc, #264]	; (8013fd4 <lwip_accept+0x238>)
 8013eca:	f00c f973 	bl	80201b4 <sys_mutex_lock>
    while (recvevent > 0) {
 8013ece:	e008      	b.n	8013ee2 <lwip_accept+0x146>
      recvevent--;
 8013ed0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013ed2:	3b01      	subs	r3, #1
 8013ed4:	65fb      	str	r3, [r7, #92]	; 0x5c
      newconn->callback(newconn, NETCONN_EVT_RCVPLUS, 0);
 8013ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013eda:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013edc:	2200      	movs	r2, #0
 8013ede:	2100      	movs	r1, #0
 8013ee0:	4798      	blx	r3
    while (recvevent > 0) {
 8013ee2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	dcf3      	bgt.n	8013ed0 <lwip_accept+0x134>
    }
    UNLOCK_TCPIP_CORE();
 8013ee8:	483a      	ldr	r0, [pc, #232]	; (8013fd4 <lwip_accept+0x238>)
 8013eea:	f00c f972 	bl	80201d2 <sys_mutex_unlock>
  }

  /* Note that POSIX only requires us to check addr is non-NULL. addrlen must
   * not be NULL if addr is valid.
   */
  if ((addr != NULL) && (addrlen != NULL)) {
 8013eee:	68bb      	ldr	r3, [r7, #8]
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d055      	beq.n	8013fa0 <lwip_accept+0x204>
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d052      	beq.n	8013fa0 <lwip_accept+0x204>
    union sockaddr_aligned tempaddr;
    /* get the IP address and port of the remote host */
    err = netconn_peer(newconn, &naddr, &port);
 8013efa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013efc:	f107 0226 	add.w	r2, r7, #38	; 0x26
 8013f00:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8013f04:	2300      	movs	r3, #0
 8013f06:	f7fd fc43 	bl	8011790 <netconn_getaddr>
 8013f0a:	4603      	mov	r3, r0
 8013f0c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    if (err != ERR_OK) {
 8013f10:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d016      	beq.n	8013f46 <lwip_accept+0x1aa>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d): netconn_peer failed, err=%d\n", s, err));
      netconn_delete(newconn);
 8013f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f1a:	4618      	mov	r0, r3
 8013f1c:	f7fd fc1c 	bl	8011758 <netconn_delete>
      free_socket(nsock, 1);
 8013f20:	2101      	movs	r1, #1
 8013f22:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8013f24:	f7ff ff18 	bl	8013d58 <free_socket>
      sock_set_errno(sock, err_to_errno(err));
 8013f28:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8013f2c:	4618      	mov	r0, r3
 8013f2e:	f7ff fd63 	bl	80139f8 <err_to_errno>
 8013f32:	6478      	str	r0, [r7, #68]	; 0x44
 8013f34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d002      	beq.n	8013f40 <lwip_accept+0x1a4>
 8013f3a:	4a20      	ldr	r2, [pc, #128]	; (8013fbc <lwip_accept+0x220>)
 8013f3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013f3e:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 8013f40:	f04f 33ff 	mov.w	r3, #4294967295
 8013f44:	e035      	b.n	8013fb2 <lwip_accept+0x216>
    }

    IPADDR_PORT_TO_SOCKADDR(&tempaddr, &naddr, port);
 8013f46:	f107 0314 	add.w	r3, r7, #20
 8013f4a:	2210      	movs	r2, #16
 8013f4c:	701a      	strb	r2, [r3, #0]
 8013f4e:	f107 0314 	add.w	r3, r7, #20
 8013f52:	2202      	movs	r2, #2
 8013f54:	705a      	strb	r2, [r3, #1]
 8013f56:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8013f58:	f107 0414 	add.w	r4, r7, #20
 8013f5c:	4618      	mov	r0, r3
 8013f5e:	f001 fb11 	bl	8015584 <lwip_htons>
 8013f62:	4603      	mov	r3, r0
 8013f64:	8063      	strh	r3, [r4, #2]
 8013f66:	f107 0314 	add.w	r3, r7, #20
 8013f6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013f6c:	605a      	str	r2, [r3, #4]
 8013f6e:	f107 0314 	add.w	r3, r7, #20
 8013f72:	3308      	adds	r3, #8
 8013f74:	2208      	movs	r2, #8
 8013f76:	2100      	movs	r1, #0
 8013f78:	4618      	mov	r0, r3
 8013f7a:	f00c f9e3 	bl	8020344 <memset>
    if (*addrlen > tempaddr.sa.sa_len) {
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	7d3a      	ldrb	r2, [r7, #20]
 8013f84:	4293      	cmp	r3, r2
 8013f86:	d903      	bls.n	8013f90 <lwip_accept+0x1f4>
      *addrlen = tempaddr.sa.sa_len;
 8013f88:	7d3b      	ldrb	r3, [r7, #20]
 8013f8a:	461a      	mov	r2, r3
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	601a      	str	r2, [r3, #0]
    }
    MEMCPY(addr, &tempaddr, *addrlen);
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	681a      	ldr	r2, [r3, #0]
 8013f94:	f107 0314 	add.w	r3, r7, #20
 8013f98:	4619      	mov	r1, r3
 8013f9a:	68b8      	ldr	r0, [r7, #8]
 8013f9c:	f00c f9aa 	bl	80202f4 <memcpy>
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F"\n", port));
  } else {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_accept(%d) returning new sock=%d", s, newsock));
  }

  sock_set_errno(sock, 0);
 8013fa0:	2300      	movs	r3, #0
 8013fa2:	643b      	str	r3, [r7, #64]	; 0x40
 8013fa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fa6:	2b00      	cmp	r3, #0
 8013fa8:	d002      	beq.n	8013fb0 <lwip_accept+0x214>
 8013faa:	4a04      	ldr	r2, [pc, #16]	; (8013fbc <lwip_accept+0x220>)
 8013fac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fae:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  done_socket(nsock);
  return newsock;
 8013fb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8013fb2:	4618      	mov	r0, r3
 8013fb4:	3764      	adds	r7, #100	; 0x64
 8013fb6:	46bd      	mov	sp, r7
 8013fb8:	bd90      	pop	{r4, r7, pc}
 8013fba:	bf00      	nop
 8013fbc:	20029790 	.word	0x20029790
 8013fc0:	08023fd4 	.word	0x08023fd4
 8013fc4:	08024050 	.word	0x08024050
 8013fc8:	08024028 	.word	0x08024028
 8013fcc:	08024060 	.word	0x08024060
 8013fd0:	200228d0 	.word	0x200228d0
 8013fd4:	20026074 	.word	0x20026074

08013fd8 <lwip_bind>:

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 8013fd8:	b580      	push	{r7, lr}
 8013fda:	b08a      	sub	sp, #40	; 0x28
 8013fdc:	af00      	add	r7, sp, #0
 8013fde:	60f8      	str	r0, [r7, #12]
 8013fe0:	60b9      	str	r1, [r7, #8]
 8013fe2:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 8013fe4:	68f8      	ldr	r0, [r7, #12]
 8013fe6:	f7ff fdf5 	bl	8013bd4 <get_socket>
 8013fea:	6278      	str	r0, [r7, #36]	; 0x24
  if (!sock) {
 8013fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d102      	bne.n	8013ff8 <lwip_bind+0x20>
    return -1;
 8013ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8013ff6:	e051      	b.n	801409c <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	2b10      	cmp	r3, #16
 8013ffc:	d108      	bne.n	8014010 <lwip_bind+0x38>
 8013ffe:	68bb      	ldr	r3, [r7, #8]
 8014000:	785b      	ldrb	r3, [r3, #1]
 8014002:	2b02      	cmp	r3, #2
 8014004:	d104      	bne.n	8014010 <lwip_bind+0x38>
 8014006:	68bb      	ldr	r3, [r7, #8]
 8014008:	f003 0303 	and.w	r3, r3, #3
 801400c:	2b00      	cmp	r3, #0
 801400e:	d014      	beq.n	801403a <lwip_bind+0x62>
 8014010:	4b24      	ldr	r3, [pc, #144]	; (80140a4 <lwip_bind+0xcc>)
 8014012:	f240 22e2 	movw	r2, #738	; 0x2e2
 8014016:	4924      	ldr	r1, [pc, #144]	; (80140a8 <lwip_bind+0xd0>)
 8014018:	4824      	ldr	r0, [pc, #144]	; (80140ac <lwip_bind+0xd4>)
 801401a:	f00c feaf 	bl	8020d7c <iprintf>
 801401e:	f06f 000f 	mvn.w	r0, #15
 8014022:	f7ff fce9 	bl	80139f8 <err_to_errno>
 8014026:	6178      	str	r0, [r7, #20]
 8014028:	697b      	ldr	r3, [r7, #20]
 801402a:	2b00      	cmp	r3, #0
 801402c:	d002      	beq.n	8014034 <lwip_bind+0x5c>
 801402e:	4a20      	ldr	r2, [pc, #128]	; (80140b0 <lwip_bind+0xd8>)
 8014030:	697b      	ldr	r3, [r7, #20]
 8014032:	6013      	str	r3, [r2, #0]
 8014034:	f04f 33ff 	mov.w	r3, #4294967295
 8014038:	e030      	b.n	801409c <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 801403a:	68bb      	ldr	r3, [r7, #8]
 801403c:	685b      	ldr	r3, [r3, #4]
 801403e:	613b      	str	r3, [r7, #16]
 8014040:	68bb      	ldr	r3, [r7, #8]
 8014042:	885b      	ldrh	r3, [r3, #2]
 8014044:	4618      	mov	r0, r3
 8014046:	f001 fa9d 	bl	8015584 <lwip_htons>
 801404a:	4603      	mov	r3, r0
 801404c:	847b      	strh	r3, [r7, #34]	; 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 801404e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014050:	681b      	ldr	r3, [r3, #0]
 8014052:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014054:	f107 0110 	add.w	r1, r7, #16
 8014058:	4618      	mov	r0, r3
 801405a:	f7fd fbeb 	bl	8011834 <netconn_bind>
 801405e:	4603      	mov	r3, r0
 8014060:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

  if (err != ERR_OK) {
 8014064:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8014068:	2b00      	cmp	r3, #0
 801406a:	d00e      	beq.n	801408a <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 801406c:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8014070:	4618      	mov	r0, r3
 8014072:	f7ff fcc1 	bl	80139f8 <err_to_errno>
 8014076:	61b8      	str	r0, [r7, #24]
 8014078:	69bb      	ldr	r3, [r7, #24]
 801407a:	2b00      	cmp	r3, #0
 801407c:	d002      	beq.n	8014084 <lwip_bind+0xac>
 801407e:	4a0c      	ldr	r2, [pc, #48]	; (80140b0 <lwip_bind+0xd8>)
 8014080:	69bb      	ldr	r3, [r7, #24]
 8014082:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8014084:	f04f 33ff 	mov.w	r3, #4294967295
 8014088:	e008      	b.n	801409c <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 801408a:	2300      	movs	r3, #0
 801408c:	61fb      	str	r3, [r7, #28]
 801408e:	69fb      	ldr	r3, [r7, #28]
 8014090:	2b00      	cmp	r3, #0
 8014092:	d002      	beq.n	801409a <lwip_bind+0xc2>
 8014094:	4a06      	ldr	r2, [pc, #24]	; (80140b0 <lwip_bind+0xd8>)
 8014096:	69fb      	ldr	r3, [r7, #28]
 8014098:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 801409a:	2300      	movs	r3, #0
}
 801409c:	4618      	mov	r0, r3
 801409e:	3728      	adds	r7, #40	; 0x28
 80140a0:	46bd      	mov	sp, r7
 80140a2:	bd80      	pop	{r7, pc}
 80140a4:	08023fd4 	.word	0x08023fd4
 80140a8:	08024078 	.word	0x08024078
 80140ac:	08024028 	.word	0x08024028
 80140b0:	20029790 	.word	0x20029790

080140b4 <lwip_close>:

int
lwip_close(int s)
{
 80140b4:	b580      	push	{r7, lr}
 80140b6:	b086      	sub	sp, #24
 80140b8:	af00      	add	r7, sp, #0
 80140ba:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock;
  int is_tcp = 0;
 80140bc:	2300      	movs	r3, #0
 80140be:	617b      	str	r3, [r7, #20]
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_close(%d)\n", s));

  sock = get_socket(s);
 80140c0:	6878      	ldr	r0, [r7, #4]
 80140c2:	f7ff fd87 	bl	8013bd4 <get_socket>
 80140c6:	6138      	str	r0, [r7, #16]
  if (!sock) {
 80140c8:	693b      	ldr	r3, [r7, #16]
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d102      	bne.n	80140d4 <lwip_close+0x20>
    return -1;
 80140ce:	f04f 33ff 	mov.w	r3, #4294967295
 80140d2:	e039      	b.n	8014148 <lwip_close+0x94>
  }

  if (sock->conn != NULL) {
 80140d4:	693b      	ldr	r3, [r7, #16]
 80140d6:	681b      	ldr	r3, [r3, #0]
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d00b      	beq.n	80140f4 <lwip_close+0x40>
    is_tcp = NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP;
 80140dc:	693b      	ldr	r3, [r7, #16]
 80140de:	681b      	ldr	r3, [r3, #0]
 80140e0:	781b      	ldrb	r3, [r3, #0]
 80140e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80140e6:	2b10      	cmp	r3, #16
 80140e8:	bf0c      	ite	eq
 80140ea:	2301      	moveq	r3, #1
 80140ec:	2300      	movne	r3, #0
 80140ee:	b2db      	uxtb	r3, r3
 80140f0:	617b      	str	r3, [r7, #20]
 80140f2:	e00a      	b.n	801410a <lwip_close+0x56>
  } else {
    LWIP_ASSERT("sock->lastdata == NULL", sock->lastdata.pbuf == NULL);
 80140f4:	693b      	ldr	r3, [r7, #16]
 80140f6:	685b      	ldr	r3, [r3, #4]
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	d006      	beq.n	801410a <lwip_close+0x56>
 80140fc:	4b14      	ldr	r3, [pc, #80]	; (8014150 <lwip_close+0x9c>)
 80140fe:	f44f 7245 	mov.w	r2, #788	; 0x314
 8014102:	4914      	ldr	r1, [pc, #80]	; (8014154 <lwip_close+0xa0>)
 8014104:	4814      	ldr	r0, [pc, #80]	; (8014158 <lwip_close+0xa4>)
 8014106:	f00c fe39 	bl	8020d7c <iprintf>
#if LWIP_IPV6_MLD
  /* drop all possibly joined MLD6 memberships */
  lwip_socket_drop_registered_mld6_memberships(s);
#endif /* LWIP_IPV6_MLD */

  err = netconn_prepare_delete(sock->conn);
 801410a:	693b      	ldr	r3, [r7, #16]
 801410c:	681b      	ldr	r3, [r3, #0]
 801410e:	4618      	mov	r0, r3
 8014110:	f7fd fafe 	bl	8011710 <netconn_prepare_delete>
 8014114:	4603      	mov	r3, r0
 8014116:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8014118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801411c:	2b00      	cmp	r3, #0
 801411e:	d00e      	beq.n	801413e <lwip_close+0x8a>
    sock_set_errno(sock, err_to_errno(err));
 8014120:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014124:	4618      	mov	r0, r3
 8014126:	f7ff fc67 	bl	80139f8 <err_to_errno>
 801412a:	60b8      	str	r0, [r7, #8]
 801412c:	68bb      	ldr	r3, [r7, #8]
 801412e:	2b00      	cmp	r3, #0
 8014130:	d002      	beq.n	8014138 <lwip_close+0x84>
 8014132:	4a0a      	ldr	r2, [pc, #40]	; (801415c <lwip_close+0xa8>)
 8014134:	68bb      	ldr	r3, [r7, #8]
 8014136:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8014138:	f04f 33ff 	mov.w	r3, #4294967295
 801413c:	e004      	b.n	8014148 <lwip_close+0x94>
  }

  free_socket(sock, is_tcp);
 801413e:	6979      	ldr	r1, [r7, #20]
 8014140:	6938      	ldr	r0, [r7, #16]
 8014142:	f7ff fe09 	bl	8013d58 <free_socket>
  set_errno(0);
  return 0;
 8014146:	2300      	movs	r3, #0
}
 8014148:	4618      	mov	r0, r3
 801414a:	3718      	adds	r7, #24
 801414c:	46bd      	mov	sp, r7
 801414e:	bd80      	pop	{r7, pc}
 8014150:	08023fd4 	.word	0x08023fd4
 8014154:	08024094 	.word	0x08024094
 8014158:	08024028 	.word	0x08024028
 801415c:	20029790 	.word	0x20029790

08014160 <lwip_listen>:
 * @param backlog (ATTENTION: needs TCP_LISTEN_BACKLOG=1)
 * @return 0 on success, non-zero on failure
 */
int
lwip_listen(int s, int backlog)
{
 8014160:	b580      	push	{r7, lr}
 8014162:	b088      	sub	sp, #32
 8014164:	af00      	add	r7, sp, #0
 8014166:	6078      	str	r0, [r7, #4]
 8014168:	6039      	str	r1, [r7, #0]
  struct lwip_sock *sock;
  err_t err;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_listen(%d, backlog=%d)\n", s, backlog));

  sock = get_socket(s);
 801416a:	6878      	ldr	r0, [r7, #4]
 801416c:	f7ff fd32 	bl	8013bd4 <get_socket>
 8014170:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 8014172:	69fb      	ldr	r3, [r7, #28]
 8014174:	2b00      	cmp	r3, #0
 8014176:	d102      	bne.n	801417e <lwip_listen+0x1e>
    return -1;
 8014178:	f04f 33ff 	mov.w	r3, #4294967295
 801417c:	e03e      	b.n	80141fc <lwip_listen+0x9c>
  }

  /* limit the "backlog" parameter to fit in an u8_t */
  backlog = LWIP_MIN(LWIP_MAX(backlog, 0), 0xff);
 801417e:	683b      	ldr	r3, [r7, #0]
 8014180:	2bfe      	cmp	r3, #254	; 0xfe
 8014182:	dc03      	bgt.n	801418c <lwip_listen+0x2c>
 8014184:	683b      	ldr	r3, [r7, #0]
 8014186:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801418a:	e000      	b.n	801418e <lwip_listen+0x2e>
 801418c:	23ff      	movs	r3, #255	; 0xff
 801418e:	603b      	str	r3, [r7, #0]

  err = netconn_listen_with_backlog(sock->conn, (u8_t)backlog);
 8014190:	69fb      	ldr	r3, [r7, #28]
 8014192:	681b      	ldr	r3, [r3, #0]
 8014194:	683a      	ldr	r2, [r7, #0]
 8014196:	b2d2      	uxtb	r2, r2
 8014198:	4611      	mov	r1, r2
 801419a:	4618      	mov	r0, r3
 801419c:	f7fd fb82 	bl	80118a4 <netconn_listen_with_backlog>
 80141a0:	4603      	mov	r3, r0
 80141a2:	76fb      	strb	r3, [r7, #27]

  if (err != ERR_OK) {
 80141a4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d01e      	beq.n	80141ea <lwip_listen+0x8a>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_listen(%d) failed, err=%d\n", s, err));
    if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 80141ac:	69fb      	ldr	r3, [r7, #28]
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	781b      	ldrb	r3, [r3, #0]
 80141b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80141b6:	2b10      	cmp	r3, #16
 80141b8:	d008      	beq.n	80141cc <lwip_listen+0x6c>
      sock_set_errno(sock, EOPNOTSUPP);
 80141ba:	235f      	movs	r3, #95	; 0x5f
 80141bc:	60fb      	str	r3, [r7, #12]
 80141be:	68fb      	ldr	r3, [r7, #12]
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d00f      	beq.n	80141e4 <lwip_listen+0x84>
 80141c4:	4a0f      	ldr	r2, [pc, #60]	; (8014204 <lwip_listen+0xa4>)
 80141c6:	68fb      	ldr	r3, [r7, #12]
 80141c8:	6013      	str	r3, [r2, #0]
 80141ca:	e00b      	b.n	80141e4 <lwip_listen+0x84>
    } else {
      sock_set_errno(sock, err_to_errno(err));
 80141cc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80141d0:	4618      	mov	r0, r3
 80141d2:	f7ff fc11 	bl	80139f8 <err_to_errno>
 80141d6:	6138      	str	r0, [r7, #16]
 80141d8:	693b      	ldr	r3, [r7, #16]
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d002      	beq.n	80141e4 <lwip_listen+0x84>
 80141de:	4a09      	ldr	r2, [pc, #36]	; (8014204 <lwip_listen+0xa4>)
 80141e0:	693b      	ldr	r3, [r7, #16]
 80141e2:	6013      	str	r3, [r2, #0]
    }
    done_socket(sock);
    return -1;
 80141e4:	f04f 33ff 	mov.w	r3, #4294967295
 80141e8:	e008      	b.n	80141fc <lwip_listen+0x9c>
  }

  sock_set_errno(sock, 0);
 80141ea:	2300      	movs	r3, #0
 80141ec:	617b      	str	r3, [r7, #20]
 80141ee:	697b      	ldr	r3, [r7, #20]
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d002      	beq.n	80141fa <lwip_listen+0x9a>
 80141f4:	4a03      	ldr	r2, [pc, #12]	; (8014204 <lwip_listen+0xa4>)
 80141f6:	697b      	ldr	r3, [r7, #20]
 80141f8:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 80141fa:	2300      	movs	r3, #0
}
 80141fc:	4618      	mov	r0, r3
 80141fe:	3720      	adds	r7, #32
 8014200:	46bd      	mov	sp, r7
 8014202:	bd80      	pop	{r7, pc}
 8014204:	20029790 	.word	0x20029790

08014208 <lwip_recv_tcp>:
 * until "len" bytes are received or we're otherwise done.
 * Keeps sock->lastdata for peeking or partly copying.
 */
static ssize_t
lwip_recv_tcp(struct lwip_sock *sock, void *mem, size_t len, int flags)
{
 8014208:	b580      	push	{r7, lr}
 801420a:	b08c      	sub	sp, #48	; 0x30
 801420c:	af00      	add	r7, sp, #0
 801420e:	60f8      	str	r0, [r7, #12]
 8014210:	60b9      	str	r1, [r7, #8]
 8014212:	607a      	str	r2, [r7, #4]
 8014214:	603b      	str	r3, [r7, #0]
  u8_t apiflags = NETCONN_NOAUTORCVD;
 8014216:	2308      	movs	r3, #8
 8014218:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  ssize_t recvd = 0;
 801421c:	2300      	movs	r3, #0
 801421e:	62bb      	str	r3, [r7, #40]	; 0x28
  ssize_t recv_left = (len <= SSIZE_MAX) ? (ssize_t)len : SSIZE_MAX;
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	2b00      	cmp	r3, #0
 8014224:	db01      	blt.n	801422a <lwip_recv_tcp+0x22>
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	e001      	b.n	801422e <lwip_recv_tcp+0x26>
 801422a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801422e:	627b      	str	r3, [r7, #36]	; 0x24

  LWIP_ASSERT("no socket given", sock != NULL);
 8014230:	68fb      	ldr	r3, [r7, #12]
 8014232:	2b00      	cmp	r3, #0
 8014234:	d106      	bne.n	8014244 <lwip_recv_tcp+0x3c>
 8014236:	4b74      	ldr	r3, [pc, #464]	; (8014408 <lwip_recv_tcp+0x200>)
 8014238:	f240 329e 	movw	r2, #926	; 0x39e
 801423c:	4973      	ldr	r1, [pc, #460]	; (801440c <lwip_recv_tcp+0x204>)
 801423e:	4874      	ldr	r0, [pc, #464]	; (8014410 <lwip_recv_tcp+0x208>)
 8014240:	f00c fd9c 	bl	8020d7c <iprintf>
  LWIP_ASSERT("this should be checked internally", NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP);
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	781b      	ldrb	r3, [r3, #0]
 801424a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801424e:	2b10      	cmp	r3, #16
 8014250:	d006      	beq.n	8014260 <lwip_recv_tcp+0x58>
 8014252:	4b6d      	ldr	r3, [pc, #436]	; (8014408 <lwip_recv_tcp+0x200>)
 8014254:	f240 329f 	movw	r2, #927	; 0x39f
 8014258:	496e      	ldr	r1, [pc, #440]	; (8014414 <lwip_recv_tcp+0x20c>)
 801425a:	486d      	ldr	r0, [pc, #436]	; (8014410 <lwip_recv_tcp+0x208>)
 801425c:	f00c fd8e 	bl	8020d7c <iprintf>

  if (flags & MSG_DONTWAIT) {
 8014260:	683b      	ldr	r3, [r7, #0]
 8014262:	f003 0308 	and.w	r3, r3, #8
 8014266:	2b00      	cmp	r3, #0
 8014268:	d005      	beq.n	8014276 <lwip_recv_tcp+0x6e>
    apiflags |= NETCONN_DONTBLOCK;
 801426a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801426e:	f043 0304 	orr.w	r3, r3, #4
 8014272:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    err_t err;
    u16_t copylen;

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: top while sock->lastdata=%p\n", (void *)sock->lastdata.pbuf));
    /* Check if there is data left from the last recv operation. */
    if (sock->lastdata.pbuf) {
 8014276:	68fb      	ldr	r3, [r7, #12]
 8014278:	685b      	ldr	r3, [r3, #4]
 801427a:	2b00      	cmp	r3, #0
 801427c:	d003      	beq.n	8014286 <lwip_recv_tcp+0x7e>
      p = sock->lastdata.pbuf;
 801427e:	68fb      	ldr	r3, [r7, #12]
 8014280:	685b      	ldr	r3, [r3, #4]
 8014282:	617b      	str	r3, [r7, #20]
 8014284:	e036      	b.n	80142f4 <lwip_recv_tcp+0xec>
    } else {
      /* No data was left from the previous operation, so we try to get
         some from the network. */
      err = netconn_recv_tcp_pbuf_flags(sock->conn, &p, apiflags);
 8014286:	68fb      	ldr	r3, [r7, #12]
 8014288:	681b      	ldr	r3, [r3, #0]
 801428a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801428e:	f107 0114 	add.w	r1, r7, #20
 8014292:	4618      	mov	r0, r3
 8014294:	f7fd fd68 	bl	8011d68 <netconn_recv_tcp_pbuf_flags>
 8014298:	4603      	mov	r3, r0
 801429a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: netconn_recv err=%d, pbuf=%p\n",
                                  err, (void *)p));

      if (err != ERR_OK) {
 801429e:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	d019      	beq.n	80142da <lwip_recv_tcp+0xd2>
        if (recvd > 0) {
 80142a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	f300 808d 	bgt.w	80143c8 <lwip_recv_tcp+0x1c0>
          goto lwip_recv_tcp_done;
        }
        /* We should really do some error checking here. */
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: p == NULL, error is \"%s\"!\n",
                                    lwip_strerr(err)));
        sock_set_errno(sock, err_to_errno(err));
 80142ae:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80142b2:	4618      	mov	r0, r3
 80142b4:	f7ff fba0 	bl	80139f8 <err_to_errno>
 80142b8:	61f8      	str	r0, [r7, #28]
 80142ba:	69fb      	ldr	r3, [r7, #28]
 80142bc:	2b00      	cmp	r3, #0
 80142be:	d002      	beq.n	80142c6 <lwip_recv_tcp+0xbe>
 80142c0:	4a55      	ldr	r2, [pc, #340]	; (8014418 <lwip_recv_tcp+0x210>)
 80142c2:	69fb      	ldr	r3, [r7, #28]
 80142c4:	6013      	str	r3, [r2, #0]
        if (err == ERR_CLSD) {
 80142c6:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80142ca:	f113 0f0f 	cmn.w	r3, #15
 80142ce:	d101      	bne.n	80142d4 <lwip_recv_tcp+0xcc>
          return 0;
 80142d0:	2300      	movs	r3, #0
 80142d2:	e094      	b.n	80143fe <lwip_recv_tcp+0x1f6>
        } else {
          return -1;
 80142d4:	f04f 33ff 	mov.w	r3, #4294967295
 80142d8:	e091      	b.n	80143fe <lwip_recv_tcp+0x1f6>
        }
      }
      LWIP_ASSERT("p != NULL", p != NULL);
 80142da:	697b      	ldr	r3, [r7, #20]
 80142dc:	2b00      	cmp	r3, #0
 80142de:	d106      	bne.n	80142ee <lwip_recv_tcp+0xe6>
 80142e0:	4b49      	ldr	r3, [pc, #292]	; (8014408 <lwip_recv_tcp+0x200>)
 80142e2:	f240 32c5 	movw	r2, #965	; 0x3c5
 80142e6:	494d      	ldr	r1, [pc, #308]	; (801441c <lwip_recv_tcp+0x214>)
 80142e8:	4849      	ldr	r0, [pc, #292]	; (8014410 <lwip_recv_tcp+0x208>)
 80142ea:	f00c fd47 	bl	8020d7c <iprintf>
      sock->lastdata.pbuf = p;
 80142ee:	697a      	ldr	r2, [r7, #20]
 80142f0:	68fb      	ldr	r3, [r7, #12]
 80142f2:	605a      	str	r2, [r3, #4]
    }

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: buflen=%"U16_F" recv_left=%d off=%d\n",
                                p->tot_len, (int)recv_left, (int)recvd));

    if (recv_left > p->tot_len) {
 80142f4:	697b      	ldr	r3, [r7, #20]
 80142f6:	891b      	ldrh	r3, [r3, #8]
 80142f8:	461a      	mov	r2, r3
 80142fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80142fc:	4293      	cmp	r3, r2
 80142fe:	dd03      	ble.n	8014308 <lwip_recv_tcp+0x100>
      copylen = p->tot_len;
 8014300:	697b      	ldr	r3, [r7, #20]
 8014302:	891b      	ldrh	r3, [r3, #8]
 8014304:	847b      	strh	r3, [r7, #34]	; 0x22
 8014306:	e001      	b.n	801430c <lwip_recv_tcp+0x104>
    } else {
      copylen = (u16_t)recv_left;
 8014308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801430a:	847b      	strh	r3, [r7, #34]	; 0x22
    }
    if (recvd + copylen < recvd) {
 801430c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801430e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014310:	4413      	add	r3, r2
 8014312:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014314:	429a      	cmp	r2, r3
 8014316:	dd03      	ble.n	8014320 <lwip_recv_tcp+0x118>
      /* overflow */
      copylen = (u16_t)(SSIZE_MAX - recvd);
 8014318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801431a:	b29b      	uxth	r3, r3
 801431c:	43db      	mvns	r3, r3
 801431e:	847b      	strh	r3, [r7, #34]	; 0x22
    }

    /* copy the contents of the received buffer into
    the supplied memory pointer mem */
    pbuf_copy_partial(p, (u8_t *)mem + recvd, copylen, 0);
 8014320:	6978      	ldr	r0, [r7, #20]
 8014322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014324:	68ba      	ldr	r2, [r7, #8]
 8014326:	18d1      	adds	r1, r2, r3
 8014328:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801432a:	2300      	movs	r3, #0
 801432c:	f002 ff06 	bl	801713c <pbuf_copy_partial>

    recvd += copylen;
 8014330:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014332:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014334:	4413      	add	r3, r2
 8014336:	62bb      	str	r3, [r7, #40]	; 0x28

    /* TCP combines multiple pbufs for one recv */
    LWIP_ASSERT("invalid copylen, len would underflow", recv_left >= copylen);
 8014338:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801433a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801433c:	429a      	cmp	r2, r3
 801433e:	da06      	bge.n	801434e <lwip_recv_tcp+0x146>
 8014340:	4b31      	ldr	r3, [pc, #196]	; (8014408 <lwip_recv_tcp+0x200>)
 8014342:	f240 32dd 	movw	r2, #989	; 0x3dd
 8014346:	4936      	ldr	r1, [pc, #216]	; (8014420 <lwip_recv_tcp+0x218>)
 8014348:	4831      	ldr	r0, [pc, #196]	; (8014410 <lwip_recv_tcp+0x208>)
 801434a:	f00c fd17 	bl	8020d7c <iprintf>
    recv_left -= copylen;
 801434e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014352:	1ad3      	subs	r3, r2, r3
 8014354:	627b      	str	r3, [r7, #36]	; 0x24

    /* Unless we peek the incoming message... */
    if ((flags & MSG_PEEK) == 0) {
 8014356:	683b      	ldr	r3, [r7, #0]
 8014358:	f003 0301 	and.w	r3, r3, #1
 801435c:	2b00      	cmp	r3, #0
 801435e:	d123      	bne.n	80143a8 <lwip_recv_tcp+0x1a0>
      /* ... check if there is data left in the pbuf */
      LWIP_ASSERT("invalid copylen", p->tot_len >= copylen);
 8014360:	697b      	ldr	r3, [r7, #20]
 8014362:	891b      	ldrh	r3, [r3, #8]
 8014364:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014366:	429a      	cmp	r2, r3
 8014368:	d906      	bls.n	8014378 <lwip_recv_tcp+0x170>
 801436a:	4b27      	ldr	r3, [pc, #156]	; (8014408 <lwip_recv_tcp+0x200>)
 801436c:	f240 32e3 	movw	r2, #995	; 0x3e3
 8014370:	492c      	ldr	r1, [pc, #176]	; (8014424 <lwip_recv_tcp+0x21c>)
 8014372:	4827      	ldr	r0, [pc, #156]	; (8014410 <lwip_recv_tcp+0x208>)
 8014374:	f00c fd02 	bl	8020d7c <iprintf>
      if (p->tot_len - copylen > 0) {
 8014378:	697b      	ldr	r3, [r7, #20]
 801437a:	891b      	ldrh	r3, [r3, #8]
 801437c:	461a      	mov	r2, r3
 801437e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014380:	1ad3      	subs	r3, r2, r3
 8014382:	2b00      	cmp	r3, #0
 8014384:	dd09      	ble.n	801439a <lwip_recv_tcp+0x192>
        /* If so, it should be saved in the sock structure for the next recv call.
           We store the pbuf but hide/free the consumed data: */
        sock->lastdata.pbuf = pbuf_free_header(p, copylen);
 8014386:	697b      	ldr	r3, [r7, #20]
 8014388:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801438a:	4611      	mov	r1, r2
 801438c:	4618      	mov	r0, r3
 801438e:	f002 fc9c 	bl	8016cca <pbuf_free_header>
 8014392:	4602      	mov	r2, r0
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	605a      	str	r2, [r3, #4]
 8014398:	e006      	b.n	80143a8 <lwip_recv_tcp+0x1a0>
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: lastdata now pbuf=%p\n", (void *)sock->lastdata.pbuf));
      } else {
        sock->lastdata.pbuf = NULL;
 801439a:	68fb      	ldr	r3, [r7, #12]
 801439c:	2200      	movs	r2, #0
 801439e:	605a      	str	r2, [r3, #4]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: deleting pbuf=%p\n", (void *)p));
        pbuf_free(p);
 80143a0:	697b      	ldr	r3, [r7, #20]
 80143a2:	4618      	mov	r0, r3
 80143a4:	f002 fcc4 	bl	8016d30 <pbuf_free>
      }
    }
    /* once we have some data to return, only add more if we don't need to wait */
    apiflags |= NETCONN_DONTBLOCK | NETCONN_NOFIN;
 80143a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80143ac:	f043 0314 	orr.w	r3, r3, #20
 80143b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    /* @todo: do we need to support peeking more than one pbuf? */
  } while ((recv_left > 0) && !(flags & MSG_PEEK));
 80143b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	dd08      	ble.n	80143cc <lwip_recv_tcp+0x1c4>
 80143ba:	683b      	ldr	r3, [r7, #0]
 80143bc:	f003 0301 	and.w	r3, r3, #1
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	f43f af58 	beq.w	8014276 <lwip_recv_tcp+0x6e>
lwip_recv_tcp_done:
 80143c6:	e001      	b.n	80143cc <lwip_recv_tcp+0x1c4>
          goto lwip_recv_tcp_done;
 80143c8:	bf00      	nop
 80143ca:	e000      	b.n	80143ce <lwip_recv_tcp+0x1c6>
lwip_recv_tcp_done:
 80143cc:	bf00      	nop
  if ((recvd > 0) && !(flags & MSG_PEEK)) {
 80143ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	dd0b      	ble.n	80143ec <lwip_recv_tcp+0x1e4>
 80143d4:	683b      	ldr	r3, [r7, #0]
 80143d6:	f003 0301 	and.w	r3, r3, #1
 80143da:	2b00      	cmp	r3, #0
 80143dc:	d106      	bne.n	80143ec <lwip_recv_tcp+0x1e4>
    /* ensure window update after copying all data */
    netconn_tcp_recvd(sock->conn, (size_t)recvd);
 80143de:	68fb      	ldr	r3, [r7, #12]
 80143e0:	681b      	ldr	r3, [r3, #0]
 80143e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80143e4:	4611      	mov	r1, r2
 80143e6:	4618      	mov	r0, r3
 80143e8:	f7fd fc0c 	bl	8011c04 <netconn_tcp_recvd>
  }
  sock_set_errno(sock, 0);
 80143ec:	2300      	movs	r3, #0
 80143ee:	61bb      	str	r3, [r7, #24]
 80143f0:	69bb      	ldr	r3, [r7, #24]
 80143f2:	2b00      	cmp	r3, #0
 80143f4:	d002      	beq.n	80143fc <lwip_recv_tcp+0x1f4>
 80143f6:	4a08      	ldr	r2, [pc, #32]	; (8014418 <lwip_recv_tcp+0x210>)
 80143f8:	69bb      	ldr	r3, [r7, #24]
 80143fa:	6013      	str	r3, [r2, #0]
  return recvd;
 80143fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80143fe:	4618      	mov	r0, r3
 8014400:	3730      	adds	r7, #48	; 0x30
 8014402:	46bd      	mov	sp, r7
 8014404:	bd80      	pop	{r7, pc}
 8014406:	bf00      	nop
 8014408:	08023fd4 	.word	0x08023fd4
 801440c:	080240cc 	.word	0x080240cc
 8014410:	08024028 	.word	0x08024028
 8014414:	080240dc 	.word	0x080240dc
 8014418:	20029790 	.word	0x20029790
 801441c:	08024100 	.word	0x08024100
 8014420:	0802410c 	.word	0x0802410c
 8014424:	08024134 	.word	0x08024134

08014428 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 8014428:	b590      	push	{r4, r7, lr}
 801442a:	b08b      	sub	sp, #44	; 0x2c
 801442c:	af00      	add	r7, sp, #0
 801442e:	60f8      	str	r0, [r7, #12]
 8014430:	60b9      	str	r1, [r7, #8]
 8014432:	603b      	str	r3, [r7, #0]
 8014434:	4613      	mov	r3, r2
 8014436:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 8014438:	2300      	movs	r3, #0
 801443a:	627b      	str	r3, [r7, #36]	; 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 801443c:	68bb      	ldr	r3, [r7, #8]
 801443e:	2b00      	cmp	r3, #0
 8014440:	d106      	bne.n	8014450 <lwip_sock_make_addr+0x28>
 8014442:	4b2b      	ldr	r3, [pc, #172]	; (80144f0 <lwip_sock_make_addr+0xc8>)
 8014444:	f240 4207 	movw	r2, #1031	; 0x407
 8014448:	492a      	ldr	r1, [pc, #168]	; (80144f4 <lwip_sock_make_addr+0xcc>)
 801444a:	482b      	ldr	r0, [pc, #172]	; (80144f8 <lwip_sock_make_addr+0xd0>)
 801444c:	f00c fc96 	bl	8020d7c <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 8014450:	683b      	ldr	r3, [r7, #0]
 8014452:	2b00      	cmp	r3, #0
 8014454:	d106      	bne.n	8014464 <lwip_sock_make_addr+0x3c>
 8014456:	4b26      	ldr	r3, [pc, #152]	; (80144f0 <lwip_sock_make_addr+0xc8>)
 8014458:	f44f 6281 	mov.w	r2, #1032	; 0x408
 801445c:	4927      	ldr	r1, [pc, #156]	; (80144fc <lwip_sock_make_addr+0xd4>)
 801445e:	4826      	ldr	r0, [pc, #152]	; (80144f8 <lwip_sock_make_addr+0xd0>)
 8014460:	f00c fc8c 	bl	8020d7c <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 8014464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014466:	2b00      	cmp	r3, #0
 8014468:	d106      	bne.n	8014478 <lwip_sock_make_addr+0x50>
 801446a:	4b21      	ldr	r3, [pc, #132]	; (80144f0 <lwip_sock_make_addr+0xc8>)
 801446c:	f240 4209 	movw	r2, #1033	; 0x409
 8014470:	4923      	ldr	r1, [pc, #140]	; (8014500 <lwip_sock_make_addr+0xd8>)
 8014472:	4821      	ldr	r0, [pc, #132]	; (80144f8 <lwip_sock_make_addr+0xd0>)
 8014474:	f00c fc82 	bl	8020d7c <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 8014478:	f107 0314 	add.w	r3, r7, #20
 801447c:	2210      	movs	r2, #16
 801447e:	701a      	strb	r2, [r3, #0]
 8014480:	f107 0314 	add.w	r3, r7, #20
 8014484:	2202      	movs	r2, #2
 8014486:	705a      	strb	r2, [r3, #1]
 8014488:	f107 0414 	add.w	r4, r7, #20
 801448c:	88fb      	ldrh	r3, [r7, #6]
 801448e:	4618      	mov	r0, r3
 8014490:	f001 f878 	bl	8015584 <lwip_htons>
 8014494:	4603      	mov	r3, r0
 8014496:	8063      	strh	r3, [r4, #2]
 8014498:	f107 0314 	add.w	r3, r7, #20
 801449c:	68ba      	ldr	r2, [r7, #8]
 801449e:	6812      	ldr	r2, [r2, #0]
 80144a0:	605a      	str	r2, [r3, #4]
 80144a2:	f107 0314 	add.w	r3, r7, #20
 80144a6:	3308      	adds	r3, #8
 80144a8:	2208      	movs	r2, #8
 80144aa:	2100      	movs	r1, #0
 80144ac:	4618      	mov	r0, r3
 80144ae:	f00b ff49 	bl	8020344 <memset>
  if (*fromlen < saddr.sa.sa_len) {
 80144b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144b4:	681b      	ldr	r3, [r3, #0]
 80144b6:	7d3a      	ldrb	r2, [r7, #20]
 80144b8:	4293      	cmp	r3, r2
 80144ba:	d202      	bcs.n	80144c2 <lwip_sock_make_addr+0x9a>
    truncated = 1;
 80144bc:	2301      	movs	r3, #1
 80144be:	627b      	str	r3, [r7, #36]	; 0x24
 80144c0:	e008      	b.n	80144d4 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 80144c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144c4:	681b      	ldr	r3, [r3, #0]
 80144c6:	7d3a      	ldrb	r2, [r7, #20]
 80144c8:	4293      	cmp	r3, r2
 80144ca:	d903      	bls.n	80144d4 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 80144cc:	7d3b      	ldrb	r3, [r7, #20]
 80144ce:	461a      	mov	r2, r3
 80144d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144d2:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 80144d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144d6:	681a      	ldr	r2, [r3, #0]
 80144d8:	f107 0314 	add.w	r3, r7, #20
 80144dc:	4619      	mov	r1, r3
 80144de:	6838      	ldr	r0, [r7, #0]
 80144e0:	f00b ff08 	bl	80202f4 <memcpy>
  return truncated;
 80144e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80144e6:	4618      	mov	r0, r3
 80144e8:	372c      	adds	r7, #44	; 0x2c
 80144ea:	46bd      	mov	sp, r7
 80144ec:	bd90      	pop	{r4, r7, pc}
 80144ee:	bf00      	nop
 80144f0:	08023fd4 	.word	0x08023fd4
 80144f4:	08024144 	.word	0x08024144
 80144f8:	08024028 	.word	0x08024028
 80144fc:	08024158 	.word	0x08024158
 8014500:	08024168 	.word	0x08024168

08014504 <lwip_recv_tcp_from>:

#if LWIP_TCP
/* Helper function to get a tcp socket's remote address info */
static int
lwip_recv_tcp_from(struct lwip_sock *sock, struct sockaddr *from, socklen_t *fromlen, const char *dbg_fn, int dbg_s, ssize_t dbg_ret)
{
 8014504:	b580      	push	{r7, lr}
 8014506:	b088      	sub	sp, #32
 8014508:	af02      	add	r7, sp, #8
 801450a:	60f8      	str	r0, [r7, #12]
 801450c:	60b9      	str	r1, [r7, #8]
 801450e:	607a      	str	r2, [r7, #4]
 8014510:	603b      	str	r3, [r7, #0]
  if (sock == NULL) {
 8014512:	68fb      	ldr	r3, [r7, #12]
 8014514:	2b00      	cmp	r3, #0
 8014516:	d101      	bne.n	801451c <lwip_recv_tcp_from+0x18>
    return 0;
 8014518:	2300      	movs	r3, #0
 801451a:	e021      	b.n	8014560 <lwip_recv_tcp_from+0x5c>
  LWIP_UNUSED_ARG(dbg_fn);
  LWIP_UNUSED_ARG(dbg_s);
  LWIP_UNUSED_ARG(dbg_ret);

#if !SOCKETS_DEBUG
  if (from && fromlen)
 801451c:	68bb      	ldr	r3, [r7, #8]
 801451e:	2b00      	cmp	r3, #0
 8014520:	d01d      	beq.n	801455e <lwip_recv_tcp_from+0x5a>
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	2b00      	cmp	r3, #0
 8014526:	d01a      	beq.n	801455e <lwip_recv_tcp_from+0x5a>
#endif /* !SOCKETS_DEBUG */
  {
    /* get remote addr/port from tcp_pcb */
    u16_t port;
    ip_addr_t tmpaddr;
    netconn_getaddr(sock->conn, &tmpaddr, &port, 0);
 8014528:	68fb      	ldr	r3, [r7, #12]
 801452a:	6818      	ldr	r0, [r3, #0]
 801452c:	f107 0216 	add.w	r2, r7, #22
 8014530:	f107 0110 	add.w	r1, r7, #16
 8014534:	2300      	movs	r3, #0
 8014536:	f7fd f92b 	bl	8011790 <netconn_getaddr>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("%s(%d):  addr=", dbg_fn, dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, tmpaddr);
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", port, (int)dbg_ret));
    if (from && fromlen) {
 801453a:	68bb      	ldr	r3, [r7, #8]
 801453c:	2b00      	cmp	r3, #0
 801453e:	d00e      	beq.n	801455e <lwip_recv_tcp_from+0x5a>
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	2b00      	cmp	r3, #0
 8014544:	d00b      	beq.n	801455e <lwip_recv_tcp_from+0x5a>
      return lwip_sock_make_addr(sock->conn, &tmpaddr, port, from, fromlen);
 8014546:	68fb      	ldr	r3, [r7, #12]
 8014548:	6818      	ldr	r0, [r3, #0]
 801454a:	8afa      	ldrh	r2, [r7, #22]
 801454c:	f107 0110 	add.w	r1, r7, #16
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	9300      	str	r3, [sp, #0]
 8014554:	68bb      	ldr	r3, [r7, #8]
 8014556:	f7ff ff67 	bl	8014428 <lwip_sock_make_addr>
 801455a:	4603      	mov	r3, r0
 801455c:	e000      	b.n	8014560 <lwip_recv_tcp_from+0x5c>
    }
  }
  return 0;
 801455e:	2300      	movs	r3, #0
}
 8014560:	4618      	mov	r0, r3
 8014562:	3718      	adds	r7, #24
 8014564:	46bd      	mov	sp, r7
 8014566:	bd80      	pop	{r7, pc}

08014568 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 8014568:	b590      	push	{r4, r7, lr}
 801456a:	b08d      	sub	sp, #52	; 0x34
 801456c:	af02      	add	r7, sp, #8
 801456e:	60f8      	str	r0, [r7, #12]
 8014570:	60b9      	str	r1, [r7, #8]
 8014572:	607a      	str	r2, [r7, #4]
 8014574:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	689b      	ldr	r3, [r3, #8]
 801457a:	2b00      	cmp	r3, #0
 801457c:	d10d      	bne.n	801459a <lwip_recvfrom_udp_raw+0x32>
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	68db      	ldr	r3, [r3, #12]
 8014582:	2b00      	cmp	r3, #0
 8014584:	dd09      	ble.n	801459a <lwip_recvfrom_udp_raw+0x32>
 8014586:	4b5e      	ldr	r3, [pc, #376]	; (8014700 <lwip_recvfrom_udp_raw+0x198>)
 8014588:	f240 4249 	movw	r2, #1097	; 0x449
 801458c:	495d      	ldr	r1, [pc, #372]	; (8014704 <lwip_recvfrom_udp_raw+0x19c>)
 801458e:	485e      	ldr	r0, [pc, #376]	; (8014708 <lwip_recvfrom_udp_raw+0x1a0>)
 8014590:	f00c fbf4 	bl	8020d7c <iprintf>
 8014594:	f06f 030f 	mvn.w	r3, #15
 8014598:	e0ad      	b.n	80146f6 <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 801459a:	68bb      	ldr	r3, [r7, #8]
 801459c:	f003 0308 	and.w	r3, r3, #8
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d003      	beq.n	80145ac <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 80145a4:	2304      	movs	r3, #4
 80145a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80145aa:	e002      	b.n	80145b2 <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 80145ac:	2300      	movs	r3, #0
 80145ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 80145b2:	68fb      	ldr	r3, [r7, #12]
 80145b4:	685b      	ldr	r3, [r3, #4]
 80145b6:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 80145b8:	693b      	ldr	r3, [r7, #16]
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d11e      	bne.n	80145fc <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 80145be:	68fb      	ldr	r3, [r7, #12]
 80145c0:	681b      	ldr	r3, [r3, #0]
 80145c2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80145c6:	f107 0110 	add.w	r1, r7, #16
 80145ca:	4618      	mov	r0, r3
 80145cc:	f7fd fbf8 	bl	8011dc0 <netconn_recv_udp_raw_netbuf_flags>
 80145d0:	4603      	mov	r3, r0
 80145d2:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 80145d4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d002      	beq.n	80145e2 <lwip_recvfrom_udp_raw+0x7a>
      return err;
 80145dc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80145e0:	e089      	b.n	80146f6 <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 80145e2:	693b      	ldr	r3, [r7, #16]
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	d106      	bne.n	80145f6 <lwip_recvfrom_udp_raw+0x8e>
 80145e8:	4b45      	ldr	r3, [pc, #276]	; (8014700 <lwip_recvfrom_udp_raw+0x198>)
 80145ea:	f240 425e 	movw	r2, #1118	; 0x45e
 80145ee:	4947      	ldr	r1, [pc, #284]	; (801470c <lwip_recvfrom_udp_raw+0x1a4>)
 80145f0:	4845      	ldr	r0, [pc, #276]	; (8014708 <lwip_recvfrom_udp_raw+0x1a0>)
 80145f2:	f00c fbc3 	bl	8020d7c <iprintf>
    sock->lastdata.netbuf = buf;
 80145f6:	693a      	ldr	r2, [r7, #16]
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 80145fc:	693b      	ldr	r3, [r7, #16]
 80145fe:	681b      	ldr	r3, [r3, #0]
 8014600:	891b      	ldrh	r3, [r3, #8]
 8014602:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 8014604:	2300      	movs	r3, #0
 8014606:	847b      	strh	r3, [r7, #34]	; 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 8014608:	2300      	movs	r3, #0
 801460a:	61fb      	str	r3, [r7, #28]
 801460c:	e029      	b.n	8014662 <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 801460e:	8b3a      	ldrh	r2, [r7, #24]
 8014610:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014612:	1ad3      	subs	r3, r2, r3
 8014614:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	689a      	ldr	r2, [r3, #8]
 801461a:	69fb      	ldr	r3, [r7, #28]
 801461c:	00db      	lsls	r3, r3, #3
 801461e:	4413      	add	r3, r2
 8014620:	685a      	ldr	r2, [r3, #4]
 8014622:	8afb      	ldrh	r3, [r7, #22]
 8014624:	429a      	cmp	r2, r3
 8014626:	d902      	bls.n	801462e <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 8014628:	8afb      	ldrh	r3, [r7, #22]
 801462a:	84bb      	strh	r3, [r7, #36]	; 0x24
 801462c:	e006      	b.n	801463c <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	689a      	ldr	r2, [r3, #8]
 8014632:	69fb      	ldr	r3, [r7, #28]
 8014634:	00db      	lsls	r3, r3, #3
 8014636:	4413      	add	r3, r2
 8014638:	685b      	ldr	r3, [r3, #4]
 801463a:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 801463c:	693b      	ldr	r3, [r7, #16]
 801463e:	6818      	ldr	r0, [r3, #0]
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	689a      	ldr	r2, [r3, #8]
 8014644:	69fb      	ldr	r3, [r7, #28]
 8014646:	00db      	lsls	r3, r3, #3
 8014648:	4413      	add	r3, r2
 801464a:	6819      	ldr	r1, [r3, #0]
 801464c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801464e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8014650:	f002 fd74 	bl	801713c <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 8014654:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014656:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8014658:	4413      	add	r3, r2
 801465a:	847b      	strh	r3, [r7, #34]	; 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 801465c:	69fb      	ldr	r3, [r7, #28]
 801465e:	3301      	adds	r3, #1
 8014660:	61fb      	str	r3, [r7, #28]
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	68db      	ldr	r3, [r3, #12]
 8014666:	69fa      	ldr	r2, [r7, #28]
 8014668:	429a      	cmp	r2, r3
 801466a:	da03      	bge.n	8014674 <lwip_recvfrom_udp_raw+0x10c>
 801466c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801466e:	8b3b      	ldrh	r3, [r7, #24]
 8014670:	429a      	cmp	r2, r3
 8014672:	d3cc      	bcc.n	801460e <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	681b      	ldr	r3, [r3, #0]
 8014678:	2b00      	cmp	r3, #0
 801467a:	d01a      	beq.n	80146b2 <lwip_recvfrom_udp_raw+0x14a>
 801467c:	687b      	ldr	r3, [r7, #4]
 801467e:	685b      	ldr	r3, [r3, #4]
 8014680:	2b00      	cmp	r3, #0
 8014682:	d016      	beq.n	80146b2 <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	681b      	ldr	r3, [r3, #0]
 8014688:	2b00      	cmp	r3, #0
 801468a:	d012      	beq.n	80146b2 <lwip_recvfrom_udp_raw+0x14a>
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	685b      	ldr	r3, [r3, #4]
 8014690:	2b00      	cmp	r3, #0
 8014692:	d00e      	beq.n	80146b2 <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 8014694:	68fb      	ldr	r3, [r7, #12]
 8014696:	6818      	ldr	r0, [r3, #0]
 8014698:	693b      	ldr	r3, [r7, #16]
 801469a:	f103 0108 	add.w	r1, r3, #8
 801469e:	693b      	ldr	r3, [r7, #16]
 80146a0:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 80146a6:	687b      	ldr	r3, [r7, #4]
 80146a8:	3304      	adds	r3, #4
 80146aa:	9300      	str	r3, [sp, #0]
 80146ac:	4623      	mov	r3, r4
 80146ae:	f7ff febb 	bl	8014428 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	2200      	movs	r2, #0
 80146b6:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	691b      	ldr	r3, [r3, #16]
 80146bc:	2b00      	cmp	r3, #0
 80146be:	d007      	beq.n	80146d0 <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 80146c0:	2300      	movs	r3, #0
 80146c2:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 80146c4:	7d7b      	ldrb	r3, [r7, #21]
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d102      	bne.n	80146d0 <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	2200      	movs	r2, #0
 80146ce:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 80146d0:	68bb      	ldr	r3, [r7, #8]
 80146d2:	f003 0301 	and.w	r3, r3, #1
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	d106      	bne.n	80146e8 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 80146da:	68fb      	ldr	r3, [r7, #12]
 80146dc:	2200      	movs	r2, #0
 80146de:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 80146e0:	693b      	ldr	r3, [r7, #16]
 80146e2:	4618      	mov	r0, r3
 80146e4:	f7ff f9a6 	bl	8013a34 <netbuf_delete>
  }
  if (datagram_len) {
 80146e8:	683b      	ldr	r3, [r7, #0]
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	d002      	beq.n	80146f4 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 80146ee:	683b      	ldr	r3, [r7, #0]
 80146f0:	8b3a      	ldrh	r2, [r7, #24]
 80146f2:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 80146f4:	2300      	movs	r3, #0
}
 80146f6:	4618      	mov	r0, r3
 80146f8:	372c      	adds	r7, #44	; 0x2c
 80146fa:	46bd      	mov	sp, r7
 80146fc:	bd90      	pop	{r4, r7, pc}
 80146fe:	bf00      	nop
 8014700:	08023fd4 	.word	0x08023fd4
 8014704:	08024178 	.word	0x08024178
 8014708:	08024028 	.word	0x08024028
 801470c:	080241a4 	.word	0x080241a4

08014710 <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 8014710:	b580      	push	{r7, lr}
 8014712:	b096      	sub	sp, #88	; 0x58
 8014714:	af02      	add	r7, sp, #8
 8014716:	60f8      	str	r0, [r7, #12]
 8014718:	60b9      	str	r1, [r7, #8]
 801471a:	607a      	str	r2, [r7, #4]
 801471c:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 801471e:	68f8      	ldr	r0, [r7, #12]
 8014720:	f7ff fa58 	bl	8013bd4 <get_socket>
 8014724:	64f8      	str	r0, [r7, #76]	; 0x4c
  if (!sock) {
 8014726:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014728:	2b00      	cmp	r3, #0
 801472a:	d102      	bne.n	8014732 <lwip_recvfrom+0x22>
    return -1;
 801472c:	f04f 33ff 	mov.w	r3, #4294967295
 8014730:	e078      	b.n	8014824 <lwip_recvfrom+0x114>
  }
#if LWIP_TCP
  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 8014732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014734:	681b      	ldr	r3, [r3, #0]
 8014736:	781b      	ldrb	r3, [r3, #0]
 8014738:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801473c:	2b10      	cmp	r3, #16
 801473e:	d112      	bne.n	8014766 <lwip_recvfrom+0x56>
    ret = lwip_recv_tcp(sock, mem, len, flags);
 8014740:	683b      	ldr	r3, [r7, #0]
 8014742:	687a      	ldr	r2, [r7, #4]
 8014744:	68b9      	ldr	r1, [r7, #8]
 8014746:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8014748:	f7ff fd5e 	bl	8014208 <lwip_recv_tcp>
 801474c:	6478      	str	r0, [r7, #68]	; 0x44
    lwip_recv_tcp_from(sock, from, fromlen, "lwip_recvfrom", s, ret);
 801474e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014750:	9301      	str	r3, [sp, #4]
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	9300      	str	r3, [sp, #0]
 8014756:	4b35      	ldr	r3, [pc, #212]	; (801482c <lwip_recvfrom+0x11c>)
 8014758:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801475a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801475c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 801475e:	f7ff fed1 	bl	8014504 <lwip_recv_tcp_from>
    done_socket(sock);
    return ret;
 8014762:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014764:	e05e      	b.n	8014824 <lwip_recvfrom+0x114>
  } else
#endif
  {
    u16_t datagram_len = 0;
 8014766:	2300      	movs	r3, #0
 8014768:	877b      	strh	r3, [r7, #58]	; 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 801476a:	68bb      	ldr	r3, [r7, #8]
 801476c:	633b      	str	r3, [r7, #48]	; 0x30
    vec.iov_len = len;
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	637b      	str	r3, [r7, #52]	; 0x34
    msg.msg_control = NULL;
 8014772:	2300      	movs	r3, #0
 8014774:	627b      	str	r3, [r7, #36]	; 0x24
    msg.msg_controllen = 0;
 8014776:	2300      	movs	r3, #0
 8014778:	62bb      	str	r3, [r7, #40]	; 0x28
    msg.msg_flags = 0;
 801477a:	2300      	movs	r3, #0
 801477c:	62fb      	str	r3, [r7, #44]	; 0x2c
    msg.msg_iov = &vec;
 801477e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8014782:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 8014784:	2301      	movs	r3, #1
 8014786:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 8014788:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801478a:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 801478c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801478e:	2b00      	cmp	r3, #0
 8014790:	d002      	beq.n	8014798 <lwip_recvfrom+0x88>
 8014792:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014794:	681b      	ldr	r3, [r3, #0]
 8014796:	e000      	b.n	801479a <lwip_recvfrom+0x8a>
 8014798:	2300      	movs	r3, #0
 801479a:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 801479c:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 80147a0:	f107 0214 	add.w	r2, r7, #20
 80147a4:	68fb      	ldr	r3, [r7, #12]
 80147a6:	9300      	str	r3, [sp, #0]
 80147a8:	460b      	mov	r3, r1
 80147aa:	6839      	ldr	r1, [r7, #0]
 80147ac:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80147ae:	f7ff fedb 	bl	8014568 <lwip_recvfrom_udp_raw>
 80147b2:	4603      	mov	r3, r0
 80147b4:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    if (err != ERR_OK) {
 80147b8:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d00e      	beq.n	80147de <lwip_recvfrom+0xce>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 80147c0:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 80147c4:	4618      	mov	r0, r3
 80147c6:	f7ff f917 	bl	80139f8 <err_to_errno>
 80147ca:	63f8      	str	r0, [r7, #60]	; 0x3c
 80147cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d002      	beq.n	80147d8 <lwip_recvfrom+0xc8>
 80147d2:	4a17      	ldr	r2, [pc, #92]	; (8014830 <lwip_recvfrom+0x120>)
 80147d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147d6:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 80147d8:	f04f 33ff 	mov.w	r3, #4294967295
 80147dc:	e022      	b.n	8014824 <lwip_recvfrom+0x114>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 80147de:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80147e0:	461a      	mov	r2, r3
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	4293      	cmp	r3, r2
 80147e6:	bf28      	it	cs
 80147e8:	4613      	movcs	r3, r2
 80147ea:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80147ee:	4293      	cmp	r3, r2
 80147f0:	d206      	bcs.n	8014800 <lwip_recvfrom+0xf0>
 80147f2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80147f4:	461a      	mov	r2, r3
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	4293      	cmp	r3, r2
 80147fa:	bf28      	it	cs
 80147fc:	4613      	movcs	r3, r2
 80147fe:	e001      	b.n	8014804 <lwip_recvfrom+0xf4>
 8014800:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8014804:	647b      	str	r3, [r7, #68]	; 0x44
    if (fromlen) {
 8014806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014808:	2b00      	cmp	r3, #0
 801480a:	d002      	beq.n	8014812 <lwip_recvfrom+0x102>
      *fromlen = msg.msg_namelen;
 801480c:	69ba      	ldr	r2, [r7, #24]
 801480e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014810:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 8014812:	2300      	movs	r3, #0
 8014814:	643b      	str	r3, [r7, #64]	; 0x40
 8014816:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014818:	2b00      	cmp	r3, #0
 801481a:	d002      	beq.n	8014822 <lwip_recvfrom+0x112>
 801481c:	4a04      	ldr	r2, [pc, #16]	; (8014830 <lwip_recvfrom+0x120>)
 801481e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014820:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 8014822:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8014824:	4618      	mov	r0, r3
 8014826:	3750      	adds	r7, #80	; 0x50
 8014828:	46bd      	mov	sp, r7
 801482a:	bd80      	pop	{r7, pc}
 801482c:	080241b0 	.word	0x080241b0
 8014830:	20029790 	.word	0x20029790

08014834 <lwip_recv>:
  return lwip_recvmsg(s, &msg, 0);
}

ssize_t
lwip_recv(int s, void *mem, size_t len, int flags)
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b086      	sub	sp, #24
 8014838:	af02      	add	r7, sp, #8
 801483a:	60f8      	str	r0, [r7, #12]
 801483c:	60b9      	str	r1, [r7, #8]
 801483e:	607a      	str	r2, [r7, #4]
 8014840:	603b      	str	r3, [r7, #0]
  return lwip_recvfrom(s, mem, len, flags, NULL, NULL);
 8014842:	2300      	movs	r3, #0
 8014844:	9301      	str	r3, [sp, #4]
 8014846:	2300      	movs	r3, #0
 8014848:	9300      	str	r3, [sp, #0]
 801484a:	683b      	ldr	r3, [r7, #0]
 801484c:	687a      	ldr	r2, [r7, #4]
 801484e:	68b9      	ldr	r1, [r7, #8]
 8014850:	68f8      	ldr	r0, [r7, #12]
 8014852:	f7ff ff5d 	bl	8014710 <lwip_recvfrom>
 8014856:	4603      	mov	r3, r0
}
 8014858:	4618      	mov	r0, r3
 801485a:	3710      	adds	r7, #16
 801485c:	46bd      	mov	sp, r7
 801485e:	bd80      	pop	{r7, pc}

08014860 <lwip_send>:
#endif /* LWIP_UDP || LWIP_RAW */
}

ssize_t
lwip_send(int s, const void *data, size_t size, int flags)
{
 8014860:	b580      	push	{r7, lr}
 8014862:	b08a      	sub	sp, #40	; 0x28
 8014864:	af02      	add	r7, sp, #8
 8014866:	60f8      	str	r0, [r7, #12]
 8014868:	60b9      	str	r1, [r7, #8]
 801486a:	607a      	str	r2, [r7, #4]
 801486c:	603b      	str	r3, [r7, #0]
  size_t written;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d, data=%p, size=%"SZT_F", flags=0x%x)\n",
                              s, data, size, flags));

  sock = get_socket(s);
 801486e:	68f8      	ldr	r0, [r7, #12]
 8014870:	f7ff f9b0 	bl	8013bd4 <get_socket>
 8014874:	61f8      	str	r0, [r7, #28]
  if (!sock) {
 8014876:	69fb      	ldr	r3, [r7, #28]
 8014878:	2b00      	cmp	r3, #0
 801487a:	d102      	bne.n	8014882 <lwip_send+0x22>
    return -1;
 801487c:	f04f 33ff 	mov.w	r3, #4294967295
 8014880:	e046      	b.n	8014910 <lwip_send+0xb0>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) != NETCONN_TCP) {
 8014882:	69fb      	ldr	r3, [r7, #28]
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	781b      	ldrb	r3, [r3, #0]
 8014888:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801488c:	2b10      	cmp	r3, #16
 801488e:	d00b      	beq.n	80148a8 <lwip_send+0x48>
#if (LWIP_UDP || LWIP_RAW)
    done_socket(sock);
    return lwip_sendto(s, data, size, flags, NULL, 0);
 8014890:	2300      	movs	r3, #0
 8014892:	9301      	str	r3, [sp, #4]
 8014894:	2300      	movs	r3, #0
 8014896:	9300      	str	r3, [sp, #0]
 8014898:	683b      	ldr	r3, [r7, #0]
 801489a:	687a      	ldr	r2, [r7, #4]
 801489c:	68b9      	ldr	r1, [r7, #8]
 801489e:	68f8      	ldr	r0, [r7, #12]
 80148a0:	f000 f83c 	bl	801491c <lwip_sendto>
 80148a4:	4603      	mov	r3, r0
 80148a6:	e033      	b.n	8014910 <lwip_send+0xb0>
    return -1;
#endif /* (LWIP_UDP || LWIP_RAW) */
  }

  write_flags = (u8_t)(NETCONN_COPY |
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 80148a8:	683b      	ldr	r3, [r7, #0]
 80148aa:	f003 0310 	and.w	r3, r3, #16
  write_flags = (u8_t)(NETCONN_COPY |
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	d001      	beq.n	80148b6 <lwip_send+0x56>
 80148b2:	2203      	movs	r2, #3
 80148b4:	e000      	b.n	80148b8 <lwip_send+0x58>
 80148b6:	2201      	movs	r2, #1
                       ((flags & MSG_MORE)     ? NETCONN_MORE      : 0) |
 80148b8:	683b      	ldr	r3, [r7, #0]
 80148ba:	105b      	asrs	r3, r3, #1
 80148bc:	b25b      	sxtb	r3, r3
 80148be:	f003 0304 	and.w	r3, r3, #4
 80148c2:	b25b      	sxtb	r3, r3
 80148c4:	4313      	orrs	r3, r2
 80148c6:	b25b      	sxtb	r3, r3
  write_flags = (u8_t)(NETCONN_COPY |
 80148c8:	76fb      	strb	r3, [r7, #27]
                       ((flags & MSG_DONTWAIT) ? NETCONN_DONTBLOCK : 0));
  written = 0;
 80148ca:	2300      	movs	r3, #0
 80148cc:	613b      	str	r3, [r7, #16]
  err = netconn_write_partly(sock->conn, data, size, write_flags, &written);
 80148ce:	69fb      	ldr	r3, [r7, #28]
 80148d0:	6818      	ldr	r0, [r3, #0]
 80148d2:	7efa      	ldrb	r2, [r7, #27]
 80148d4:	f107 0310 	add.w	r3, r7, #16
 80148d8:	9300      	str	r3, [sp, #0]
 80148da:	4613      	mov	r3, r2
 80148dc:	687a      	ldr	r2, [r7, #4]
 80148de:	68b9      	ldr	r1, [r7, #8]
 80148e0:	f7fd fac8 	bl	8011e74 <netconn_write_partly>
 80148e4:	4603      	mov	r3, r0
 80148e6:	76bb      	strb	r3, [r7, #26]

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_send(%d) err=%d written=%"SZT_F"\n", s, err, written));
  sock_set_errno(sock, err_to_errno(err));
 80148e8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80148ec:	4618      	mov	r0, r3
 80148ee:	f7ff f883 	bl	80139f8 <err_to_errno>
 80148f2:	6178      	str	r0, [r7, #20]
 80148f4:	697b      	ldr	r3, [r7, #20]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d002      	beq.n	8014900 <lwip_send+0xa0>
 80148fa:	4a07      	ldr	r2, [pc, #28]	; (8014918 <lwip_send+0xb8>)
 80148fc:	697b      	ldr	r3, [r7, #20]
 80148fe:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  /* casting 'written' to ssize_t is OK here since the netconn API limits it to SSIZE_MAX */
  return (err == ERR_OK ? (ssize_t)written : -1);
 8014900:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014904:	2b00      	cmp	r3, #0
 8014906:	d101      	bne.n	801490c <lwip_send+0xac>
 8014908:	693b      	ldr	r3, [r7, #16]
 801490a:	e001      	b.n	8014910 <lwip_send+0xb0>
 801490c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014910:	4618      	mov	r0, r3
 8014912:	3720      	adds	r7, #32
 8014914:	46bd      	mov	sp, r7
 8014916:	bd80      	pop	{r7, pc}
 8014918:	20029790 	.word	0x20029790

0801491c <lwip_sendto>:
}

ssize_t
lwip_sendto(int s, const void *data, size_t size, int flags,
            const struct sockaddr *to, socklen_t tolen)
{
 801491c:	b580      	push	{r7, lr}
 801491e:	b08e      	sub	sp, #56	; 0x38
 8014920:	af00      	add	r7, sp, #0
 8014922:	60f8      	str	r0, [r7, #12]
 8014924:	60b9      	str	r1, [r7, #8]
 8014926:	607a      	str	r2, [r7, #4]
 8014928:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t short_size;
  u16_t remote_port;
  struct netbuf buf;

  sock = get_socket(s);
 801492a:	68f8      	ldr	r0, [r7, #12]
 801492c:	f7ff f952 	bl	8013bd4 <get_socket>
 8014930:	6338      	str	r0, [r7, #48]	; 0x30
  if (!sock) {
 8014932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014934:	2b00      	cmp	r3, #0
 8014936:	d102      	bne.n	801493e <lwip_sendto+0x22>
    return -1;
 8014938:	f04f 33ff 	mov.w	r3, #4294967295
 801493c:	e093      	b.n	8014a66 <lwip_sendto+0x14a>
  }

  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 801493e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	781b      	ldrb	r3, [r3, #0]
 8014944:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014948:	2b10      	cmp	r3, #16
 801494a:	d107      	bne.n	801495c <lwip_sendto+0x40>
#if LWIP_TCP
    done_socket(sock);
    return lwip_send(s, data, size, flags);
 801494c:	683b      	ldr	r3, [r7, #0]
 801494e:	687a      	ldr	r2, [r7, #4]
 8014950:	68b9      	ldr	r1, [r7, #8]
 8014952:	68f8      	ldr	r0, [r7, #12]
 8014954:	f7ff ff84 	bl	8014860 <lwip_send>
 8014958:	4603      	mov	r3, r0
 801495a:	e084      	b.n	8014a66 <lwip_sendto+0x14a>
    done_socket(sock);
    return -1;
#endif /* LWIP_TCP */
  }

  if (size > LWIP_MIN(0xFFFF, SSIZE_MAX)) {
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014962:	d30a      	bcc.n	801497a <lwip_sendto+0x5e>
    /* cannot fit into one datagram (at least for us) */
    sock_set_errno(sock, EMSGSIZE);
 8014964:	235a      	movs	r3, #90	; 0x5a
 8014966:	623b      	str	r3, [r7, #32]
 8014968:	6a3b      	ldr	r3, [r7, #32]
 801496a:	2b00      	cmp	r3, #0
 801496c:	d002      	beq.n	8014974 <lwip_sendto+0x58>
 801496e:	4a40      	ldr	r2, [pc, #256]	; (8014a70 <lwip_sendto+0x154>)
 8014970:	6a3b      	ldr	r3, [r7, #32]
 8014972:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8014974:	f04f 33ff 	mov.w	r3, #4294967295
 8014978:	e075      	b.n	8014a66 <lwip_sendto+0x14a>
  }
  short_size = (u16_t)size;
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  LWIP_ERROR("lwip_sendto: invalid address", (((to == NULL) && (tolen == 0)) ||
 801497e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014980:	2b00      	cmp	r3, #0
 8014982:	d102      	bne.n	801498a <lwip_sendto+0x6e>
 8014984:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014986:	2b00      	cmp	r3, #0
 8014988:	d023      	beq.n	80149d2 <lwip_sendto+0xb6>
 801498a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801498c:	2b10      	cmp	r3, #16
 801498e:	d10b      	bne.n	80149a8 <lwip_sendto+0x8c>
 8014990:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014992:	2b00      	cmp	r3, #0
 8014994:	d008      	beq.n	80149a8 <lwip_sendto+0x8c>
 8014996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014998:	785b      	ldrb	r3, [r3, #1]
 801499a:	2b02      	cmp	r3, #2
 801499c:	d104      	bne.n	80149a8 <lwip_sendto+0x8c>
 801499e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80149a0:	f003 0303 	and.w	r3, r3, #3
 80149a4:	2b00      	cmp	r3, #0
 80149a6:	d014      	beq.n	80149d2 <lwip_sendto+0xb6>
 80149a8:	4b32      	ldr	r3, [pc, #200]	; (8014a74 <lwip_sendto+0x158>)
 80149aa:	f240 6252 	movw	r2, #1618	; 0x652
 80149ae:	4932      	ldr	r1, [pc, #200]	; (8014a78 <lwip_sendto+0x15c>)
 80149b0:	4832      	ldr	r0, [pc, #200]	; (8014a7c <lwip_sendto+0x160>)
 80149b2:	f00c f9e3 	bl	8020d7c <iprintf>
 80149b6:	f06f 000f 	mvn.w	r0, #15
 80149ba:	f7ff f81d 	bl	80139f8 <err_to_errno>
 80149be:	62b8      	str	r0, [r7, #40]	; 0x28
 80149c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d002      	beq.n	80149cc <lwip_sendto+0xb0>
 80149c6:	4a2a      	ldr	r2, [pc, #168]	; (8014a70 <lwip_sendto+0x154>)
 80149c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80149ca:	6013      	str	r3, [r2, #0]
 80149cc:	f04f 33ff 	mov.w	r3, #4294967295
 80149d0:	e049      	b.n	8014a66 <lwip_sendto+0x14a>
              ((to != NULL) && (IS_SOCK_ADDR_TYPE_VALID(to) && IS_SOCK_ADDR_ALIGNED(to))))),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(tolen);

  /* initialize a buffer */
  buf.p = buf.ptr = NULL;
 80149d2:	2300      	movs	r3, #0
 80149d4:	617b      	str	r3, [r7, #20]
 80149d6:	697b      	ldr	r3, [r7, #20]
 80149d8:	613b      	str	r3, [r7, #16]
#if LWIP_CHECKSUM_ON_COPY
  buf.flags = 0;
#endif /* LWIP_CHECKSUM_ON_COPY */
  if (to) {
 80149da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80149dc:	2b00      	cmp	r3, #0
 80149de:	d00a      	beq.n	80149f6 <lwip_sendto+0xda>
    SOCKADDR_TO_IPADDR_PORT(to, &buf.addr, remote_port);
 80149e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80149e2:	685b      	ldr	r3, [r3, #4]
 80149e4:	61bb      	str	r3, [r7, #24]
 80149e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80149e8:	885b      	ldrh	r3, [r3, #2]
 80149ea:	4618      	mov	r0, r3
 80149ec:	f000 fdca 	bl	8015584 <lwip_htons>
 80149f0:	4603      	mov	r3, r0
 80149f2:	86bb      	strh	r3, [r7, #52]	; 0x34
 80149f4:	e003      	b.n	80149fe <lwip_sendto+0xe2>
  } else {
    remote_port = 0;
 80149f6:	2300      	movs	r3, #0
 80149f8:	86bb      	strh	r3, [r7, #52]	; 0x34
    ip_addr_set_any(NETCONNTYPE_ISIPV6(netconn_type(sock->conn)), &buf.addr);
 80149fa:	2300      	movs	r3, #0
 80149fc:	61bb      	str	r3, [r7, #24]
  }
  netbuf_fromport(&buf) = remote_port;
 80149fe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8014a00:	83bb      	strh	r3, [r7, #28]
      MEMCPY(buf.p->payload, data, short_size);
    }
    err = ERR_OK;
  }
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  err = netbuf_ref(&buf, data, short_size);
 8014a02:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014a04:	f107 0310 	add.w	r3, r7, #16
 8014a08:	68b9      	ldr	r1, [r7, #8]
 8014a0a:	4618      	mov	r0, r3
 8014a0c:	f7ff f85a 	bl	8013ac4 <netbuf_ref>
 8014a10:	4603      	mov	r3, r0
 8014a12:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (err == ERR_OK) {
 8014a16:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	d10a      	bne.n	8014a34 <lwip_sendto+0x118>
      IP_SET_TYPE_VAL(buf.addr, IPADDR_TYPE_V4);
    }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

    /* send the data */
    err = netconn_send(sock->conn, &buf);
 8014a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	f107 0210 	add.w	r2, r7, #16
 8014a26:	4611      	mov	r1, r2
 8014a28:	4618      	mov	r0, r3
 8014a2a:	f7fd f9f5 	bl	8011e18 <netconn_send>
 8014a2e:	4603      	mov	r3, r0
 8014a30:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

  /* deallocated the buffer */
  netbuf_free(&buf);
 8014a34:	f107 0310 	add.w	r3, r7, #16
 8014a38:	4618      	mov	r0, r3
 8014a3a:	f7ff f81b 	bl	8013a74 <netbuf_free>

  sock_set_errno(sock, err_to_errno(err));
 8014a3e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8014a42:	4618      	mov	r0, r3
 8014a44:	f7fe ffd8 	bl	80139f8 <err_to_errno>
 8014a48:	6278      	str	r0, [r7, #36]	; 0x24
 8014a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a4c:	2b00      	cmp	r3, #0
 8014a4e:	d002      	beq.n	8014a56 <lwip_sendto+0x13a>
 8014a50:	4a07      	ldr	r2, [pc, #28]	; (8014a70 <lwip_sendto+0x154>)
 8014a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a54:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return (err == ERR_OK ? short_size : -1);
 8014a56:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8014a5a:	2b00      	cmp	r3, #0
 8014a5c:	d101      	bne.n	8014a62 <lwip_sendto+0x146>
 8014a5e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014a60:	e001      	b.n	8014a66 <lwip_sendto+0x14a>
 8014a62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014a66:	4618      	mov	r0, r3
 8014a68:	3738      	adds	r7, #56	; 0x38
 8014a6a:	46bd      	mov	sp, r7
 8014a6c:	bd80      	pop	{r7, pc}
 8014a6e:	bf00      	nop
 8014a70:	20029790 	.word	0x20029790
 8014a74:	08023fd4 	.word	0x08023fd4
 8014a78:	080242b4 	.word	0x080242b4
 8014a7c:	08024028 	.word	0x08024028

08014a80 <lwip_socket>:

int
lwip_socket(int domain, int type, int protocol)
{
 8014a80:	b580      	push	{r7, lr}
 8014a82:	b086      	sub	sp, #24
 8014a84:	af00      	add	r7, sp, #0
 8014a86:	60f8      	str	r0, [r7, #12]
 8014a88:	60b9      	str	r1, [r7, #8]
 8014a8a:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 8014a8c:	68bb      	ldr	r3, [r7, #8]
 8014a8e:	2b03      	cmp	r3, #3
 8014a90:	d009      	beq.n	8014aa6 <lwip_socket+0x26>
 8014a92:	68bb      	ldr	r3, [r7, #8]
 8014a94:	2b03      	cmp	r3, #3
 8014a96:	dc23      	bgt.n	8014ae0 <lwip_socket+0x60>
 8014a98:	68bb      	ldr	r3, [r7, #8]
 8014a9a:	2b01      	cmp	r3, #1
 8014a9c:	d019      	beq.n	8014ad2 <lwip_socket+0x52>
 8014a9e:	68bb      	ldr	r3, [r7, #8]
 8014aa0:	2b02      	cmp	r3, #2
 8014aa2:	d009      	beq.n	8014ab8 <lwip_socket+0x38>
 8014aa4:	e01c      	b.n	8014ae0 <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	b2db      	uxtb	r3, r3
 8014aaa:	4a22      	ldr	r2, [pc, #136]	; (8014b34 <lwip_socket+0xb4>)
 8014aac:	4619      	mov	r1, r3
 8014aae:	2040      	movs	r0, #64	; 0x40
 8014ab0:	f7fc fdb4 	bl	801161c <netconn_new_with_proto_and_callback>
 8014ab4:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8014ab6:	e019      	b.n	8014aec <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	2b88      	cmp	r3, #136	; 0x88
 8014abc:	d101      	bne.n	8014ac2 <lwip_socket+0x42>
 8014abe:	2321      	movs	r3, #33	; 0x21
 8014ac0:	e000      	b.n	8014ac4 <lwip_socket+0x44>
 8014ac2:	2320      	movs	r3, #32
 8014ac4:	4a1b      	ldr	r2, [pc, #108]	; (8014b34 <lwip_socket+0xb4>)
 8014ac6:	2100      	movs	r1, #0
 8014ac8:	4618      	mov	r0, r3
 8014aca:	f7fc fda7 	bl	801161c <netconn_new_with_proto_and_callback>
 8014ace:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8014ad0:	e00c      	b.n	8014aec <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 8014ad2:	4a18      	ldr	r2, [pc, #96]	; (8014b34 <lwip_socket+0xb4>)
 8014ad4:	2100      	movs	r1, #0
 8014ad6:	2010      	movs	r0, #16
 8014ad8:	f7fc fda0 	bl	801161c <netconn_new_with_proto_and_callback>
 8014adc:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 8014ade:	e005      	b.n	8014aec <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 8014ae0:	4b15      	ldr	r3, [pc, #84]	; (8014b38 <lwip_socket+0xb8>)
 8014ae2:	2216      	movs	r2, #22
 8014ae4:	601a      	str	r2, [r3, #0]
      return -1;
 8014ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8014aea:	e01e      	b.n	8014b2a <lwip_socket+0xaa>
  }

  if (!conn) {
 8014aec:	697b      	ldr	r3, [r7, #20]
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d105      	bne.n	8014afe <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 8014af2:	4b11      	ldr	r3, [pc, #68]	; (8014b38 <lwip_socket+0xb8>)
 8014af4:	2269      	movs	r2, #105	; 0x69
 8014af6:	601a      	str	r2, [r3, #0]
    return -1;
 8014af8:	f04f 33ff 	mov.w	r3, #4294967295
 8014afc:	e015      	b.n	8014b2a <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 8014afe:	2100      	movs	r1, #0
 8014b00:	6978      	ldr	r0, [r7, #20]
 8014b02:	f7ff f87f 	bl	8013c04 <alloc_socket>
 8014b06:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 8014b08:	693b      	ldr	r3, [r7, #16]
 8014b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b0e:	d108      	bne.n	8014b22 <lwip_socket+0xa2>
    netconn_delete(conn);
 8014b10:	6978      	ldr	r0, [r7, #20]
 8014b12:	f7fc fe21 	bl	8011758 <netconn_delete>
    set_errno(ENFILE);
 8014b16:	4b08      	ldr	r3, [pc, #32]	; (8014b38 <lwip_socket+0xb8>)
 8014b18:	2217      	movs	r2, #23
 8014b1a:	601a      	str	r2, [r3, #0]
    return -1;
 8014b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8014b20:	e003      	b.n	8014b2a <lwip_socket+0xaa>
  }
  conn->socket = i;
 8014b22:	697b      	ldr	r3, [r7, #20]
 8014b24:	693a      	ldr	r2, [r7, #16]
 8014b26:	619a      	str	r2, [r3, #24]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 8014b28:	693b      	ldr	r3, [r7, #16]
}
 8014b2a:	4618      	mov	r0, r3
 8014b2c:	3718      	adds	r7, #24
 8014b2e:	46bd      	mov	sp, r7
 8014b30:	bd80      	pop	{r7, pc}
 8014b32:	bf00      	nop
 8014b34:	08014be5 	.word	0x08014be5
 8014b38:	20029790 	.word	0x20029790

08014b3c <lwip_write>:

ssize_t
lwip_write(int s, const void *data, size_t size)
{
 8014b3c:	b580      	push	{r7, lr}
 8014b3e:	b084      	sub	sp, #16
 8014b40:	af00      	add	r7, sp, #0
 8014b42:	60f8      	str	r0, [r7, #12]
 8014b44:	60b9      	str	r1, [r7, #8]
 8014b46:	607a      	str	r2, [r7, #4]
  return lwip_send(s, data, size, 0);
 8014b48:	2300      	movs	r3, #0
 8014b4a:	687a      	ldr	r2, [r7, #4]
 8014b4c:	68b9      	ldr	r1, [r7, #8]
 8014b4e:	68f8      	ldr	r0, [r7, #12]
 8014b50:	f7ff fe86 	bl	8014860 <lwip_send>
 8014b54:	4603      	mov	r3, r0
}
 8014b56:	4618      	mov	r0, r3
 8014b58:	3710      	adds	r7, #16
 8014b5a:	46bd      	mov	sp, r7
 8014b5c:	bd80      	pop	{r7, pc}

08014b5e <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 8014b5e:	b480      	push	{r7}
 8014b60:	b087      	sub	sp, #28
 8014b62:	af00      	add	r7, sp, #0
 8014b64:	60f8      	str	r0, [r7, #12]
 8014b66:	60b9      	str	r1, [r7, #8]
 8014b68:	607a      	str	r2, [r7, #4]
 8014b6a:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8014b6c:	2300      	movs	r3, #0
 8014b6e:	617b      	str	r3, [r7, #20]
 8014b70:	e02c      	b.n	8014bcc <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 8014b72:	68fb      	ldr	r3, [r7, #12]
 8014b74:	695a      	ldr	r2, [r3, #20]
 8014b76:	697b      	ldr	r3, [r7, #20]
 8014b78:	00db      	lsls	r3, r3, #3
 8014b7a:	4413      	add	r3, r2
 8014b7c:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 8014b7e:	693b      	ldr	r3, [r7, #16]
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	68ba      	ldr	r2, [r7, #8]
 8014b84:	429a      	cmp	r2, r3
 8014b86:	d11e      	bne.n	8014bc6 <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d009      	beq.n	8014ba2 <lwip_poll_should_wake+0x44>
 8014b8e:	693b      	ldr	r3, [r7, #16]
 8014b90:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8014b94:	b29b      	uxth	r3, r3
 8014b96:	f003 0301 	and.w	r3, r3, #1
 8014b9a:	2b00      	cmp	r3, #0
 8014b9c:	d001      	beq.n	8014ba2 <lwip_poll_should_wake+0x44>
        return 1;
 8014b9e:	2301      	movs	r3, #1
 8014ba0:	e01a      	b.n	8014bd8 <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 8014ba2:	683b      	ldr	r3, [r7, #0]
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	d009      	beq.n	8014bbc <lwip_poll_should_wake+0x5e>
 8014ba8:	693b      	ldr	r3, [r7, #16]
 8014baa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8014bae:	b29b      	uxth	r3, r3
 8014bb0:	f003 0302 	and.w	r3, r3, #2
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d001      	beq.n	8014bbc <lwip_poll_should_wake+0x5e>
        return 1;
 8014bb8:	2301      	movs	r3, #1
 8014bba:	e00d      	b.n	8014bd8 <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 8014bbc:	6a3b      	ldr	r3, [r7, #32]
 8014bbe:	2b00      	cmp	r3, #0
 8014bc0:	d001      	beq.n	8014bc6 <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 8014bc2:	2301      	movs	r3, #1
 8014bc4:	e008      	b.n	8014bd8 <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 8014bc6:	697b      	ldr	r3, [r7, #20]
 8014bc8:	3301      	adds	r3, #1
 8014bca:	617b      	str	r3, [r7, #20]
 8014bcc:	68fb      	ldr	r3, [r7, #12]
 8014bce:	699b      	ldr	r3, [r3, #24]
 8014bd0:	697a      	ldr	r2, [r7, #20]
 8014bd2:	429a      	cmp	r2, r3
 8014bd4:	d3cd      	bcc.n	8014b72 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 8014bd6:	2300      	movs	r3, #0
}
 8014bd8:	4618      	mov	r0, r3
 8014bda:	371c      	adds	r7, #28
 8014bdc:	46bd      	mov	sp, r7
 8014bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014be2:	4770      	bx	lr

08014be4 <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 8014be4:	b580      	push	{r7, lr}
 8014be6:	b08a      	sub	sp, #40	; 0x28
 8014be8:	af00      	add	r7, sp, #0
 8014bea:	6078      	str	r0, [r7, #4]
 8014bec:	460b      	mov	r3, r1
 8014bee:	70fb      	strb	r3, [r7, #3]
 8014bf0:	4613      	mov	r3, r2
 8014bf2:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	f000 80a4 	beq.w	8014d44 <event_callback+0x160>
    s = conn->socket;
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	699b      	ldr	r3, [r3, #24]
 8014c00:	627b      	str	r3, [r7, #36]	; 0x24
    if (s < 0) {
 8014c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	da18      	bge.n	8014c3a <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 8014c08:	f00b fb10 	bl	802022c <sys_arch_protect>
 8014c0c:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	699b      	ldr	r3, [r3, #24]
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	da0b      	bge.n	8014c2e <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 8014c16:	78fb      	ldrb	r3, [r7, #3]
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d104      	bne.n	8014c26 <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	699b      	ldr	r3, [r3, #24]
 8014c20:	1e5a      	subs	r2, r3, #1
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	619a      	str	r2, [r3, #24]
        }
        SYS_ARCH_UNPROTECT(lev);
 8014c26:	69f8      	ldr	r0, [r7, #28]
 8014c28:	f00b fb0e 	bl	8020248 <sys_arch_unprotect>
        return;
 8014c2c:	e08d      	b.n	8014d4a <event_callback+0x166>
      }
      s = conn->socket;
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	699b      	ldr	r3, [r3, #24]
 8014c32:	627b      	str	r3, [r7, #36]	; 0x24
      SYS_ARCH_UNPROTECT(lev);
 8014c34:	69f8      	ldr	r0, [r7, #28]
 8014c36:	f00b fb07 	bl	8020248 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 8014c3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014c3c:	f7fe ffca 	bl	8013bd4 <get_socket>
 8014c40:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 8014c42:	69bb      	ldr	r3, [r7, #24]
 8014c44:	2b00      	cmp	r3, #0
 8014c46:	d07f      	beq.n	8014d48 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 8014c48:	2301      	movs	r3, #1
 8014c4a:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 8014c4c:	f00b faee 	bl	802022c <sys_arch_protect>
 8014c50:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 8014c52:	78fb      	ldrb	r3, [r7, #3]
 8014c54:	2b04      	cmp	r3, #4
 8014c56:	d83e      	bhi.n	8014cd6 <event_callback+0xf2>
 8014c58:	a201      	add	r2, pc, #4	; (adr r2, 8014c60 <event_callback+0x7c>)
 8014c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c5e:	bf00      	nop
 8014c60:	08014c75 	.word	0x08014c75
 8014c64:	08014c97 	.word	0x08014c97
 8014c68:	08014caf 	.word	0x08014caf
 8014c6c:	08014cc3 	.word	0x08014cc3
 8014c70:	08014ccf 	.word	0x08014ccf
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 8014c74:	69bb      	ldr	r3, [r7, #24]
 8014c76:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8014c7a:	b29b      	uxth	r3, r3
 8014c7c:	3301      	adds	r3, #1
 8014c7e:	b29b      	uxth	r3, r3
 8014c80:	b21a      	sxth	r2, r3
 8014c82:	69bb      	ldr	r3, [r7, #24]
 8014c84:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 8014c86:	69bb      	ldr	r3, [r7, #24]
 8014c88:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8014c8c:	2b01      	cmp	r3, #1
 8014c8e:	dd2a      	ble.n	8014ce6 <event_callback+0x102>
        check_waiters = 0;
 8014c90:	2300      	movs	r3, #0
 8014c92:	623b      	str	r3, [r7, #32]
      }
      break;
 8014c94:	e027      	b.n	8014ce6 <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 8014c96:	69bb      	ldr	r3, [r7, #24]
 8014c98:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8014c9c:	b29b      	uxth	r3, r3
 8014c9e:	3b01      	subs	r3, #1
 8014ca0:	b29b      	uxth	r3, r3
 8014ca2:	b21a      	sxth	r2, r3
 8014ca4:	69bb      	ldr	r3, [r7, #24]
 8014ca6:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 8014ca8:	2300      	movs	r3, #0
 8014caa:	623b      	str	r3, [r7, #32]
      break;
 8014cac:	e01c      	b.n	8014ce8 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 8014cae:	69bb      	ldr	r3, [r7, #24]
 8014cb0:	895b      	ldrh	r3, [r3, #10]
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d001      	beq.n	8014cba <event_callback+0xd6>
        check_waiters = 0;
 8014cb6:	2300      	movs	r3, #0
 8014cb8:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 8014cba:	69bb      	ldr	r3, [r7, #24]
 8014cbc:	2201      	movs	r2, #1
 8014cbe:	815a      	strh	r2, [r3, #10]
      break;
 8014cc0:	e012      	b.n	8014ce8 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 8014cc2:	69bb      	ldr	r3, [r7, #24]
 8014cc4:	2200      	movs	r2, #0
 8014cc6:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 8014cc8:	2300      	movs	r3, #0
 8014cca:	623b      	str	r3, [r7, #32]
      break;
 8014ccc:	e00c      	b.n	8014ce8 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 8014cce:	69bb      	ldr	r3, [r7, #24]
 8014cd0:	2201      	movs	r2, #1
 8014cd2:	819a      	strh	r2, [r3, #12]
      break;
 8014cd4:	e008      	b.n	8014ce8 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 8014cd6:	4b1e      	ldr	r3, [pc, #120]	; (8014d50 <event_callback+0x16c>)
 8014cd8:	f44f 621f 	mov.w	r2, #2544	; 0x9f0
 8014cdc:	491d      	ldr	r1, [pc, #116]	; (8014d54 <event_callback+0x170>)
 8014cde:	481e      	ldr	r0, [pc, #120]	; (8014d58 <event_callback+0x174>)
 8014ce0:	f00c f84c 	bl	8020d7c <iprintf>
      break;
 8014ce4:	e000      	b.n	8014ce8 <event_callback+0x104>
      break;
 8014ce6:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 8014ce8:	69bb      	ldr	r3, [r7, #24]
 8014cea:	7b9b      	ldrb	r3, [r3, #14]
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	d025      	beq.n	8014d3c <event_callback+0x158>
 8014cf0:	6a3b      	ldr	r3, [r7, #32]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d022      	beq.n	8014d3c <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 8014cf6:	69bb      	ldr	r3, [r7, #24]
 8014cf8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	bfcc      	ite	gt
 8014d00:	2301      	movgt	r3, #1
 8014d02:	2300      	movle	r3, #0
 8014d04:	b2db      	uxtb	r3, r3
 8014d06:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 8014d08:	69bb      	ldr	r3, [r7, #24]
 8014d0a:	895b      	ldrh	r3, [r3, #10]
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	bf14      	ite	ne
 8014d10:	2301      	movne	r3, #1
 8014d12:	2300      	moveq	r3, #0
 8014d14:	b2db      	uxtb	r3, r3
 8014d16:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 8014d18:	69bb      	ldr	r3, [r7, #24]
 8014d1a:	899b      	ldrh	r3, [r3, #12]
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	bf14      	ite	ne
 8014d20:	2301      	movne	r3, #1
 8014d22:	2300      	moveq	r3, #0
 8014d24:	b2db      	uxtb	r3, r3
 8014d26:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 8014d28:	69f8      	ldr	r0, [r7, #28]
 8014d2a:	f00b fa8d 	bl	8020248 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 8014d2e:	68fb      	ldr	r3, [r7, #12]
 8014d30:	693a      	ldr	r2, [r7, #16]
 8014d32:	6979      	ldr	r1, [r7, #20]
 8014d34:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014d36:	f000 f811 	bl	8014d5c <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 8014d3a:	e006      	b.n	8014d4a <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 8014d3c:	69f8      	ldr	r0, [r7, #28]
 8014d3e:	f00b fa83 	bl	8020248 <sys_arch_unprotect>
 8014d42:	e002      	b.n	8014d4a <event_callback+0x166>
    return;
 8014d44:	bf00      	nop
 8014d46:	e000      	b.n	8014d4a <event_callback+0x166>
      return;
 8014d48:	bf00      	nop
  }
  done_socket(sock);
}
 8014d4a:	3728      	adds	r7, #40	; 0x28
 8014d4c:	46bd      	mov	sp, r7
 8014d4e:	bd80      	pop	{r7, pc}
 8014d50:	08023fd4 	.word	0x08023fd4
 8014d54:	08024350 	.word	0x08024350
 8014d58:	08024028 	.word	0x08024028

08014d5c <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 8014d5c:	b580      	push	{r7, lr}
 8014d5e:	b088      	sub	sp, #32
 8014d60:	af02      	add	r7, sp, #8
 8014d62:	60f8      	str	r0, [r7, #12]
 8014d64:	60b9      	str	r1, [r7, #8]
 8014d66:	607a      	str	r2, [r7, #4]
 8014d68:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 8014d6a:	4b3e      	ldr	r3, [pc, #248]	; (8014e64 <select_check_waiters+0x108>)
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	617b      	str	r3, [r7, #20]
 8014d70:	e06f      	b.n	8014e52 <select_check_waiters+0xf6>
    if (scb->sem_signalled == 0) {
 8014d72:	697b      	ldr	r3, [r7, #20]
 8014d74:	69db      	ldr	r3, [r3, #28]
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	d168      	bne.n	8014e4c <select_check_waiters+0xf0>
      /* semaphore not signalled yet */
      int do_signal = 0;
 8014d7a:	2300      	movs	r3, #0
 8014d7c:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 8014d7e:	697b      	ldr	r3, [r7, #20]
 8014d80:	695b      	ldr	r3, [r3, #20]
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	d009      	beq.n	8014d9a <select_check_waiters+0x3e>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 8014d86:	683b      	ldr	r3, [r7, #0]
 8014d88:	9300      	str	r3, [sp, #0]
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	68ba      	ldr	r2, [r7, #8]
 8014d8e:	68f9      	ldr	r1, [r7, #12]
 8014d90:	6978      	ldr	r0, [r7, #20]
 8014d92:	f7ff fee4 	bl	8014b5e <lwip_poll_should_wake>
 8014d96:	6138      	str	r0, [r7, #16]
 8014d98:	e04d      	b.n	8014e36 <select_check_waiters+0xda>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 8014d9a:	68bb      	ldr	r3, [r7, #8]
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d014      	beq.n	8014dca <select_check_waiters+0x6e>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 8014da0:	697b      	ldr	r3, [r7, #20]
 8014da2:	689b      	ldr	r3, [r3, #8]
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d010      	beq.n	8014dca <select_check_waiters+0x6e>
 8014da8:	697b      	ldr	r3, [r7, #20]
 8014daa:	689b      	ldr	r3, [r3, #8]
 8014dac:	68fa      	ldr	r2, [r7, #12]
 8014dae:	0952      	lsrs	r2, r2, #5
 8014db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014db4:	68fa      	ldr	r2, [r7, #12]
 8014db6:	f002 021f 	and.w	r2, r2, #31
 8014dba:	2101      	movs	r1, #1
 8014dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8014dc0:	4013      	ands	r3, r2
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	d001      	beq.n	8014dca <select_check_waiters+0x6e>
            do_signal = 1;
 8014dc6:	2301      	movs	r3, #1
 8014dc8:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	2b00      	cmp	r3, #0
 8014dce:	d017      	beq.n	8014e00 <select_check_waiters+0xa4>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 8014dd0:	693b      	ldr	r3, [r7, #16]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d114      	bne.n	8014e00 <select_check_waiters+0xa4>
 8014dd6:	697b      	ldr	r3, [r7, #20]
 8014dd8:	68db      	ldr	r3, [r3, #12]
 8014dda:	2b00      	cmp	r3, #0
 8014ddc:	d010      	beq.n	8014e00 <select_check_waiters+0xa4>
 8014dde:	697b      	ldr	r3, [r7, #20]
 8014de0:	68db      	ldr	r3, [r3, #12]
 8014de2:	68fa      	ldr	r2, [r7, #12]
 8014de4:	0952      	lsrs	r2, r2, #5
 8014de6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014dea:	68fa      	ldr	r2, [r7, #12]
 8014dec:	f002 021f 	and.w	r2, r2, #31
 8014df0:	2101      	movs	r1, #1
 8014df2:	fa01 f202 	lsl.w	r2, r1, r2
 8014df6:	4013      	ands	r3, r2
 8014df8:	2b00      	cmp	r3, #0
 8014dfa:	d001      	beq.n	8014e00 <select_check_waiters+0xa4>
            do_signal = 1;
 8014dfc:	2301      	movs	r3, #1
 8014dfe:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 8014e00:	683b      	ldr	r3, [r7, #0]
 8014e02:	2b00      	cmp	r3, #0
 8014e04:	d017      	beq.n	8014e36 <select_check_waiters+0xda>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 8014e06:	693b      	ldr	r3, [r7, #16]
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	d114      	bne.n	8014e36 <select_check_waiters+0xda>
 8014e0c:	697b      	ldr	r3, [r7, #20]
 8014e0e:	691b      	ldr	r3, [r3, #16]
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	d010      	beq.n	8014e36 <select_check_waiters+0xda>
 8014e14:	697b      	ldr	r3, [r7, #20]
 8014e16:	691b      	ldr	r3, [r3, #16]
 8014e18:	68fa      	ldr	r2, [r7, #12]
 8014e1a:	0952      	lsrs	r2, r2, #5
 8014e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014e20:	68fa      	ldr	r2, [r7, #12]
 8014e22:	f002 021f 	and.w	r2, r2, #31
 8014e26:	2101      	movs	r1, #1
 8014e28:	fa01 f202 	lsl.w	r2, r1, r2
 8014e2c:	4013      	ands	r3, r2
 8014e2e:	2b00      	cmp	r3, #0
 8014e30:	d001      	beq.n	8014e36 <select_check_waiters+0xda>
            do_signal = 1;
 8014e32:	2301      	movs	r3, #1
 8014e34:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 8014e36:	693b      	ldr	r3, [r7, #16]
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d007      	beq.n	8014e4c <select_check_waiters+0xf0>
        scb->sem_signalled = 1;
 8014e3c:	697b      	ldr	r3, [r7, #20]
 8014e3e:	2201      	movs	r2, #1
 8014e40:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 8014e42:	697b      	ldr	r3, [r7, #20]
 8014e44:	3320      	adds	r3, #32
 8014e46:	4618      	mov	r0, r3
 8014e48:	f00b f95a 	bl	8020100 <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 8014e4c:	697b      	ldr	r3, [r7, #20]
 8014e4e:	681b      	ldr	r3, [r3, #0]
 8014e50:	617b      	str	r3, [r7, #20]
 8014e52:	697b      	ldr	r3, [r7, #20]
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d18c      	bne.n	8014d72 <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 8014e58:	bf00      	nop
 8014e5a:	bf00      	nop
 8014e5c:	3718      	adds	r7, #24
 8014e5e:	46bd      	mov	sp, r7
 8014e60:	bd80      	pop	{r7, pc}
 8014e62:	bf00      	nop
 8014e64:	20022910 	.word	0x20022910

08014e68 <lwip_sockopt_to_ipopt>:
}
#endif  /* LWIP_TCPIP_CORE_LOCKING */

static int
lwip_sockopt_to_ipopt(int optname)
{
 8014e68:	b580      	push	{r7, lr}
 8014e6a:	b082      	sub	sp, #8
 8014e6c:	af00      	add	r7, sp, #0
 8014e6e:	6078      	str	r0, [r7, #4]
  /* Map SO_* values to our internal SOF_* values
   * We should not rely on #defines in socket.h
   * being in sync with ip.h.
   */
  switch (optname) {
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	2b20      	cmp	r3, #32
 8014e74:	d009      	beq.n	8014e8a <lwip_sockopt_to_ipopt+0x22>
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	2b20      	cmp	r3, #32
 8014e7a:	dc0c      	bgt.n	8014e96 <lwip_sockopt_to_ipopt+0x2e>
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	2b04      	cmp	r3, #4
 8014e80:	d007      	beq.n	8014e92 <lwip_sockopt_to_ipopt+0x2a>
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	2b08      	cmp	r3, #8
 8014e86:	d002      	beq.n	8014e8e <lwip_sockopt_to_ipopt+0x26>
 8014e88:	e005      	b.n	8014e96 <lwip_sockopt_to_ipopt+0x2e>
  case SO_BROADCAST:
    return SOF_BROADCAST;
 8014e8a:	2320      	movs	r3, #32
 8014e8c:	e00b      	b.n	8014ea6 <lwip_sockopt_to_ipopt+0x3e>
  case SO_KEEPALIVE:
    return SOF_KEEPALIVE;
 8014e8e:	2308      	movs	r3, #8
 8014e90:	e009      	b.n	8014ea6 <lwip_sockopt_to_ipopt+0x3e>
  case SO_REUSEADDR:
    return SOF_REUSEADDR;
 8014e92:	2304      	movs	r3, #4
 8014e94:	e007      	b.n	8014ea6 <lwip_sockopt_to_ipopt+0x3e>
  default:
    LWIP_ASSERT("Unknown socket option", 0);
 8014e96:	4b06      	ldr	r3, [pc, #24]	; (8014eb0 <lwip_sockopt_to_ipopt+0x48>)
 8014e98:	f640 3239 	movw	r2, #2873	; 0xb39
 8014e9c:	4905      	ldr	r1, [pc, #20]	; (8014eb4 <lwip_sockopt_to_ipopt+0x4c>)
 8014e9e:	4806      	ldr	r0, [pc, #24]	; (8014eb8 <lwip_sockopt_to_ipopt+0x50>)
 8014ea0:	f00b ff6c 	bl	8020d7c <iprintf>
    return 0;
 8014ea4:	2300      	movs	r3, #0
  }
}
 8014ea6:	4618      	mov	r0, r3
 8014ea8:	3708      	adds	r7, #8
 8014eaa:	46bd      	mov	sp, r7
 8014eac:	bd80      	pop	{r7, pc}
 8014eae:	bf00      	nop
 8014eb0:	08023fd4 	.word	0x08023fd4
 8014eb4:	08024360 	.word	0x08024360
 8014eb8:	08024028 	.word	0x08024028

08014ebc <lwip_setsockopt>:
  return err;
}

int
lwip_setsockopt(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 8014ebc:	b580      	push	{r7, lr}
 8014ebe:	b08a      	sub	sp, #40	; 0x28
 8014ec0:	af02      	add	r7, sp, #8
 8014ec2:	60f8      	str	r0, [r7, #12]
 8014ec4:	60b9      	str	r1, [r7, #8]
 8014ec6:	607a      	str	r2, [r7, #4]
 8014ec8:	603b      	str	r3, [r7, #0]
  int err = 0;
 8014eca:	2300      	movs	r3, #0
 8014ecc:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = get_socket(s);
 8014ece:	68f8      	ldr	r0, [r7, #12]
 8014ed0:	f7fe fe80 	bl	8013bd4 <get_socket>
 8014ed4:	61b8      	str	r0, [r7, #24]
#if !LWIP_TCPIP_CORE_LOCKING
  err_t cberr;
  LWIP_SETGETSOCKOPT_DATA_VAR_DECLARE(data);
#endif /* !LWIP_TCPIP_CORE_LOCKING */

  if (!sock) {
 8014ed6:	69bb      	ldr	r3, [r7, #24]
 8014ed8:	2b00      	cmp	r3, #0
 8014eda:	d102      	bne.n	8014ee2 <lwip_setsockopt+0x26>
    return -1;
 8014edc:	f04f 33ff 	mov.w	r3, #4294967295
 8014ee0:	e02b      	b.n	8014f3a <lwip_setsockopt+0x7e>
  }

  if (NULL == optval) {
 8014ee2:	683b      	ldr	r3, [r7, #0]
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	d10a      	bne.n	8014efe <lwip_setsockopt+0x42>
    sock_set_errno(sock, EFAULT);
 8014ee8:	230e      	movs	r3, #14
 8014eea:	613b      	str	r3, [r7, #16]
 8014eec:	693b      	ldr	r3, [r7, #16]
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d002      	beq.n	8014ef8 <lwip_setsockopt+0x3c>
 8014ef2:	4a14      	ldr	r2, [pc, #80]	; (8014f44 <lwip_setsockopt+0x88>)
 8014ef4:	693b      	ldr	r3, [r7, #16]
 8014ef6:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 8014ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8014efc:	e01d      	b.n	8014f3a <lwip_setsockopt+0x7e>
  }

#if LWIP_TCPIP_CORE_LOCKING
  /* core-locking can just call the -impl function */
  LOCK_TCPIP_CORE();
 8014efe:	4812      	ldr	r0, [pc, #72]	; (8014f48 <lwip_setsockopt+0x8c>)
 8014f00:	f00b f958 	bl	80201b4 <sys_mutex_lock>
  err = lwip_setsockopt_impl(s, level, optname, optval, optlen);
 8014f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f06:	9300      	str	r3, [sp, #0]
 8014f08:	683b      	ldr	r3, [r7, #0]
 8014f0a:	687a      	ldr	r2, [r7, #4]
 8014f0c:	68b9      	ldr	r1, [r7, #8]
 8014f0e:	68f8      	ldr	r0, [r7, #12]
 8014f10:	f000 f81c 	bl	8014f4c <lwip_setsockopt_impl>
 8014f14:	61f8      	str	r0, [r7, #28]
  UNLOCK_TCPIP_CORE();
 8014f16:	480c      	ldr	r0, [pc, #48]	; (8014f48 <lwip_setsockopt+0x8c>)
 8014f18:	f00b f95b 	bl	80201d2 <sys_mutex_unlock>
  /* maybe lwip_getsockopt_internal has changed err */
  err = LWIP_SETGETSOCKOPT_DATA_VAR_REF(data).err;
  LWIP_SETGETSOCKOPT_DATA_VAR_FREE(data);
#endif  /* LWIP_TCPIP_CORE_LOCKING */

  sock_set_errno(sock, err);
 8014f1c:	69fb      	ldr	r3, [r7, #28]
 8014f1e:	617b      	str	r3, [r7, #20]
 8014f20:	697b      	ldr	r3, [r7, #20]
 8014f22:	2b00      	cmp	r3, #0
 8014f24:	d002      	beq.n	8014f2c <lwip_setsockopt+0x70>
 8014f26:	4a07      	ldr	r2, [pc, #28]	; (8014f44 <lwip_setsockopt+0x88>)
 8014f28:	697b      	ldr	r3, [r7, #20]
 8014f2a:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return err ? -1 : 0;
 8014f2c:	69fb      	ldr	r3, [r7, #28]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d002      	beq.n	8014f38 <lwip_setsockopt+0x7c>
 8014f32:	f04f 33ff 	mov.w	r3, #4294967295
 8014f36:	e000      	b.n	8014f3a <lwip_setsockopt+0x7e>
 8014f38:	2300      	movs	r3, #0
}
 8014f3a:	4618      	mov	r0, r3
 8014f3c:	3720      	adds	r7, #32
 8014f3e:	46bd      	mov	sp, r7
 8014f40:	bd80      	pop	{r7, pc}
 8014f42:	bf00      	nop
 8014f44:	20029790 	.word	0x20029790
 8014f48:	20026074 	.word	0x20026074

08014f4c <lwip_setsockopt_impl>:
/** lwip_setsockopt_impl: the actual implementation of setsockopt:
 * same argument as lwip_setsockopt, either called directly or through callback
 */
static int
lwip_setsockopt_impl(int s, int level, int optname, const void *optval, socklen_t optlen)
{
 8014f4c:	b580      	push	{r7, lr}
 8014f4e:	b088      	sub	sp, #32
 8014f50:	af00      	add	r7, sp, #0
 8014f52:	60f8      	str	r0, [r7, #12]
 8014f54:	60b9      	str	r1, [r7, #8]
 8014f56:	607a      	str	r2, [r7, #4]
 8014f58:	603b      	str	r3, [r7, #0]
  int err = 0;
 8014f5a:	2300      	movs	r3, #0
 8014f5c:	61fb      	str	r3, [r7, #28]
  struct lwip_sock *sock = tryget_socket(s);
 8014f5e:	68f8      	ldr	r0, [r7, #12]
 8014f60:	f7fe fe21 	bl	8013ba6 <tryget_socket>
 8014f64:	6178      	str	r0, [r7, #20]
  if (!sock) {
 8014f66:	697b      	ldr	r3, [r7, #20]
 8014f68:	2b00      	cmp	r3, #0
 8014f6a:	d101      	bne.n	8014f70 <lwip_setsockopt_impl+0x24>
    return EBADF;
 8014f6c:	2309      	movs	r3, #9
 8014f6e:	e187      	b.n	8015280 <lwip_setsockopt_impl+0x334>
  if (LWIP_HOOK_SOCKETS_SETSOCKOPT(s, sock, level, optname, optval, optlen, &err)) {
    return err;
  }
#endif

  switch (level) {
 8014f70:	68bb      	ldr	r3, [r7, #8]
 8014f72:	f640 72ff 	movw	r2, #4095	; 0xfff
 8014f76:	4293      	cmp	r3, r2
 8014f78:	d015      	beq.n	8014fa6 <lwip_setsockopt_impl+0x5a>
 8014f7a:	68bb      	ldr	r3, [r7, #8]
 8014f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014f80:	f280 817a 	bge.w	8015278 <lwip_setsockopt_impl+0x32c>
 8014f84:	68bb      	ldr	r3, [r7, #8]
 8014f86:	2bff      	cmp	r3, #255	; 0xff
 8014f88:	f000 8172 	beq.w	8015270 <lwip_setsockopt_impl+0x324>
 8014f8c:	68bb      	ldr	r3, [r7, #8]
 8014f8e:	2bff      	cmp	r3, #255	; 0xff
 8014f90:	f300 8172 	bgt.w	8015278 <lwip_setsockopt_impl+0x32c>
 8014f94:	68bb      	ldr	r3, [r7, #8]
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	f000 80e0 	beq.w	801515c <lwip_setsockopt_impl+0x210>
 8014f9c:	68bb      	ldr	r3, [r7, #8]
 8014f9e:	2b06      	cmp	r3, #6
 8014fa0:	f000 8116 	beq.w	80151d0 <lwip_setsockopt_impl+0x284>
 8014fa4:	e168      	b.n	8015278 <lwip_setsockopt_impl+0x32c>
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	f241 020b 	movw	r2, #4107	; 0x100b
 8014fac:	4293      	cmp	r3, r2
 8014fae:	f000 8091 	beq.w	80150d4 <lwip_setsockopt_impl+0x188>
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	f241 020b 	movw	r2, #4107	; 0x100b
 8014fb8:	4293      	cmp	r3, r2
 8014fba:	f300 80cb 	bgt.w	8015154 <lwip_setsockopt_impl+0x208>
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	f241 020a 	movw	r2, #4106	; 0x100a
 8014fc4:	4293      	cmp	r3, r2
 8014fc6:	d050      	beq.n	801506a <lwip_setsockopt_impl+0x11e>
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	f241 020a 	movw	r2, #4106	; 0x100a
 8014fce:	4293      	cmp	r3, r2
 8014fd0:	f300 80c0 	bgt.w	8015154 <lwip_setsockopt_impl+0x208>
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	2b08      	cmp	r3, #8
 8014fd8:	d003      	beq.n	8014fe2 <lwip_setsockopt_impl+0x96>
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	2b20      	cmp	r3, #32
 8014fde:	f040 80b9 	bne.w	8015154 <lwip_setsockopt_impl+0x208>
        case SO_BROADCAST:
        case SO_KEEPALIVE:
#if SO_REUSE
        case SO_REUSEADDR:
#endif /* SO_REUSE */
          if ((optname == SO_BROADCAST) &&
 8014fe2:	687b      	ldr	r3, [r7, #4]
 8014fe4:	2b20      	cmp	r3, #32
 8014fe6:	d108      	bne.n	8014ffa <lwip_setsockopt_impl+0xae>
              (NETCONNTYPE_GROUP(sock->conn->type) != NETCONN_UDP)) {
 8014fe8:	697b      	ldr	r3, [r7, #20]
 8014fea:	681b      	ldr	r3, [r3, #0]
 8014fec:	781b      	ldrb	r3, [r3, #0]
 8014fee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if ((optname == SO_BROADCAST) &&
 8014ff2:	2b20      	cmp	r3, #32
 8014ff4:	d001      	beq.n	8014ffa <lwip_setsockopt_impl+0xae>
            done_socket(sock);
            return ENOPROTOOPT;
 8014ff6:	235c      	movs	r3, #92	; 0x5c
 8014ff8:	e142      	b.n	8015280 <lwip_setsockopt_impl+0x334>
          }

          optname = lwip_sockopt_to_ipopt(optname);
 8014ffa:	6878      	ldr	r0, [r7, #4]
 8014ffc:	f7ff ff34 	bl	8014e68 <lwip_sockopt_to_ipopt>
 8015000:	6078      	str	r0, [r7, #4]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 8015002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015004:	2b03      	cmp	r3, #3
 8015006:	d801      	bhi.n	801500c <lwip_setsockopt_impl+0xc0>
 8015008:	2316      	movs	r3, #22
 801500a:	e139      	b.n	8015280 <lwip_setsockopt_impl+0x334>
 801500c:	697b      	ldr	r3, [r7, #20]
 801500e:	681b      	ldr	r3, [r3, #0]
 8015010:	2b00      	cmp	r3, #0
 8015012:	d004      	beq.n	801501e <lwip_setsockopt_impl+0xd2>
 8015014:	697b      	ldr	r3, [r7, #20]
 8015016:	681b      	ldr	r3, [r3, #0]
 8015018:	685b      	ldr	r3, [r3, #4]
 801501a:	2b00      	cmp	r3, #0
 801501c:	d101      	bne.n	8015022 <lwip_setsockopt_impl+0xd6>
 801501e:	2316      	movs	r3, #22
 8015020:	e12e      	b.n	8015280 <lwip_setsockopt_impl+0x334>
          if (*(const int *)optval) {
 8015022:	683b      	ldr	r3, [r7, #0]
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	2b00      	cmp	r3, #0
 8015028:	d00e      	beq.n	8015048 <lwip_setsockopt_impl+0xfc>
            ip_set_option(sock->conn->pcb.ip, optname);
 801502a:	697b      	ldr	r3, [r7, #20]
 801502c:	681b      	ldr	r3, [r3, #0]
 801502e:	685b      	ldr	r3, [r3, #4]
 8015030:	7a5b      	ldrb	r3, [r3, #9]
 8015032:	b25a      	sxtb	r2, r3
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	b25b      	sxtb	r3, r3
 8015038:	4313      	orrs	r3, r2
 801503a:	b25a      	sxtb	r2, r3
 801503c:	697b      	ldr	r3, [r7, #20]
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	685b      	ldr	r3, [r3, #4]
 8015042:	b2d2      	uxtb	r2, r2
 8015044:	725a      	strb	r2, [r3, #9]
          } else {
            ip_reset_option(sock->conn->pcb.ip, optname);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, optname=0x%x, ..) -> %s\n",
                                      s, optname, (*(const int *)optval ? "on" : "off")));
          break;
 8015046:	e088      	b.n	801515a <lwip_setsockopt_impl+0x20e>
            ip_reset_option(sock->conn->pcb.ip, optname);
 8015048:	697b      	ldr	r3, [r7, #20]
 801504a:	681b      	ldr	r3, [r3, #0]
 801504c:	685b      	ldr	r3, [r3, #4]
 801504e:	7a5b      	ldrb	r3, [r3, #9]
 8015050:	b25a      	sxtb	r2, r3
 8015052:	687b      	ldr	r3, [r7, #4]
 8015054:	b25b      	sxtb	r3, r3
 8015056:	43db      	mvns	r3, r3
 8015058:	b25b      	sxtb	r3, r3
 801505a:	4013      	ands	r3, r2
 801505c:	b25a      	sxtb	r2, r3
 801505e:	697b      	ldr	r3, [r7, #20]
 8015060:	681b      	ldr	r3, [r3, #0]
 8015062:	685b      	ldr	r3, [r3, #4]
 8015064:	b2d2      	uxtb	r2, r2
 8015066:	725a      	strb	r2, [r3, #9]
          break;
 8015068:	e077      	b.n	801515a <lwip_setsockopt_impl+0x20e>
        }
        break;
#endif /* LWIP_SO_LINGER */
#if LWIP_UDP
        case SO_NO_CHECK:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_UDP);
 801506a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801506c:	2b03      	cmp	r3, #3
 801506e:	d801      	bhi.n	8015074 <lwip_setsockopt_impl+0x128>
 8015070:	2316      	movs	r3, #22
 8015072:	e105      	b.n	8015280 <lwip_setsockopt_impl+0x334>
 8015074:	697b      	ldr	r3, [r7, #20]
 8015076:	681b      	ldr	r3, [r3, #0]
 8015078:	2b00      	cmp	r3, #0
 801507a:	d004      	beq.n	8015086 <lwip_setsockopt_impl+0x13a>
 801507c:	697b      	ldr	r3, [r7, #20]
 801507e:	681b      	ldr	r3, [r3, #0]
 8015080:	685b      	ldr	r3, [r3, #4]
 8015082:	2b00      	cmp	r3, #0
 8015084:	d101      	bne.n	801508a <lwip_setsockopt_impl+0x13e>
 8015086:	2316      	movs	r3, #22
 8015088:	e0fa      	b.n	8015280 <lwip_setsockopt_impl+0x334>
 801508a:	697b      	ldr	r3, [r7, #20]
 801508c:	681b      	ldr	r3, [r3, #0]
 801508e:	781b      	ldrb	r3, [r3, #0]
 8015090:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015094:	2b20      	cmp	r3, #32
 8015096:	d001      	beq.n	801509c <lwip_setsockopt_impl+0x150>
 8015098:	235c      	movs	r3, #92	; 0x5c
 801509a:	e0f1      	b.n	8015280 <lwip_setsockopt_impl+0x334>
            /* this flag is only available for UDP, not for UDP lite */
            done_socket(sock);
            return EAFNOSUPPORT;
          }
#endif /* LWIP_UDPLITE */
          if (*(const int *)optval) {
 801509c:	683b      	ldr	r3, [r7, #0]
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d00b      	beq.n	80150bc <lwip_setsockopt_impl+0x170>
            udp_set_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 80150a4:	697b      	ldr	r3, [r7, #20]
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	685b      	ldr	r3, [r3, #4]
 80150aa:	7c1a      	ldrb	r2, [r3, #16]
 80150ac:	697b      	ldr	r3, [r7, #20]
 80150ae:	681b      	ldr	r3, [r3, #0]
 80150b0:	685b      	ldr	r3, [r3, #4]
 80150b2:	f042 0201 	orr.w	r2, r2, #1
 80150b6:	b2d2      	uxtb	r2, r2
 80150b8:	741a      	strb	r2, [r3, #16]
          } else {
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
          }
          break;
 80150ba:	e04e      	b.n	801515a <lwip_setsockopt_impl+0x20e>
            udp_clear_flags(sock->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 80150bc:	697b      	ldr	r3, [r7, #20]
 80150be:	681b      	ldr	r3, [r3, #0]
 80150c0:	685b      	ldr	r3, [r3, #4]
 80150c2:	7c1a      	ldrb	r2, [r3, #16]
 80150c4:	697b      	ldr	r3, [r7, #20]
 80150c6:	681b      	ldr	r3, [r3, #0]
 80150c8:	685b      	ldr	r3, [r3, #4]
 80150ca:	f022 0201 	bic.w	r2, r2, #1
 80150ce:	b2d2      	uxtb	r2, r2
 80150d0:	741a      	strb	r2, [r3, #16]
          break;
 80150d2:	e042      	b.n	801515a <lwip_setsockopt_impl+0x20e>
#endif /* LWIP_UDP */
        case SO_BINDTODEVICE: {
          const struct ifreq *iface;
          struct netif *n = NULL;
 80150d4:	2300      	movs	r3, #0
 80150d6:	61bb      	str	r3, [r7, #24]

          LWIP_SOCKOPT_CHECK_OPTLEN_CONN(sock, optlen, struct ifreq);
 80150d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150da:	2b05      	cmp	r3, #5
 80150dc:	d801      	bhi.n	80150e2 <lwip_setsockopt_impl+0x196>
 80150de:	2316      	movs	r3, #22
 80150e0:	e0ce      	b.n	8015280 <lwip_setsockopt_impl+0x334>
 80150e2:	697b      	ldr	r3, [r7, #20]
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d101      	bne.n	80150ee <lwip_setsockopt_impl+0x1a2>
 80150ea:	2316      	movs	r3, #22
 80150ec:	e0c8      	b.n	8015280 <lwip_setsockopt_impl+0x334>

          iface = (const struct ifreq *)optval;
 80150ee:	683b      	ldr	r3, [r7, #0]
 80150f0:	613b      	str	r3, [r7, #16]
          if (iface->ifr_name[0] != 0) {
 80150f2:	693b      	ldr	r3, [r7, #16]
 80150f4:	781b      	ldrb	r3, [r3, #0]
 80150f6:	2b00      	cmp	r3, #0
 80150f8:	d009      	beq.n	801510e <lwip_setsockopt_impl+0x1c2>
            n = netif_find(iface->ifr_name);
 80150fa:	693b      	ldr	r3, [r7, #16]
 80150fc:	4618      	mov	r0, r3
 80150fe:	f001 faa1 	bl	8016644 <netif_find>
 8015102:	61b8      	str	r0, [r7, #24]
            if (n == NULL) {
 8015104:	69bb      	ldr	r3, [r7, #24]
 8015106:	2b00      	cmp	r3, #0
 8015108:	d101      	bne.n	801510e <lwip_setsockopt_impl+0x1c2>
              done_socket(sock);
              return ENODEV;
 801510a:	2313      	movs	r3, #19
 801510c:	e0b8      	b.n	8015280 <lwip_setsockopt_impl+0x334>
            }
          }

          switch (NETCONNTYPE_GROUP(netconn_type(sock->conn))) {
 801510e:	697b      	ldr	r3, [r7, #20]
 8015110:	681b      	ldr	r3, [r3, #0]
 8015112:	781b      	ldrb	r3, [r3, #0]
 8015114:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8015118:	2b10      	cmp	r3, #16
 801511a:	d002      	beq.n	8015122 <lwip_setsockopt_impl+0x1d6>
 801511c:	2b20      	cmp	r3, #32
 801511e:	d008      	beq.n	8015132 <lwip_setsockopt_impl+0x1e6>
 8015120:	e00f      	b.n	8015142 <lwip_setsockopt_impl+0x1f6>
#if LWIP_TCP
            case NETCONN_TCP:
              tcp_bind_netif(sock->conn->pcb.tcp, n);
 8015122:	697b      	ldr	r3, [r7, #20]
 8015124:	681b      	ldr	r3, [r3, #0]
 8015126:	685b      	ldr	r3, [r3, #4]
 8015128:	69b9      	ldr	r1, [r7, #24]
 801512a:	4618      	mov	r0, r3
 801512c:	f002 fc9a 	bl	8017a64 <tcp_bind_netif>
              break;
 8015130:	e00f      	b.n	8015152 <lwip_setsockopt_impl+0x206>
#endif
#if LWIP_UDP
            case NETCONN_UDP:
              udp_bind_netif(sock->conn->pcb.udp, n);
 8015132:	697b      	ldr	r3, [r7, #20]
 8015134:	681b      	ldr	r3, [r3, #0]
 8015136:	685b      	ldr	r3, [r3, #4]
 8015138:	69b9      	ldr	r1, [r7, #24]
 801513a:	4618      	mov	r0, r3
 801513c:	f008 fabc 	bl	801d6b8 <udp_bind_netif>
              break;
 8015140:	e007      	b.n	8015152 <lwip_setsockopt_impl+0x206>
            case NETCONN_RAW:
              raw_bind_netif(sock->conn->pcb.raw, n);
              break;
#endif
            default:
              LWIP_ASSERT("Unhandled netconn type in SO_BINDTODEVICE", 0);
 8015142:	4b51      	ldr	r3, [pc, #324]	; (8015288 <lwip_setsockopt_impl+0x33c>)
 8015144:	f640 527d 	movw	r2, #3453	; 0xd7d
 8015148:	4950      	ldr	r1, [pc, #320]	; (801528c <lwip_setsockopt_impl+0x340>)
 801514a:	4851      	ldr	r0, [pc, #324]	; (8015290 <lwip_setsockopt_impl+0x344>)
 801514c:	f00b fe16 	bl	8020d7c <iprintf>
              break;
 8015150:	bf00      	nop
          }
        }
        break;
 8015152:	e002      	b.n	801515a <lwip_setsockopt_impl+0x20e>
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, SOL_SOCKET, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8015154:	235c      	movs	r3, #92	; 0x5c
 8015156:	61fb      	str	r3, [r7, #28]
          break;
 8015158:	bf00      	nop
      }  /* switch (optname) */
      break;
 801515a:	e090      	b.n	801527e <lwip_setsockopt_impl+0x332>
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	2b01      	cmp	r3, #1
 8015160:	d01a      	beq.n	8015198 <lwip_setsockopt_impl+0x24c>
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	2b02      	cmp	r3, #2
 8015166:	d12f      	bne.n	80151c8 <lwip_setsockopt_impl+0x27c>

    /* Level: IPPROTO_IP */
    case IPPROTO_IP:
      switch (optname) {
        case IP_TTL:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 8015168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801516a:	2b03      	cmp	r3, #3
 801516c:	d801      	bhi.n	8015172 <lwip_setsockopt_impl+0x226>
 801516e:	2316      	movs	r3, #22
 8015170:	e086      	b.n	8015280 <lwip_setsockopt_impl+0x334>
 8015172:	697b      	ldr	r3, [r7, #20]
 8015174:	681b      	ldr	r3, [r3, #0]
 8015176:	2b00      	cmp	r3, #0
 8015178:	d004      	beq.n	8015184 <lwip_setsockopt_impl+0x238>
 801517a:	697b      	ldr	r3, [r7, #20]
 801517c:	681b      	ldr	r3, [r3, #0]
 801517e:	685b      	ldr	r3, [r3, #4]
 8015180:	2b00      	cmp	r3, #0
 8015182:	d101      	bne.n	8015188 <lwip_setsockopt_impl+0x23c>
 8015184:	2316      	movs	r3, #22
 8015186:	e07b      	b.n	8015280 <lwip_setsockopt_impl+0x334>
          sock->conn->pcb.ip->ttl = (u8_t)(*(const int *)optval);
 8015188:	683b      	ldr	r3, [r7, #0]
 801518a:	681a      	ldr	r2, [r3, #0]
 801518c:	697b      	ldr	r3, [r7, #20]
 801518e:	681b      	ldr	r3, [r3, #0]
 8015190:	685b      	ldr	r3, [r3, #4]
 8015192:	b2d2      	uxtb	r2, r2
 8015194:	72da      	strb	r2, [r3, #11]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TTL, ..) -> %d\n",
                                      s, sock->conn->pcb.ip->ttl));
          break;
 8015196:	e01a      	b.n	80151ce <lwip_setsockopt_impl+0x282>
        case IP_TOS:
          LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB(sock, optlen, int);
 8015198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801519a:	2b03      	cmp	r3, #3
 801519c:	d801      	bhi.n	80151a2 <lwip_setsockopt_impl+0x256>
 801519e:	2316      	movs	r3, #22
 80151a0:	e06e      	b.n	8015280 <lwip_setsockopt_impl+0x334>
 80151a2:	697b      	ldr	r3, [r7, #20]
 80151a4:	681b      	ldr	r3, [r3, #0]
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d004      	beq.n	80151b4 <lwip_setsockopt_impl+0x268>
 80151aa:	697b      	ldr	r3, [r7, #20]
 80151ac:	681b      	ldr	r3, [r3, #0]
 80151ae:	685b      	ldr	r3, [r3, #4]
 80151b0:	2b00      	cmp	r3, #0
 80151b2:	d101      	bne.n	80151b8 <lwip_setsockopt_impl+0x26c>
 80151b4:	2316      	movs	r3, #22
 80151b6:	e063      	b.n	8015280 <lwip_setsockopt_impl+0x334>
          sock->conn->pcb.ip->tos = (u8_t)(*(const int *)optval);
 80151b8:	683b      	ldr	r3, [r7, #0]
 80151ba:	681a      	ldr	r2, [r3, #0]
 80151bc:	697b      	ldr	r3, [r7, #20]
 80151be:	681b      	ldr	r3, [r3, #0]
 80151c0:	685b      	ldr	r3, [r3, #4]
 80151c2:	b2d2      	uxtb	r2, r2
 80151c4:	729a      	strb	r2, [r3, #10]
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, IP_TOS, ..)-> %d\n",
                                      s, sock->conn->pcb.ip->tos));
          break;
 80151c6:	e002      	b.n	80151ce <lwip_setsockopt_impl+0x282>
        break;
#endif /* LWIP_IGMP */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_IP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 80151c8:	235c      	movs	r3, #92	; 0x5c
 80151ca:	61fb      	str	r3, [r7, #28]
          break;
 80151cc:	bf00      	nop
      }  /* switch (optname) */
      break;
 80151ce:	e056      	b.n	801527e <lwip_setsockopt_impl+0x332>

#if LWIP_TCP
    /* Level: IPPROTO_TCP */
    case IPPROTO_TCP:
      /* Special case: all IPPROTO_TCP option take an int */
      LWIP_SOCKOPT_CHECK_OPTLEN_CONN_PCB_TYPE(sock, optlen, int, NETCONN_TCP);
 80151d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151d2:	2b03      	cmp	r3, #3
 80151d4:	d801      	bhi.n	80151da <lwip_setsockopt_impl+0x28e>
 80151d6:	2316      	movs	r3, #22
 80151d8:	e052      	b.n	8015280 <lwip_setsockopt_impl+0x334>
 80151da:	697b      	ldr	r3, [r7, #20]
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	2b00      	cmp	r3, #0
 80151e0:	d004      	beq.n	80151ec <lwip_setsockopt_impl+0x2a0>
 80151e2:	697b      	ldr	r3, [r7, #20]
 80151e4:	681b      	ldr	r3, [r3, #0]
 80151e6:	685b      	ldr	r3, [r3, #4]
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d101      	bne.n	80151f0 <lwip_setsockopt_impl+0x2a4>
 80151ec:	2316      	movs	r3, #22
 80151ee:	e047      	b.n	8015280 <lwip_setsockopt_impl+0x334>
 80151f0:	697b      	ldr	r3, [r7, #20]
 80151f2:	681b      	ldr	r3, [r3, #0]
 80151f4:	781b      	ldrb	r3, [r3, #0]
 80151f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80151fa:	2b10      	cmp	r3, #16
 80151fc:	d001      	beq.n	8015202 <lwip_setsockopt_impl+0x2b6>
 80151fe:	235c      	movs	r3, #92	; 0x5c
 8015200:	e03e      	b.n	8015280 <lwip_setsockopt_impl+0x334>
      if (sock->conn->pcb.tcp->state == LISTEN) {
 8015202:	697b      	ldr	r3, [r7, #20]
 8015204:	681b      	ldr	r3, [r3, #0]
 8015206:	685b      	ldr	r3, [r3, #4]
 8015208:	7d1b      	ldrb	r3, [r3, #20]
 801520a:	2b01      	cmp	r3, #1
 801520c:	d101      	bne.n	8015212 <lwip_setsockopt_impl+0x2c6>
        done_socket(sock);
        return EINVAL;
 801520e:	2316      	movs	r3, #22
 8015210:	e036      	b.n	8015280 <lwip_setsockopt_impl+0x334>
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	2b01      	cmp	r3, #1
 8015216:	d003      	beq.n	8015220 <lwip_setsockopt_impl+0x2d4>
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	2b02      	cmp	r3, #2
 801521c:	d01c      	beq.n	8015258 <lwip_setsockopt_impl+0x30c>
 801521e:	e023      	b.n	8015268 <lwip_setsockopt_impl+0x31c>
      }
      switch (optname) {
        case TCP_NODELAY:
          if (*(const int *)optval) {
 8015220:	683b      	ldr	r3, [r7, #0]
 8015222:	681b      	ldr	r3, [r3, #0]
 8015224:	2b00      	cmp	r3, #0
 8015226:	d00b      	beq.n	8015240 <lwip_setsockopt_impl+0x2f4>
            tcp_nagle_disable(sock->conn->pcb.tcp);
 8015228:	697b      	ldr	r3, [r7, #20]
 801522a:	681b      	ldr	r3, [r3, #0]
 801522c:	685b      	ldr	r3, [r3, #4]
 801522e:	8b5a      	ldrh	r2, [r3, #26]
 8015230:	697b      	ldr	r3, [r7, #20]
 8015232:	681b      	ldr	r3, [r3, #0]
 8015234:	685b      	ldr	r3, [r3, #4]
 8015236:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801523a:	b292      	uxth	r2, r2
 801523c:	835a      	strh	r2, [r3, #26]
          } else {
            tcp_nagle_enable(sock->conn->pcb.tcp);
          }
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, TCP_NODELAY) -> %s\n",
                                      s, (*(const int *)optval) ? "on" : "off") );
          break;
 801523e:	e016      	b.n	801526e <lwip_setsockopt_impl+0x322>
            tcp_nagle_enable(sock->conn->pcb.tcp);
 8015240:	697b      	ldr	r3, [r7, #20]
 8015242:	681b      	ldr	r3, [r3, #0]
 8015244:	685b      	ldr	r3, [r3, #4]
 8015246:	8b5a      	ldrh	r2, [r3, #26]
 8015248:	697b      	ldr	r3, [r7, #20]
 801524a:	681b      	ldr	r3, [r3, #0]
 801524c:	685b      	ldr	r3, [r3, #4]
 801524e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8015252:	b292      	uxth	r2, r2
 8015254:	835a      	strh	r2, [r3, #26]
          break;
 8015256:	e00a      	b.n	801526e <lwip_setsockopt_impl+0x322>
        case TCP_KEEPALIVE:
          sock->conn->pcb.tcp->keep_idle = (u32_t)(*(const int *)optval);
 8015258:	683b      	ldr	r3, [r7, #0]
 801525a:	681a      	ldr	r2, [r3, #0]
 801525c:	697b      	ldr	r3, [r7, #20]
 801525e:	681b      	ldr	r3, [r3, #0]
 8015260:	685b      	ldr	r3, [r3, #4]
 8015262:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, TCP_KEEPALIVE) -> %"U32_F"\n",
                                      s, sock->conn->pcb.tcp->keep_idle));
          break;
 8015266:	e002      	b.n	801526e <lwip_setsockopt_impl+0x322>
          break;
#endif /* LWIP_TCP_KEEPALIVE */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_TCP, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8015268:	235c      	movs	r3, #92	; 0x5c
 801526a:	61fb      	str	r3, [r7, #28]
          break;
 801526c:	bf00      	nop
      }  /* switch (optname) */
      break;
 801526e:	e006      	b.n	801527e <lwip_setsockopt_impl+0x332>
          break;
#endif /* LWIP_IPV6 && LWIP_RAW */
        default:
          LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, IPPROTO_RAW, UNIMPL: optname=0x%x, ..)\n",
                                      s, optname));
          err = ENOPROTOOPT;
 8015270:	235c      	movs	r3, #92	; 0x5c
 8015272:	61fb      	str	r3, [r7, #28]
          break;
 8015274:	bf00      	nop
      }  /* switch (optname) */
      break;
 8015276:	e002      	b.n	801527e <lwip_setsockopt_impl+0x332>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_setsockopt(%d, level=0x%x, UNIMPL: optname=0x%x, ..)\n",
                                  s, level, optname));
      err = ENOPROTOOPT;
 8015278:	235c      	movs	r3, #92	; 0x5c
 801527a:	61fb      	str	r3, [r7, #28]
      break;
 801527c:	bf00      	nop
  }  /* switch (level) */

  done_socket(sock);
  return err;
 801527e:	69fb      	ldr	r3, [r7, #28]
}
 8015280:	4618      	mov	r0, r3
 8015282:	3720      	adds	r7, #32
 8015284:	46bd      	mov	sp, r7
 8015286:	bd80      	pop	{r7, pc}
 8015288:	08023fd4 	.word	0x08023fd4
 801528c:	08024378 	.word	0x08024378
 8015290:	08024028 	.word	0x08024028

08015294 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8015294:	b580      	push	{r7, lr}
 8015296:	b084      	sub	sp, #16
 8015298:	af00      	add	r7, sp, #0
 801529a:	6078      	str	r0, [r7, #4]
 801529c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 801529e:	f007 fd9f 	bl	801cde0 <sys_timeouts_sleeptime>
 80152a2:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 80152a4:	68fb      	ldr	r3, [r7, #12]
 80152a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152aa:	d10b      	bne.n	80152c4 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 80152ac:	4813      	ldr	r0, [pc, #76]	; (80152fc <tcpip_timeouts_mbox_fetch+0x68>)
 80152ae:	f00a ff90 	bl	80201d2 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 80152b2:	2200      	movs	r2, #0
 80152b4:	6839      	ldr	r1, [r7, #0]
 80152b6:	6878      	ldr	r0, [r7, #4]
 80152b8:	f00a fe66 	bl	801ff88 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 80152bc:	480f      	ldr	r0, [pc, #60]	; (80152fc <tcpip_timeouts_mbox_fetch+0x68>)
 80152be:	f00a ff79 	bl	80201b4 <sys_mutex_lock>
    return;
 80152c2:	e018      	b.n	80152f6 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 80152c4:	68fb      	ldr	r3, [r7, #12]
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	d102      	bne.n	80152d0 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80152ca:	f007 fd4f 	bl	801cd6c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80152ce:	e7e6      	b.n	801529e <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80152d0:	480a      	ldr	r0, [pc, #40]	; (80152fc <tcpip_timeouts_mbox_fetch+0x68>)
 80152d2:	f00a ff7e 	bl	80201d2 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80152d6:	68fa      	ldr	r2, [r7, #12]
 80152d8:	6839      	ldr	r1, [r7, #0]
 80152da:	6878      	ldr	r0, [r7, #4]
 80152dc:	f00a fe54 	bl	801ff88 <sys_arch_mbox_fetch>
 80152e0:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80152e2:	4806      	ldr	r0, [pc, #24]	; (80152fc <tcpip_timeouts_mbox_fetch+0x68>)
 80152e4:	f00a ff66 	bl	80201b4 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80152e8:	68bb      	ldr	r3, [r7, #8]
 80152ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152ee:	d102      	bne.n	80152f6 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80152f0:	f007 fd3c 	bl	801cd6c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80152f4:	e7d3      	b.n	801529e <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80152f6:	3710      	adds	r7, #16
 80152f8:	46bd      	mov	sp, r7
 80152fa:	bd80      	pop	{r7, pc}
 80152fc:	20026074 	.word	0x20026074

08015300 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8015300:	b580      	push	{r7, lr}
 8015302:	b084      	sub	sp, #16
 8015304:	af00      	add	r7, sp, #0
 8015306:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8015308:	4810      	ldr	r0, [pc, #64]	; (801534c <tcpip_thread+0x4c>)
 801530a:	f00a ff53 	bl	80201b4 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801530e:	4b10      	ldr	r3, [pc, #64]	; (8015350 <tcpip_thread+0x50>)
 8015310:	681b      	ldr	r3, [r3, #0]
 8015312:	2b00      	cmp	r3, #0
 8015314:	d005      	beq.n	8015322 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8015316:	4b0e      	ldr	r3, [pc, #56]	; (8015350 <tcpip_thread+0x50>)
 8015318:	681b      	ldr	r3, [r3, #0]
 801531a:	4a0e      	ldr	r2, [pc, #56]	; (8015354 <tcpip_thread+0x54>)
 801531c:	6812      	ldr	r2, [r2, #0]
 801531e:	4610      	mov	r0, r2
 8015320:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8015322:	f107 030c 	add.w	r3, r7, #12
 8015326:	4619      	mov	r1, r3
 8015328:	480b      	ldr	r0, [pc, #44]	; (8015358 <tcpip_thread+0x58>)
 801532a:	f7ff ffb3 	bl	8015294 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801532e:	68fb      	ldr	r3, [r7, #12]
 8015330:	2b00      	cmp	r3, #0
 8015332:	d106      	bne.n	8015342 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8015334:	4b09      	ldr	r3, [pc, #36]	; (801535c <tcpip_thread+0x5c>)
 8015336:	2291      	movs	r2, #145	; 0x91
 8015338:	4909      	ldr	r1, [pc, #36]	; (8015360 <tcpip_thread+0x60>)
 801533a:	480a      	ldr	r0, [pc, #40]	; (8015364 <tcpip_thread+0x64>)
 801533c:	f00b fd1e 	bl	8020d7c <iprintf>
      continue;
 8015340:	e003      	b.n	801534a <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8015342:	68fb      	ldr	r3, [r7, #12]
 8015344:	4618      	mov	r0, r3
 8015346:	f000 f80f 	bl	8015368 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801534a:	e7ea      	b.n	8015322 <tcpip_thread+0x22>
 801534c:	20026074 	.word	0x20026074
 8015350:	20022914 	.word	0x20022914
 8015354:	20022918 	.word	0x20022918
 8015358:	2002291c 	.word	0x2002291c
 801535c:	080243a4 	.word	0x080243a4
 8015360:	080243d4 	.word	0x080243d4
 8015364:	080243f4 	.word	0x080243f4

08015368 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8015368:	b580      	push	{r7, lr}
 801536a:	b082      	sub	sp, #8
 801536c:	af00      	add	r7, sp, #0
 801536e:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8015370:	687b      	ldr	r3, [r7, #4]
 8015372:	781b      	ldrb	r3, [r3, #0]
 8015374:	2b02      	cmp	r3, #2
 8015376:	d026      	beq.n	80153c6 <tcpip_thread_handle_msg+0x5e>
 8015378:	2b02      	cmp	r3, #2
 801537a:	dc2b      	bgt.n	80153d4 <tcpip_thread_handle_msg+0x6c>
 801537c:	2b00      	cmp	r3, #0
 801537e:	d002      	beq.n	8015386 <tcpip_thread_handle_msg+0x1e>
 8015380:	2b01      	cmp	r3, #1
 8015382:	d015      	beq.n	80153b0 <tcpip_thread_handle_msg+0x48>
 8015384:	e026      	b.n	80153d4 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	68db      	ldr	r3, [r3, #12]
 801538a:	687a      	ldr	r2, [r7, #4]
 801538c:	6850      	ldr	r0, [r2, #4]
 801538e:	687a      	ldr	r2, [r7, #4]
 8015390:	6892      	ldr	r2, [r2, #8]
 8015392:	4611      	mov	r1, r2
 8015394:	4798      	blx	r3
 8015396:	4603      	mov	r3, r0
 8015398:	2b00      	cmp	r3, #0
 801539a:	d004      	beq.n	80153a6 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	685b      	ldr	r3, [r3, #4]
 80153a0:	4618      	mov	r0, r3
 80153a2:	f001 fcc5 	bl	8016d30 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80153a6:	6879      	ldr	r1, [r7, #4]
 80153a8:	2009      	movs	r0, #9
 80153aa:	f000 fdf3 	bl	8015f94 <memp_free>
      break;
 80153ae:	e018      	b.n	80153e2 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	685b      	ldr	r3, [r3, #4]
 80153b4:	687a      	ldr	r2, [r7, #4]
 80153b6:	6892      	ldr	r2, [r2, #8]
 80153b8:	4610      	mov	r0, r2
 80153ba:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80153bc:	6879      	ldr	r1, [r7, #4]
 80153be:	2008      	movs	r0, #8
 80153c0:	f000 fde8 	bl	8015f94 <memp_free>
      break;
 80153c4:	e00d      	b.n	80153e2 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80153c6:	687b      	ldr	r3, [r7, #4]
 80153c8:	685b      	ldr	r3, [r3, #4]
 80153ca:	687a      	ldr	r2, [r7, #4]
 80153cc:	6892      	ldr	r2, [r2, #8]
 80153ce:	4610      	mov	r0, r2
 80153d0:	4798      	blx	r3
      break;
 80153d2:	e006      	b.n	80153e2 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80153d4:	4b05      	ldr	r3, [pc, #20]	; (80153ec <tcpip_thread_handle_msg+0x84>)
 80153d6:	22cf      	movs	r2, #207	; 0xcf
 80153d8:	4905      	ldr	r1, [pc, #20]	; (80153f0 <tcpip_thread_handle_msg+0x88>)
 80153da:	4806      	ldr	r0, [pc, #24]	; (80153f4 <tcpip_thread_handle_msg+0x8c>)
 80153dc:	f00b fcce 	bl	8020d7c <iprintf>
      break;
 80153e0:	bf00      	nop
  }
}
 80153e2:	bf00      	nop
 80153e4:	3708      	adds	r7, #8
 80153e6:	46bd      	mov	sp, r7
 80153e8:	bd80      	pop	{r7, pc}
 80153ea:	bf00      	nop
 80153ec:	080243a4 	.word	0x080243a4
 80153f0:	080243d4 	.word	0x080243d4
 80153f4:	080243f4 	.word	0x080243f4

080153f8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80153f8:	b580      	push	{r7, lr}
 80153fa:	b086      	sub	sp, #24
 80153fc:	af00      	add	r7, sp, #0
 80153fe:	60f8      	str	r0, [r7, #12]
 8015400:	60b9      	str	r1, [r7, #8]
 8015402:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8015404:	481a      	ldr	r0, [pc, #104]	; (8015470 <tcpip_inpkt+0x78>)
 8015406:	f00a fe07 	bl	8020018 <sys_mbox_valid>
 801540a:	4603      	mov	r3, r0
 801540c:	2b00      	cmp	r3, #0
 801540e:	d105      	bne.n	801541c <tcpip_inpkt+0x24>
 8015410:	4b18      	ldr	r3, [pc, #96]	; (8015474 <tcpip_inpkt+0x7c>)
 8015412:	22fc      	movs	r2, #252	; 0xfc
 8015414:	4918      	ldr	r1, [pc, #96]	; (8015478 <tcpip_inpkt+0x80>)
 8015416:	4819      	ldr	r0, [pc, #100]	; (801547c <tcpip_inpkt+0x84>)
 8015418:	f00b fcb0 	bl	8020d7c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 801541c:	2009      	movs	r0, #9
 801541e:	f000 fd67 	bl	8015ef0 <memp_malloc>
 8015422:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8015424:	697b      	ldr	r3, [r7, #20]
 8015426:	2b00      	cmp	r3, #0
 8015428:	d102      	bne.n	8015430 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801542a:	f04f 33ff 	mov.w	r3, #4294967295
 801542e:	e01a      	b.n	8015466 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8015430:	697b      	ldr	r3, [r7, #20]
 8015432:	2200      	movs	r2, #0
 8015434:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8015436:	697b      	ldr	r3, [r7, #20]
 8015438:	68fa      	ldr	r2, [r7, #12]
 801543a:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 801543c:	697b      	ldr	r3, [r7, #20]
 801543e:	68ba      	ldr	r2, [r7, #8]
 8015440:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8015442:	697b      	ldr	r3, [r7, #20]
 8015444:	687a      	ldr	r2, [r7, #4]
 8015446:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8015448:	6979      	ldr	r1, [r7, #20]
 801544a:	4809      	ldr	r0, [pc, #36]	; (8015470 <tcpip_inpkt+0x78>)
 801544c:	f00a fd82 	bl	801ff54 <sys_mbox_trypost>
 8015450:	4603      	mov	r3, r0
 8015452:	2b00      	cmp	r3, #0
 8015454:	d006      	beq.n	8015464 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8015456:	6979      	ldr	r1, [r7, #20]
 8015458:	2009      	movs	r0, #9
 801545a:	f000 fd9b 	bl	8015f94 <memp_free>
    return ERR_MEM;
 801545e:	f04f 33ff 	mov.w	r3, #4294967295
 8015462:	e000      	b.n	8015466 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8015464:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8015466:	4618      	mov	r0, r3
 8015468:	3718      	adds	r7, #24
 801546a:	46bd      	mov	sp, r7
 801546c:	bd80      	pop	{r7, pc}
 801546e:	bf00      	nop
 8015470:	2002291c 	.word	0x2002291c
 8015474:	080243a4 	.word	0x080243a4
 8015478:	0802441c 	.word	0x0802441c
 801547c:	080243f4 	.word	0x080243f4

08015480 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8015480:	b580      	push	{r7, lr}
 8015482:	b082      	sub	sp, #8
 8015484:	af00      	add	r7, sp, #0
 8015486:	6078      	str	r0, [r7, #4]
 8015488:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801548a:	683b      	ldr	r3, [r7, #0]
 801548c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8015490:	f003 0318 	and.w	r3, r3, #24
 8015494:	2b00      	cmp	r3, #0
 8015496:	d006      	beq.n	80154a6 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8015498:	4a08      	ldr	r2, [pc, #32]	; (80154bc <tcpip_input+0x3c>)
 801549a:	6839      	ldr	r1, [r7, #0]
 801549c:	6878      	ldr	r0, [r7, #4]
 801549e:	f7ff ffab 	bl	80153f8 <tcpip_inpkt>
 80154a2:	4603      	mov	r3, r0
 80154a4:	e005      	b.n	80154b2 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80154a6:	4a06      	ldr	r2, [pc, #24]	; (80154c0 <tcpip_input+0x40>)
 80154a8:	6839      	ldr	r1, [r7, #0]
 80154aa:	6878      	ldr	r0, [r7, #4]
 80154ac:	f7ff ffa4 	bl	80153f8 <tcpip_inpkt>
 80154b0:	4603      	mov	r3, r0
}
 80154b2:	4618      	mov	r0, r3
 80154b4:	3708      	adds	r7, #8
 80154b6:	46bd      	mov	sp, r7
 80154b8:	bd80      	pop	{r7, pc}
 80154ba:	bf00      	nop
 80154bc:	0801fd51 	.word	0x0801fd51
 80154c0:	0801eb41 	.word	0x0801eb41

080154c4 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 80154c4:	b580      	push	{r7, lr}
 80154c6:	b084      	sub	sp, #16
 80154c8:	af00      	add	r7, sp, #0
 80154ca:	60f8      	str	r0, [r7, #12]
 80154cc:	60b9      	str	r1, [r7, #8]
 80154ce:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 80154d0:	4806      	ldr	r0, [pc, #24]	; (80154ec <tcpip_send_msg_wait_sem+0x28>)
 80154d2:	f00a fe6f 	bl	80201b4 <sys_mutex_lock>
  fn(apimsg);
 80154d6:	68fb      	ldr	r3, [r7, #12]
 80154d8:	68b8      	ldr	r0, [r7, #8]
 80154da:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 80154dc:	4803      	ldr	r0, [pc, #12]	; (80154ec <tcpip_send_msg_wait_sem+0x28>)
 80154de:	f00a fe78 	bl	80201d2 <sys_mutex_unlock>
  return ERR_OK;
 80154e2:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 80154e4:	4618      	mov	r0, r3
 80154e6:	3710      	adds	r7, #16
 80154e8:	46bd      	mov	sp, r7
 80154ea:	bd80      	pop	{r7, pc}
 80154ec:	20026074 	.word	0x20026074

080154f0 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 80154f0:	b580      	push	{r7, lr}
 80154f2:	b084      	sub	sp, #16
 80154f4:	af02      	add	r7, sp, #8
 80154f6:	6078      	str	r0, [r7, #4]
 80154f8:	6039      	str	r1, [r7, #0]
  lwip_init();
 80154fa:	f000 f871 	bl	80155e0 <lwip_init>

  tcpip_init_done = initfunc;
 80154fe:	4a17      	ldr	r2, [pc, #92]	; (801555c <tcpip_init+0x6c>)
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8015504:	4a16      	ldr	r2, [pc, #88]	; (8015560 <tcpip_init+0x70>)
 8015506:	683b      	ldr	r3, [r7, #0]
 8015508:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801550a:	2106      	movs	r1, #6
 801550c:	4815      	ldr	r0, [pc, #84]	; (8015564 <tcpip_init+0x74>)
 801550e:	f00a fcf5 	bl	801fefc <sys_mbox_new>
 8015512:	4603      	mov	r3, r0
 8015514:	2b00      	cmp	r3, #0
 8015516:	d006      	beq.n	8015526 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8015518:	4b13      	ldr	r3, [pc, #76]	; (8015568 <tcpip_init+0x78>)
 801551a:	f240 2261 	movw	r2, #609	; 0x261
 801551e:	4913      	ldr	r1, [pc, #76]	; (801556c <tcpip_init+0x7c>)
 8015520:	4813      	ldr	r0, [pc, #76]	; (8015570 <tcpip_init+0x80>)
 8015522:	f00b fc2b 	bl	8020d7c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8015526:	4813      	ldr	r0, [pc, #76]	; (8015574 <tcpip_init+0x84>)
 8015528:	f00a fe2e 	bl	8020188 <sys_mutex_new>
 801552c:	4603      	mov	r3, r0
 801552e:	2b00      	cmp	r3, #0
 8015530:	d006      	beq.n	8015540 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8015532:	4b0d      	ldr	r3, [pc, #52]	; (8015568 <tcpip_init+0x78>)
 8015534:	f240 2265 	movw	r2, #613	; 0x265
 8015538:	490f      	ldr	r1, [pc, #60]	; (8015578 <tcpip_init+0x88>)
 801553a:	480d      	ldr	r0, [pc, #52]	; (8015570 <tcpip_init+0x80>)
 801553c:	f00b fc1e 	bl	8020d7c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8015540:	2318      	movs	r3, #24
 8015542:	9300      	str	r3, [sp, #0]
 8015544:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015548:	2200      	movs	r2, #0
 801554a:	490c      	ldr	r1, [pc, #48]	; (801557c <tcpip_init+0x8c>)
 801554c:	480c      	ldr	r0, [pc, #48]	; (8015580 <tcpip_init+0x90>)
 801554e:	f00a fe4d 	bl	80201ec <sys_thread_new>
}
 8015552:	bf00      	nop
 8015554:	3708      	adds	r7, #8
 8015556:	46bd      	mov	sp, r7
 8015558:	bd80      	pop	{r7, pc}
 801555a:	bf00      	nop
 801555c:	20022914 	.word	0x20022914
 8015560:	20022918 	.word	0x20022918
 8015564:	2002291c 	.word	0x2002291c
 8015568:	080243a4 	.word	0x080243a4
 801556c:	0802442c 	.word	0x0802442c
 8015570:	080243f4 	.word	0x080243f4
 8015574:	20026074 	.word	0x20026074
 8015578:	08024450 	.word	0x08024450
 801557c:	08015301 	.word	0x08015301
 8015580:	08024474 	.word	0x08024474

08015584 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8015584:	b480      	push	{r7}
 8015586:	b083      	sub	sp, #12
 8015588:	af00      	add	r7, sp, #0
 801558a:	4603      	mov	r3, r0
 801558c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801558e:	88fb      	ldrh	r3, [r7, #6]
 8015590:	021b      	lsls	r3, r3, #8
 8015592:	b21a      	sxth	r2, r3
 8015594:	88fb      	ldrh	r3, [r7, #6]
 8015596:	0a1b      	lsrs	r3, r3, #8
 8015598:	b29b      	uxth	r3, r3
 801559a:	b21b      	sxth	r3, r3
 801559c:	4313      	orrs	r3, r2
 801559e:	b21b      	sxth	r3, r3
 80155a0:	b29b      	uxth	r3, r3
}
 80155a2:	4618      	mov	r0, r3
 80155a4:	370c      	adds	r7, #12
 80155a6:	46bd      	mov	sp, r7
 80155a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155ac:	4770      	bx	lr

080155ae <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80155ae:	b480      	push	{r7}
 80155b0:	b083      	sub	sp, #12
 80155b2:	af00      	add	r7, sp, #0
 80155b4:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	061a      	lsls	r2, r3, #24
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	021b      	lsls	r3, r3, #8
 80155be:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80155c2:	431a      	orrs	r2, r3
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	0a1b      	lsrs	r3, r3, #8
 80155c8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80155cc:	431a      	orrs	r2, r3
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	0e1b      	lsrs	r3, r3, #24
 80155d2:	4313      	orrs	r3, r2
}
 80155d4:	4618      	mov	r0, r3
 80155d6:	370c      	adds	r7, #12
 80155d8:	46bd      	mov	sp, r7
 80155da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155de:	4770      	bx	lr

080155e0 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80155e0:	b580      	push	{r7, lr}
 80155e2:	b082      	sub	sp, #8
 80155e4:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80155e6:	2300      	movs	r3, #0
 80155e8:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80155ea:	f00a fdc1 	bl	8020170 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80155ee:	f000 f8d5 	bl	801579c <mem_init>
  memp_init();
 80155f2:	f000 fc31 	bl	8015e58 <memp_init>
  pbuf_init();
  netif_init();
 80155f6:	f000 fcf7 	bl	8015fe8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80155fa:	f007 fc29 	bl	801ce50 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80155fe:	f001 fe41 	bl	8017284 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8015602:	f007 fb6b 	bl	801ccdc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8015606:	bf00      	nop
 8015608:	3708      	adds	r7, #8
 801560a:	46bd      	mov	sp, r7
 801560c:	bd80      	pop	{r7, pc}
	...

08015610 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8015610:	b480      	push	{r7}
 8015612:	b083      	sub	sp, #12
 8015614:	af00      	add	r7, sp, #0
 8015616:	4603      	mov	r3, r0
 8015618:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 801561a:	4b05      	ldr	r3, [pc, #20]	; (8015630 <ptr_to_mem+0x20>)
 801561c:	681a      	ldr	r2, [r3, #0]
 801561e:	88fb      	ldrh	r3, [r7, #6]
 8015620:	4413      	add	r3, r2
}
 8015622:	4618      	mov	r0, r3
 8015624:	370c      	adds	r7, #12
 8015626:	46bd      	mov	sp, r7
 8015628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801562c:	4770      	bx	lr
 801562e:	bf00      	nop
 8015630:	20022920 	.word	0x20022920

08015634 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8015634:	b480      	push	{r7}
 8015636:	b083      	sub	sp, #12
 8015638:	af00      	add	r7, sp, #0
 801563a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 801563c:	4b05      	ldr	r3, [pc, #20]	; (8015654 <mem_to_ptr+0x20>)
 801563e:	681b      	ldr	r3, [r3, #0]
 8015640:	687a      	ldr	r2, [r7, #4]
 8015642:	1ad3      	subs	r3, r2, r3
 8015644:	b29b      	uxth	r3, r3
}
 8015646:	4618      	mov	r0, r3
 8015648:	370c      	adds	r7, #12
 801564a:	46bd      	mov	sp, r7
 801564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015650:	4770      	bx	lr
 8015652:	bf00      	nop
 8015654:	20022920 	.word	0x20022920

08015658 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8015658:	b590      	push	{r4, r7, lr}
 801565a:	b085      	sub	sp, #20
 801565c:	af00      	add	r7, sp, #0
 801565e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8015660:	4b45      	ldr	r3, [pc, #276]	; (8015778 <plug_holes+0x120>)
 8015662:	681b      	ldr	r3, [r3, #0]
 8015664:	687a      	ldr	r2, [r7, #4]
 8015666:	429a      	cmp	r2, r3
 8015668:	d206      	bcs.n	8015678 <plug_holes+0x20>
 801566a:	4b44      	ldr	r3, [pc, #272]	; (801577c <plug_holes+0x124>)
 801566c:	f240 12df 	movw	r2, #479	; 0x1df
 8015670:	4943      	ldr	r1, [pc, #268]	; (8015780 <plug_holes+0x128>)
 8015672:	4844      	ldr	r0, [pc, #272]	; (8015784 <plug_holes+0x12c>)
 8015674:	f00b fb82 	bl	8020d7c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015678:	4b43      	ldr	r3, [pc, #268]	; (8015788 <plug_holes+0x130>)
 801567a:	681b      	ldr	r3, [r3, #0]
 801567c:	687a      	ldr	r2, [r7, #4]
 801567e:	429a      	cmp	r2, r3
 8015680:	d306      	bcc.n	8015690 <plug_holes+0x38>
 8015682:	4b3e      	ldr	r3, [pc, #248]	; (801577c <plug_holes+0x124>)
 8015684:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8015688:	4940      	ldr	r1, [pc, #256]	; (801578c <plug_holes+0x134>)
 801568a:	483e      	ldr	r0, [pc, #248]	; (8015784 <plug_holes+0x12c>)
 801568c:	f00b fb76 	bl	8020d7c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	791b      	ldrb	r3, [r3, #4]
 8015694:	2b00      	cmp	r3, #0
 8015696:	d006      	beq.n	80156a6 <plug_holes+0x4e>
 8015698:	4b38      	ldr	r3, [pc, #224]	; (801577c <plug_holes+0x124>)
 801569a:	f240 12e1 	movw	r2, #481	; 0x1e1
 801569e:	493c      	ldr	r1, [pc, #240]	; (8015790 <plug_holes+0x138>)
 80156a0:	4838      	ldr	r0, [pc, #224]	; (8015784 <plug_holes+0x12c>)
 80156a2:	f00b fb6b 	bl	8020d7c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	881b      	ldrh	r3, [r3, #0]
 80156aa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80156ae:	d906      	bls.n	80156be <plug_holes+0x66>
 80156b0:	4b32      	ldr	r3, [pc, #200]	; (801577c <plug_holes+0x124>)
 80156b2:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80156b6:	4937      	ldr	r1, [pc, #220]	; (8015794 <plug_holes+0x13c>)
 80156b8:	4832      	ldr	r0, [pc, #200]	; (8015784 <plug_holes+0x12c>)
 80156ba:	f00b fb5f 	bl	8020d7c <iprintf>

  nmem = ptr_to_mem(mem->next);
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	881b      	ldrh	r3, [r3, #0]
 80156c2:	4618      	mov	r0, r3
 80156c4:	f7ff ffa4 	bl	8015610 <ptr_to_mem>
 80156c8:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80156ca:	687a      	ldr	r2, [r7, #4]
 80156cc:	68fb      	ldr	r3, [r7, #12]
 80156ce:	429a      	cmp	r2, r3
 80156d0:	d024      	beq.n	801571c <plug_holes+0xc4>
 80156d2:	68fb      	ldr	r3, [r7, #12]
 80156d4:	791b      	ldrb	r3, [r3, #4]
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	d120      	bne.n	801571c <plug_holes+0xc4>
 80156da:	4b2b      	ldr	r3, [pc, #172]	; (8015788 <plug_holes+0x130>)
 80156dc:	681b      	ldr	r3, [r3, #0]
 80156de:	68fa      	ldr	r2, [r7, #12]
 80156e0:	429a      	cmp	r2, r3
 80156e2:	d01b      	beq.n	801571c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80156e4:	4b2c      	ldr	r3, [pc, #176]	; (8015798 <plug_holes+0x140>)
 80156e6:	681b      	ldr	r3, [r3, #0]
 80156e8:	68fa      	ldr	r2, [r7, #12]
 80156ea:	429a      	cmp	r2, r3
 80156ec:	d102      	bne.n	80156f4 <plug_holes+0x9c>
      lfree = mem;
 80156ee:	4a2a      	ldr	r2, [pc, #168]	; (8015798 <plug_holes+0x140>)
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80156f4:	68fb      	ldr	r3, [r7, #12]
 80156f6:	881a      	ldrh	r2, [r3, #0]
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80156fc:	68fb      	ldr	r3, [r7, #12]
 80156fe:	881b      	ldrh	r3, [r3, #0]
 8015700:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015704:	d00a      	beq.n	801571c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8015706:	68fb      	ldr	r3, [r7, #12]
 8015708:	881b      	ldrh	r3, [r3, #0]
 801570a:	4618      	mov	r0, r3
 801570c:	f7ff ff80 	bl	8015610 <ptr_to_mem>
 8015710:	4604      	mov	r4, r0
 8015712:	6878      	ldr	r0, [r7, #4]
 8015714:	f7ff ff8e 	bl	8015634 <mem_to_ptr>
 8015718:	4603      	mov	r3, r0
 801571a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	885b      	ldrh	r3, [r3, #2]
 8015720:	4618      	mov	r0, r3
 8015722:	f7ff ff75 	bl	8015610 <ptr_to_mem>
 8015726:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8015728:	68ba      	ldr	r2, [r7, #8]
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	429a      	cmp	r2, r3
 801572e:	d01f      	beq.n	8015770 <plug_holes+0x118>
 8015730:	68bb      	ldr	r3, [r7, #8]
 8015732:	791b      	ldrb	r3, [r3, #4]
 8015734:	2b00      	cmp	r3, #0
 8015736:	d11b      	bne.n	8015770 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8015738:	4b17      	ldr	r3, [pc, #92]	; (8015798 <plug_holes+0x140>)
 801573a:	681b      	ldr	r3, [r3, #0]
 801573c:	687a      	ldr	r2, [r7, #4]
 801573e:	429a      	cmp	r2, r3
 8015740:	d102      	bne.n	8015748 <plug_holes+0xf0>
      lfree = pmem;
 8015742:	4a15      	ldr	r2, [pc, #84]	; (8015798 <plug_holes+0x140>)
 8015744:	68bb      	ldr	r3, [r7, #8]
 8015746:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	881a      	ldrh	r2, [r3, #0]
 801574c:	68bb      	ldr	r3, [r7, #8]
 801574e:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	881b      	ldrh	r3, [r3, #0]
 8015754:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015758:	d00a      	beq.n	8015770 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	881b      	ldrh	r3, [r3, #0]
 801575e:	4618      	mov	r0, r3
 8015760:	f7ff ff56 	bl	8015610 <ptr_to_mem>
 8015764:	4604      	mov	r4, r0
 8015766:	68b8      	ldr	r0, [r7, #8]
 8015768:	f7ff ff64 	bl	8015634 <mem_to_ptr>
 801576c:	4603      	mov	r3, r0
 801576e:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8015770:	bf00      	nop
 8015772:	3714      	adds	r7, #20
 8015774:	46bd      	mov	sp, r7
 8015776:	bd90      	pop	{r4, r7, pc}
 8015778:	20022920 	.word	0x20022920
 801577c:	08024484 	.word	0x08024484
 8015780:	080244b4 	.word	0x080244b4
 8015784:	080244cc 	.word	0x080244cc
 8015788:	20022924 	.word	0x20022924
 801578c:	080244f4 	.word	0x080244f4
 8015790:	08024510 	.word	0x08024510
 8015794:	0802452c 	.word	0x0802452c
 8015798:	2002292c 	.word	0x2002292c

0801579c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 801579c:	b580      	push	{r7, lr}
 801579e:	b082      	sub	sp, #8
 80157a0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80157a2:	4b1f      	ldr	r3, [pc, #124]	; (8015820 <mem_init+0x84>)
 80157a4:	3303      	adds	r3, #3
 80157a6:	f023 0303 	bic.w	r3, r3, #3
 80157aa:	461a      	mov	r2, r3
 80157ac:	4b1d      	ldr	r3, [pc, #116]	; (8015824 <mem_init+0x88>)
 80157ae:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80157b0:	4b1c      	ldr	r3, [pc, #112]	; (8015824 <mem_init+0x88>)
 80157b2:	681b      	ldr	r3, [r3, #0]
 80157b4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80157bc:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80157be:	687b      	ldr	r3, [r7, #4]
 80157c0:	2200      	movs	r2, #0
 80157c2:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	2200      	movs	r2, #0
 80157c8:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80157ca:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 80157ce:	f7ff ff1f 	bl	8015610 <ptr_to_mem>
 80157d2:	4603      	mov	r3, r0
 80157d4:	4a14      	ldr	r2, [pc, #80]	; (8015828 <mem_init+0x8c>)
 80157d6:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80157d8:	4b13      	ldr	r3, [pc, #76]	; (8015828 <mem_init+0x8c>)
 80157da:	681b      	ldr	r3, [r3, #0]
 80157dc:	2201      	movs	r2, #1
 80157de:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80157e0:	4b11      	ldr	r3, [pc, #68]	; (8015828 <mem_init+0x8c>)
 80157e2:	681b      	ldr	r3, [r3, #0]
 80157e4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80157e8:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80157ea:	4b0f      	ldr	r3, [pc, #60]	; (8015828 <mem_init+0x8c>)
 80157ec:	681b      	ldr	r3, [r3, #0]
 80157ee:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80157f2:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80157f4:	4b0b      	ldr	r3, [pc, #44]	; (8015824 <mem_init+0x88>)
 80157f6:	681b      	ldr	r3, [r3, #0]
 80157f8:	4a0c      	ldr	r2, [pc, #48]	; (801582c <mem_init+0x90>)
 80157fa:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 80157fc:	480c      	ldr	r0, [pc, #48]	; (8015830 <mem_init+0x94>)
 80157fe:	f00a fcc3 	bl	8020188 <sys_mutex_new>
 8015802:	4603      	mov	r3, r0
 8015804:	2b00      	cmp	r3, #0
 8015806:	d006      	beq.n	8015816 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8015808:	4b0a      	ldr	r3, [pc, #40]	; (8015834 <mem_init+0x98>)
 801580a:	f240 221f 	movw	r2, #543	; 0x21f
 801580e:	490a      	ldr	r1, [pc, #40]	; (8015838 <mem_init+0x9c>)
 8015810:	480a      	ldr	r0, [pc, #40]	; (801583c <mem_init+0xa0>)
 8015812:	f00b fab3 	bl	8020d7c <iprintf>
  }
}
 8015816:	bf00      	nop
 8015818:	3708      	adds	r7, #8
 801581a:	46bd      	mov	sp, r7
 801581c:	bd80      	pop	{r7, pc}
 801581e:	bf00      	nop
 8015820:	20026090 	.word	0x20026090
 8015824:	20022920 	.word	0x20022920
 8015828:	20022924 	.word	0x20022924
 801582c:	2002292c 	.word	0x2002292c
 8015830:	20022928 	.word	0x20022928
 8015834:	08024484 	.word	0x08024484
 8015838:	08024558 	.word	0x08024558
 801583c:	080244cc 	.word	0x080244cc

08015840 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8015840:	b580      	push	{r7, lr}
 8015842:	b086      	sub	sp, #24
 8015844:	af00      	add	r7, sp, #0
 8015846:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8015848:	6878      	ldr	r0, [r7, #4]
 801584a:	f7ff fef3 	bl	8015634 <mem_to_ptr>
 801584e:	4603      	mov	r3, r0
 8015850:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8015852:	687b      	ldr	r3, [r7, #4]
 8015854:	881b      	ldrh	r3, [r3, #0]
 8015856:	4618      	mov	r0, r3
 8015858:	f7ff feda 	bl	8015610 <ptr_to_mem>
 801585c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801585e:	687b      	ldr	r3, [r7, #4]
 8015860:	885b      	ldrh	r3, [r3, #2]
 8015862:	4618      	mov	r0, r3
 8015864:	f7ff fed4 	bl	8015610 <ptr_to_mem>
 8015868:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801586a:	687b      	ldr	r3, [r7, #4]
 801586c:	881b      	ldrh	r3, [r3, #0]
 801586e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015872:	d818      	bhi.n	80158a6 <mem_link_valid+0x66>
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	885b      	ldrh	r3, [r3, #2]
 8015878:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801587c:	d813      	bhi.n	80158a6 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8015882:	8afa      	ldrh	r2, [r7, #22]
 8015884:	429a      	cmp	r2, r3
 8015886:	d004      	beq.n	8015892 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015888:	68fb      	ldr	r3, [r7, #12]
 801588a:	881b      	ldrh	r3, [r3, #0]
 801588c:	8afa      	ldrh	r2, [r7, #22]
 801588e:	429a      	cmp	r2, r3
 8015890:	d109      	bne.n	80158a6 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8015892:	4b08      	ldr	r3, [pc, #32]	; (80158b4 <mem_link_valid+0x74>)
 8015894:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015896:	693a      	ldr	r2, [r7, #16]
 8015898:	429a      	cmp	r2, r3
 801589a:	d006      	beq.n	80158aa <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801589c:	693b      	ldr	r3, [r7, #16]
 801589e:	885b      	ldrh	r3, [r3, #2]
 80158a0:	8afa      	ldrh	r2, [r7, #22]
 80158a2:	429a      	cmp	r2, r3
 80158a4:	d001      	beq.n	80158aa <mem_link_valid+0x6a>
    return 0;
 80158a6:	2300      	movs	r3, #0
 80158a8:	e000      	b.n	80158ac <mem_link_valid+0x6c>
  }
  return 1;
 80158aa:	2301      	movs	r3, #1
}
 80158ac:	4618      	mov	r0, r3
 80158ae:	3718      	adds	r7, #24
 80158b0:	46bd      	mov	sp, r7
 80158b2:	bd80      	pop	{r7, pc}
 80158b4:	20022924 	.word	0x20022924

080158b8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80158b8:	b580      	push	{r7, lr}
 80158ba:	b088      	sub	sp, #32
 80158bc:	af00      	add	r7, sp, #0
 80158be:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d070      	beq.n	80159a8 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	f003 0303 	and.w	r3, r3, #3
 80158cc:	2b00      	cmp	r3, #0
 80158ce:	d00d      	beq.n	80158ec <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 80158d0:	4b37      	ldr	r3, [pc, #220]	; (80159b0 <mem_free+0xf8>)
 80158d2:	f240 2273 	movw	r2, #627	; 0x273
 80158d6:	4937      	ldr	r1, [pc, #220]	; (80159b4 <mem_free+0xfc>)
 80158d8:	4837      	ldr	r0, [pc, #220]	; (80159b8 <mem_free+0x100>)
 80158da:	f00b fa4f 	bl	8020d7c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80158de:	f00a fca5 	bl	802022c <sys_arch_protect>
 80158e2:	60f8      	str	r0, [r7, #12]
 80158e4:	68f8      	ldr	r0, [r7, #12]
 80158e6:	f00a fcaf 	bl	8020248 <sys_arch_unprotect>
    return;
 80158ea:	e05e      	b.n	80159aa <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	3b08      	subs	r3, #8
 80158f0:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80158f2:	4b32      	ldr	r3, [pc, #200]	; (80159bc <mem_free+0x104>)
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	69fa      	ldr	r2, [r7, #28]
 80158f8:	429a      	cmp	r2, r3
 80158fa:	d306      	bcc.n	801590a <mem_free+0x52>
 80158fc:	687b      	ldr	r3, [r7, #4]
 80158fe:	f103 020c 	add.w	r2, r3, #12
 8015902:	4b2f      	ldr	r3, [pc, #188]	; (80159c0 <mem_free+0x108>)
 8015904:	681b      	ldr	r3, [r3, #0]
 8015906:	429a      	cmp	r2, r3
 8015908:	d90d      	bls.n	8015926 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801590a:	4b29      	ldr	r3, [pc, #164]	; (80159b0 <mem_free+0xf8>)
 801590c:	f240 227f 	movw	r2, #639	; 0x27f
 8015910:	492c      	ldr	r1, [pc, #176]	; (80159c4 <mem_free+0x10c>)
 8015912:	4829      	ldr	r0, [pc, #164]	; (80159b8 <mem_free+0x100>)
 8015914:	f00b fa32 	bl	8020d7c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015918:	f00a fc88 	bl	802022c <sys_arch_protect>
 801591c:	6138      	str	r0, [r7, #16]
 801591e:	6938      	ldr	r0, [r7, #16]
 8015920:	f00a fc92 	bl	8020248 <sys_arch_unprotect>
    return;
 8015924:	e041      	b.n	80159aa <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8015926:	4828      	ldr	r0, [pc, #160]	; (80159c8 <mem_free+0x110>)
 8015928:	f00a fc44 	bl	80201b4 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 801592c:	69fb      	ldr	r3, [r7, #28]
 801592e:	791b      	ldrb	r3, [r3, #4]
 8015930:	2b00      	cmp	r3, #0
 8015932:	d110      	bne.n	8015956 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8015934:	4b1e      	ldr	r3, [pc, #120]	; (80159b0 <mem_free+0xf8>)
 8015936:	f44f 7223 	mov.w	r2, #652	; 0x28c
 801593a:	4924      	ldr	r1, [pc, #144]	; (80159cc <mem_free+0x114>)
 801593c:	481e      	ldr	r0, [pc, #120]	; (80159b8 <mem_free+0x100>)
 801593e:	f00b fa1d 	bl	8020d7c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8015942:	4821      	ldr	r0, [pc, #132]	; (80159c8 <mem_free+0x110>)
 8015944:	f00a fc45 	bl	80201d2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015948:	f00a fc70 	bl	802022c <sys_arch_protect>
 801594c:	6178      	str	r0, [r7, #20]
 801594e:	6978      	ldr	r0, [r7, #20]
 8015950:	f00a fc7a 	bl	8020248 <sys_arch_unprotect>
    return;
 8015954:	e029      	b.n	80159aa <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8015956:	69f8      	ldr	r0, [r7, #28]
 8015958:	f7ff ff72 	bl	8015840 <mem_link_valid>
 801595c:	4603      	mov	r3, r0
 801595e:	2b00      	cmp	r3, #0
 8015960:	d110      	bne.n	8015984 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8015962:	4b13      	ldr	r3, [pc, #76]	; (80159b0 <mem_free+0xf8>)
 8015964:	f240 2295 	movw	r2, #661	; 0x295
 8015968:	4919      	ldr	r1, [pc, #100]	; (80159d0 <mem_free+0x118>)
 801596a:	4813      	ldr	r0, [pc, #76]	; (80159b8 <mem_free+0x100>)
 801596c:	f00b fa06 	bl	8020d7c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8015970:	4815      	ldr	r0, [pc, #84]	; (80159c8 <mem_free+0x110>)
 8015972:	f00a fc2e 	bl	80201d2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015976:	f00a fc59 	bl	802022c <sys_arch_protect>
 801597a:	61b8      	str	r0, [r7, #24]
 801597c:	69b8      	ldr	r0, [r7, #24]
 801597e:	f00a fc63 	bl	8020248 <sys_arch_unprotect>
    return;
 8015982:	e012      	b.n	80159aa <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8015984:	69fb      	ldr	r3, [r7, #28]
 8015986:	2200      	movs	r2, #0
 8015988:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801598a:	4b12      	ldr	r3, [pc, #72]	; (80159d4 <mem_free+0x11c>)
 801598c:	681b      	ldr	r3, [r3, #0]
 801598e:	69fa      	ldr	r2, [r7, #28]
 8015990:	429a      	cmp	r2, r3
 8015992:	d202      	bcs.n	801599a <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8015994:	4a0f      	ldr	r2, [pc, #60]	; (80159d4 <mem_free+0x11c>)
 8015996:	69fb      	ldr	r3, [r7, #28]
 8015998:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801599a:	69f8      	ldr	r0, [r7, #28]
 801599c:	f7ff fe5c 	bl	8015658 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80159a0:	4809      	ldr	r0, [pc, #36]	; (80159c8 <mem_free+0x110>)
 80159a2:	f00a fc16 	bl	80201d2 <sys_mutex_unlock>
 80159a6:	e000      	b.n	80159aa <mem_free+0xf2>
    return;
 80159a8:	bf00      	nop
}
 80159aa:	3720      	adds	r7, #32
 80159ac:	46bd      	mov	sp, r7
 80159ae:	bd80      	pop	{r7, pc}
 80159b0:	08024484 	.word	0x08024484
 80159b4:	08024574 	.word	0x08024574
 80159b8:	080244cc 	.word	0x080244cc
 80159bc:	20022920 	.word	0x20022920
 80159c0:	20022924 	.word	0x20022924
 80159c4:	08024598 	.word	0x08024598
 80159c8:	20022928 	.word	0x20022928
 80159cc:	080245b4 	.word	0x080245b4
 80159d0:	080245dc 	.word	0x080245dc
 80159d4:	2002292c 	.word	0x2002292c

080159d8 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 80159d8:	b580      	push	{r7, lr}
 80159da:	b088      	sub	sp, #32
 80159dc:	af00      	add	r7, sp, #0
 80159de:	6078      	str	r0, [r7, #4]
 80159e0:	460b      	mov	r3, r1
 80159e2:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 80159e4:	887b      	ldrh	r3, [r7, #2]
 80159e6:	3303      	adds	r3, #3
 80159e8:	b29b      	uxth	r3, r3
 80159ea:	f023 0303 	bic.w	r3, r3, #3
 80159ee:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 80159f0:	8bfb      	ldrh	r3, [r7, #30]
 80159f2:	2b0b      	cmp	r3, #11
 80159f4:	d801      	bhi.n	80159fa <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 80159f6:	230c      	movs	r3, #12
 80159f8:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 80159fa:	8bfb      	ldrh	r3, [r7, #30]
 80159fc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015a00:	d803      	bhi.n	8015a0a <mem_trim+0x32>
 8015a02:	8bfa      	ldrh	r2, [r7, #30]
 8015a04:	887b      	ldrh	r3, [r7, #2]
 8015a06:	429a      	cmp	r2, r3
 8015a08:	d201      	bcs.n	8015a0e <mem_trim+0x36>
    return NULL;
 8015a0a:	2300      	movs	r3, #0
 8015a0c:	e0d8      	b.n	8015bc0 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8015a0e:	4b6e      	ldr	r3, [pc, #440]	; (8015bc8 <mem_trim+0x1f0>)
 8015a10:	681b      	ldr	r3, [r3, #0]
 8015a12:	687a      	ldr	r2, [r7, #4]
 8015a14:	429a      	cmp	r2, r3
 8015a16:	d304      	bcc.n	8015a22 <mem_trim+0x4a>
 8015a18:	4b6c      	ldr	r3, [pc, #432]	; (8015bcc <mem_trim+0x1f4>)
 8015a1a:	681b      	ldr	r3, [r3, #0]
 8015a1c:	687a      	ldr	r2, [r7, #4]
 8015a1e:	429a      	cmp	r2, r3
 8015a20:	d306      	bcc.n	8015a30 <mem_trim+0x58>
 8015a22:	4b6b      	ldr	r3, [pc, #428]	; (8015bd0 <mem_trim+0x1f8>)
 8015a24:	f240 22d1 	movw	r2, #721	; 0x2d1
 8015a28:	496a      	ldr	r1, [pc, #424]	; (8015bd4 <mem_trim+0x1fc>)
 8015a2a:	486b      	ldr	r0, [pc, #428]	; (8015bd8 <mem_trim+0x200>)
 8015a2c:	f00b f9a6 	bl	8020d7c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8015a30:	4b65      	ldr	r3, [pc, #404]	; (8015bc8 <mem_trim+0x1f0>)
 8015a32:	681b      	ldr	r3, [r3, #0]
 8015a34:	687a      	ldr	r2, [r7, #4]
 8015a36:	429a      	cmp	r2, r3
 8015a38:	d304      	bcc.n	8015a44 <mem_trim+0x6c>
 8015a3a:	4b64      	ldr	r3, [pc, #400]	; (8015bcc <mem_trim+0x1f4>)
 8015a3c:	681b      	ldr	r3, [r3, #0]
 8015a3e:	687a      	ldr	r2, [r7, #4]
 8015a40:	429a      	cmp	r2, r3
 8015a42:	d307      	bcc.n	8015a54 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015a44:	f00a fbf2 	bl	802022c <sys_arch_protect>
 8015a48:	60b8      	str	r0, [r7, #8]
 8015a4a:	68b8      	ldr	r0, [r7, #8]
 8015a4c:	f00a fbfc 	bl	8020248 <sys_arch_unprotect>
    return rmem;
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	e0b5      	b.n	8015bc0 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	3b08      	subs	r3, #8
 8015a58:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8015a5a:	69b8      	ldr	r0, [r7, #24]
 8015a5c:	f7ff fdea 	bl	8015634 <mem_to_ptr>
 8015a60:	4603      	mov	r3, r0
 8015a62:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8015a64:	69bb      	ldr	r3, [r7, #24]
 8015a66:	881a      	ldrh	r2, [r3, #0]
 8015a68:	8afb      	ldrh	r3, [r7, #22]
 8015a6a:	1ad3      	subs	r3, r2, r3
 8015a6c:	b29b      	uxth	r3, r3
 8015a6e:	3b08      	subs	r3, #8
 8015a70:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8015a72:	8bfa      	ldrh	r2, [r7, #30]
 8015a74:	8abb      	ldrh	r3, [r7, #20]
 8015a76:	429a      	cmp	r2, r3
 8015a78:	d906      	bls.n	8015a88 <mem_trim+0xb0>
 8015a7a:	4b55      	ldr	r3, [pc, #340]	; (8015bd0 <mem_trim+0x1f8>)
 8015a7c:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8015a80:	4956      	ldr	r1, [pc, #344]	; (8015bdc <mem_trim+0x204>)
 8015a82:	4855      	ldr	r0, [pc, #340]	; (8015bd8 <mem_trim+0x200>)
 8015a84:	f00b f97a 	bl	8020d7c <iprintf>
  if (newsize > size) {
 8015a88:	8bfa      	ldrh	r2, [r7, #30]
 8015a8a:	8abb      	ldrh	r3, [r7, #20]
 8015a8c:	429a      	cmp	r2, r3
 8015a8e:	d901      	bls.n	8015a94 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8015a90:	2300      	movs	r3, #0
 8015a92:	e095      	b.n	8015bc0 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8015a94:	8bfa      	ldrh	r2, [r7, #30]
 8015a96:	8abb      	ldrh	r3, [r7, #20]
 8015a98:	429a      	cmp	r2, r3
 8015a9a:	d101      	bne.n	8015aa0 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	e08f      	b.n	8015bc0 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8015aa0:	484f      	ldr	r0, [pc, #316]	; (8015be0 <mem_trim+0x208>)
 8015aa2:	f00a fb87 	bl	80201b4 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8015aa6:	69bb      	ldr	r3, [r7, #24]
 8015aa8:	881b      	ldrh	r3, [r3, #0]
 8015aaa:	4618      	mov	r0, r3
 8015aac:	f7ff fdb0 	bl	8015610 <ptr_to_mem>
 8015ab0:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8015ab2:	693b      	ldr	r3, [r7, #16]
 8015ab4:	791b      	ldrb	r3, [r3, #4]
 8015ab6:	2b00      	cmp	r3, #0
 8015ab8:	d13f      	bne.n	8015b3a <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015aba:	69bb      	ldr	r3, [r7, #24]
 8015abc:	881b      	ldrh	r3, [r3, #0]
 8015abe:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015ac2:	d106      	bne.n	8015ad2 <mem_trim+0xfa>
 8015ac4:	4b42      	ldr	r3, [pc, #264]	; (8015bd0 <mem_trim+0x1f8>)
 8015ac6:	f240 22f5 	movw	r2, #757	; 0x2f5
 8015aca:	4946      	ldr	r1, [pc, #280]	; (8015be4 <mem_trim+0x20c>)
 8015acc:	4842      	ldr	r0, [pc, #264]	; (8015bd8 <mem_trim+0x200>)
 8015ace:	f00b f955 	bl	8020d7c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8015ad2:	693b      	ldr	r3, [r7, #16]
 8015ad4:	881b      	ldrh	r3, [r3, #0]
 8015ad6:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015ad8:	8afa      	ldrh	r2, [r7, #22]
 8015ada:	8bfb      	ldrh	r3, [r7, #30]
 8015adc:	4413      	add	r3, r2
 8015ade:	b29b      	uxth	r3, r3
 8015ae0:	3308      	adds	r3, #8
 8015ae2:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8015ae4:	4b40      	ldr	r3, [pc, #256]	; (8015be8 <mem_trim+0x210>)
 8015ae6:	681b      	ldr	r3, [r3, #0]
 8015ae8:	693a      	ldr	r2, [r7, #16]
 8015aea:	429a      	cmp	r2, r3
 8015aec:	d106      	bne.n	8015afc <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8015aee:	89fb      	ldrh	r3, [r7, #14]
 8015af0:	4618      	mov	r0, r3
 8015af2:	f7ff fd8d 	bl	8015610 <ptr_to_mem>
 8015af6:	4603      	mov	r3, r0
 8015af8:	4a3b      	ldr	r2, [pc, #236]	; (8015be8 <mem_trim+0x210>)
 8015afa:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8015afc:	89fb      	ldrh	r3, [r7, #14]
 8015afe:	4618      	mov	r0, r3
 8015b00:	f7ff fd86 	bl	8015610 <ptr_to_mem>
 8015b04:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8015b06:	693b      	ldr	r3, [r7, #16]
 8015b08:	2200      	movs	r2, #0
 8015b0a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8015b0c:	693b      	ldr	r3, [r7, #16]
 8015b0e:	89ba      	ldrh	r2, [r7, #12]
 8015b10:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8015b12:	693b      	ldr	r3, [r7, #16]
 8015b14:	8afa      	ldrh	r2, [r7, #22]
 8015b16:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8015b18:	69bb      	ldr	r3, [r7, #24]
 8015b1a:	89fa      	ldrh	r2, [r7, #14]
 8015b1c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015b1e:	693b      	ldr	r3, [r7, #16]
 8015b20:	881b      	ldrh	r3, [r3, #0]
 8015b22:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015b26:	d047      	beq.n	8015bb8 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8015b28:	693b      	ldr	r3, [r7, #16]
 8015b2a:	881b      	ldrh	r3, [r3, #0]
 8015b2c:	4618      	mov	r0, r3
 8015b2e:	f7ff fd6f 	bl	8015610 <ptr_to_mem>
 8015b32:	4602      	mov	r2, r0
 8015b34:	89fb      	ldrh	r3, [r7, #14]
 8015b36:	8053      	strh	r3, [r2, #2]
 8015b38:	e03e      	b.n	8015bb8 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8015b3a:	8bfb      	ldrh	r3, [r7, #30]
 8015b3c:	f103 0214 	add.w	r2, r3, #20
 8015b40:	8abb      	ldrh	r3, [r7, #20]
 8015b42:	429a      	cmp	r2, r3
 8015b44:	d838      	bhi.n	8015bb8 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8015b46:	8afa      	ldrh	r2, [r7, #22]
 8015b48:	8bfb      	ldrh	r3, [r7, #30]
 8015b4a:	4413      	add	r3, r2
 8015b4c:	b29b      	uxth	r3, r3
 8015b4e:	3308      	adds	r3, #8
 8015b50:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8015b52:	69bb      	ldr	r3, [r7, #24]
 8015b54:	881b      	ldrh	r3, [r3, #0]
 8015b56:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015b5a:	d106      	bne.n	8015b6a <mem_trim+0x192>
 8015b5c:	4b1c      	ldr	r3, [pc, #112]	; (8015bd0 <mem_trim+0x1f8>)
 8015b5e:	f240 3216 	movw	r2, #790	; 0x316
 8015b62:	4920      	ldr	r1, [pc, #128]	; (8015be4 <mem_trim+0x20c>)
 8015b64:	481c      	ldr	r0, [pc, #112]	; (8015bd8 <mem_trim+0x200>)
 8015b66:	f00b f909 	bl	8020d7c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8015b6a:	89fb      	ldrh	r3, [r7, #14]
 8015b6c:	4618      	mov	r0, r3
 8015b6e:	f7ff fd4f 	bl	8015610 <ptr_to_mem>
 8015b72:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8015b74:	4b1c      	ldr	r3, [pc, #112]	; (8015be8 <mem_trim+0x210>)
 8015b76:	681b      	ldr	r3, [r3, #0]
 8015b78:	693a      	ldr	r2, [r7, #16]
 8015b7a:	429a      	cmp	r2, r3
 8015b7c:	d202      	bcs.n	8015b84 <mem_trim+0x1ac>
      lfree = mem2;
 8015b7e:	4a1a      	ldr	r2, [pc, #104]	; (8015be8 <mem_trim+0x210>)
 8015b80:	693b      	ldr	r3, [r7, #16]
 8015b82:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8015b84:	693b      	ldr	r3, [r7, #16]
 8015b86:	2200      	movs	r2, #0
 8015b88:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8015b8a:	69bb      	ldr	r3, [r7, #24]
 8015b8c:	881a      	ldrh	r2, [r3, #0]
 8015b8e:	693b      	ldr	r3, [r7, #16]
 8015b90:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8015b92:	693b      	ldr	r3, [r7, #16]
 8015b94:	8afa      	ldrh	r2, [r7, #22]
 8015b96:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8015b98:	69bb      	ldr	r3, [r7, #24]
 8015b9a:	89fa      	ldrh	r2, [r7, #14]
 8015b9c:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015b9e:	693b      	ldr	r3, [r7, #16]
 8015ba0:	881b      	ldrh	r3, [r3, #0]
 8015ba2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015ba6:	d007      	beq.n	8015bb8 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8015ba8:	693b      	ldr	r3, [r7, #16]
 8015baa:	881b      	ldrh	r3, [r3, #0]
 8015bac:	4618      	mov	r0, r3
 8015bae:	f7ff fd2f 	bl	8015610 <ptr_to_mem>
 8015bb2:	4602      	mov	r2, r0
 8015bb4:	89fb      	ldrh	r3, [r7, #14]
 8015bb6:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8015bb8:	4809      	ldr	r0, [pc, #36]	; (8015be0 <mem_trim+0x208>)
 8015bba:	f00a fb0a 	bl	80201d2 <sys_mutex_unlock>
  return rmem;
 8015bbe:	687b      	ldr	r3, [r7, #4]
}
 8015bc0:	4618      	mov	r0, r3
 8015bc2:	3720      	adds	r7, #32
 8015bc4:	46bd      	mov	sp, r7
 8015bc6:	bd80      	pop	{r7, pc}
 8015bc8:	20022920 	.word	0x20022920
 8015bcc:	20022924 	.word	0x20022924
 8015bd0:	08024484 	.word	0x08024484
 8015bd4:	08024610 	.word	0x08024610
 8015bd8:	080244cc 	.word	0x080244cc
 8015bdc:	08024628 	.word	0x08024628
 8015be0:	20022928 	.word	0x20022928
 8015be4:	08024648 	.word	0x08024648
 8015be8:	2002292c 	.word	0x2002292c

08015bec <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8015bec:	b580      	push	{r7, lr}
 8015bee:	b088      	sub	sp, #32
 8015bf0:	af00      	add	r7, sp, #0
 8015bf2:	4603      	mov	r3, r0
 8015bf4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8015bf6:	88fb      	ldrh	r3, [r7, #6]
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d101      	bne.n	8015c00 <mem_malloc+0x14>
    return NULL;
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	e0e2      	b.n	8015dc6 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8015c00:	88fb      	ldrh	r3, [r7, #6]
 8015c02:	3303      	adds	r3, #3
 8015c04:	b29b      	uxth	r3, r3
 8015c06:	f023 0303 	bic.w	r3, r3, #3
 8015c0a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8015c0c:	8bbb      	ldrh	r3, [r7, #28]
 8015c0e:	2b0b      	cmp	r3, #11
 8015c10:	d801      	bhi.n	8015c16 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8015c12:	230c      	movs	r3, #12
 8015c14:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8015c16:	8bbb      	ldrh	r3, [r7, #28]
 8015c18:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015c1c:	d803      	bhi.n	8015c26 <mem_malloc+0x3a>
 8015c1e:	8bba      	ldrh	r2, [r7, #28]
 8015c20:	88fb      	ldrh	r3, [r7, #6]
 8015c22:	429a      	cmp	r2, r3
 8015c24:	d201      	bcs.n	8015c2a <mem_malloc+0x3e>
    return NULL;
 8015c26:	2300      	movs	r3, #0
 8015c28:	e0cd      	b.n	8015dc6 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8015c2a:	4869      	ldr	r0, [pc, #420]	; (8015dd0 <mem_malloc+0x1e4>)
 8015c2c:	f00a fac2 	bl	80201b4 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015c30:	4b68      	ldr	r3, [pc, #416]	; (8015dd4 <mem_malloc+0x1e8>)
 8015c32:	681b      	ldr	r3, [r3, #0]
 8015c34:	4618      	mov	r0, r3
 8015c36:	f7ff fcfd 	bl	8015634 <mem_to_ptr>
 8015c3a:	4603      	mov	r3, r0
 8015c3c:	83fb      	strh	r3, [r7, #30]
 8015c3e:	e0b7      	b.n	8015db0 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8015c40:	8bfb      	ldrh	r3, [r7, #30]
 8015c42:	4618      	mov	r0, r3
 8015c44:	f7ff fce4 	bl	8015610 <ptr_to_mem>
 8015c48:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8015c4a:	697b      	ldr	r3, [r7, #20]
 8015c4c:	791b      	ldrb	r3, [r3, #4]
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	f040 80a7 	bne.w	8015da2 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8015c54:	697b      	ldr	r3, [r7, #20]
 8015c56:	881b      	ldrh	r3, [r3, #0]
 8015c58:	461a      	mov	r2, r3
 8015c5a:	8bfb      	ldrh	r3, [r7, #30]
 8015c5c:	1ad3      	subs	r3, r2, r3
 8015c5e:	f1a3 0208 	sub.w	r2, r3, #8
 8015c62:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8015c64:	429a      	cmp	r2, r3
 8015c66:	f0c0 809c 	bcc.w	8015da2 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8015c6a:	697b      	ldr	r3, [r7, #20]
 8015c6c:	881b      	ldrh	r3, [r3, #0]
 8015c6e:	461a      	mov	r2, r3
 8015c70:	8bfb      	ldrh	r3, [r7, #30]
 8015c72:	1ad3      	subs	r3, r2, r3
 8015c74:	f1a3 0208 	sub.w	r2, r3, #8
 8015c78:	8bbb      	ldrh	r3, [r7, #28]
 8015c7a:	3314      	adds	r3, #20
 8015c7c:	429a      	cmp	r2, r3
 8015c7e:	d333      	bcc.n	8015ce8 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8015c80:	8bfa      	ldrh	r2, [r7, #30]
 8015c82:	8bbb      	ldrh	r3, [r7, #28]
 8015c84:	4413      	add	r3, r2
 8015c86:	b29b      	uxth	r3, r3
 8015c88:	3308      	adds	r3, #8
 8015c8a:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8015c8c:	8a7b      	ldrh	r3, [r7, #18]
 8015c8e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015c92:	d106      	bne.n	8015ca2 <mem_malloc+0xb6>
 8015c94:	4b50      	ldr	r3, [pc, #320]	; (8015dd8 <mem_malloc+0x1ec>)
 8015c96:	f240 3287 	movw	r2, #903	; 0x387
 8015c9a:	4950      	ldr	r1, [pc, #320]	; (8015ddc <mem_malloc+0x1f0>)
 8015c9c:	4850      	ldr	r0, [pc, #320]	; (8015de0 <mem_malloc+0x1f4>)
 8015c9e:	f00b f86d 	bl	8020d7c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8015ca2:	8a7b      	ldrh	r3, [r7, #18]
 8015ca4:	4618      	mov	r0, r3
 8015ca6:	f7ff fcb3 	bl	8015610 <ptr_to_mem>
 8015caa:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8015cac:	68fb      	ldr	r3, [r7, #12]
 8015cae:	2200      	movs	r2, #0
 8015cb0:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8015cb2:	697b      	ldr	r3, [r7, #20]
 8015cb4:	881a      	ldrh	r2, [r3, #0]
 8015cb6:	68fb      	ldr	r3, [r7, #12]
 8015cb8:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8015cba:	68fb      	ldr	r3, [r7, #12]
 8015cbc:	8bfa      	ldrh	r2, [r7, #30]
 8015cbe:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8015cc0:	697b      	ldr	r3, [r7, #20]
 8015cc2:	8a7a      	ldrh	r2, [r7, #18]
 8015cc4:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8015cc6:	697b      	ldr	r3, [r7, #20]
 8015cc8:	2201      	movs	r2, #1
 8015cca:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8015ccc:	68fb      	ldr	r3, [r7, #12]
 8015cce:	881b      	ldrh	r3, [r3, #0]
 8015cd0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8015cd4:	d00b      	beq.n	8015cee <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8015cd6:	68fb      	ldr	r3, [r7, #12]
 8015cd8:	881b      	ldrh	r3, [r3, #0]
 8015cda:	4618      	mov	r0, r3
 8015cdc:	f7ff fc98 	bl	8015610 <ptr_to_mem>
 8015ce0:	4602      	mov	r2, r0
 8015ce2:	8a7b      	ldrh	r3, [r7, #18]
 8015ce4:	8053      	strh	r3, [r2, #2]
 8015ce6:	e002      	b.n	8015cee <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8015ce8:	697b      	ldr	r3, [r7, #20]
 8015cea:	2201      	movs	r2, #1
 8015cec:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8015cee:	4b39      	ldr	r3, [pc, #228]	; (8015dd4 <mem_malloc+0x1e8>)
 8015cf0:	681b      	ldr	r3, [r3, #0]
 8015cf2:	697a      	ldr	r2, [r7, #20]
 8015cf4:	429a      	cmp	r2, r3
 8015cf6:	d127      	bne.n	8015d48 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8015cf8:	4b36      	ldr	r3, [pc, #216]	; (8015dd4 <mem_malloc+0x1e8>)
 8015cfa:	681b      	ldr	r3, [r3, #0]
 8015cfc:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8015cfe:	e005      	b.n	8015d0c <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8015d00:	69bb      	ldr	r3, [r7, #24]
 8015d02:	881b      	ldrh	r3, [r3, #0]
 8015d04:	4618      	mov	r0, r3
 8015d06:	f7ff fc83 	bl	8015610 <ptr_to_mem>
 8015d0a:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8015d0c:	69bb      	ldr	r3, [r7, #24]
 8015d0e:	791b      	ldrb	r3, [r3, #4]
 8015d10:	2b00      	cmp	r3, #0
 8015d12:	d004      	beq.n	8015d1e <mem_malloc+0x132>
 8015d14:	4b33      	ldr	r3, [pc, #204]	; (8015de4 <mem_malloc+0x1f8>)
 8015d16:	681b      	ldr	r3, [r3, #0]
 8015d18:	69ba      	ldr	r2, [r7, #24]
 8015d1a:	429a      	cmp	r2, r3
 8015d1c:	d1f0      	bne.n	8015d00 <mem_malloc+0x114>
          }
          lfree = cur;
 8015d1e:	4a2d      	ldr	r2, [pc, #180]	; (8015dd4 <mem_malloc+0x1e8>)
 8015d20:	69bb      	ldr	r3, [r7, #24]
 8015d22:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8015d24:	4b2b      	ldr	r3, [pc, #172]	; (8015dd4 <mem_malloc+0x1e8>)
 8015d26:	681a      	ldr	r2, [r3, #0]
 8015d28:	4b2e      	ldr	r3, [pc, #184]	; (8015de4 <mem_malloc+0x1f8>)
 8015d2a:	681b      	ldr	r3, [r3, #0]
 8015d2c:	429a      	cmp	r2, r3
 8015d2e:	d00b      	beq.n	8015d48 <mem_malloc+0x15c>
 8015d30:	4b28      	ldr	r3, [pc, #160]	; (8015dd4 <mem_malloc+0x1e8>)
 8015d32:	681b      	ldr	r3, [r3, #0]
 8015d34:	791b      	ldrb	r3, [r3, #4]
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d006      	beq.n	8015d48 <mem_malloc+0x15c>
 8015d3a:	4b27      	ldr	r3, [pc, #156]	; (8015dd8 <mem_malloc+0x1ec>)
 8015d3c:	f240 32b5 	movw	r2, #949	; 0x3b5
 8015d40:	4929      	ldr	r1, [pc, #164]	; (8015de8 <mem_malloc+0x1fc>)
 8015d42:	4827      	ldr	r0, [pc, #156]	; (8015de0 <mem_malloc+0x1f4>)
 8015d44:	f00b f81a 	bl	8020d7c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8015d48:	4821      	ldr	r0, [pc, #132]	; (8015dd0 <mem_malloc+0x1e4>)
 8015d4a:	f00a fa42 	bl	80201d2 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8015d4e:	8bba      	ldrh	r2, [r7, #28]
 8015d50:	697b      	ldr	r3, [r7, #20]
 8015d52:	4413      	add	r3, r2
 8015d54:	3308      	adds	r3, #8
 8015d56:	4a23      	ldr	r2, [pc, #140]	; (8015de4 <mem_malloc+0x1f8>)
 8015d58:	6812      	ldr	r2, [r2, #0]
 8015d5a:	4293      	cmp	r3, r2
 8015d5c:	d906      	bls.n	8015d6c <mem_malloc+0x180>
 8015d5e:	4b1e      	ldr	r3, [pc, #120]	; (8015dd8 <mem_malloc+0x1ec>)
 8015d60:	f240 32b9 	movw	r2, #953	; 0x3b9
 8015d64:	4921      	ldr	r1, [pc, #132]	; (8015dec <mem_malloc+0x200>)
 8015d66:	481e      	ldr	r0, [pc, #120]	; (8015de0 <mem_malloc+0x1f4>)
 8015d68:	f00b f808 	bl	8020d7c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8015d6c:	697b      	ldr	r3, [r7, #20]
 8015d6e:	f003 0303 	and.w	r3, r3, #3
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d006      	beq.n	8015d84 <mem_malloc+0x198>
 8015d76:	4b18      	ldr	r3, [pc, #96]	; (8015dd8 <mem_malloc+0x1ec>)
 8015d78:	f240 32bb 	movw	r2, #955	; 0x3bb
 8015d7c:	491c      	ldr	r1, [pc, #112]	; (8015df0 <mem_malloc+0x204>)
 8015d7e:	4818      	ldr	r0, [pc, #96]	; (8015de0 <mem_malloc+0x1f4>)
 8015d80:	f00a fffc 	bl	8020d7c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8015d84:	697b      	ldr	r3, [r7, #20]
 8015d86:	f003 0303 	and.w	r3, r3, #3
 8015d8a:	2b00      	cmp	r3, #0
 8015d8c:	d006      	beq.n	8015d9c <mem_malloc+0x1b0>
 8015d8e:	4b12      	ldr	r3, [pc, #72]	; (8015dd8 <mem_malloc+0x1ec>)
 8015d90:	f240 32bd 	movw	r2, #957	; 0x3bd
 8015d94:	4917      	ldr	r1, [pc, #92]	; (8015df4 <mem_malloc+0x208>)
 8015d96:	4812      	ldr	r0, [pc, #72]	; (8015de0 <mem_malloc+0x1f4>)
 8015d98:	f00a fff0 	bl	8020d7c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8015d9c:	697b      	ldr	r3, [r7, #20]
 8015d9e:	3308      	adds	r3, #8
 8015da0:	e011      	b.n	8015dc6 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8015da2:	8bfb      	ldrh	r3, [r7, #30]
 8015da4:	4618      	mov	r0, r3
 8015da6:	f7ff fc33 	bl	8015610 <ptr_to_mem>
 8015daa:	4603      	mov	r3, r0
 8015dac:	881b      	ldrh	r3, [r3, #0]
 8015dae:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015db0:	8bfa      	ldrh	r2, [r7, #30]
 8015db2:	8bbb      	ldrh	r3, [r7, #28]
 8015db4:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8015db8:	429a      	cmp	r2, r3
 8015dba:	f4ff af41 	bcc.w	8015c40 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8015dbe:	4804      	ldr	r0, [pc, #16]	; (8015dd0 <mem_malloc+0x1e4>)
 8015dc0:	f00a fa07 	bl	80201d2 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8015dc4:	2300      	movs	r3, #0
}
 8015dc6:	4618      	mov	r0, r3
 8015dc8:	3720      	adds	r7, #32
 8015dca:	46bd      	mov	sp, r7
 8015dcc:	bd80      	pop	{r7, pc}
 8015dce:	bf00      	nop
 8015dd0:	20022928 	.word	0x20022928
 8015dd4:	2002292c 	.word	0x2002292c
 8015dd8:	08024484 	.word	0x08024484
 8015ddc:	08024648 	.word	0x08024648
 8015de0:	080244cc 	.word	0x080244cc
 8015de4:	20022924 	.word	0x20022924
 8015de8:	0802465c 	.word	0x0802465c
 8015dec:	08024678 	.word	0x08024678
 8015df0:	080246a8 	.word	0x080246a8
 8015df4:	080246d8 	.word	0x080246d8

08015df8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8015df8:	b480      	push	{r7}
 8015dfa:	b085      	sub	sp, #20
 8015dfc:	af00      	add	r7, sp, #0
 8015dfe:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	689b      	ldr	r3, [r3, #8]
 8015e04:	2200      	movs	r2, #0
 8015e06:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	685b      	ldr	r3, [r3, #4]
 8015e0c:	3303      	adds	r3, #3
 8015e0e:	f023 0303 	bic.w	r3, r3, #3
 8015e12:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8015e14:	2300      	movs	r3, #0
 8015e16:	60fb      	str	r3, [r7, #12]
 8015e18:	e011      	b.n	8015e3e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	689b      	ldr	r3, [r3, #8]
 8015e1e:	681a      	ldr	r2, [r3, #0]
 8015e20:	68bb      	ldr	r3, [r7, #8]
 8015e22:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	689b      	ldr	r3, [r3, #8]
 8015e28:	68ba      	ldr	r2, [r7, #8]
 8015e2a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	881b      	ldrh	r3, [r3, #0]
 8015e30:	461a      	mov	r2, r3
 8015e32:	68bb      	ldr	r3, [r7, #8]
 8015e34:	4413      	add	r3, r2
 8015e36:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8015e38:	68fb      	ldr	r3, [r7, #12]
 8015e3a:	3301      	adds	r3, #1
 8015e3c:	60fb      	str	r3, [r7, #12]
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	885b      	ldrh	r3, [r3, #2]
 8015e42:	461a      	mov	r2, r3
 8015e44:	68fb      	ldr	r3, [r7, #12]
 8015e46:	4293      	cmp	r3, r2
 8015e48:	dbe7      	blt.n	8015e1a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8015e4a:	bf00      	nop
 8015e4c:	bf00      	nop
 8015e4e:	3714      	adds	r7, #20
 8015e50:	46bd      	mov	sp, r7
 8015e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e56:	4770      	bx	lr

08015e58 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8015e58:	b580      	push	{r7, lr}
 8015e5a:	b082      	sub	sp, #8
 8015e5c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8015e5e:	2300      	movs	r3, #0
 8015e60:	80fb      	strh	r3, [r7, #6]
 8015e62:	e009      	b.n	8015e78 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8015e64:	88fb      	ldrh	r3, [r7, #6]
 8015e66:	4a08      	ldr	r2, [pc, #32]	; (8015e88 <memp_init+0x30>)
 8015e68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015e6c:	4618      	mov	r0, r3
 8015e6e:	f7ff ffc3 	bl	8015df8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8015e72:	88fb      	ldrh	r3, [r7, #6]
 8015e74:	3301      	adds	r3, #1
 8015e76:	80fb      	strh	r3, [r7, #6]
 8015e78:	88fb      	ldrh	r3, [r7, #6]
 8015e7a:	2b0c      	cmp	r3, #12
 8015e7c:	d9f2      	bls.n	8015e64 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8015e7e:	bf00      	nop
 8015e80:	bf00      	nop
 8015e82:	3708      	adds	r7, #8
 8015e84:	46bd      	mov	sp, r7
 8015e86:	bd80      	pop	{r7, pc}
 8015e88:	0802d014 	.word	0x0802d014

08015e8c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8015e8c:	b580      	push	{r7, lr}
 8015e8e:	b084      	sub	sp, #16
 8015e90:	af00      	add	r7, sp, #0
 8015e92:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8015e94:	f00a f9ca 	bl	802022c <sys_arch_protect>
 8015e98:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	689b      	ldr	r3, [r3, #8]
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8015ea2:	68bb      	ldr	r3, [r7, #8]
 8015ea4:	2b00      	cmp	r3, #0
 8015ea6:	d015      	beq.n	8015ed4 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	689b      	ldr	r3, [r3, #8]
 8015eac:	68ba      	ldr	r2, [r7, #8]
 8015eae:	6812      	ldr	r2, [r2, #0]
 8015eb0:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8015eb2:	68bb      	ldr	r3, [r7, #8]
 8015eb4:	f003 0303 	and.w	r3, r3, #3
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	d006      	beq.n	8015eca <do_memp_malloc_pool+0x3e>
 8015ebc:	4b09      	ldr	r3, [pc, #36]	; (8015ee4 <do_memp_malloc_pool+0x58>)
 8015ebe:	f44f 728c 	mov.w	r2, #280	; 0x118
 8015ec2:	4909      	ldr	r1, [pc, #36]	; (8015ee8 <do_memp_malloc_pool+0x5c>)
 8015ec4:	4809      	ldr	r0, [pc, #36]	; (8015eec <do_memp_malloc_pool+0x60>)
 8015ec6:	f00a ff59 	bl	8020d7c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8015eca:	68f8      	ldr	r0, [r7, #12]
 8015ecc:	f00a f9bc 	bl	8020248 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8015ed0:	68bb      	ldr	r3, [r7, #8]
 8015ed2:	e003      	b.n	8015edc <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8015ed4:	68f8      	ldr	r0, [r7, #12]
 8015ed6:	f00a f9b7 	bl	8020248 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8015eda:	2300      	movs	r3, #0
}
 8015edc:	4618      	mov	r0, r3
 8015ede:	3710      	adds	r7, #16
 8015ee0:	46bd      	mov	sp, r7
 8015ee2:	bd80      	pop	{r7, pc}
 8015ee4:	080246fc 	.word	0x080246fc
 8015ee8:	0802472c 	.word	0x0802472c
 8015eec:	08024750 	.word	0x08024750

08015ef0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8015ef0:	b580      	push	{r7, lr}
 8015ef2:	b084      	sub	sp, #16
 8015ef4:	af00      	add	r7, sp, #0
 8015ef6:	4603      	mov	r3, r0
 8015ef8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8015efa:	79fb      	ldrb	r3, [r7, #7]
 8015efc:	2b0c      	cmp	r3, #12
 8015efe:	d908      	bls.n	8015f12 <memp_malloc+0x22>
 8015f00:	4b0a      	ldr	r3, [pc, #40]	; (8015f2c <memp_malloc+0x3c>)
 8015f02:	f240 1257 	movw	r2, #343	; 0x157
 8015f06:	490a      	ldr	r1, [pc, #40]	; (8015f30 <memp_malloc+0x40>)
 8015f08:	480a      	ldr	r0, [pc, #40]	; (8015f34 <memp_malloc+0x44>)
 8015f0a:	f00a ff37 	bl	8020d7c <iprintf>
 8015f0e:	2300      	movs	r3, #0
 8015f10:	e008      	b.n	8015f24 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8015f12:	79fb      	ldrb	r3, [r7, #7]
 8015f14:	4a08      	ldr	r2, [pc, #32]	; (8015f38 <memp_malloc+0x48>)
 8015f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015f1a:	4618      	mov	r0, r3
 8015f1c:	f7ff ffb6 	bl	8015e8c <do_memp_malloc_pool>
 8015f20:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8015f22:	68fb      	ldr	r3, [r7, #12]
}
 8015f24:	4618      	mov	r0, r3
 8015f26:	3710      	adds	r7, #16
 8015f28:	46bd      	mov	sp, r7
 8015f2a:	bd80      	pop	{r7, pc}
 8015f2c:	080246fc 	.word	0x080246fc
 8015f30:	0802478c 	.word	0x0802478c
 8015f34:	08024750 	.word	0x08024750
 8015f38:	0802d014 	.word	0x0802d014

08015f3c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8015f3c:	b580      	push	{r7, lr}
 8015f3e:	b084      	sub	sp, #16
 8015f40:	af00      	add	r7, sp, #0
 8015f42:	6078      	str	r0, [r7, #4]
 8015f44:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8015f46:	683b      	ldr	r3, [r7, #0]
 8015f48:	f003 0303 	and.w	r3, r3, #3
 8015f4c:	2b00      	cmp	r3, #0
 8015f4e:	d006      	beq.n	8015f5e <do_memp_free_pool+0x22>
 8015f50:	4b0d      	ldr	r3, [pc, #52]	; (8015f88 <do_memp_free_pool+0x4c>)
 8015f52:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8015f56:	490d      	ldr	r1, [pc, #52]	; (8015f8c <do_memp_free_pool+0x50>)
 8015f58:	480d      	ldr	r0, [pc, #52]	; (8015f90 <do_memp_free_pool+0x54>)
 8015f5a:	f00a ff0f 	bl	8020d7c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8015f5e:	683b      	ldr	r3, [r7, #0]
 8015f60:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8015f62:	f00a f963 	bl	802022c <sys_arch_protect>
 8015f66:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	689b      	ldr	r3, [r3, #8]
 8015f6c:	681a      	ldr	r2, [r3, #0]
 8015f6e:	68fb      	ldr	r3, [r7, #12]
 8015f70:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8015f72:	687b      	ldr	r3, [r7, #4]
 8015f74:	689b      	ldr	r3, [r3, #8]
 8015f76:	68fa      	ldr	r2, [r7, #12]
 8015f78:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8015f7a:	68b8      	ldr	r0, [r7, #8]
 8015f7c:	f00a f964 	bl	8020248 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8015f80:	bf00      	nop
 8015f82:	3710      	adds	r7, #16
 8015f84:	46bd      	mov	sp, r7
 8015f86:	bd80      	pop	{r7, pc}
 8015f88:	080246fc 	.word	0x080246fc
 8015f8c:	080247ac 	.word	0x080247ac
 8015f90:	08024750 	.word	0x08024750

08015f94 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8015f94:	b580      	push	{r7, lr}
 8015f96:	b082      	sub	sp, #8
 8015f98:	af00      	add	r7, sp, #0
 8015f9a:	4603      	mov	r3, r0
 8015f9c:	6039      	str	r1, [r7, #0]
 8015f9e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8015fa0:	79fb      	ldrb	r3, [r7, #7]
 8015fa2:	2b0c      	cmp	r3, #12
 8015fa4:	d907      	bls.n	8015fb6 <memp_free+0x22>
 8015fa6:	4b0c      	ldr	r3, [pc, #48]	; (8015fd8 <memp_free+0x44>)
 8015fa8:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8015fac:	490b      	ldr	r1, [pc, #44]	; (8015fdc <memp_free+0x48>)
 8015fae:	480c      	ldr	r0, [pc, #48]	; (8015fe0 <memp_free+0x4c>)
 8015fb0:	f00a fee4 	bl	8020d7c <iprintf>
 8015fb4:	e00c      	b.n	8015fd0 <memp_free+0x3c>

  if (mem == NULL) {
 8015fb6:	683b      	ldr	r3, [r7, #0]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d008      	beq.n	8015fce <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8015fbc:	79fb      	ldrb	r3, [r7, #7]
 8015fbe:	4a09      	ldr	r2, [pc, #36]	; (8015fe4 <memp_free+0x50>)
 8015fc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015fc4:	6839      	ldr	r1, [r7, #0]
 8015fc6:	4618      	mov	r0, r3
 8015fc8:	f7ff ffb8 	bl	8015f3c <do_memp_free_pool>
 8015fcc:	e000      	b.n	8015fd0 <memp_free+0x3c>
    return;
 8015fce:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8015fd0:	3708      	adds	r7, #8
 8015fd2:	46bd      	mov	sp, r7
 8015fd4:	bd80      	pop	{r7, pc}
 8015fd6:	bf00      	nop
 8015fd8:	080246fc 	.word	0x080246fc
 8015fdc:	080247cc 	.word	0x080247cc
 8015fe0:	08024750 	.word	0x08024750
 8015fe4:	0802d014 	.word	0x0802d014

08015fe8 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8015fe8:	b480      	push	{r7}
 8015fea:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8015fec:	bf00      	nop
 8015fee:	46bd      	mov	sp, r7
 8015ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ff4:	4770      	bx	lr
	...

08015ff8 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8015ff8:	b580      	push	{r7, lr}
 8015ffa:	b086      	sub	sp, #24
 8015ffc:	af00      	add	r7, sp, #0
 8015ffe:	60f8      	str	r0, [r7, #12]
 8016000:	60b9      	str	r1, [r7, #8]
 8016002:	607a      	str	r2, [r7, #4]
 8016004:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8016006:	68fb      	ldr	r3, [r7, #12]
 8016008:	2b00      	cmp	r3, #0
 801600a:	d108      	bne.n	801601e <netif_add+0x26>
 801600c:	4b59      	ldr	r3, [pc, #356]	; (8016174 <netif_add+0x17c>)
 801600e:	f240 1227 	movw	r2, #295	; 0x127
 8016012:	4959      	ldr	r1, [pc, #356]	; (8016178 <netif_add+0x180>)
 8016014:	4859      	ldr	r0, [pc, #356]	; (801617c <netif_add+0x184>)
 8016016:	f00a feb1 	bl	8020d7c <iprintf>
 801601a:	2300      	movs	r3, #0
 801601c:	e0a5      	b.n	801616a <netif_add+0x172>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801601e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016020:	2b00      	cmp	r3, #0
 8016022:	d108      	bne.n	8016036 <netif_add+0x3e>
 8016024:	4b53      	ldr	r3, [pc, #332]	; (8016174 <netif_add+0x17c>)
 8016026:	f44f 7294 	mov.w	r2, #296	; 0x128
 801602a:	4955      	ldr	r1, [pc, #340]	; (8016180 <netif_add+0x188>)
 801602c:	4853      	ldr	r0, [pc, #332]	; (801617c <netif_add+0x184>)
 801602e:	f00a fea5 	bl	8020d7c <iprintf>
 8016032:	2300      	movs	r3, #0
 8016034:	e099      	b.n	801616a <netif_add+0x172>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8016036:	68bb      	ldr	r3, [r7, #8]
 8016038:	2b00      	cmp	r3, #0
 801603a:	d101      	bne.n	8016040 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 801603c:	4b51      	ldr	r3, [pc, #324]	; (8016184 <netif_add+0x18c>)
 801603e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	2b00      	cmp	r3, #0
 8016044:	d101      	bne.n	801604a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8016046:	4b4f      	ldr	r3, [pc, #316]	; (8016184 <netif_add+0x18c>)
 8016048:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801604a:	683b      	ldr	r3, [r7, #0]
 801604c:	2b00      	cmp	r3, #0
 801604e:	d101      	bne.n	8016054 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8016050:	4b4c      	ldr	r3, [pc, #304]	; (8016184 <netif_add+0x18c>)
 8016052:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8016054:	68fb      	ldr	r3, [r7, #12]
 8016056:	2200      	movs	r2, #0
 8016058:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801605a:	68fb      	ldr	r3, [r7, #12]
 801605c:	2200      	movs	r2, #0
 801605e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8016060:	68fb      	ldr	r3, [r7, #12]
 8016062:	2200      	movs	r2, #0
 8016064:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8016066:	68fb      	ldr	r3, [r7, #12]
 8016068:	4a47      	ldr	r2, [pc, #284]	; (8016188 <netif_add+0x190>)
 801606a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 801606c:	68fb      	ldr	r3, [r7, #12]
 801606e:	2200      	movs	r2, #0
 8016070:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 8016072:	68fb      	ldr	r3, [r7, #12]
 8016074:	2200      	movs	r2, #0
 8016076:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
  nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
 801607a:	68fb      	ldr	r3, [r7, #12]
 801607c:	2200      	movs	r2, #0
 801607e:	61da      	str	r2, [r3, #28]
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8016080:	68fb      	ldr	r3, [r7, #12]
 8016082:	2200      	movs	r2, #0
 8016084:	621a      	str	r2, [r3, #32]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	6a3a      	ldr	r2, [r7, #32]
 801608a:	625a      	str	r2, [r3, #36]	; 0x24
  netif->num = netif_num;
 801608c:	4b3f      	ldr	r3, [pc, #252]	; (801618c <netif_add+0x194>)
 801608e:	781a      	ldrb	r2, [r3, #0]
 8016090:	68fb      	ldr	r3, [r7, #12]
 8016092:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801609a:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801609c:	683b      	ldr	r3, [r7, #0]
 801609e:	687a      	ldr	r2, [r7, #4]
 80160a0:	68b9      	ldr	r1, [r7, #8]
 80160a2:	68f8      	ldr	r0, [r7, #12]
 80160a4:	f000 f91c 	bl	80162e0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80160a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80160aa:	68f8      	ldr	r0, [r7, #12]
 80160ac:	4798      	blx	r3
 80160ae:	4603      	mov	r3, r0
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d001      	beq.n	80160b8 <netif_add+0xc0>
    return NULL;
 80160b4:	2300      	movs	r3, #0
 80160b6:	e058      	b.n	801616a <netif_add+0x172>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80160b8:	68fb      	ldr	r3, [r7, #12]
 80160ba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80160be:	2bff      	cmp	r3, #255	; 0xff
 80160c0:	d103      	bne.n	80160ca <netif_add+0xd2>
        netif->num = 0;
 80160c2:	68fb      	ldr	r3, [r7, #12]
 80160c4:	2200      	movs	r2, #0
 80160c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 80160ca:	2300      	movs	r3, #0
 80160cc:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80160ce:	4b30      	ldr	r3, [pc, #192]	; (8016190 <netif_add+0x198>)
 80160d0:	681b      	ldr	r3, [r3, #0]
 80160d2:	617b      	str	r3, [r7, #20]
 80160d4:	e02b      	b.n	801612e <netif_add+0x136>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80160d6:	697a      	ldr	r2, [r7, #20]
 80160d8:	68fb      	ldr	r3, [r7, #12]
 80160da:	429a      	cmp	r2, r3
 80160dc:	d106      	bne.n	80160ec <netif_add+0xf4>
 80160de:	4b25      	ldr	r3, [pc, #148]	; (8016174 <netif_add+0x17c>)
 80160e0:	f240 128b 	movw	r2, #395	; 0x18b
 80160e4:	492b      	ldr	r1, [pc, #172]	; (8016194 <netif_add+0x19c>)
 80160e6:	4825      	ldr	r0, [pc, #148]	; (801617c <netif_add+0x184>)
 80160e8:	f00a fe48 	bl	8020d7c <iprintf>
        num_netifs++;
 80160ec:	693b      	ldr	r3, [r7, #16]
 80160ee:	3301      	adds	r3, #1
 80160f0:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80160f2:	693b      	ldr	r3, [r7, #16]
 80160f4:	2bff      	cmp	r3, #255	; 0xff
 80160f6:	dd06      	ble.n	8016106 <netif_add+0x10e>
 80160f8:	4b1e      	ldr	r3, [pc, #120]	; (8016174 <netif_add+0x17c>)
 80160fa:	f240 128d 	movw	r2, #397	; 0x18d
 80160fe:	4926      	ldr	r1, [pc, #152]	; (8016198 <netif_add+0x1a0>)
 8016100:	481e      	ldr	r0, [pc, #120]	; (801617c <netif_add+0x184>)
 8016102:	f00a fe3b 	bl	8020d7c <iprintf>
        if (netif2->num == netif->num) {
 8016106:	697b      	ldr	r3, [r7, #20]
 8016108:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 801610c:	68fb      	ldr	r3, [r7, #12]
 801610e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8016112:	429a      	cmp	r2, r3
 8016114:	d108      	bne.n	8016128 <netif_add+0x130>
          netif->num++;
 8016116:	68fb      	ldr	r3, [r7, #12]
 8016118:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801611c:	3301      	adds	r3, #1
 801611e:	b2da      	uxtb	r2, r3
 8016120:	68fb      	ldr	r3, [r7, #12]
 8016122:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 8016126:	e005      	b.n	8016134 <netif_add+0x13c>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8016128:	697b      	ldr	r3, [r7, #20]
 801612a:	681b      	ldr	r3, [r3, #0]
 801612c:	617b      	str	r3, [r7, #20]
 801612e:	697b      	ldr	r3, [r7, #20]
 8016130:	2b00      	cmp	r3, #0
 8016132:	d1d0      	bne.n	80160d6 <netif_add+0xde>
        }
      }
    } while (netif2 != NULL);
 8016134:	697b      	ldr	r3, [r7, #20]
 8016136:	2b00      	cmp	r3, #0
 8016138:	d1be      	bne.n	80160b8 <netif_add+0xc0>
  }
  if (netif->num == 254) {
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8016140:	2bfe      	cmp	r3, #254	; 0xfe
 8016142:	d103      	bne.n	801614c <netif_add+0x154>
    netif_num = 0;
 8016144:	4b11      	ldr	r3, [pc, #68]	; (801618c <netif_add+0x194>)
 8016146:	2200      	movs	r2, #0
 8016148:	701a      	strb	r2, [r3, #0]
 801614a:	e006      	b.n	801615a <netif_add+0x162>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801614c:	68fb      	ldr	r3, [r7, #12]
 801614e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8016152:	3301      	adds	r3, #1
 8016154:	b2da      	uxtb	r2, r3
 8016156:	4b0d      	ldr	r3, [pc, #52]	; (801618c <netif_add+0x194>)
 8016158:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801615a:	4b0d      	ldr	r3, [pc, #52]	; (8016190 <netif_add+0x198>)
 801615c:	681a      	ldr	r2, [r3, #0]
 801615e:	68fb      	ldr	r3, [r7, #12]
 8016160:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8016162:	4a0b      	ldr	r2, [pc, #44]	; (8016190 <netif_add+0x198>)
 8016164:	68fb      	ldr	r3, [r7, #12]
 8016166:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8016168:	68fb      	ldr	r3, [r7, #12]
}
 801616a:	4618      	mov	r0, r3
 801616c:	3718      	adds	r7, #24
 801616e:	46bd      	mov	sp, r7
 8016170:	bd80      	pop	{r7, pc}
 8016172:	bf00      	nop
 8016174:	080247e8 	.word	0x080247e8
 8016178:	0802487c 	.word	0x0802487c
 801617c:	08024838 	.word	0x08024838
 8016180:	08024898 	.word	0x08024898
 8016184:	0802d088 	.word	0x0802d088
 8016188:	080165db 	.word	0x080165db
 801618c:	20022964 	.word	0x20022964
 8016190:	20029768 	.word	0x20029768
 8016194:	080248bc 	.word	0x080248bc
 8016198:	080248d0 	.word	0x080248d0

0801619c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801619c:	b580      	push	{r7, lr}
 801619e:	b082      	sub	sp, #8
 80161a0:	af00      	add	r7, sp, #0
 80161a2:	6078      	str	r0, [r7, #4]
 80161a4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80161a6:	6839      	ldr	r1, [r7, #0]
 80161a8:	6878      	ldr	r0, [r7, #4]
 80161aa:	f002 fe3d 	bl	8018e28 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80161ae:	6839      	ldr	r1, [r7, #0]
 80161b0:	6878      	ldr	r0, [r7, #4]
 80161b2:	f007 fb21 	bl	801d7f8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80161b6:	bf00      	nop
 80161b8:	3708      	adds	r7, #8
 80161ba:	46bd      	mov	sp, r7
 80161bc:	bd80      	pop	{r7, pc}
	...

080161c0 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80161c0:	b580      	push	{r7, lr}
 80161c2:	b086      	sub	sp, #24
 80161c4:	af00      	add	r7, sp, #0
 80161c6:	60f8      	str	r0, [r7, #12]
 80161c8:	60b9      	str	r1, [r7, #8]
 80161ca:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80161cc:	68bb      	ldr	r3, [r7, #8]
 80161ce:	2b00      	cmp	r3, #0
 80161d0:	d106      	bne.n	80161e0 <netif_do_set_ipaddr+0x20>
 80161d2:	4b21      	ldr	r3, [pc, #132]	; (8016258 <netif_do_set_ipaddr+0x98>)
 80161d4:	f240 12cb 	movw	r2, #459	; 0x1cb
 80161d8:	4920      	ldr	r1, [pc, #128]	; (801625c <netif_do_set_ipaddr+0x9c>)
 80161da:	4821      	ldr	r0, [pc, #132]	; (8016260 <netif_do_set_ipaddr+0xa0>)
 80161dc:	f00a fdce 	bl	8020d7c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	2b00      	cmp	r3, #0
 80161e4:	d106      	bne.n	80161f4 <netif_do_set_ipaddr+0x34>
 80161e6:	4b1c      	ldr	r3, [pc, #112]	; (8016258 <netif_do_set_ipaddr+0x98>)
 80161e8:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80161ec:	491b      	ldr	r1, [pc, #108]	; (801625c <netif_do_set_ipaddr+0x9c>)
 80161ee:	481c      	ldr	r0, [pc, #112]	; (8016260 <netif_do_set_ipaddr+0xa0>)
 80161f0:	f00a fdc4 	bl	8020d7c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80161f4:	68bb      	ldr	r3, [r7, #8]
 80161f6:	681a      	ldr	r2, [r3, #0]
 80161f8:	68fb      	ldr	r3, [r7, #12]
 80161fa:	3304      	adds	r3, #4
 80161fc:	681b      	ldr	r3, [r3, #0]
 80161fe:	429a      	cmp	r2, r3
 8016200:	d024      	beq.n	801624c <netif_do_set_ipaddr+0x8c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8016202:	68bb      	ldr	r3, [r7, #8]
 8016204:	681b      	ldr	r3, [r3, #0]
 8016206:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8016208:	68fb      	ldr	r3, [r7, #12]
 801620a:	3304      	adds	r3, #4
 801620c:	681a      	ldr	r2, [r3, #0]
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8016212:	f107 0314 	add.w	r3, r7, #20
 8016216:	4619      	mov	r1, r3
 8016218:	6878      	ldr	r0, [r7, #4]
 801621a:	f7ff ffbf 	bl	801619c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801621e:	68bb      	ldr	r3, [r7, #8]
 8016220:	2b00      	cmp	r3, #0
 8016222:	d002      	beq.n	801622a <netif_do_set_ipaddr+0x6a>
 8016224:	68bb      	ldr	r3, [r7, #8]
 8016226:	681b      	ldr	r3, [r3, #0]
 8016228:	e000      	b.n	801622c <netif_do_set_ipaddr+0x6c>
 801622a:	2300      	movs	r3, #0
 801622c:	68fa      	ldr	r2, [r7, #12]
 801622e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8016230:	2101      	movs	r1, #1
 8016232:	68f8      	ldr	r0, [r7, #12]
 8016234:	f000 f8e2 	bl	80163fc <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
 8016238:	68fb      	ldr	r3, [r7, #12]
 801623a:	69db      	ldr	r3, [r3, #28]
 801623c:	2b00      	cmp	r3, #0
 801623e:	d003      	beq.n	8016248 <netif_do_set_ipaddr+0x88>
 8016240:	68fb      	ldr	r3, [r7, #12]
 8016242:	69db      	ldr	r3, [r3, #28]
 8016244:	68f8      	ldr	r0, [r7, #12]
 8016246:	4798      	blx	r3
    return 1; /* address changed */
 8016248:	2301      	movs	r3, #1
 801624a:	e000      	b.n	801624e <netif_do_set_ipaddr+0x8e>
  }
  return 0; /* address unchanged */
 801624c:	2300      	movs	r3, #0
}
 801624e:	4618      	mov	r0, r3
 8016250:	3718      	adds	r7, #24
 8016252:	46bd      	mov	sp, r7
 8016254:	bd80      	pop	{r7, pc}
 8016256:	bf00      	nop
 8016258:	080247e8 	.word	0x080247e8
 801625c:	08024900 	.word	0x08024900
 8016260:	08024838 	.word	0x08024838

08016264 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8016264:	b480      	push	{r7}
 8016266:	b085      	sub	sp, #20
 8016268:	af00      	add	r7, sp, #0
 801626a:	60f8      	str	r0, [r7, #12]
 801626c:	60b9      	str	r1, [r7, #8]
 801626e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8016270:	68bb      	ldr	r3, [r7, #8]
 8016272:	681a      	ldr	r2, [r3, #0]
 8016274:	68fb      	ldr	r3, [r7, #12]
 8016276:	3308      	adds	r3, #8
 8016278:	681b      	ldr	r3, [r3, #0]
 801627a:	429a      	cmp	r2, r3
 801627c:	d00a      	beq.n	8016294 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801627e:	68bb      	ldr	r3, [r7, #8]
 8016280:	2b00      	cmp	r3, #0
 8016282:	d002      	beq.n	801628a <netif_do_set_netmask+0x26>
 8016284:	68bb      	ldr	r3, [r7, #8]
 8016286:	681b      	ldr	r3, [r3, #0]
 8016288:	e000      	b.n	801628c <netif_do_set_netmask+0x28>
 801628a:	2300      	movs	r3, #0
 801628c:	68fa      	ldr	r2, [r7, #12]
 801628e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8016290:	2301      	movs	r3, #1
 8016292:	e000      	b.n	8016296 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8016294:	2300      	movs	r3, #0
}
 8016296:	4618      	mov	r0, r3
 8016298:	3714      	adds	r7, #20
 801629a:	46bd      	mov	sp, r7
 801629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162a0:	4770      	bx	lr

080162a2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80162a2:	b480      	push	{r7}
 80162a4:	b085      	sub	sp, #20
 80162a6:	af00      	add	r7, sp, #0
 80162a8:	60f8      	str	r0, [r7, #12]
 80162aa:	60b9      	str	r1, [r7, #8]
 80162ac:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80162ae:	68bb      	ldr	r3, [r7, #8]
 80162b0:	681a      	ldr	r2, [r3, #0]
 80162b2:	68fb      	ldr	r3, [r7, #12]
 80162b4:	330c      	adds	r3, #12
 80162b6:	681b      	ldr	r3, [r3, #0]
 80162b8:	429a      	cmp	r2, r3
 80162ba:	d00a      	beq.n	80162d2 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80162bc:	68bb      	ldr	r3, [r7, #8]
 80162be:	2b00      	cmp	r3, #0
 80162c0:	d002      	beq.n	80162c8 <netif_do_set_gw+0x26>
 80162c2:	68bb      	ldr	r3, [r7, #8]
 80162c4:	681b      	ldr	r3, [r3, #0]
 80162c6:	e000      	b.n	80162ca <netif_do_set_gw+0x28>
 80162c8:	2300      	movs	r3, #0
 80162ca:	68fa      	ldr	r2, [r7, #12]
 80162cc:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80162ce:	2301      	movs	r3, #1
 80162d0:	e000      	b.n	80162d4 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80162d2:	2300      	movs	r3, #0
}
 80162d4:	4618      	mov	r0, r3
 80162d6:	3714      	adds	r7, #20
 80162d8:	46bd      	mov	sp, r7
 80162da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162de:	4770      	bx	lr

080162e0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80162e0:	b580      	push	{r7, lr}
 80162e2:	b088      	sub	sp, #32
 80162e4:	af00      	add	r7, sp, #0
 80162e6:	60f8      	str	r0, [r7, #12]
 80162e8:	60b9      	str	r1, [r7, #8]
 80162ea:	607a      	str	r2, [r7, #4]
 80162ec:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80162ee:	2300      	movs	r3, #0
 80162f0:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80162f2:	2300      	movs	r3, #0
 80162f4:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80162f6:	68bb      	ldr	r3, [r7, #8]
 80162f8:	2b00      	cmp	r3, #0
 80162fa:	d101      	bne.n	8016300 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80162fc:	4b1c      	ldr	r3, [pc, #112]	; (8016370 <netif_set_addr+0x90>)
 80162fe:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d101      	bne.n	801630a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8016306:	4b1a      	ldr	r3, [pc, #104]	; (8016370 <netif_set_addr+0x90>)
 8016308:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801630a:	683b      	ldr	r3, [r7, #0]
 801630c:	2b00      	cmp	r3, #0
 801630e:	d101      	bne.n	8016314 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8016310:	4b17      	ldr	r3, [pc, #92]	; (8016370 <netif_set_addr+0x90>)
 8016312:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8016314:	68bb      	ldr	r3, [r7, #8]
 8016316:	2b00      	cmp	r3, #0
 8016318:	d003      	beq.n	8016322 <netif_set_addr+0x42>
 801631a:	68bb      	ldr	r3, [r7, #8]
 801631c:	681b      	ldr	r3, [r3, #0]
 801631e:	2b00      	cmp	r3, #0
 8016320:	d101      	bne.n	8016326 <netif_set_addr+0x46>
 8016322:	2301      	movs	r3, #1
 8016324:	e000      	b.n	8016328 <netif_set_addr+0x48>
 8016326:	2300      	movs	r3, #0
 8016328:	617b      	str	r3, [r7, #20]
  if (remove) {
 801632a:	697b      	ldr	r3, [r7, #20]
 801632c:	2b00      	cmp	r3, #0
 801632e:	d006      	beq.n	801633e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8016330:	f107 0310 	add.w	r3, r7, #16
 8016334:	461a      	mov	r2, r3
 8016336:	68b9      	ldr	r1, [r7, #8]
 8016338:	68f8      	ldr	r0, [r7, #12]
 801633a:	f7ff ff41 	bl	80161c0 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801633e:	69fa      	ldr	r2, [r7, #28]
 8016340:	6879      	ldr	r1, [r7, #4]
 8016342:	68f8      	ldr	r0, [r7, #12]
 8016344:	f7ff ff8e 	bl	8016264 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8016348:	69ba      	ldr	r2, [r7, #24]
 801634a:	6839      	ldr	r1, [r7, #0]
 801634c:	68f8      	ldr	r0, [r7, #12]
 801634e:	f7ff ffa8 	bl	80162a2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8016352:	697b      	ldr	r3, [r7, #20]
 8016354:	2b00      	cmp	r3, #0
 8016356:	d106      	bne.n	8016366 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8016358:	f107 0310 	add.w	r3, r7, #16
 801635c:	461a      	mov	r2, r3
 801635e:	68b9      	ldr	r1, [r7, #8]
 8016360:	68f8      	ldr	r0, [r7, #12]
 8016362:	f7ff ff2d 	bl	80161c0 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8016366:	bf00      	nop
 8016368:	3720      	adds	r7, #32
 801636a:	46bd      	mov	sp, r7
 801636c:	bd80      	pop	{r7, pc}
 801636e:	bf00      	nop
 8016370:	0802d088 	.word	0x0802d088

08016374 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8016374:	b480      	push	{r7}
 8016376:	b083      	sub	sp, #12
 8016378:	af00      	add	r7, sp, #0
 801637a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801637c:	4a04      	ldr	r2, [pc, #16]	; (8016390 <netif_set_default+0x1c>)
 801637e:	687b      	ldr	r3, [r7, #4]
 8016380:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8016382:	bf00      	nop
 8016384:	370c      	adds	r7, #12
 8016386:	46bd      	mov	sp, r7
 8016388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801638c:	4770      	bx	lr
 801638e:	bf00      	nop
 8016390:	2002976c 	.word	0x2002976c

08016394 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8016394:	b580      	push	{r7, lr}
 8016396:	b082      	sub	sp, #8
 8016398:	af00      	add	r7, sp, #0
 801639a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801639c:	687b      	ldr	r3, [r7, #4]
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d107      	bne.n	80163b2 <netif_set_up+0x1e>
 80163a2:	4b13      	ldr	r3, [pc, #76]	; (80163f0 <netif_set_up+0x5c>)
 80163a4:	f44f 7254 	mov.w	r2, #848	; 0x350
 80163a8:	4912      	ldr	r1, [pc, #72]	; (80163f4 <netif_set_up+0x60>)
 80163aa:	4813      	ldr	r0, [pc, #76]	; (80163f8 <netif_set_up+0x64>)
 80163ac:	f00a fce6 	bl	8020d7c <iprintf>
 80163b0:	e01b      	b.n	80163ea <netif_set_up+0x56>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80163b8:	f003 0301 	and.w	r3, r3, #1
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d114      	bne.n	80163ea <netif_set_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80163c0:	687b      	ldr	r3, [r7, #4]
 80163c2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80163c6:	f043 0301 	orr.w	r3, r3, #1
 80163ca:	b2da      	uxtb	r2, r3
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	69db      	ldr	r3, [r3, #28]
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d003      	beq.n	80163e2 <netif_set_up+0x4e>
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	69db      	ldr	r3, [r3, #28]
 80163de:	6878      	ldr	r0, [r7, #4]
 80163e0:	4798      	blx	r3
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80163e2:	2103      	movs	r1, #3
 80163e4:	6878      	ldr	r0, [r7, #4]
 80163e6:	f000 f809 	bl	80163fc <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80163ea:	3708      	adds	r7, #8
 80163ec:	46bd      	mov	sp, r7
 80163ee:	bd80      	pop	{r7, pc}
 80163f0:	080247e8 	.word	0x080247e8
 80163f4:	08024970 	.word	0x08024970
 80163f8:	08024838 	.word	0x08024838

080163fc <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80163fc:	b580      	push	{r7, lr}
 80163fe:	b082      	sub	sp, #8
 8016400:	af00      	add	r7, sp, #0
 8016402:	6078      	str	r0, [r7, #4]
 8016404:	460b      	mov	r3, r1
 8016406:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	2b00      	cmp	r3, #0
 801640c:	d106      	bne.n	801641c <netif_issue_reports+0x20>
 801640e:	4b18      	ldr	r3, [pc, #96]	; (8016470 <netif_issue_reports+0x74>)
 8016410:	f240 326d 	movw	r2, #877	; 0x36d
 8016414:	4917      	ldr	r1, [pc, #92]	; (8016474 <netif_issue_reports+0x78>)
 8016416:	4818      	ldr	r0, [pc, #96]	; (8016478 <netif_issue_reports+0x7c>)
 8016418:	f00a fcb0 	bl	8020d7c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801641c:	687b      	ldr	r3, [r7, #4]
 801641e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016422:	f003 0304 	and.w	r3, r3, #4
 8016426:	2b00      	cmp	r3, #0
 8016428:	d01e      	beq.n	8016468 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801642a:	687b      	ldr	r3, [r7, #4]
 801642c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016430:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8016434:	2b00      	cmp	r3, #0
 8016436:	d017      	beq.n	8016468 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8016438:	78fb      	ldrb	r3, [r7, #3]
 801643a:	f003 0301 	and.w	r3, r3, #1
 801643e:	2b00      	cmp	r3, #0
 8016440:	d013      	beq.n	801646a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	3304      	adds	r3, #4
 8016446:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8016448:	2b00      	cmp	r3, #0
 801644a:	d00e      	beq.n	801646a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016452:	f003 0308 	and.w	r3, r3, #8
 8016456:	2b00      	cmp	r3, #0
 8016458:	d007      	beq.n	801646a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	3304      	adds	r3, #4
 801645e:	4619      	mov	r1, r3
 8016460:	6878      	ldr	r0, [r7, #4]
 8016462:	f008 f933 	bl	801e6cc <etharp_request>
 8016466:	e000      	b.n	801646a <netif_issue_reports+0x6e>
    return;
 8016468:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801646a:	3708      	adds	r7, #8
 801646c:	46bd      	mov	sp, r7
 801646e:	bd80      	pop	{r7, pc}
 8016470:	080247e8 	.word	0x080247e8
 8016474:	0802498c 	.word	0x0802498c
 8016478:	08024838 	.word	0x08024838

0801647c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801647c:	b580      	push	{r7, lr}
 801647e:	b082      	sub	sp, #8
 8016480:	af00      	add	r7, sp, #0
 8016482:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	2b00      	cmp	r3, #0
 8016488:	d107      	bne.n	801649a <netif_set_down+0x1e>
 801648a:	4b16      	ldr	r3, [pc, #88]	; (80164e4 <netif_set_down+0x68>)
 801648c:	f240 329b 	movw	r2, #923	; 0x39b
 8016490:	4915      	ldr	r1, [pc, #84]	; (80164e8 <netif_set_down+0x6c>)
 8016492:	4816      	ldr	r0, [pc, #88]	; (80164ec <netif_set_down+0x70>)
 8016494:	f00a fc72 	bl	8020d7c <iprintf>
 8016498:	e021      	b.n	80164de <netif_set_down+0x62>

  if (netif->flags & NETIF_FLAG_UP) {
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80164a0:	f003 0301 	and.w	r3, r3, #1
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	d01a      	beq.n	80164de <netif_set_down+0x62>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80164ae:	f023 0301 	bic.w	r3, r3, #1
 80164b2:	b2da      	uxtb	r2, r3
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80164ba:	687b      	ldr	r3, [r7, #4]
 80164bc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80164c0:	f003 0308 	and.w	r3, r3, #8
 80164c4:	2b00      	cmp	r3, #0
 80164c6:	d002      	beq.n	80164ce <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80164c8:	6878      	ldr	r0, [r7, #4]
 80164ca:	f007 fcbd 	bl	801de48 <etharp_cleanup_netif>

#if LWIP_IPV6
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	69db      	ldr	r3, [r3, #28]
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d003      	beq.n	80164de <netif_set_down+0x62>
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	69db      	ldr	r3, [r3, #28]
 80164da:	6878      	ldr	r0, [r7, #4]
 80164dc:	4798      	blx	r3
  }
}
 80164de:	3708      	adds	r7, #8
 80164e0:	46bd      	mov	sp, r7
 80164e2:	bd80      	pop	{r7, pc}
 80164e4:	080247e8 	.word	0x080247e8
 80164e8:	080249b0 	.word	0x080249b0
 80164ec:	08024838 	.word	0x08024838

080164f0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80164f0:	b580      	push	{r7, lr}
 80164f2:	b082      	sub	sp, #8
 80164f4:	af00      	add	r7, sp, #0
 80164f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	2b00      	cmp	r3, #0
 80164fc:	d107      	bne.n	801650e <netif_set_link_up+0x1e>
 80164fe:	4b13      	ldr	r3, [pc, #76]	; (801654c <netif_set_link_up+0x5c>)
 8016500:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8016504:	4912      	ldr	r1, [pc, #72]	; (8016550 <netif_set_link_up+0x60>)
 8016506:	4813      	ldr	r0, [pc, #76]	; (8016554 <netif_set_link_up+0x64>)
 8016508:	f00a fc38 	bl	8020d7c <iprintf>
 801650c:	e01b      	b.n	8016546 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016514:	f003 0304 	and.w	r3, r3, #4
 8016518:	2b00      	cmp	r3, #0
 801651a:	d114      	bne.n	8016546 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801651c:	687b      	ldr	r3, [r7, #4]
 801651e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8016522:	f043 0304 	orr.w	r3, r3, #4
 8016526:	b2da      	uxtb	r2, r3
 8016528:	687b      	ldr	r3, [r7, #4]
 801652a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801652e:	2103      	movs	r1, #3
 8016530:	6878      	ldr	r0, [r7, #4]
 8016532:	f7ff ff63 	bl	80163fc <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	6a1b      	ldr	r3, [r3, #32]
 801653a:	2b00      	cmp	r3, #0
 801653c:	d003      	beq.n	8016546 <netif_set_link_up+0x56>
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	6a1b      	ldr	r3, [r3, #32]
 8016542:	6878      	ldr	r0, [r7, #4]
 8016544:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8016546:	3708      	adds	r7, #8
 8016548:	46bd      	mov	sp, r7
 801654a:	bd80      	pop	{r7, pc}
 801654c:	080247e8 	.word	0x080247e8
 8016550:	080249d0 	.word	0x080249d0
 8016554:	08024838 	.word	0x08024838

08016558 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8016558:	b580      	push	{r7, lr}
 801655a:	b082      	sub	sp, #8
 801655c:	af00      	add	r7, sp, #0
 801655e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	2b00      	cmp	r3, #0
 8016564:	d107      	bne.n	8016576 <netif_set_link_down+0x1e>
 8016566:	4b11      	ldr	r3, [pc, #68]	; (80165ac <netif_set_link_down+0x54>)
 8016568:	f240 4206 	movw	r2, #1030	; 0x406
 801656c:	4910      	ldr	r1, [pc, #64]	; (80165b0 <netif_set_link_down+0x58>)
 801656e:	4811      	ldr	r0, [pc, #68]	; (80165b4 <netif_set_link_down+0x5c>)
 8016570:	f00a fc04 	bl	8020d7c <iprintf>
 8016574:	e017      	b.n	80165a6 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8016576:	687b      	ldr	r3, [r7, #4]
 8016578:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801657c:	f003 0304 	and.w	r3, r3, #4
 8016580:	2b00      	cmp	r3, #0
 8016582:	d010      	beq.n	80165a6 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801658a:	f023 0304 	bic.w	r3, r3, #4
 801658e:	b2da      	uxtb	r2, r3
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	6a1b      	ldr	r3, [r3, #32]
 801659a:	2b00      	cmp	r3, #0
 801659c:	d003      	beq.n	80165a6 <netif_set_link_down+0x4e>
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	6a1b      	ldr	r3, [r3, #32]
 80165a2:	6878      	ldr	r0, [r7, #4]
 80165a4:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80165a6:	3708      	adds	r7, #8
 80165a8:	46bd      	mov	sp, r7
 80165aa:	bd80      	pop	{r7, pc}
 80165ac:	080247e8 	.word	0x080247e8
 80165b0:	080249f4 	.word	0x080249f4
 80165b4:	08024838 	.word	0x08024838

080165b8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80165b8:	b480      	push	{r7}
 80165ba:	b083      	sub	sp, #12
 80165bc:	af00      	add	r7, sp, #0
 80165be:	6078      	str	r0, [r7, #4]
 80165c0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	d002      	beq.n	80165ce <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	683a      	ldr	r2, [r7, #0]
 80165cc:	621a      	str	r2, [r3, #32]
  }
}
 80165ce:	bf00      	nop
 80165d0:	370c      	adds	r7, #12
 80165d2:	46bd      	mov	sp, r7
 80165d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165d8:	4770      	bx	lr

080165da <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80165da:	b480      	push	{r7}
 80165dc:	b085      	sub	sp, #20
 80165de:	af00      	add	r7, sp, #0
 80165e0:	60f8      	str	r0, [r7, #12]
 80165e2:	60b9      	str	r1, [r7, #8]
 80165e4:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80165e6:	f06f 030b 	mvn.w	r3, #11
}
 80165ea:	4618      	mov	r0, r3
 80165ec:	3714      	adds	r7, #20
 80165ee:	46bd      	mov	sp, r7
 80165f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165f4:	4770      	bx	lr
	...

080165f8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80165f8:	b480      	push	{r7}
 80165fa:	b085      	sub	sp, #20
 80165fc:	af00      	add	r7, sp, #0
 80165fe:	4603      	mov	r3, r0
 8016600:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8016602:	79fb      	ldrb	r3, [r7, #7]
 8016604:	2b00      	cmp	r3, #0
 8016606:	d013      	beq.n	8016630 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8016608:	4b0d      	ldr	r3, [pc, #52]	; (8016640 <netif_get_by_index+0x48>)
 801660a:	681b      	ldr	r3, [r3, #0]
 801660c:	60fb      	str	r3, [r7, #12]
 801660e:	e00c      	b.n	801662a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8016610:	68fb      	ldr	r3, [r7, #12]
 8016612:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8016616:	3301      	adds	r3, #1
 8016618:	b2db      	uxtb	r3, r3
 801661a:	79fa      	ldrb	r2, [r7, #7]
 801661c:	429a      	cmp	r2, r3
 801661e:	d101      	bne.n	8016624 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8016620:	68fb      	ldr	r3, [r7, #12]
 8016622:	e006      	b.n	8016632 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8016624:	68fb      	ldr	r3, [r7, #12]
 8016626:	681b      	ldr	r3, [r3, #0]
 8016628:	60fb      	str	r3, [r7, #12]
 801662a:	68fb      	ldr	r3, [r7, #12]
 801662c:	2b00      	cmp	r3, #0
 801662e:	d1ef      	bne.n	8016610 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8016630:	2300      	movs	r3, #0
}
 8016632:	4618      	mov	r0, r3
 8016634:	3714      	adds	r7, #20
 8016636:	46bd      	mov	sp, r7
 8016638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801663c:	4770      	bx	lr
 801663e:	bf00      	nop
 8016640:	20029768 	.word	0x20029768

08016644 <netif_find>:
 * @param name the name of the netif (like netif->name) plus concatenated number
 * in ascii representation (e.g. 'en0')
 */
struct netif *
netif_find(const char *name)
{
 8016644:	b580      	push	{r7, lr}
 8016646:	b084      	sub	sp, #16
 8016648:	af00      	add	r7, sp, #0
 801664a:	6078      	str	r0, [r7, #4]
  struct netif *netif;
  u8_t num;

  LWIP_ASSERT_CORE_LOCKED();

  if (name == NULL) {
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	2b00      	cmp	r3, #0
 8016650:	d101      	bne.n	8016656 <netif_find+0x12>
    return NULL;
 8016652:	2300      	movs	r3, #0
 8016654:	e028      	b.n	80166a8 <netif_find+0x64>
  }

  num = (u8_t)atoi(&name[2]);
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	3302      	adds	r3, #2
 801665a:	4618      	mov	r0, r3
 801665c:	f009 fe04 	bl	8020268 <atoi>
 8016660:	4603      	mov	r3, r0
 8016662:	72fb      	strb	r3, [r7, #11]

  NETIF_FOREACH(netif) {
 8016664:	4b12      	ldr	r3, [pc, #72]	; (80166b0 <netif_find+0x6c>)
 8016666:	681b      	ldr	r3, [r3, #0]
 8016668:	60fb      	str	r3, [r7, #12]
 801666a:	e019      	b.n	80166a0 <netif_find+0x5c>
    if (num == netif->num &&
 801666c:	68fb      	ldr	r3, [r7, #12]
 801666e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8016672:	7afa      	ldrb	r2, [r7, #11]
 8016674:	429a      	cmp	r2, r3
 8016676:	d110      	bne.n	801669a <netif_find+0x56>
        name[0] == netif->name[0] &&
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	781a      	ldrb	r2, [r3, #0]
 801667c:	68fb      	ldr	r3, [r7, #12]
 801667e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
    if (num == netif->num &&
 8016682:	429a      	cmp	r2, r3
 8016684:	d109      	bne.n	801669a <netif_find+0x56>
        name[1] == netif->name[1]) {
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	3301      	adds	r3, #1
 801668a:	781a      	ldrb	r2, [r3, #0]
 801668c:	68fb      	ldr	r3, [r7, #12]
 801668e:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
        name[0] == netif->name[0] &&
 8016692:	429a      	cmp	r2, r3
 8016694:	d101      	bne.n	801669a <netif_find+0x56>
      LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: found %c%c\n", name[0], name[1]));
      return netif;
 8016696:	68fb      	ldr	r3, [r7, #12]
 8016698:	e006      	b.n	80166a8 <netif_find+0x64>
  NETIF_FOREACH(netif) {
 801669a:	68fb      	ldr	r3, [r7, #12]
 801669c:	681b      	ldr	r3, [r3, #0]
 801669e:	60fb      	str	r3, [r7, #12]
 80166a0:	68fb      	ldr	r3, [r7, #12]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d1e2      	bne.n	801666c <netif_find+0x28>
    }
  }
  LWIP_DEBUGF(NETIF_DEBUG, ("netif_find: didn't find %c%c\n", name[0], name[1]));
  return NULL;
 80166a6:	2300      	movs	r3, #0
}
 80166a8:	4618      	mov	r0, r3
 80166aa:	3710      	adds	r7, #16
 80166ac:	46bd      	mov	sp, r7
 80166ae:	bd80      	pop	{r7, pc}
 80166b0:	20029768 	.word	0x20029768

080166b4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80166b4:	b480      	push	{r7}
 80166b6:	b085      	sub	sp, #20
 80166b8:	af00      	add	r7, sp, #0
 80166ba:	60f8      	str	r0, [r7, #12]
 80166bc:	60b9      	str	r1, [r7, #8]
 80166be:	4611      	mov	r1, r2
 80166c0:	461a      	mov	r2, r3
 80166c2:	460b      	mov	r3, r1
 80166c4:	80fb      	strh	r3, [r7, #6]
 80166c6:	4613      	mov	r3, r2
 80166c8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80166ca:	68fb      	ldr	r3, [r7, #12]
 80166cc:	2200      	movs	r2, #0
 80166ce:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80166d0:	68fb      	ldr	r3, [r7, #12]
 80166d2:	68ba      	ldr	r2, [r7, #8]
 80166d4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80166d6:	68fb      	ldr	r3, [r7, #12]
 80166d8:	88fa      	ldrh	r2, [r7, #6]
 80166da:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80166dc:	68fb      	ldr	r3, [r7, #12]
 80166de:	88ba      	ldrh	r2, [r7, #4]
 80166e0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80166e2:	8b3b      	ldrh	r3, [r7, #24]
 80166e4:	b2da      	uxtb	r2, r3
 80166e6:	68fb      	ldr	r3, [r7, #12]
 80166e8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80166ea:	68fb      	ldr	r3, [r7, #12]
 80166ec:	7f3a      	ldrb	r2, [r7, #28]
 80166ee:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80166f0:	68fb      	ldr	r3, [r7, #12]
 80166f2:	2201      	movs	r2, #1
 80166f4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80166f6:	68fb      	ldr	r3, [r7, #12]
 80166f8:	2200      	movs	r2, #0
 80166fa:	73da      	strb	r2, [r3, #15]
}
 80166fc:	bf00      	nop
 80166fe:	3714      	adds	r7, #20
 8016700:	46bd      	mov	sp, r7
 8016702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016706:	4770      	bx	lr

08016708 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8016708:	b580      	push	{r7, lr}
 801670a:	b08c      	sub	sp, #48	; 0x30
 801670c:	af02      	add	r7, sp, #8
 801670e:	4603      	mov	r3, r0
 8016710:	71fb      	strb	r3, [r7, #7]
 8016712:	460b      	mov	r3, r1
 8016714:	80bb      	strh	r3, [r7, #4]
 8016716:	4613      	mov	r3, r2
 8016718:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801671a:	79fb      	ldrb	r3, [r7, #7]
 801671c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801671e:	887b      	ldrh	r3, [r7, #2]
 8016720:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8016724:	d07d      	beq.n	8016822 <pbuf_alloc+0x11a>
 8016726:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 801672a:	f300 80c6 	bgt.w	80168ba <pbuf_alloc+0x1b2>
 801672e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8016732:	d010      	beq.n	8016756 <pbuf_alloc+0x4e>
 8016734:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8016738:	f300 80bf 	bgt.w	80168ba <pbuf_alloc+0x1b2>
 801673c:	2b01      	cmp	r3, #1
 801673e:	d002      	beq.n	8016746 <pbuf_alloc+0x3e>
 8016740:	2b41      	cmp	r3, #65	; 0x41
 8016742:	f040 80ba 	bne.w	80168ba <pbuf_alloc+0x1b2>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8016746:	887a      	ldrh	r2, [r7, #2]
 8016748:	88bb      	ldrh	r3, [r7, #4]
 801674a:	4619      	mov	r1, r3
 801674c:	2000      	movs	r0, #0
 801674e:	f000 f8cf 	bl	80168f0 <pbuf_alloc_reference>
 8016752:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8016754:	e0bb      	b.n	80168ce <pbuf_alloc+0x1c6>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8016756:	2300      	movs	r3, #0
 8016758:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 801675a:	2300      	movs	r3, #0
 801675c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801675e:	88bb      	ldrh	r3, [r7, #4]
 8016760:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8016762:	200c      	movs	r0, #12
 8016764:	f7ff fbc4 	bl	8015ef0 <memp_malloc>
 8016768:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 801676a:	693b      	ldr	r3, [r7, #16]
 801676c:	2b00      	cmp	r3, #0
 801676e:	d107      	bne.n	8016780 <pbuf_alloc+0x78>
          PBUF_POOL_IS_EMPTY();
          /* free chain so far allocated */
          if (p) {
 8016770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016772:	2b00      	cmp	r3, #0
 8016774:	d002      	beq.n	801677c <pbuf_alloc+0x74>
            pbuf_free(p);
 8016776:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016778:	f000 fada 	bl	8016d30 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801677c:	2300      	movs	r3, #0
 801677e:	e0a7      	b.n	80168d0 <pbuf_alloc+0x1c8>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8016780:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016782:	3303      	adds	r3, #3
 8016784:	b29b      	uxth	r3, r3
 8016786:	f023 0303 	bic.w	r3, r3, #3
 801678a:	b29b      	uxth	r3, r3
 801678c:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8016790:	b29b      	uxth	r3, r3
 8016792:	8b7a      	ldrh	r2, [r7, #26]
 8016794:	4293      	cmp	r3, r2
 8016796:	bf28      	it	cs
 8016798:	4613      	movcs	r3, r2
 801679a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801679c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801679e:	3310      	adds	r3, #16
 80167a0:	693a      	ldr	r2, [r7, #16]
 80167a2:	4413      	add	r3, r2
 80167a4:	3303      	adds	r3, #3
 80167a6:	f023 0303 	bic.w	r3, r3, #3
 80167aa:	4618      	mov	r0, r3
 80167ac:	89f9      	ldrh	r1, [r7, #14]
 80167ae:	8b7a      	ldrh	r2, [r7, #26]
 80167b0:	2300      	movs	r3, #0
 80167b2:	9301      	str	r3, [sp, #4]
 80167b4:	887b      	ldrh	r3, [r7, #2]
 80167b6:	9300      	str	r3, [sp, #0]
 80167b8:	460b      	mov	r3, r1
 80167ba:	4601      	mov	r1, r0
 80167bc:	6938      	ldr	r0, [r7, #16]
 80167be:	f7ff ff79 	bl	80166b4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80167c2:	693b      	ldr	r3, [r7, #16]
 80167c4:	685b      	ldr	r3, [r3, #4]
 80167c6:	f003 0303 	and.w	r3, r3, #3
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d006      	beq.n	80167dc <pbuf_alloc+0xd4>
 80167ce:	4b42      	ldr	r3, [pc, #264]	; (80168d8 <pbuf_alloc+0x1d0>)
 80167d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80167d4:	4941      	ldr	r1, [pc, #260]	; (80168dc <pbuf_alloc+0x1d4>)
 80167d6:	4842      	ldr	r0, [pc, #264]	; (80168e0 <pbuf_alloc+0x1d8>)
 80167d8:	f00a fad0 	bl	8020d7c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80167dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80167de:	3303      	adds	r3, #3
 80167e0:	f023 0303 	bic.w	r3, r3, #3
 80167e4:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80167e8:	d106      	bne.n	80167f8 <pbuf_alloc+0xf0>
 80167ea:	4b3b      	ldr	r3, [pc, #236]	; (80168d8 <pbuf_alloc+0x1d0>)
 80167ec:	f44f 7281 	mov.w	r2, #258	; 0x102
 80167f0:	493c      	ldr	r1, [pc, #240]	; (80168e4 <pbuf_alloc+0x1dc>)
 80167f2:	483b      	ldr	r0, [pc, #236]	; (80168e0 <pbuf_alloc+0x1d8>)
 80167f4:	f00a fac2 	bl	8020d7c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80167f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	d102      	bne.n	8016804 <pbuf_alloc+0xfc>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80167fe:	693b      	ldr	r3, [r7, #16]
 8016800:	627b      	str	r3, [r7, #36]	; 0x24
 8016802:	e002      	b.n	801680a <pbuf_alloc+0x102>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8016804:	69fb      	ldr	r3, [r7, #28]
 8016806:	693a      	ldr	r2, [r7, #16]
 8016808:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801680a:	693b      	ldr	r3, [r7, #16]
 801680c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801680e:	8b7a      	ldrh	r2, [r7, #26]
 8016810:	89fb      	ldrh	r3, [r7, #14]
 8016812:	1ad3      	subs	r3, r2, r3
 8016814:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8016816:	2300      	movs	r3, #0
 8016818:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 801681a:	8b7b      	ldrh	r3, [r7, #26]
 801681c:	2b00      	cmp	r3, #0
 801681e:	d1a0      	bne.n	8016762 <pbuf_alloc+0x5a>
      break;
 8016820:	e055      	b.n	80168ce <pbuf_alloc+0x1c6>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8016822:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016824:	3303      	adds	r3, #3
 8016826:	b29b      	uxth	r3, r3
 8016828:	f023 0303 	bic.w	r3, r3, #3
 801682c:	b29a      	uxth	r2, r3
 801682e:	88bb      	ldrh	r3, [r7, #4]
 8016830:	3303      	adds	r3, #3
 8016832:	b29b      	uxth	r3, r3
 8016834:	f023 0303 	bic.w	r3, r3, #3
 8016838:	b29b      	uxth	r3, r3
 801683a:	4413      	add	r3, r2
 801683c:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801683e:	8b3b      	ldrh	r3, [r7, #24]
 8016840:	3310      	adds	r3, #16
 8016842:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8016844:	8b3a      	ldrh	r2, [r7, #24]
 8016846:	88bb      	ldrh	r3, [r7, #4]
 8016848:	3303      	adds	r3, #3
 801684a:	f023 0303 	bic.w	r3, r3, #3
 801684e:	429a      	cmp	r2, r3
 8016850:	d306      	bcc.n	8016860 <pbuf_alloc+0x158>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8016852:	8afa      	ldrh	r2, [r7, #22]
 8016854:	88bb      	ldrh	r3, [r7, #4]
 8016856:	3303      	adds	r3, #3
 8016858:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801685c:	429a      	cmp	r2, r3
 801685e:	d201      	bcs.n	8016864 <pbuf_alloc+0x15c>
        return NULL;
 8016860:	2300      	movs	r3, #0
 8016862:	e035      	b.n	80168d0 <pbuf_alloc+0x1c8>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8016864:	8afb      	ldrh	r3, [r7, #22]
 8016866:	4618      	mov	r0, r3
 8016868:	f7ff f9c0 	bl	8015bec <mem_malloc>
 801686c:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 801686e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016870:	2b00      	cmp	r3, #0
 8016872:	d101      	bne.n	8016878 <pbuf_alloc+0x170>
        return NULL;
 8016874:	2300      	movs	r3, #0
 8016876:	e02b      	b.n	80168d0 <pbuf_alloc+0x1c8>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8016878:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801687a:	3310      	adds	r3, #16
 801687c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801687e:	4413      	add	r3, r2
 8016880:	3303      	adds	r3, #3
 8016882:	f023 0303 	bic.w	r3, r3, #3
 8016886:	4618      	mov	r0, r3
 8016888:	88b9      	ldrh	r1, [r7, #4]
 801688a:	88ba      	ldrh	r2, [r7, #4]
 801688c:	2300      	movs	r3, #0
 801688e:	9301      	str	r3, [sp, #4]
 8016890:	887b      	ldrh	r3, [r7, #2]
 8016892:	9300      	str	r3, [sp, #0]
 8016894:	460b      	mov	r3, r1
 8016896:	4601      	mov	r1, r0
 8016898:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801689a:	f7ff ff0b 	bl	80166b4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801689e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80168a0:	685b      	ldr	r3, [r3, #4]
 80168a2:	f003 0303 	and.w	r3, r3, #3
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	d010      	beq.n	80168cc <pbuf_alloc+0x1c4>
 80168aa:	4b0b      	ldr	r3, [pc, #44]	; (80168d8 <pbuf_alloc+0x1d0>)
 80168ac:	f44f 7291 	mov.w	r2, #290	; 0x122
 80168b0:	490d      	ldr	r1, [pc, #52]	; (80168e8 <pbuf_alloc+0x1e0>)
 80168b2:	480b      	ldr	r0, [pc, #44]	; (80168e0 <pbuf_alloc+0x1d8>)
 80168b4:	f00a fa62 	bl	8020d7c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80168b8:	e008      	b.n	80168cc <pbuf_alloc+0x1c4>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80168ba:	4b07      	ldr	r3, [pc, #28]	; (80168d8 <pbuf_alloc+0x1d0>)
 80168bc:	f240 1227 	movw	r2, #295	; 0x127
 80168c0:	490a      	ldr	r1, [pc, #40]	; (80168ec <pbuf_alloc+0x1e4>)
 80168c2:	4807      	ldr	r0, [pc, #28]	; (80168e0 <pbuf_alloc+0x1d8>)
 80168c4:	f00a fa5a 	bl	8020d7c <iprintf>
      return NULL;
 80168c8:	2300      	movs	r3, #0
 80168ca:	e001      	b.n	80168d0 <pbuf_alloc+0x1c8>
      break;
 80168cc:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80168ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80168d0:	4618      	mov	r0, r3
 80168d2:	3728      	adds	r7, #40	; 0x28
 80168d4:	46bd      	mov	sp, r7
 80168d6:	bd80      	pop	{r7, pc}
 80168d8:	08024a18 	.word	0x08024a18
 80168dc:	08024a48 	.word	0x08024a48
 80168e0:	08024a78 	.word	0x08024a78
 80168e4:	08024aa0 	.word	0x08024aa0
 80168e8:	08024ad4 	.word	0x08024ad4
 80168ec:	08024b00 	.word	0x08024b00

080168f0 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80168f0:	b580      	push	{r7, lr}
 80168f2:	b086      	sub	sp, #24
 80168f4:	af02      	add	r7, sp, #8
 80168f6:	6078      	str	r0, [r7, #4]
 80168f8:	460b      	mov	r3, r1
 80168fa:	807b      	strh	r3, [r7, #2]
 80168fc:	4613      	mov	r3, r2
 80168fe:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8016900:	883b      	ldrh	r3, [r7, #0]
 8016902:	2b41      	cmp	r3, #65	; 0x41
 8016904:	d009      	beq.n	801691a <pbuf_alloc_reference+0x2a>
 8016906:	883b      	ldrh	r3, [r7, #0]
 8016908:	2b01      	cmp	r3, #1
 801690a:	d006      	beq.n	801691a <pbuf_alloc_reference+0x2a>
 801690c:	4b0f      	ldr	r3, [pc, #60]	; (801694c <pbuf_alloc_reference+0x5c>)
 801690e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8016912:	490f      	ldr	r1, [pc, #60]	; (8016950 <pbuf_alloc_reference+0x60>)
 8016914:	480f      	ldr	r0, [pc, #60]	; (8016954 <pbuf_alloc_reference+0x64>)
 8016916:	f00a fa31 	bl	8020d7c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801691a:	200b      	movs	r0, #11
 801691c:	f7ff fae8 	bl	8015ef0 <memp_malloc>
 8016920:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8016922:	68fb      	ldr	r3, [r7, #12]
 8016924:	2b00      	cmp	r3, #0
 8016926:	d101      	bne.n	801692c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8016928:	2300      	movs	r3, #0
 801692a:	e00b      	b.n	8016944 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 801692c:	8879      	ldrh	r1, [r7, #2]
 801692e:	887a      	ldrh	r2, [r7, #2]
 8016930:	2300      	movs	r3, #0
 8016932:	9301      	str	r3, [sp, #4]
 8016934:	883b      	ldrh	r3, [r7, #0]
 8016936:	9300      	str	r3, [sp, #0]
 8016938:	460b      	mov	r3, r1
 801693a:	6879      	ldr	r1, [r7, #4]
 801693c:	68f8      	ldr	r0, [r7, #12]
 801693e:	f7ff feb9 	bl	80166b4 <pbuf_init_alloced_pbuf>
  return p;
 8016942:	68fb      	ldr	r3, [r7, #12]
}
 8016944:	4618      	mov	r0, r3
 8016946:	3710      	adds	r7, #16
 8016948:	46bd      	mov	sp, r7
 801694a:	bd80      	pop	{r7, pc}
 801694c:	08024a18 	.word	0x08024a18
 8016950:	08024b1c 	.word	0x08024b1c
 8016954:	08024a78 	.word	0x08024a78

08016958 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8016958:	b580      	push	{r7, lr}
 801695a:	b088      	sub	sp, #32
 801695c:	af02      	add	r7, sp, #8
 801695e:	607b      	str	r3, [r7, #4]
 8016960:	4603      	mov	r3, r0
 8016962:	73fb      	strb	r3, [r7, #15]
 8016964:	460b      	mov	r3, r1
 8016966:	81bb      	strh	r3, [r7, #12]
 8016968:	4613      	mov	r3, r2
 801696a:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 801696c:	7bfb      	ldrb	r3, [r7, #15]
 801696e:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8016970:	8a7b      	ldrh	r3, [r7, #18]
 8016972:	3303      	adds	r3, #3
 8016974:	f023 0203 	bic.w	r2, r3, #3
 8016978:	89bb      	ldrh	r3, [r7, #12]
 801697a:	441a      	add	r2, r3
 801697c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801697e:	429a      	cmp	r2, r3
 8016980:	d901      	bls.n	8016986 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8016982:	2300      	movs	r3, #0
 8016984:	e018      	b.n	80169b8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8016986:	6a3b      	ldr	r3, [r7, #32]
 8016988:	2b00      	cmp	r3, #0
 801698a:	d007      	beq.n	801699c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801698c:	8a7b      	ldrh	r3, [r7, #18]
 801698e:	3303      	adds	r3, #3
 8016990:	f023 0303 	bic.w	r3, r3, #3
 8016994:	6a3a      	ldr	r2, [r7, #32]
 8016996:	4413      	add	r3, r2
 8016998:	617b      	str	r3, [r7, #20]
 801699a:	e001      	b.n	80169a0 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 801699c:	2300      	movs	r3, #0
 801699e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80169a0:	6878      	ldr	r0, [r7, #4]
 80169a2:	89b9      	ldrh	r1, [r7, #12]
 80169a4:	89ba      	ldrh	r2, [r7, #12]
 80169a6:	2302      	movs	r3, #2
 80169a8:	9301      	str	r3, [sp, #4]
 80169aa:	897b      	ldrh	r3, [r7, #10]
 80169ac:	9300      	str	r3, [sp, #0]
 80169ae:	460b      	mov	r3, r1
 80169b0:	6979      	ldr	r1, [r7, #20]
 80169b2:	f7ff fe7f 	bl	80166b4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80169b6:	687b      	ldr	r3, [r7, #4]
}
 80169b8:	4618      	mov	r0, r3
 80169ba:	3718      	adds	r7, #24
 80169bc:	46bd      	mov	sp, r7
 80169be:	bd80      	pop	{r7, pc}

080169c0 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80169c0:	b580      	push	{r7, lr}
 80169c2:	b084      	sub	sp, #16
 80169c4:	af00      	add	r7, sp, #0
 80169c6:	6078      	str	r0, [r7, #4]
 80169c8:	460b      	mov	r3, r1
 80169ca:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	2b00      	cmp	r3, #0
 80169d0:	d106      	bne.n	80169e0 <pbuf_realloc+0x20>
 80169d2:	4b3a      	ldr	r3, [pc, #232]	; (8016abc <pbuf_realloc+0xfc>)
 80169d4:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80169d8:	4939      	ldr	r1, [pc, #228]	; (8016ac0 <pbuf_realloc+0x100>)
 80169da:	483a      	ldr	r0, [pc, #232]	; (8016ac4 <pbuf_realloc+0x104>)
 80169dc:	f00a f9ce 	bl	8020d7c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	891b      	ldrh	r3, [r3, #8]
 80169e4:	887a      	ldrh	r2, [r7, #2]
 80169e6:	429a      	cmp	r2, r3
 80169e8:	d263      	bcs.n	8016ab2 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	891a      	ldrh	r2, [r3, #8]
 80169ee:	887b      	ldrh	r3, [r7, #2]
 80169f0:	1ad3      	subs	r3, r2, r3
 80169f2:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80169f4:	887b      	ldrh	r3, [r7, #2]
 80169f6:	817b      	strh	r3, [r7, #10]
  q = p;
 80169f8:	687b      	ldr	r3, [r7, #4]
 80169fa:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80169fc:	e018      	b.n	8016a30 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80169fe:	68fb      	ldr	r3, [r7, #12]
 8016a00:	895b      	ldrh	r3, [r3, #10]
 8016a02:	897a      	ldrh	r2, [r7, #10]
 8016a04:	1ad3      	subs	r3, r2, r3
 8016a06:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8016a08:	68fb      	ldr	r3, [r7, #12]
 8016a0a:	891a      	ldrh	r2, [r3, #8]
 8016a0c:	893b      	ldrh	r3, [r7, #8]
 8016a0e:	1ad3      	subs	r3, r2, r3
 8016a10:	b29a      	uxth	r2, r3
 8016a12:	68fb      	ldr	r3, [r7, #12]
 8016a14:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8016a16:	68fb      	ldr	r3, [r7, #12]
 8016a18:	681b      	ldr	r3, [r3, #0]
 8016a1a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8016a1c:	68fb      	ldr	r3, [r7, #12]
 8016a1e:	2b00      	cmp	r3, #0
 8016a20:	d106      	bne.n	8016a30 <pbuf_realloc+0x70>
 8016a22:	4b26      	ldr	r3, [pc, #152]	; (8016abc <pbuf_realloc+0xfc>)
 8016a24:	f240 12af 	movw	r2, #431	; 0x1af
 8016a28:	4927      	ldr	r1, [pc, #156]	; (8016ac8 <pbuf_realloc+0x108>)
 8016a2a:	4826      	ldr	r0, [pc, #152]	; (8016ac4 <pbuf_realloc+0x104>)
 8016a2c:	f00a f9a6 	bl	8020d7c <iprintf>
  while (rem_len > q->len) {
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	895b      	ldrh	r3, [r3, #10]
 8016a34:	897a      	ldrh	r2, [r7, #10]
 8016a36:	429a      	cmp	r2, r3
 8016a38:	d8e1      	bhi.n	80169fe <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8016a3a:	68fb      	ldr	r3, [r7, #12]
 8016a3c:	7b1b      	ldrb	r3, [r3, #12]
 8016a3e:	f003 030f 	and.w	r3, r3, #15
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d121      	bne.n	8016a8a <pbuf_realloc+0xca>
 8016a46:	68fb      	ldr	r3, [r7, #12]
 8016a48:	895b      	ldrh	r3, [r3, #10]
 8016a4a:	897a      	ldrh	r2, [r7, #10]
 8016a4c:	429a      	cmp	r2, r3
 8016a4e:	d01c      	beq.n	8016a8a <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8016a50:	68fb      	ldr	r3, [r7, #12]
 8016a52:	7b5b      	ldrb	r3, [r3, #13]
 8016a54:	f003 0302 	and.w	r3, r3, #2
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d116      	bne.n	8016a8a <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8016a5c:	68fb      	ldr	r3, [r7, #12]
 8016a5e:	685a      	ldr	r2, [r3, #4]
 8016a60:	68fb      	ldr	r3, [r7, #12]
 8016a62:	1ad3      	subs	r3, r2, r3
 8016a64:	b29a      	uxth	r2, r3
 8016a66:	897b      	ldrh	r3, [r7, #10]
 8016a68:	4413      	add	r3, r2
 8016a6a:	b29b      	uxth	r3, r3
 8016a6c:	4619      	mov	r1, r3
 8016a6e:	68f8      	ldr	r0, [r7, #12]
 8016a70:	f7fe ffb2 	bl	80159d8 <mem_trim>
 8016a74:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8016a76:	68fb      	ldr	r3, [r7, #12]
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d106      	bne.n	8016a8a <pbuf_realloc+0xca>
 8016a7c:	4b0f      	ldr	r3, [pc, #60]	; (8016abc <pbuf_realloc+0xfc>)
 8016a7e:	f240 12bd 	movw	r2, #445	; 0x1bd
 8016a82:	4912      	ldr	r1, [pc, #72]	; (8016acc <pbuf_realloc+0x10c>)
 8016a84:	480f      	ldr	r0, [pc, #60]	; (8016ac4 <pbuf_realloc+0x104>)
 8016a86:	f00a f979 	bl	8020d7c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8016a8a:	68fb      	ldr	r3, [r7, #12]
 8016a8c:	897a      	ldrh	r2, [r7, #10]
 8016a8e:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8016a90:	68fb      	ldr	r3, [r7, #12]
 8016a92:	895a      	ldrh	r2, [r3, #10]
 8016a94:	68fb      	ldr	r3, [r7, #12]
 8016a96:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8016a98:	68fb      	ldr	r3, [r7, #12]
 8016a9a:	681b      	ldr	r3, [r3, #0]
 8016a9c:	2b00      	cmp	r3, #0
 8016a9e:	d004      	beq.n	8016aaa <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8016aa0:	68fb      	ldr	r3, [r7, #12]
 8016aa2:	681b      	ldr	r3, [r3, #0]
 8016aa4:	4618      	mov	r0, r3
 8016aa6:	f000 f943 	bl	8016d30 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8016aaa:	68fb      	ldr	r3, [r7, #12]
 8016aac:	2200      	movs	r2, #0
 8016aae:	601a      	str	r2, [r3, #0]
 8016ab0:	e000      	b.n	8016ab4 <pbuf_realloc+0xf4>
    return;
 8016ab2:	bf00      	nop

}
 8016ab4:	3710      	adds	r7, #16
 8016ab6:	46bd      	mov	sp, r7
 8016ab8:	bd80      	pop	{r7, pc}
 8016aba:	bf00      	nop
 8016abc:	08024a18 	.word	0x08024a18
 8016ac0:	08024b30 	.word	0x08024b30
 8016ac4:	08024a78 	.word	0x08024a78
 8016ac8:	08024b48 	.word	0x08024b48
 8016acc:	08024b60 	.word	0x08024b60

08016ad0 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8016ad0:	b580      	push	{r7, lr}
 8016ad2:	b086      	sub	sp, #24
 8016ad4:	af00      	add	r7, sp, #0
 8016ad6:	60f8      	str	r0, [r7, #12]
 8016ad8:	60b9      	str	r1, [r7, #8]
 8016ada:	4613      	mov	r3, r2
 8016adc:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8016ade:	68fb      	ldr	r3, [r7, #12]
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d106      	bne.n	8016af2 <pbuf_add_header_impl+0x22>
 8016ae4:	4b2b      	ldr	r3, [pc, #172]	; (8016b94 <pbuf_add_header_impl+0xc4>)
 8016ae6:	f240 12df 	movw	r2, #479	; 0x1df
 8016aea:	492b      	ldr	r1, [pc, #172]	; (8016b98 <pbuf_add_header_impl+0xc8>)
 8016aec:	482b      	ldr	r0, [pc, #172]	; (8016b9c <pbuf_add_header_impl+0xcc>)
 8016aee:	f00a f945 	bl	8020d7c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8016af2:	68fb      	ldr	r3, [r7, #12]
 8016af4:	2b00      	cmp	r3, #0
 8016af6:	d003      	beq.n	8016b00 <pbuf_add_header_impl+0x30>
 8016af8:	68bb      	ldr	r3, [r7, #8]
 8016afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016afe:	d301      	bcc.n	8016b04 <pbuf_add_header_impl+0x34>
    return 1;
 8016b00:	2301      	movs	r3, #1
 8016b02:	e043      	b.n	8016b8c <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8016b04:	68bb      	ldr	r3, [r7, #8]
 8016b06:	2b00      	cmp	r3, #0
 8016b08:	d101      	bne.n	8016b0e <pbuf_add_header_impl+0x3e>
    return 0;
 8016b0a:	2300      	movs	r3, #0
 8016b0c:	e03e      	b.n	8016b8c <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8016b0e:	68bb      	ldr	r3, [r7, #8]
 8016b10:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8016b12:	68fb      	ldr	r3, [r7, #12]
 8016b14:	891a      	ldrh	r2, [r3, #8]
 8016b16:	8a7b      	ldrh	r3, [r7, #18]
 8016b18:	4413      	add	r3, r2
 8016b1a:	b29b      	uxth	r3, r3
 8016b1c:	8a7a      	ldrh	r2, [r7, #18]
 8016b1e:	429a      	cmp	r2, r3
 8016b20:	d901      	bls.n	8016b26 <pbuf_add_header_impl+0x56>
    return 1;
 8016b22:	2301      	movs	r3, #1
 8016b24:	e032      	b.n	8016b8c <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8016b26:	68fb      	ldr	r3, [r7, #12]
 8016b28:	7b1b      	ldrb	r3, [r3, #12]
 8016b2a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8016b2c:	8a3b      	ldrh	r3, [r7, #16]
 8016b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016b32:	2b00      	cmp	r3, #0
 8016b34:	d00c      	beq.n	8016b50 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8016b36:	68fb      	ldr	r3, [r7, #12]
 8016b38:	685a      	ldr	r2, [r3, #4]
 8016b3a:	68bb      	ldr	r3, [r7, #8]
 8016b3c:	425b      	negs	r3, r3
 8016b3e:	4413      	add	r3, r2
 8016b40:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8016b42:	68fb      	ldr	r3, [r7, #12]
 8016b44:	3310      	adds	r3, #16
 8016b46:	697a      	ldr	r2, [r7, #20]
 8016b48:	429a      	cmp	r2, r3
 8016b4a:	d20d      	bcs.n	8016b68 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8016b4c:	2301      	movs	r3, #1
 8016b4e:	e01d      	b.n	8016b8c <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8016b50:	79fb      	ldrb	r3, [r7, #7]
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	d006      	beq.n	8016b64 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8016b56:	68fb      	ldr	r3, [r7, #12]
 8016b58:	685a      	ldr	r2, [r3, #4]
 8016b5a:	68bb      	ldr	r3, [r7, #8]
 8016b5c:	425b      	negs	r3, r3
 8016b5e:	4413      	add	r3, r2
 8016b60:	617b      	str	r3, [r7, #20]
 8016b62:	e001      	b.n	8016b68 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8016b64:	2301      	movs	r3, #1
 8016b66:	e011      	b.n	8016b8c <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8016b68:	68fb      	ldr	r3, [r7, #12]
 8016b6a:	697a      	ldr	r2, [r7, #20]
 8016b6c:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8016b6e:	68fb      	ldr	r3, [r7, #12]
 8016b70:	895a      	ldrh	r2, [r3, #10]
 8016b72:	8a7b      	ldrh	r3, [r7, #18]
 8016b74:	4413      	add	r3, r2
 8016b76:	b29a      	uxth	r2, r3
 8016b78:	68fb      	ldr	r3, [r7, #12]
 8016b7a:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8016b7c:	68fb      	ldr	r3, [r7, #12]
 8016b7e:	891a      	ldrh	r2, [r3, #8]
 8016b80:	8a7b      	ldrh	r3, [r7, #18]
 8016b82:	4413      	add	r3, r2
 8016b84:	b29a      	uxth	r2, r3
 8016b86:	68fb      	ldr	r3, [r7, #12]
 8016b88:	811a      	strh	r2, [r3, #8]


  return 0;
 8016b8a:	2300      	movs	r3, #0
}
 8016b8c:	4618      	mov	r0, r3
 8016b8e:	3718      	adds	r7, #24
 8016b90:	46bd      	mov	sp, r7
 8016b92:	bd80      	pop	{r7, pc}
 8016b94:	08024a18 	.word	0x08024a18
 8016b98:	08024b7c 	.word	0x08024b7c
 8016b9c:	08024a78 	.word	0x08024a78

08016ba0 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8016ba0:	b580      	push	{r7, lr}
 8016ba2:	b082      	sub	sp, #8
 8016ba4:	af00      	add	r7, sp, #0
 8016ba6:	6078      	str	r0, [r7, #4]
 8016ba8:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8016baa:	2200      	movs	r2, #0
 8016bac:	6839      	ldr	r1, [r7, #0]
 8016bae:	6878      	ldr	r0, [r7, #4]
 8016bb0:	f7ff ff8e 	bl	8016ad0 <pbuf_add_header_impl>
 8016bb4:	4603      	mov	r3, r0
}
 8016bb6:	4618      	mov	r0, r3
 8016bb8:	3708      	adds	r7, #8
 8016bba:	46bd      	mov	sp, r7
 8016bbc:	bd80      	pop	{r7, pc}
	...

08016bc0 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8016bc0:	b580      	push	{r7, lr}
 8016bc2:	b084      	sub	sp, #16
 8016bc4:	af00      	add	r7, sp, #0
 8016bc6:	6078      	str	r0, [r7, #4]
 8016bc8:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d106      	bne.n	8016bde <pbuf_remove_header+0x1e>
 8016bd0:	4b20      	ldr	r3, [pc, #128]	; (8016c54 <pbuf_remove_header+0x94>)
 8016bd2:	f240 224b 	movw	r2, #587	; 0x24b
 8016bd6:	4920      	ldr	r1, [pc, #128]	; (8016c58 <pbuf_remove_header+0x98>)
 8016bd8:	4820      	ldr	r0, [pc, #128]	; (8016c5c <pbuf_remove_header+0x9c>)
 8016bda:	f00a f8cf 	bl	8020d7c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d003      	beq.n	8016bec <pbuf_remove_header+0x2c>
 8016be4:	683b      	ldr	r3, [r7, #0]
 8016be6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8016bea:	d301      	bcc.n	8016bf0 <pbuf_remove_header+0x30>
    return 1;
 8016bec:	2301      	movs	r3, #1
 8016bee:	e02c      	b.n	8016c4a <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8016bf0:	683b      	ldr	r3, [r7, #0]
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	d101      	bne.n	8016bfa <pbuf_remove_header+0x3a>
    return 0;
 8016bf6:	2300      	movs	r3, #0
 8016bf8:	e027      	b.n	8016c4a <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8016bfa:	683b      	ldr	r3, [r7, #0]
 8016bfc:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	895b      	ldrh	r3, [r3, #10]
 8016c02:	89fa      	ldrh	r2, [r7, #14]
 8016c04:	429a      	cmp	r2, r3
 8016c06:	d908      	bls.n	8016c1a <pbuf_remove_header+0x5a>
 8016c08:	4b12      	ldr	r3, [pc, #72]	; (8016c54 <pbuf_remove_header+0x94>)
 8016c0a:	f240 2255 	movw	r2, #597	; 0x255
 8016c0e:	4914      	ldr	r1, [pc, #80]	; (8016c60 <pbuf_remove_header+0xa0>)
 8016c10:	4812      	ldr	r0, [pc, #72]	; (8016c5c <pbuf_remove_header+0x9c>)
 8016c12:	f00a f8b3 	bl	8020d7c <iprintf>
 8016c16:	2301      	movs	r3, #1
 8016c18:	e017      	b.n	8016c4a <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	685b      	ldr	r3, [r3, #4]
 8016c1e:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8016c20:	687b      	ldr	r3, [r7, #4]
 8016c22:	685a      	ldr	r2, [r3, #4]
 8016c24:	683b      	ldr	r3, [r7, #0]
 8016c26:	441a      	add	r2, r3
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	895a      	ldrh	r2, [r3, #10]
 8016c30:	89fb      	ldrh	r3, [r7, #14]
 8016c32:	1ad3      	subs	r3, r2, r3
 8016c34:	b29a      	uxth	r2, r3
 8016c36:	687b      	ldr	r3, [r7, #4]
 8016c38:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8016c3a:	687b      	ldr	r3, [r7, #4]
 8016c3c:	891a      	ldrh	r2, [r3, #8]
 8016c3e:	89fb      	ldrh	r3, [r7, #14]
 8016c40:	1ad3      	subs	r3, r2, r3
 8016c42:	b29a      	uxth	r2, r3
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8016c48:	2300      	movs	r3, #0
}
 8016c4a:	4618      	mov	r0, r3
 8016c4c:	3710      	adds	r7, #16
 8016c4e:	46bd      	mov	sp, r7
 8016c50:	bd80      	pop	{r7, pc}
 8016c52:	bf00      	nop
 8016c54:	08024a18 	.word	0x08024a18
 8016c58:	08024b7c 	.word	0x08024b7c
 8016c5c:	08024a78 	.word	0x08024a78
 8016c60:	08024b88 	.word	0x08024b88

08016c64 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8016c64:	b580      	push	{r7, lr}
 8016c66:	b082      	sub	sp, #8
 8016c68:	af00      	add	r7, sp, #0
 8016c6a:	6078      	str	r0, [r7, #4]
 8016c6c:	460b      	mov	r3, r1
 8016c6e:	807b      	strh	r3, [r7, #2]
 8016c70:	4613      	mov	r3, r2
 8016c72:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8016c74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	da08      	bge.n	8016c8e <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8016c7c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016c80:	425b      	negs	r3, r3
 8016c82:	4619      	mov	r1, r3
 8016c84:	6878      	ldr	r0, [r7, #4]
 8016c86:	f7ff ff9b 	bl	8016bc0 <pbuf_remove_header>
 8016c8a:	4603      	mov	r3, r0
 8016c8c:	e007      	b.n	8016c9e <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8016c8e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016c92:	787a      	ldrb	r2, [r7, #1]
 8016c94:	4619      	mov	r1, r3
 8016c96:	6878      	ldr	r0, [r7, #4]
 8016c98:	f7ff ff1a 	bl	8016ad0 <pbuf_add_header_impl>
 8016c9c:	4603      	mov	r3, r0
  }
}
 8016c9e:	4618      	mov	r0, r3
 8016ca0:	3708      	adds	r7, #8
 8016ca2:	46bd      	mov	sp, r7
 8016ca4:	bd80      	pop	{r7, pc}

08016ca6 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8016ca6:	b580      	push	{r7, lr}
 8016ca8:	b082      	sub	sp, #8
 8016caa:	af00      	add	r7, sp, #0
 8016cac:	6078      	str	r0, [r7, #4]
 8016cae:	460b      	mov	r3, r1
 8016cb0:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8016cb2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016cb6:	2201      	movs	r2, #1
 8016cb8:	4619      	mov	r1, r3
 8016cba:	6878      	ldr	r0, [r7, #4]
 8016cbc:	f7ff ffd2 	bl	8016c64 <pbuf_header_impl>
 8016cc0:	4603      	mov	r3, r0
}
 8016cc2:	4618      	mov	r0, r3
 8016cc4:	3708      	adds	r7, #8
 8016cc6:	46bd      	mov	sp, r7
 8016cc8:	bd80      	pop	{r7, pc}

08016cca <pbuf_free_header>:
 *                   takes an u16_t not s16_t!
 * @return the new head pbuf
 */
struct pbuf *
pbuf_free_header(struct pbuf *q, u16_t size)
{
 8016cca:	b580      	push	{r7, lr}
 8016ccc:	b086      	sub	sp, #24
 8016cce:	af00      	add	r7, sp, #0
 8016cd0:	6078      	str	r0, [r7, #4]
 8016cd2:	460b      	mov	r3, r1
 8016cd4:	807b      	strh	r3, [r7, #2]
  struct pbuf *p = q;
 8016cd6:	687b      	ldr	r3, [r7, #4]
 8016cd8:	617b      	str	r3, [r7, #20]
  u16_t free_left = size;
 8016cda:	887b      	ldrh	r3, [r7, #2]
 8016cdc:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 8016cde:	e01c      	b.n	8016d1a <pbuf_free_header+0x50>
    if (free_left >= p->len) {
 8016ce0:	697b      	ldr	r3, [r7, #20]
 8016ce2:	895b      	ldrh	r3, [r3, #10]
 8016ce4:	8a7a      	ldrh	r2, [r7, #18]
 8016ce6:	429a      	cmp	r2, r3
 8016ce8:	d310      	bcc.n	8016d0c <pbuf_free_header+0x42>
      struct pbuf *f = p;
 8016cea:	697b      	ldr	r3, [r7, #20]
 8016cec:	60fb      	str	r3, [r7, #12]
      free_left = (u16_t)(free_left - p->len);
 8016cee:	697b      	ldr	r3, [r7, #20]
 8016cf0:	895b      	ldrh	r3, [r3, #10]
 8016cf2:	8a7a      	ldrh	r2, [r7, #18]
 8016cf4:	1ad3      	subs	r3, r2, r3
 8016cf6:	827b      	strh	r3, [r7, #18]
      p = p->next;
 8016cf8:	697b      	ldr	r3, [r7, #20]
 8016cfa:	681b      	ldr	r3, [r3, #0]
 8016cfc:	617b      	str	r3, [r7, #20]
      f->next = 0;
 8016cfe:	68fb      	ldr	r3, [r7, #12]
 8016d00:	2200      	movs	r2, #0
 8016d02:	601a      	str	r2, [r3, #0]
      pbuf_free(f);
 8016d04:	68f8      	ldr	r0, [r7, #12]
 8016d06:	f000 f813 	bl	8016d30 <pbuf_free>
 8016d0a:	e006      	b.n	8016d1a <pbuf_free_header+0x50>
    } else {
      pbuf_remove_header(p, free_left);
 8016d0c:	8a7b      	ldrh	r3, [r7, #18]
 8016d0e:	4619      	mov	r1, r3
 8016d10:	6978      	ldr	r0, [r7, #20]
 8016d12:	f7ff ff55 	bl	8016bc0 <pbuf_remove_header>
      free_left = 0;
 8016d16:	2300      	movs	r3, #0
 8016d18:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 8016d1a:	8a7b      	ldrh	r3, [r7, #18]
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	d002      	beq.n	8016d26 <pbuf_free_header+0x5c>
 8016d20:	697b      	ldr	r3, [r7, #20]
 8016d22:	2b00      	cmp	r3, #0
 8016d24:	d1dc      	bne.n	8016ce0 <pbuf_free_header+0x16>
    }
  }
  return p;
 8016d26:	697b      	ldr	r3, [r7, #20]
}
 8016d28:	4618      	mov	r0, r3
 8016d2a:	3718      	adds	r7, #24
 8016d2c:	46bd      	mov	sp, r7
 8016d2e:	bd80      	pop	{r7, pc}

08016d30 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8016d30:	b580      	push	{r7, lr}
 8016d32:	b088      	sub	sp, #32
 8016d34:	af00      	add	r7, sp, #0
 8016d36:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8016d38:	687b      	ldr	r3, [r7, #4]
 8016d3a:	2b00      	cmp	r3, #0
 8016d3c:	d10b      	bne.n	8016d56 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8016d3e:	687b      	ldr	r3, [r7, #4]
 8016d40:	2b00      	cmp	r3, #0
 8016d42:	d106      	bne.n	8016d52 <pbuf_free+0x22>
 8016d44:	4b3b      	ldr	r3, [pc, #236]	; (8016e34 <pbuf_free+0x104>)
 8016d46:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8016d4a:	493b      	ldr	r1, [pc, #236]	; (8016e38 <pbuf_free+0x108>)
 8016d4c:	483b      	ldr	r0, [pc, #236]	; (8016e3c <pbuf_free+0x10c>)
 8016d4e:	f00a f815 	bl	8020d7c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8016d52:	2300      	movs	r3, #0
 8016d54:	e069      	b.n	8016e2a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8016d56:	2300      	movs	r3, #0
 8016d58:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8016d5a:	e062      	b.n	8016e22 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8016d5c:	f009 fa66 	bl	802022c <sys_arch_protect>
 8016d60:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	7b9b      	ldrb	r3, [r3, #14]
 8016d66:	2b00      	cmp	r3, #0
 8016d68:	d106      	bne.n	8016d78 <pbuf_free+0x48>
 8016d6a:	4b32      	ldr	r3, [pc, #200]	; (8016e34 <pbuf_free+0x104>)
 8016d6c:	f240 22f1 	movw	r2, #753	; 0x2f1
 8016d70:	4933      	ldr	r1, [pc, #204]	; (8016e40 <pbuf_free+0x110>)
 8016d72:	4832      	ldr	r0, [pc, #200]	; (8016e3c <pbuf_free+0x10c>)
 8016d74:	f00a f802 	bl	8020d7c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	7b9b      	ldrb	r3, [r3, #14]
 8016d7c:	3b01      	subs	r3, #1
 8016d7e:	b2da      	uxtb	r2, r3
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	739a      	strb	r2, [r3, #14]
 8016d84:	687b      	ldr	r3, [r7, #4]
 8016d86:	7b9b      	ldrb	r3, [r3, #14]
 8016d88:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8016d8a:	69b8      	ldr	r0, [r7, #24]
 8016d8c:	f009 fa5c 	bl	8020248 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8016d90:	7dfb      	ldrb	r3, [r7, #23]
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	d143      	bne.n	8016e1e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	681b      	ldr	r3, [r3, #0]
 8016d9a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8016d9c:	687b      	ldr	r3, [r7, #4]
 8016d9e:	7b1b      	ldrb	r3, [r3, #12]
 8016da0:	f003 030f 	and.w	r3, r3, #15
 8016da4:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8016da6:	687b      	ldr	r3, [r7, #4]
 8016da8:	7b5b      	ldrb	r3, [r3, #13]
 8016daa:	f003 0302 	and.w	r3, r3, #2
 8016dae:	2b00      	cmp	r3, #0
 8016db0:	d011      	beq.n	8016dd6 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8016db6:	68bb      	ldr	r3, [r7, #8]
 8016db8:	691b      	ldr	r3, [r3, #16]
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	d106      	bne.n	8016dcc <pbuf_free+0x9c>
 8016dbe:	4b1d      	ldr	r3, [pc, #116]	; (8016e34 <pbuf_free+0x104>)
 8016dc0:	f240 22ff 	movw	r2, #767	; 0x2ff
 8016dc4:	491f      	ldr	r1, [pc, #124]	; (8016e44 <pbuf_free+0x114>)
 8016dc6:	481d      	ldr	r0, [pc, #116]	; (8016e3c <pbuf_free+0x10c>)
 8016dc8:	f009 ffd8 	bl	8020d7c <iprintf>
        pc->custom_free_function(p);
 8016dcc:	68bb      	ldr	r3, [r7, #8]
 8016dce:	691b      	ldr	r3, [r3, #16]
 8016dd0:	6878      	ldr	r0, [r7, #4]
 8016dd2:	4798      	blx	r3
 8016dd4:	e01d      	b.n	8016e12 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8016dd6:	7bfb      	ldrb	r3, [r7, #15]
 8016dd8:	2b02      	cmp	r3, #2
 8016dda:	d104      	bne.n	8016de6 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8016ddc:	6879      	ldr	r1, [r7, #4]
 8016dde:	200c      	movs	r0, #12
 8016de0:	f7ff f8d8 	bl	8015f94 <memp_free>
 8016de4:	e015      	b.n	8016e12 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8016de6:	7bfb      	ldrb	r3, [r7, #15]
 8016de8:	2b01      	cmp	r3, #1
 8016dea:	d104      	bne.n	8016df6 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8016dec:	6879      	ldr	r1, [r7, #4]
 8016dee:	200b      	movs	r0, #11
 8016df0:	f7ff f8d0 	bl	8015f94 <memp_free>
 8016df4:	e00d      	b.n	8016e12 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8016df6:	7bfb      	ldrb	r3, [r7, #15]
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d103      	bne.n	8016e04 <pbuf_free+0xd4>
          mem_free(p);
 8016dfc:	6878      	ldr	r0, [r7, #4]
 8016dfe:	f7fe fd5b 	bl	80158b8 <mem_free>
 8016e02:	e006      	b.n	8016e12 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8016e04:	4b0b      	ldr	r3, [pc, #44]	; (8016e34 <pbuf_free+0x104>)
 8016e06:	f240 320f 	movw	r2, #783	; 0x30f
 8016e0a:	490f      	ldr	r1, [pc, #60]	; (8016e48 <pbuf_free+0x118>)
 8016e0c:	480b      	ldr	r0, [pc, #44]	; (8016e3c <pbuf_free+0x10c>)
 8016e0e:	f009 ffb5 	bl	8020d7c <iprintf>
        }
      }
      count++;
 8016e12:	7ffb      	ldrb	r3, [r7, #31]
 8016e14:	3301      	adds	r3, #1
 8016e16:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8016e18:	693b      	ldr	r3, [r7, #16]
 8016e1a:	607b      	str	r3, [r7, #4]
 8016e1c:	e001      	b.n	8016e22 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8016e1e:	2300      	movs	r3, #0
 8016e20:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	d199      	bne.n	8016d5c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8016e28:	7ffb      	ldrb	r3, [r7, #31]
}
 8016e2a:	4618      	mov	r0, r3
 8016e2c:	3720      	adds	r7, #32
 8016e2e:	46bd      	mov	sp, r7
 8016e30:	bd80      	pop	{r7, pc}
 8016e32:	bf00      	nop
 8016e34:	08024a18 	.word	0x08024a18
 8016e38:	08024b7c 	.word	0x08024b7c
 8016e3c:	08024a78 	.word	0x08024a78
 8016e40:	08024ba8 	.word	0x08024ba8
 8016e44:	08024bc0 	.word	0x08024bc0
 8016e48:	08024be4 	.word	0x08024be4

08016e4c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8016e4c:	b480      	push	{r7}
 8016e4e:	b085      	sub	sp, #20
 8016e50:	af00      	add	r7, sp, #0
 8016e52:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8016e54:	2300      	movs	r3, #0
 8016e56:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8016e58:	e005      	b.n	8016e66 <pbuf_clen+0x1a>
    ++len;
 8016e5a:	89fb      	ldrh	r3, [r7, #14]
 8016e5c:	3301      	adds	r3, #1
 8016e5e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	681b      	ldr	r3, [r3, #0]
 8016e64:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d1f6      	bne.n	8016e5a <pbuf_clen+0xe>
  }
  return len;
 8016e6c:	89fb      	ldrh	r3, [r7, #14]
}
 8016e6e:	4618      	mov	r0, r3
 8016e70:	3714      	adds	r7, #20
 8016e72:	46bd      	mov	sp, r7
 8016e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e78:	4770      	bx	lr
	...

08016e7c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8016e7c:	b580      	push	{r7, lr}
 8016e7e:	b084      	sub	sp, #16
 8016e80:	af00      	add	r7, sp, #0
 8016e82:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8016e84:	687b      	ldr	r3, [r7, #4]
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d016      	beq.n	8016eb8 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8016e8a:	f009 f9cf 	bl	802022c <sys_arch_protect>
 8016e8e:	60f8      	str	r0, [r7, #12]
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	7b9b      	ldrb	r3, [r3, #14]
 8016e94:	3301      	adds	r3, #1
 8016e96:	b2da      	uxtb	r2, r3
 8016e98:	687b      	ldr	r3, [r7, #4]
 8016e9a:	739a      	strb	r2, [r3, #14]
 8016e9c:	68f8      	ldr	r0, [r7, #12]
 8016e9e:	f009 f9d3 	bl	8020248 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016ea2:	687b      	ldr	r3, [r7, #4]
 8016ea4:	7b9b      	ldrb	r3, [r3, #14]
 8016ea6:	2b00      	cmp	r3, #0
 8016ea8:	d106      	bne.n	8016eb8 <pbuf_ref+0x3c>
 8016eaa:	4b05      	ldr	r3, [pc, #20]	; (8016ec0 <pbuf_ref+0x44>)
 8016eac:	f240 3242 	movw	r2, #834	; 0x342
 8016eb0:	4904      	ldr	r1, [pc, #16]	; (8016ec4 <pbuf_ref+0x48>)
 8016eb2:	4805      	ldr	r0, [pc, #20]	; (8016ec8 <pbuf_ref+0x4c>)
 8016eb4:	f009 ff62 	bl	8020d7c <iprintf>
  }
}
 8016eb8:	bf00      	nop
 8016eba:	3710      	adds	r7, #16
 8016ebc:	46bd      	mov	sp, r7
 8016ebe:	bd80      	pop	{r7, pc}
 8016ec0:	08024a18 	.word	0x08024a18
 8016ec4:	08024bf8 	.word	0x08024bf8
 8016ec8:	08024a78 	.word	0x08024a78

08016ecc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8016ecc:	b580      	push	{r7, lr}
 8016ece:	b084      	sub	sp, #16
 8016ed0:	af00      	add	r7, sp, #0
 8016ed2:	6078      	str	r0, [r7, #4]
 8016ed4:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	2b00      	cmp	r3, #0
 8016eda:	d002      	beq.n	8016ee2 <pbuf_cat+0x16>
 8016edc:	683b      	ldr	r3, [r7, #0]
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	d107      	bne.n	8016ef2 <pbuf_cat+0x26>
 8016ee2:	4b20      	ldr	r3, [pc, #128]	; (8016f64 <pbuf_cat+0x98>)
 8016ee4:	f240 3259 	movw	r2, #857	; 0x359
 8016ee8:	491f      	ldr	r1, [pc, #124]	; (8016f68 <pbuf_cat+0x9c>)
 8016eea:	4820      	ldr	r0, [pc, #128]	; (8016f6c <pbuf_cat+0xa0>)
 8016eec:	f009 ff46 	bl	8020d7c <iprintf>
 8016ef0:	e034      	b.n	8016f5c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8016ef2:	687b      	ldr	r3, [r7, #4]
 8016ef4:	60fb      	str	r3, [r7, #12]
 8016ef6:	e00a      	b.n	8016f0e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	891a      	ldrh	r2, [r3, #8]
 8016efc:	683b      	ldr	r3, [r7, #0]
 8016efe:	891b      	ldrh	r3, [r3, #8]
 8016f00:	4413      	add	r3, r2
 8016f02:	b29a      	uxth	r2, r3
 8016f04:	68fb      	ldr	r3, [r7, #12]
 8016f06:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8016f08:	68fb      	ldr	r3, [r7, #12]
 8016f0a:	681b      	ldr	r3, [r3, #0]
 8016f0c:	60fb      	str	r3, [r7, #12]
 8016f0e:	68fb      	ldr	r3, [r7, #12]
 8016f10:	681b      	ldr	r3, [r3, #0]
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d1f0      	bne.n	8016ef8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8016f16:	68fb      	ldr	r3, [r7, #12]
 8016f18:	891a      	ldrh	r2, [r3, #8]
 8016f1a:	68fb      	ldr	r3, [r7, #12]
 8016f1c:	895b      	ldrh	r3, [r3, #10]
 8016f1e:	429a      	cmp	r2, r3
 8016f20:	d006      	beq.n	8016f30 <pbuf_cat+0x64>
 8016f22:	4b10      	ldr	r3, [pc, #64]	; (8016f64 <pbuf_cat+0x98>)
 8016f24:	f240 3262 	movw	r2, #866	; 0x362
 8016f28:	4911      	ldr	r1, [pc, #68]	; (8016f70 <pbuf_cat+0xa4>)
 8016f2a:	4810      	ldr	r0, [pc, #64]	; (8016f6c <pbuf_cat+0xa0>)
 8016f2c:	f009 ff26 	bl	8020d7c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8016f30:	68fb      	ldr	r3, [r7, #12]
 8016f32:	681b      	ldr	r3, [r3, #0]
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d006      	beq.n	8016f46 <pbuf_cat+0x7a>
 8016f38:	4b0a      	ldr	r3, [pc, #40]	; (8016f64 <pbuf_cat+0x98>)
 8016f3a:	f240 3263 	movw	r2, #867	; 0x363
 8016f3e:	490d      	ldr	r1, [pc, #52]	; (8016f74 <pbuf_cat+0xa8>)
 8016f40:	480a      	ldr	r0, [pc, #40]	; (8016f6c <pbuf_cat+0xa0>)
 8016f42:	f009 ff1b 	bl	8020d7c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016f46:	68fb      	ldr	r3, [r7, #12]
 8016f48:	891a      	ldrh	r2, [r3, #8]
 8016f4a:	683b      	ldr	r3, [r7, #0]
 8016f4c:	891b      	ldrh	r3, [r3, #8]
 8016f4e:	4413      	add	r3, r2
 8016f50:	b29a      	uxth	r2, r3
 8016f52:	68fb      	ldr	r3, [r7, #12]
 8016f54:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8016f56:	68fb      	ldr	r3, [r7, #12]
 8016f58:	683a      	ldr	r2, [r7, #0]
 8016f5a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8016f5c:	3710      	adds	r7, #16
 8016f5e:	46bd      	mov	sp, r7
 8016f60:	bd80      	pop	{r7, pc}
 8016f62:	bf00      	nop
 8016f64:	08024a18 	.word	0x08024a18
 8016f68:	08024c0c 	.word	0x08024c0c
 8016f6c:	08024a78 	.word	0x08024a78
 8016f70:	08024c44 	.word	0x08024c44
 8016f74:	08024c74 	.word	0x08024c74

08016f78 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8016f78:	b580      	push	{r7, lr}
 8016f7a:	b082      	sub	sp, #8
 8016f7c:	af00      	add	r7, sp, #0
 8016f7e:	6078      	str	r0, [r7, #4]
 8016f80:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8016f82:	6839      	ldr	r1, [r7, #0]
 8016f84:	6878      	ldr	r0, [r7, #4]
 8016f86:	f7ff ffa1 	bl	8016ecc <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8016f8a:	6838      	ldr	r0, [r7, #0]
 8016f8c:	f7ff ff76 	bl	8016e7c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8016f90:	bf00      	nop
 8016f92:	3708      	adds	r7, #8
 8016f94:	46bd      	mov	sp, r7
 8016f96:	bd80      	pop	{r7, pc}

08016f98 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8016f98:	b580      	push	{r7, lr}
 8016f9a:	b086      	sub	sp, #24
 8016f9c:	af00      	add	r7, sp, #0
 8016f9e:	6078      	str	r0, [r7, #4]
 8016fa0:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8016fa2:	2300      	movs	r3, #0
 8016fa4:	617b      	str	r3, [r7, #20]
 8016fa6:	2300      	movs	r3, #0
 8016fa8:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8016faa:	687b      	ldr	r3, [r7, #4]
 8016fac:	2b00      	cmp	r3, #0
 8016fae:	d008      	beq.n	8016fc2 <pbuf_copy+0x2a>
 8016fb0:	683b      	ldr	r3, [r7, #0]
 8016fb2:	2b00      	cmp	r3, #0
 8016fb4:	d005      	beq.n	8016fc2 <pbuf_copy+0x2a>
 8016fb6:	687b      	ldr	r3, [r7, #4]
 8016fb8:	891a      	ldrh	r2, [r3, #8]
 8016fba:	683b      	ldr	r3, [r7, #0]
 8016fbc:	891b      	ldrh	r3, [r3, #8]
 8016fbe:	429a      	cmp	r2, r3
 8016fc0:	d209      	bcs.n	8016fd6 <pbuf_copy+0x3e>
 8016fc2:	4b57      	ldr	r3, [pc, #348]	; (8017120 <pbuf_copy+0x188>)
 8016fc4:	f240 32c9 	movw	r2, #969	; 0x3c9
 8016fc8:	4956      	ldr	r1, [pc, #344]	; (8017124 <pbuf_copy+0x18c>)
 8016fca:	4857      	ldr	r0, [pc, #348]	; (8017128 <pbuf_copy+0x190>)
 8016fcc:	f009 fed6 	bl	8020d7c <iprintf>
 8016fd0:	f06f 030f 	mvn.w	r3, #15
 8016fd4:	e09f      	b.n	8017116 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	895b      	ldrh	r3, [r3, #10]
 8016fda:	461a      	mov	r2, r3
 8016fdc:	697b      	ldr	r3, [r7, #20]
 8016fde:	1ad2      	subs	r2, r2, r3
 8016fe0:	683b      	ldr	r3, [r7, #0]
 8016fe2:	895b      	ldrh	r3, [r3, #10]
 8016fe4:	4619      	mov	r1, r3
 8016fe6:	693b      	ldr	r3, [r7, #16]
 8016fe8:	1acb      	subs	r3, r1, r3
 8016fea:	429a      	cmp	r2, r3
 8016fec:	d306      	bcc.n	8016ffc <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8016fee:	683b      	ldr	r3, [r7, #0]
 8016ff0:	895b      	ldrh	r3, [r3, #10]
 8016ff2:	461a      	mov	r2, r3
 8016ff4:	693b      	ldr	r3, [r7, #16]
 8016ff6:	1ad3      	subs	r3, r2, r3
 8016ff8:	60fb      	str	r3, [r7, #12]
 8016ffa:	e005      	b.n	8017008 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	895b      	ldrh	r3, [r3, #10]
 8017000:	461a      	mov	r2, r3
 8017002:	697b      	ldr	r3, [r7, #20]
 8017004:	1ad3      	subs	r3, r2, r3
 8017006:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	685a      	ldr	r2, [r3, #4]
 801700c:	697b      	ldr	r3, [r7, #20]
 801700e:	18d0      	adds	r0, r2, r3
 8017010:	683b      	ldr	r3, [r7, #0]
 8017012:	685a      	ldr	r2, [r3, #4]
 8017014:	693b      	ldr	r3, [r7, #16]
 8017016:	4413      	add	r3, r2
 8017018:	68fa      	ldr	r2, [r7, #12]
 801701a:	4619      	mov	r1, r3
 801701c:	f009 f96a 	bl	80202f4 <memcpy>
    offset_to += len;
 8017020:	697a      	ldr	r2, [r7, #20]
 8017022:	68fb      	ldr	r3, [r7, #12]
 8017024:	4413      	add	r3, r2
 8017026:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8017028:	693a      	ldr	r2, [r7, #16]
 801702a:	68fb      	ldr	r3, [r7, #12]
 801702c:	4413      	add	r3, r2
 801702e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	895b      	ldrh	r3, [r3, #10]
 8017034:	461a      	mov	r2, r3
 8017036:	697b      	ldr	r3, [r7, #20]
 8017038:	4293      	cmp	r3, r2
 801703a:	d906      	bls.n	801704a <pbuf_copy+0xb2>
 801703c:	4b38      	ldr	r3, [pc, #224]	; (8017120 <pbuf_copy+0x188>)
 801703e:	f240 32d9 	movw	r2, #985	; 0x3d9
 8017042:	493a      	ldr	r1, [pc, #232]	; (801712c <pbuf_copy+0x194>)
 8017044:	4838      	ldr	r0, [pc, #224]	; (8017128 <pbuf_copy+0x190>)
 8017046:	f009 fe99 	bl	8020d7c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801704a:	683b      	ldr	r3, [r7, #0]
 801704c:	895b      	ldrh	r3, [r3, #10]
 801704e:	461a      	mov	r2, r3
 8017050:	693b      	ldr	r3, [r7, #16]
 8017052:	4293      	cmp	r3, r2
 8017054:	d906      	bls.n	8017064 <pbuf_copy+0xcc>
 8017056:	4b32      	ldr	r3, [pc, #200]	; (8017120 <pbuf_copy+0x188>)
 8017058:	f240 32da 	movw	r2, #986	; 0x3da
 801705c:	4934      	ldr	r1, [pc, #208]	; (8017130 <pbuf_copy+0x198>)
 801705e:	4832      	ldr	r0, [pc, #200]	; (8017128 <pbuf_copy+0x190>)
 8017060:	f009 fe8c 	bl	8020d7c <iprintf>
    if (offset_from >= p_from->len) {
 8017064:	683b      	ldr	r3, [r7, #0]
 8017066:	895b      	ldrh	r3, [r3, #10]
 8017068:	461a      	mov	r2, r3
 801706a:	693b      	ldr	r3, [r7, #16]
 801706c:	4293      	cmp	r3, r2
 801706e:	d304      	bcc.n	801707a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8017070:	2300      	movs	r3, #0
 8017072:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8017074:	683b      	ldr	r3, [r7, #0]
 8017076:	681b      	ldr	r3, [r3, #0]
 8017078:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801707a:	687b      	ldr	r3, [r7, #4]
 801707c:	895b      	ldrh	r3, [r3, #10]
 801707e:	461a      	mov	r2, r3
 8017080:	697b      	ldr	r3, [r7, #20]
 8017082:	4293      	cmp	r3, r2
 8017084:	d114      	bne.n	80170b0 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8017086:	2300      	movs	r3, #0
 8017088:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801708a:	687b      	ldr	r3, [r7, #4]
 801708c:	681b      	ldr	r3, [r3, #0]
 801708e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8017090:	687b      	ldr	r3, [r7, #4]
 8017092:	2b00      	cmp	r3, #0
 8017094:	d10c      	bne.n	80170b0 <pbuf_copy+0x118>
 8017096:	683b      	ldr	r3, [r7, #0]
 8017098:	2b00      	cmp	r3, #0
 801709a:	d009      	beq.n	80170b0 <pbuf_copy+0x118>
 801709c:	4b20      	ldr	r3, [pc, #128]	; (8017120 <pbuf_copy+0x188>)
 801709e:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 80170a2:	4924      	ldr	r1, [pc, #144]	; (8017134 <pbuf_copy+0x19c>)
 80170a4:	4820      	ldr	r0, [pc, #128]	; (8017128 <pbuf_copy+0x190>)
 80170a6:	f009 fe69 	bl	8020d7c <iprintf>
 80170aa:	f06f 030f 	mvn.w	r3, #15
 80170ae:	e032      	b.n	8017116 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80170b0:	683b      	ldr	r3, [r7, #0]
 80170b2:	2b00      	cmp	r3, #0
 80170b4:	d013      	beq.n	80170de <pbuf_copy+0x146>
 80170b6:	683b      	ldr	r3, [r7, #0]
 80170b8:	895a      	ldrh	r2, [r3, #10]
 80170ba:	683b      	ldr	r3, [r7, #0]
 80170bc:	891b      	ldrh	r3, [r3, #8]
 80170be:	429a      	cmp	r2, r3
 80170c0:	d10d      	bne.n	80170de <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80170c2:	683b      	ldr	r3, [r7, #0]
 80170c4:	681b      	ldr	r3, [r3, #0]
 80170c6:	2b00      	cmp	r3, #0
 80170c8:	d009      	beq.n	80170de <pbuf_copy+0x146>
 80170ca:	4b15      	ldr	r3, [pc, #84]	; (8017120 <pbuf_copy+0x188>)
 80170cc:	f240 32e9 	movw	r2, #1001	; 0x3e9
 80170d0:	4919      	ldr	r1, [pc, #100]	; (8017138 <pbuf_copy+0x1a0>)
 80170d2:	4815      	ldr	r0, [pc, #84]	; (8017128 <pbuf_copy+0x190>)
 80170d4:	f009 fe52 	bl	8020d7c <iprintf>
 80170d8:	f06f 0305 	mvn.w	r3, #5
 80170dc:	e01b      	b.n	8017116 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80170de:	687b      	ldr	r3, [r7, #4]
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d013      	beq.n	801710c <pbuf_copy+0x174>
 80170e4:	687b      	ldr	r3, [r7, #4]
 80170e6:	895a      	ldrh	r2, [r3, #10]
 80170e8:	687b      	ldr	r3, [r7, #4]
 80170ea:	891b      	ldrh	r3, [r3, #8]
 80170ec:	429a      	cmp	r2, r3
 80170ee:	d10d      	bne.n	801710c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80170f0:	687b      	ldr	r3, [r7, #4]
 80170f2:	681b      	ldr	r3, [r3, #0]
 80170f4:	2b00      	cmp	r3, #0
 80170f6:	d009      	beq.n	801710c <pbuf_copy+0x174>
 80170f8:	4b09      	ldr	r3, [pc, #36]	; (8017120 <pbuf_copy+0x188>)
 80170fa:	f240 32ee 	movw	r2, #1006	; 0x3ee
 80170fe:	490e      	ldr	r1, [pc, #56]	; (8017138 <pbuf_copy+0x1a0>)
 8017100:	4809      	ldr	r0, [pc, #36]	; (8017128 <pbuf_copy+0x190>)
 8017102:	f009 fe3b 	bl	8020d7c <iprintf>
 8017106:	f06f 0305 	mvn.w	r3, #5
 801710a:	e004      	b.n	8017116 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 801710c:	683b      	ldr	r3, [r7, #0]
 801710e:	2b00      	cmp	r3, #0
 8017110:	f47f af61 	bne.w	8016fd6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8017114:	2300      	movs	r3, #0
}
 8017116:	4618      	mov	r0, r3
 8017118:	3718      	adds	r7, #24
 801711a:	46bd      	mov	sp, r7
 801711c:	bd80      	pop	{r7, pc}
 801711e:	bf00      	nop
 8017120:	08024a18 	.word	0x08024a18
 8017124:	08024cc0 	.word	0x08024cc0
 8017128:	08024a78 	.word	0x08024a78
 801712c:	08024cf0 	.word	0x08024cf0
 8017130:	08024d08 	.word	0x08024d08
 8017134:	08024d24 	.word	0x08024d24
 8017138:	08024d34 	.word	0x08024d34

0801713c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801713c:	b580      	push	{r7, lr}
 801713e:	b088      	sub	sp, #32
 8017140:	af00      	add	r7, sp, #0
 8017142:	60f8      	str	r0, [r7, #12]
 8017144:	60b9      	str	r1, [r7, #8]
 8017146:	4611      	mov	r1, r2
 8017148:	461a      	mov	r2, r3
 801714a:	460b      	mov	r3, r1
 801714c:	80fb      	strh	r3, [r7, #6]
 801714e:	4613      	mov	r3, r2
 8017150:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8017152:	2300      	movs	r3, #0
 8017154:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8017156:	2300      	movs	r3, #0
 8017158:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801715a:	68fb      	ldr	r3, [r7, #12]
 801715c:	2b00      	cmp	r3, #0
 801715e:	d108      	bne.n	8017172 <pbuf_copy_partial+0x36>
 8017160:	4b2b      	ldr	r3, [pc, #172]	; (8017210 <pbuf_copy_partial+0xd4>)
 8017162:	f240 420a 	movw	r2, #1034	; 0x40a
 8017166:	492b      	ldr	r1, [pc, #172]	; (8017214 <pbuf_copy_partial+0xd8>)
 8017168:	482b      	ldr	r0, [pc, #172]	; (8017218 <pbuf_copy_partial+0xdc>)
 801716a:	f009 fe07 	bl	8020d7c <iprintf>
 801716e:	2300      	movs	r3, #0
 8017170:	e04a      	b.n	8017208 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8017172:	68bb      	ldr	r3, [r7, #8]
 8017174:	2b00      	cmp	r3, #0
 8017176:	d108      	bne.n	801718a <pbuf_copy_partial+0x4e>
 8017178:	4b25      	ldr	r3, [pc, #148]	; (8017210 <pbuf_copy_partial+0xd4>)
 801717a:	f240 420b 	movw	r2, #1035	; 0x40b
 801717e:	4927      	ldr	r1, [pc, #156]	; (801721c <pbuf_copy_partial+0xe0>)
 8017180:	4825      	ldr	r0, [pc, #148]	; (8017218 <pbuf_copy_partial+0xdc>)
 8017182:	f009 fdfb 	bl	8020d7c <iprintf>
 8017186:	2300      	movs	r3, #0
 8017188:	e03e      	b.n	8017208 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801718a:	68fb      	ldr	r3, [r7, #12]
 801718c:	61fb      	str	r3, [r7, #28]
 801718e:	e034      	b.n	80171fa <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8017190:	88bb      	ldrh	r3, [r7, #4]
 8017192:	2b00      	cmp	r3, #0
 8017194:	d00a      	beq.n	80171ac <pbuf_copy_partial+0x70>
 8017196:	69fb      	ldr	r3, [r7, #28]
 8017198:	895b      	ldrh	r3, [r3, #10]
 801719a:	88ba      	ldrh	r2, [r7, #4]
 801719c:	429a      	cmp	r2, r3
 801719e:	d305      	bcc.n	80171ac <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80171a0:	69fb      	ldr	r3, [r7, #28]
 80171a2:	895b      	ldrh	r3, [r3, #10]
 80171a4:	88ba      	ldrh	r2, [r7, #4]
 80171a6:	1ad3      	subs	r3, r2, r3
 80171a8:	80bb      	strh	r3, [r7, #4]
 80171aa:	e023      	b.n	80171f4 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80171ac:	69fb      	ldr	r3, [r7, #28]
 80171ae:	895a      	ldrh	r2, [r3, #10]
 80171b0:	88bb      	ldrh	r3, [r7, #4]
 80171b2:	1ad3      	subs	r3, r2, r3
 80171b4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80171b6:	8b3a      	ldrh	r2, [r7, #24]
 80171b8:	88fb      	ldrh	r3, [r7, #6]
 80171ba:	429a      	cmp	r2, r3
 80171bc:	d901      	bls.n	80171c2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80171be:	88fb      	ldrh	r3, [r7, #6]
 80171c0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80171c2:	8b7b      	ldrh	r3, [r7, #26]
 80171c4:	68ba      	ldr	r2, [r7, #8]
 80171c6:	18d0      	adds	r0, r2, r3
 80171c8:	69fb      	ldr	r3, [r7, #28]
 80171ca:	685a      	ldr	r2, [r3, #4]
 80171cc:	88bb      	ldrh	r3, [r7, #4]
 80171ce:	4413      	add	r3, r2
 80171d0:	8b3a      	ldrh	r2, [r7, #24]
 80171d2:	4619      	mov	r1, r3
 80171d4:	f009 f88e 	bl	80202f4 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80171d8:	8afa      	ldrh	r2, [r7, #22]
 80171da:	8b3b      	ldrh	r3, [r7, #24]
 80171dc:	4413      	add	r3, r2
 80171de:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80171e0:	8b7a      	ldrh	r2, [r7, #26]
 80171e2:	8b3b      	ldrh	r3, [r7, #24]
 80171e4:	4413      	add	r3, r2
 80171e6:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80171e8:	88fa      	ldrh	r2, [r7, #6]
 80171ea:	8b3b      	ldrh	r3, [r7, #24]
 80171ec:	1ad3      	subs	r3, r2, r3
 80171ee:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80171f0:	2300      	movs	r3, #0
 80171f2:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80171f4:	69fb      	ldr	r3, [r7, #28]
 80171f6:	681b      	ldr	r3, [r3, #0]
 80171f8:	61fb      	str	r3, [r7, #28]
 80171fa:	88fb      	ldrh	r3, [r7, #6]
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d002      	beq.n	8017206 <pbuf_copy_partial+0xca>
 8017200:	69fb      	ldr	r3, [r7, #28]
 8017202:	2b00      	cmp	r3, #0
 8017204:	d1c4      	bne.n	8017190 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8017206:	8afb      	ldrh	r3, [r7, #22]
}
 8017208:	4618      	mov	r0, r3
 801720a:	3720      	adds	r7, #32
 801720c:	46bd      	mov	sp, r7
 801720e:	bd80      	pop	{r7, pc}
 8017210:	08024a18 	.word	0x08024a18
 8017214:	08024d60 	.word	0x08024d60
 8017218:	08024a78 	.word	0x08024a78
 801721c:	08024d80 	.word	0x08024d80

08017220 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8017220:	b580      	push	{r7, lr}
 8017222:	b084      	sub	sp, #16
 8017224:	af00      	add	r7, sp, #0
 8017226:	4603      	mov	r3, r0
 8017228:	603a      	str	r2, [r7, #0]
 801722a:	71fb      	strb	r3, [r7, #7]
 801722c:	460b      	mov	r3, r1
 801722e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8017230:	683b      	ldr	r3, [r7, #0]
 8017232:	8919      	ldrh	r1, [r3, #8]
 8017234:	88ba      	ldrh	r2, [r7, #4]
 8017236:	79fb      	ldrb	r3, [r7, #7]
 8017238:	4618      	mov	r0, r3
 801723a:	f7ff fa65 	bl	8016708 <pbuf_alloc>
 801723e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8017240:	68fb      	ldr	r3, [r7, #12]
 8017242:	2b00      	cmp	r3, #0
 8017244:	d101      	bne.n	801724a <pbuf_clone+0x2a>
    return NULL;
 8017246:	2300      	movs	r3, #0
 8017248:	e011      	b.n	801726e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801724a:	6839      	ldr	r1, [r7, #0]
 801724c:	68f8      	ldr	r0, [r7, #12]
 801724e:	f7ff fea3 	bl	8016f98 <pbuf_copy>
 8017252:	4603      	mov	r3, r0
 8017254:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8017256:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801725a:	2b00      	cmp	r3, #0
 801725c:	d006      	beq.n	801726c <pbuf_clone+0x4c>
 801725e:	4b06      	ldr	r3, [pc, #24]	; (8017278 <pbuf_clone+0x58>)
 8017260:	f240 5224 	movw	r2, #1316	; 0x524
 8017264:	4905      	ldr	r1, [pc, #20]	; (801727c <pbuf_clone+0x5c>)
 8017266:	4806      	ldr	r0, [pc, #24]	; (8017280 <pbuf_clone+0x60>)
 8017268:	f009 fd88 	bl	8020d7c <iprintf>
  return q;
 801726c:	68fb      	ldr	r3, [r7, #12]
}
 801726e:	4618      	mov	r0, r3
 8017270:	3710      	adds	r7, #16
 8017272:	46bd      	mov	sp, r7
 8017274:	bd80      	pop	{r7, pc}
 8017276:	bf00      	nop
 8017278:	08024a18 	.word	0x08024a18
 801727c:	08024e8c 	.word	0x08024e8c
 8017280:	08024a78 	.word	0x08024a78

08017284 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8017284:	b580      	push	{r7, lr}
 8017286:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8017288:	f009 fe06 	bl	8020e98 <rand>
 801728c:	4603      	mov	r3, r0
 801728e:	b29b      	uxth	r3, r3
 8017290:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8017294:	b29b      	uxth	r3, r3
 8017296:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801729a:	b29a      	uxth	r2, r3
 801729c:	4b01      	ldr	r3, [pc, #4]	; (80172a4 <tcp_init+0x20>)
 801729e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80172a0:	bf00      	nop
 80172a2:	bd80      	pop	{r7, pc}
 80172a4:	20000018 	.word	0x20000018

080172a8 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80172a8:	b580      	push	{r7, lr}
 80172aa:	b082      	sub	sp, #8
 80172ac:	af00      	add	r7, sp, #0
 80172ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	7d1b      	ldrb	r3, [r3, #20]
 80172b4:	2b01      	cmp	r3, #1
 80172b6:	d105      	bne.n	80172c4 <tcp_free+0x1c>
 80172b8:	4b06      	ldr	r3, [pc, #24]	; (80172d4 <tcp_free+0x2c>)
 80172ba:	22d4      	movs	r2, #212	; 0xd4
 80172bc:	4906      	ldr	r1, [pc, #24]	; (80172d8 <tcp_free+0x30>)
 80172be:	4807      	ldr	r0, [pc, #28]	; (80172dc <tcp_free+0x34>)
 80172c0:	f009 fd5c 	bl	8020d7c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80172c4:	6879      	ldr	r1, [r7, #4]
 80172c6:	2001      	movs	r0, #1
 80172c8:	f7fe fe64 	bl	8015f94 <memp_free>
}
 80172cc:	bf00      	nop
 80172ce:	3708      	adds	r7, #8
 80172d0:	46bd      	mov	sp, r7
 80172d2:	bd80      	pop	{r7, pc}
 80172d4:	08024f18 	.word	0x08024f18
 80172d8:	08024f48 	.word	0x08024f48
 80172dc:	08024f5c 	.word	0x08024f5c

080172e0 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80172e0:	b580      	push	{r7, lr}
 80172e2:	b082      	sub	sp, #8
 80172e4:	af00      	add	r7, sp, #0
 80172e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	7d1b      	ldrb	r3, [r3, #20]
 80172ec:	2b01      	cmp	r3, #1
 80172ee:	d105      	bne.n	80172fc <tcp_free_listen+0x1c>
 80172f0:	4b06      	ldr	r3, [pc, #24]	; (801730c <tcp_free_listen+0x2c>)
 80172f2:	22df      	movs	r2, #223	; 0xdf
 80172f4:	4906      	ldr	r1, [pc, #24]	; (8017310 <tcp_free_listen+0x30>)
 80172f6:	4807      	ldr	r0, [pc, #28]	; (8017314 <tcp_free_listen+0x34>)
 80172f8:	f009 fd40 	bl	8020d7c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80172fc:	6879      	ldr	r1, [r7, #4]
 80172fe:	2002      	movs	r0, #2
 8017300:	f7fe fe48 	bl	8015f94 <memp_free>
}
 8017304:	bf00      	nop
 8017306:	3708      	adds	r7, #8
 8017308:	46bd      	mov	sp, r7
 801730a:	bd80      	pop	{r7, pc}
 801730c:	08024f18 	.word	0x08024f18
 8017310:	08024f84 	.word	0x08024f84
 8017314:	08024f5c 	.word	0x08024f5c

08017318 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8017318:	b580      	push	{r7, lr}
 801731a:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 801731c:	f001 f8a0 	bl	8018460 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8017320:	4b07      	ldr	r3, [pc, #28]	; (8017340 <tcp_tmr+0x28>)
 8017322:	781b      	ldrb	r3, [r3, #0]
 8017324:	3301      	adds	r3, #1
 8017326:	b2da      	uxtb	r2, r3
 8017328:	4b05      	ldr	r3, [pc, #20]	; (8017340 <tcp_tmr+0x28>)
 801732a:	701a      	strb	r2, [r3, #0]
 801732c:	4b04      	ldr	r3, [pc, #16]	; (8017340 <tcp_tmr+0x28>)
 801732e:	781b      	ldrb	r3, [r3, #0]
 8017330:	f003 0301 	and.w	r3, r3, #1
 8017334:	2b00      	cmp	r3, #0
 8017336:	d001      	beq.n	801733c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8017338:	f000 fd68 	bl	8017e0c <tcp_slowtmr>
  }
}
 801733c:	bf00      	nop
 801733e:	bd80      	pop	{r7, pc}
 8017340:	20022965 	.word	0x20022965

08017344 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8017344:	b580      	push	{r7, lr}
 8017346:	b084      	sub	sp, #16
 8017348:	af00      	add	r7, sp, #0
 801734a:	6078      	str	r0, [r7, #4]
 801734c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 801734e:	683b      	ldr	r3, [r7, #0]
 8017350:	2b00      	cmp	r3, #0
 8017352:	d105      	bne.n	8017360 <tcp_remove_listener+0x1c>
 8017354:	4b0d      	ldr	r3, [pc, #52]	; (801738c <tcp_remove_listener+0x48>)
 8017356:	22ff      	movs	r2, #255	; 0xff
 8017358:	490d      	ldr	r1, [pc, #52]	; (8017390 <tcp_remove_listener+0x4c>)
 801735a:	480e      	ldr	r0, [pc, #56]	; (8017394 <tcp_remove_listener+0x50>)
 801735c:	f009 fd0e 	bl	8020d7c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	60fb      	str	r3, [r7, #12]
 8017364:	e00a      	b.n	801737c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8017366:	68fb      	ldr	r3, [r7, #12]
 8017368:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801736a:	683a      	ldr	r2, [r7, #0]
 801736c:	429a      	cmp	r2, r3
 801736e:	d102      	bne.n	8017376 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8017370:	68fb      	ldr	r3, [r7, #12]
 8017372:	2200      	movs	r2, #0
 8017374:	679a      	str	r2, [r3, #120]	; 0x78
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8017376:	68fb      	ldr	r3, [r7, #12]
 8017378:	68db      	ldr	r3, [r3, #12]
 801737a:	60fb      	str	r3, [r7, #12]
 801737c:	68fb      	ldr	r3, [r7, #12]
 801737e:	2b00      	cmp	r3, #0
 8017380:	d1f1      	bne.n	8017366 <tcp_remove_listener+0x22>
    }
  }
}
 8017382:	bf00      	nop
 8017384:	bf00      	nop
 8017386:	3710      	adds	r7, #16
 8017388:	46bd      	mov	sp, r7
 801738a:	bd80      	pop	{r7, pc}
 801738c:	08024f18 	.word	0x08024f18
 8017390:	08024fa0 	.word	0x08024fa0
 8017394:	08024f5c 	.word	0x08024f5c

08017398 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8017398:	b580      	push	{r7, lr}
 801739a:	b084      	sub	sp, #16
 801739c:	af00      	add	r7, sp, #0
 801739e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d106      	bne.n	80173b4 <tcp_listen_closed+0x1c>
 80173a6:	4b14      	ldr	r3, [pc, #80]	; (80173f8 <tcp_listen_closed+0x60>)
 80173a8:	f240 1211 	movw	r2, #273	; 0x111
 80173ac:	4913      	ldr	r1, [pc, #76]	; (80173fc <tcp_listen_closed+0x64>)
 80173ae:	4814      	ldr	r0, [pc, #80]	; (8017400 <tcp_listen_closed+0x68>)
 80173b0:	f009 fce4 	bl	8020d7c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	7d1b      	ldrb	r3, [r3, #20]
 80173b8:	2b01      	cmp	r3, #1
 80173ba:	d006      	beq.n	80173ca <tcp_listen_closed+0x32>
 80173bc:	4b0e      	ldr	r3, [pc, #56]	; (80173f8 <tcp_listen_closed+0x60>)
 80173be:	f44f 7289 	mov.w	r2, #274	; 0x112
 80173c2:	4910      	ldr	r1, [pc, #64]	; (8017404 <tcp_listen_closed+0x6c>)
 80173c4:	480e      	ldr	r0, [pc, #56]	; (8017400 <tcp_listen_closed+0x68>)
 80173c6:	f009 fcd9 	bl	8020d7c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80173ca:	2301      	movs	r3, #1
 80173cc:	60fb      	str	r3, [r7, #12]
 80173ce:	e00b      	b.n	80173e8 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80173d0:	4a0d      	ldr	r2, [pc, #52]	; (8017408 <tcp_listen_closed+0x70>)
 80173d2:	68fb      	ldr	r3, [r7, #12]
 80173d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80173d8:	681b      	ldr	r3, [r3, #0]
 80173da:	6879      	ldr	r1, [r7, #4]
 80173dc:	4618      	mov	r0, r3
 80173de:	f7ff ffb1 	bl	8017344 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80173e2:	68fb      	ldr	r3, [r7, #12]
 80173e4:	3301      	adds	r3, #1
 80173e6:	60fb      	str	r3, [r7, #12]
 80173e8:	68fb      	ldr	r3, [r7, #12]
 80173ea:	2b03      	cmp	r3, #3
 80173ec:	d9f0      	bls.n	80173d0 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80173ee:	bf00      	nop
 80173f0:	bf00      	nop
 80173f2:	3710      	adds	r7, #16
 80173f4:	46bd      	mov	sp, r7
 80173f6:	bd80      	pop	{r7, pc}
 80173f8:	08024f18 	.word	0x08024f18
 80173fc:	08024fc8 	.word	0x08024fc8
 8017400:	08024f5c 	.word	0x08024f5c
 8017404:	08024fd4 	.word	0x08024fd4
 8017408:	0802d060 	.word	0x0802d060

0801740c <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 801740c:	b5b0      	push	{r4, r5, r7, lr}
 801740e:	b088      	sub	sp, #32
 8017410:	af04      	add	r7, sp, #16
 8017412:	6078      	str	r0, [r7, #4]
 8017414:	460b      	mov	r3, r1
 8017416:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	2b00      	cmp	r3, #0
 801741c:	d106      	bne.n	801742c <tcp_close_shutdown+0x20>
 801741e:	4b63      	ldr	r3, [pc, #396]	; (80175ac <tcp_close_shutdown+0x1a0>)
 8017420:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8017424:	4962      	ldr	r1, [pc, #392]	; (80175b0 <tcp_close_shutdown+0x1a4>)
 8017426:	4863      	ldr	r0, [pc, #396]	; (80175b4 <tcp_close_shutdown+0x1a8>)
 8017428:	f009 fca8 	bl	8020d7c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 801742c:	78fb      	ldrb	r3, [r7, #3]
 801742e:	2b00      	cmp	r3, #0
 8017430:	d066      	beq.n	8017500 <tcp_close_shutdown+0xf4>
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	7d1b      	ldrb	r3, [r3, #20]
 8017436:	2b04      	cmp	r3, #4
 8017438:	d003      	beq.n	8017442 <tcp_close_shutdown+0x36>
 801743a:	687b      	ldr	r3, [r7, #4]
 801743c:	7d1b      	ldrb	r3, [r3, #20]
 801743e:	2b07      	cmp	r3, #7
 8017440:	d15e      	bne.n	8017500 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017446:	2b00      	cmp	r3, #0
 8017448:	d104      	bne.n	8017454 <tcp_close_shutdown+0x48>
 801744a:	687b      	ldr	r3, [r7, #4]
 801744c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801744e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8017452:	d055      	beq.n	8017500 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	8b5b      	ldrh	r3, [r3, #26]
 8017458:	f003 0310 	and.w	r3, r3, #16
 801745c:	2b00      	cmp	r3, #0
 801745e:	d106      	bne.n	801746e <tcp_close_shutdown+0x62>
 8017460:	4b52      	ldr	r3, [pc, #328]	; (80175ac <tcp_close_shutdown+0x1a0>)
 8017462:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8017466:	4954      	ldr	r1, [pc, #336]	; (80175b8 <tcp_close_shutdown+0x1ac>)
 8017468:	4852      	ldr	r0, [pc, #328]	; (80175b4 <tcp_close_shutdown+0x1a8>)
 801746a:	f009 fc87 	bl	8020d7c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8017472:	687b      	ldr	r3, [r7, #4]
 8017474:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8017476:	687d      	ldr	r5, [r7, #4]
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	3304      	adds	r3, #4
 801747c:	687a      	ldr	r2, [r7, #4]
 801747e:	8ad2      	ldrh	r2, [r2, #22]
 8017480:	6879      	ldr	r1, [r7, #4]
 8017482:	8b09      	ldrh	r1, [r1, #24]
 8017484:	9102      	str	r1, [sp, #8]
 8017486:	9201      	str	r2, [sp, #4]
 8017488:	9300      	str	r3, [sp, #0]
 801748a:	462b      	mov	r3, r5
 801748c:	4622      	mov	r2, r4
 801748e:	4601      	mov	r1, r0
 8017490:	6878      	ldr	r0, [r7, #4]
 8017492:	f005 f9a1 	bl	801c7d8 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8017496:	6878      	ldr	r0, [r7, #4]
 8017498:	f001 fb64 	bl	8018b64 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801749c:	4b47      	ldr	r3, [pc, #284]	; (80175bc <tcp_close_shutdown+0x1b0>)
 801749e:	681b      	ldr	r3, [r3, #0]
 80174a0:	687a      	ldr	r2, [r7, #4]
 80174a2:	429a      	cmp	r2, r3
 80174a4:	d105      	bne.n	80174b2 <tcp_close_shutdown+0xa6>
 80174a6:	4b45      	ldr	r3, [pc, #276]	; (80175bc <tcp_close_shutdown+0x1b0>)
 80174a8:	681b      	ldr	r3, [r3, #0]
 80174aa:	68db      	ldr	r3, [r3, #12]
 80174ac:	4a43      	ldr	r2, [pc, #268]	; (80175bc <tcp_close_shutdown+0x1b0>)
 80174ae:	6013      	str	r3, [r2, #0]
 80174b0:	e013      	b.n	80174da <tcp_close_shutdown+0xce>
 80174b2:	4b42      	ldr	r3, [pc, #264]	; (80175bc <tcp_close_shutdown+0x1b0>)
 80174b4:	681b      	ldr	r3, [r3, #0]
 80174b6:	60fb      	str	r3, [r7, #12]
 80174b8:	e00c      	b.n	80174d4 <tcp_close_shutdown+0xc8>
 80174ba:	68fb      	ldr	r3, [r7, #12]
 80174bc:	68db      	ldr	r3, [r3, #12]
 80174be:	687a      	ldr	r2, [r7, #4]
 80174c0:	429a      	cmp	r2, r3
 80174c2:	d104      	bne.n	80174ce <tcp_close_shutdown+0xc2>
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	68da      	ldr	r2, [r3, #12]
 80174c8:	68fb      	ldr	r3, [r7, #12]
 80174ca:	60da      	str	r2, [r3, #12]
 80174cc:	e005      	b.n	80174da <tcp_close_shutdown+0xce>
 80174ce:	68fb      	ldr	r3, [r7, #12]
 80174d0:	68db      	ldr	r3, [r3, #12]
 80174d2:	60fb      	str	r3, [r7, #12]
 80174d4:	68fb      	ldr	r3, [r7, #12]
 80174d6:	2b00      	cmp	r3, #0
 80174d8:	d1ef      	bne.n	80174ba <tcp_close_shutdown+0xae>
 80174da:	687b      	ldr	r3, [r7, #4]
 80174dc:	2200      	movs	r2, #0
 80174de:	60da      	str	r2, [r3, #12]
 80174e0:	4b37      	ldr	r3, [pc, #220]	; (80175c0 <tcp_close_shutdown+0x1b4>)
 80174e2:	2201      	movs	r2, #1
 80174e4:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80174e6:	4b37      	ldr	r3, [pc, #220]	; (80175c4 <tcp_close_shutdown+0x1b8>)
 80174e8:	681b      	ldr	r3, [r3, #0]
 80174ea:	687a      	ldr	r2, [r7, #4]
 80174ec:	429a      	cmp	r2, r3
 80174ee:	d102      	bne.n	80174f6 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80174f0:	f003 fc16 	bl	801ad20 <tcp_trigger_input_pcb_close>
 80174f4:	e002      	b.n	80174fc <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 80174f6:	6878      	ldr	r0, [r7, #4]
 80174f8:	f7ff fed6 	bl	80172a8 <tcp_free>
      }
      return ERR_OK;
 80174fc:	2300      	movs	r3, #0
 80174fe:	e050      	b.n	80175a2 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8017500:	687b      	ldr	r3, [r7, #4]
 8017502:	7d1b      	ldrb	r3, [r3, #20]
 8017504:	2b02      	cmp	r3, #2
 8017506:	d03b      	beq.n	8017580 <tcp_close_shutdown+0x174>
 8017508:	2b02      	cmp	r3, #2
 801750a:	dc44      	bgt.n	8017596 <tcp_close_shutdown+0x18a>
 801750c:	2b00      	cmp	r3, #0
 801750e:	d002      	beq.n	8017516 <tcp_close_shutdown+0x10a>
 8017510:	2b01      	cmp	r3, #1
 8017512:	d02a      	beq.n	801756a <tcp_close_shutdown+0x15e>
 8017514:	e03f      	b.n	8017596 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8017516:	687b      	ldr	r3, [r7, #4]
 8017518:	8adb      	ldrh	r3, [r3, #22]
 801751a:	2b00      	cmp	r3, #0
 801751c:	d021      	beq.n	8017562 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801751e:	4b2a      	ldr	r3, [pc, #168]	; (80175c8 <tcp_close_shutdown+0x1bc>)
 8017520:	681b      	ldr	r3, [r3, #0]
 8017522:	687a      	ldr	r2, [r7, #4]
 8017524:	429a      	cmp	r2, r3
 8017526:	d105      	bne.n	8017534 <tcp_close_shutdown+0x128>
 8017528:	4b27      	ldr	r3, [pc, #156]	; (80175c8 <tcp_close_shutdown+0x1bc>)
 801752a:	681b      	ldr	r3, [r3, #0]
 801752c:	68db      	ldr	r3, [r3, #12]
 801752e:	4a26      	ldr	r2, [pc, #152]	; (80175c8 <tcp_close_shutdown+0x1bc>)
 8017530:	6013      	str	r3, [r2, #0]
 8017532:	e013      	b.n	801755c <tcp_close_shutdown+0x150>
 8017534:	4b24      	ldr	r3, [pc, #144]	; (80175c8 <tcp_close_shutdown+0x1bc>)
 8017536:	681b      	ldr	r3, [r3, #0]
 8017538:	60bb      	str	r3, [r7, #8]
 801753a:	e00c      	b.n	8017556 <tcp_close_shutdown+0x14a>
 801753c:	68bb      	ldr	r3, [r7, #8]
 801753e:	68db      	ldr	r3, [r3, #12]
 8017540:	687a      	ldr	r2, [r7, #4]
 8017542:	429a      	cmp	r2, r3
 8017544:	d104      	bne.n	8017550 <tcp_close_shutdown+0x144>
 8017546:	687b      	ldr	r3, [r7, #4]
 8017548:	68da      	ldr	r2, [r3, #12]
 801754a:	68bb      	ldr	r3, [r7, #8]
 801754c:	60da      	str	r2, [r3, #12]
 801754e:	e005      	b.n	801755c <tcp_close_shutdown+0x150>
 8017550:	68bb      	ldr	r3, [r7, #8]
 8017552:	68db      	ldr	r3, [r3, #12]
 8017554:	60bb      	str	r3, [r7, #8]
 8017556:	68bb      	ldr	r3, [r7, #8]
 8017558:	2b00      	cmp	r3, #0
 801755a:	d1ef      	bne.n	801753c <tcp_close_shutdown+0x130>
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	2200      	movs	r2, #0
 8017560:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8017562:	6878      	ldr	r0, [r7, #4]
 8017564:	f7ff fea0 	bl	80172a8 <tcp_free>
      break;
 8017568:	e01a      	b.n	80175a0 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 801756a:	6878      	ldr	r0, [r7, #4]
 801756c:	f7ff ff14 	bl	8017398 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8017570:	6879      	ldr	r1, [r7, #4]
 8017572:	4816      	ldr	r0, [pc, #88]	; (80175cc <tcp_close_shutdown+0x1c0>)
 8017574:	f001 fb40 	bl	8018bf8 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8017578:	6878      	ldr	r0, [r7, #4]
 801757a:	f7ff feb1 	bl	80172e0 <tcp_free_listen>
      break;
 801757e:	e00f      	b.n	80175a0 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017580:	6879      	ldr	r1, [r7, #4]
 8017582:	480e      	ldr	r0, [pc, #56]	; (80175bc <tcp_close_shutdown+0x1b0>)
 8017584:	f001 fb38 	bl	8018bf8 <tcp_pcb_remove>
 8017588:	4b0d      	ldr	r3, [pc, #52]	; (80175c0 <tcp_close_shutdown+0x1b4>)
 801758a:	2201      	movs	r2, #1
 801758c:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 801758e:	6878      	ldr	r0, [r7, #4]
 8017590:	f7ff fe8a 	bl	80172a8 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8017594:	e004      	b.n	80175a0 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8017596:	6878      	ldr	r0, [r7, #4]
 8017598:	f000 f81a 	bl	80175d0 <tcp_close_shutdown_fin>
 801759c:	4603      	mov	r3, r0
 801759e:	e000      	b.n	80175a2 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 80175a0:	2300      	movs	r3, #0
}
 80175a2:	4618      	mov	r0, r3
 80175a4:	3710      	adds	r7, #16
 80175a6:	46bd      	mov	sp, r7
 80175a8:	bdb0      	pop	{r4, r5, r7, pc}
 80175aa:	bf00      	nop
 80175ac:	08024f18 	.word	0x08024f18
 80175b0:	08024fec 	.word	0x08024fec
 80175b4:	08024f5c 	.word	0x08024f5c
 80175b8:	0802500c 	.word	0x0802500c
 80175bc:	20029774 	.word	0x20029774
 80175c0:	20029770 	.word	0x20029770
 80175c4:	20029788 	.word	0x20029788
 80175c8:	20029780 	.word	0x20029780
 80175cc:	2002977c 	.word	0x2002977c

080175d0 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80175d0:	b580      	push	{r7, lr}
 80175d2:	b084      	sub	sp, #16
 80175d4:	af00      	add	r7, sp, #0
 80175d6:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	2b00      	cmp	r3, #0
 80175dc:	d106      	bne.n	80175ec <tcp_close_shutdown_fin+0x1c>
 80175de:	4b2e      	ldr	r3, [pc, #184]	; (8017698 <tcp_close_shutdown_fin+0xc8>)
 80175e0:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80175e4:	492d      	ldr	r1, [pc, #180]	; (801769c <tcp_close_shutdown_fin+0xcc>)
 80175e6:	482e      	ldr	r0, [pc, #184]	; (80176a0 <tcp_close_shutdown_fin+0xd0>)
 80175e8:	f009 fbc8 	bl	8020d7c <iprintf>

  switch (pcb->state) {
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	7d1b      	ldrb	r3, [r3, #20]
 80175f0:	2b07      	cmp	r3, #7
 80175f2:	d020      	beq.n	8017636 <tcp_close_shutdown_fin+0x66>
 80175f4:	2b07      	cmp	r3, #7
 80175f6:	dc2b      	bgt.n	8017650 <tcp_close_shutdown_fin+0x80>
 80175f8:	2b03      	cmp	r3, #3
 80175fa:	d002      	beq.n	8017602 <tcp_close_shutdown_fin+0x32>
 80175fc:	2b04      	cmp	r3, #4
 80175fe:	d00d      	beq.n	801761c <tcp_close_shutdown_fin+0x4c>
 8017600:	e026      	b.n	8017650 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8017602:	6878      	ldr	r0, [r7, #4]
 8017604:	f004 f9f6 	bl	801b9f4 <tcp_send_fin>
 8017608:	4603      	mov	r3, r0
 801760a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801760c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017610:	2b00      	cmp	r3, #0
 8017612:	d11f      	bne.n	8017654 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	2205      	movs	r2, #5
 8017618:	751a      	strb	r2, [r3, #20]
      }
      break;
 801761a:	e01b      	b.n	8017654 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 801761c:	6878      	ldr	r0, [r7, #4]
 801761e:	f004 f9e9 	bl	801b9f4 <tcp_send_fin>
 8017622:	4603      	mov	r3, r0
 8017624:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8017626:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801762a:	2b00      	cmp	r3, #0
 801762c:	d114      	bne.n	8017658 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	2205      	movs	r2, #5
 8017632:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017634:	e010      	b.n	8017658 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8017636:	6878      	ldr	r0, [r7, #4]
 8017638:	f004 f9dc 	bl	801b9f4 <tcp_send_fin>
 801763c:	4603      	mov	r3, r0
 801763e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8017640:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017644:	2b00      	cmp	r3, #0
 8017646:	d109      	bne.n	801765c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	2209      	movs	r2, #9
 801764c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801764e:	e005      	b.n	801765c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8017650:	2300      	movs	r3, #0
 8017652:	e01c      	b.n	801768e <tcp_close_shutdown_fin+0xbe>
      break;
 8017654:	bf00      	nop
 8017656:	e002      	b.n	801765e <tcp_close_shutdown_fin+0x8e>
      break;
 8017658:	bf00      	nop
 801765a:	e000      	b.n	801765e <tcp_close_shutdown_fin+0x8e>
      break;
 801765c:	bf00      	nop
  }

  if (err == ERR_OK) {
 801765e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017662:	2b00      	cmp	r3, #0
 8017664:	d103      	bne.n	801766e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8017666:	6878      	ldr	r0, [r7, #4]
 8017668:	f004 fb02 	bl	801bc70 <tcp_output>
 801766c:	e00d      	b.n	801768a <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801766e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017676:	d108      	bne.n	801768a <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8017678:	687b      	ldr	r3, [r7, #4]
 801767a:	8b5b      	ldrh	r3, [r3, #26]
 801767c:	f043 0308 	orr.w	r3, r3, #8
 8017680:	b29a      	uxth	r2, r3
 8017682:	687b      	ldr	r3, [r7, #4]
 8017684:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8017686:	2300      	movs	r3, #0
 8017688:	e001      	b.n	801768e <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 801768a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801768e:	4618      	mov	r0, r3
 8017690:	3710      	adds	r7, #16
 8017692:	46bd      	mov	sp, r7
 8017694:	bd80      	pop	{r7, pc}
 8017696:	bf00      	nop
 8017698:	08024f18 	.word	0x08024f18
 801769c:	08024fc8 	.word	0x08024fc8
 80176a0:	08024f5c 	.word	0x08024f5c

080176a4 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80176a4:	b580      	push	{r7, lr}
 80176a6:	b082      	sub	sp, #8
 80176a8:	af00      	add	r7, sp, #0
 80176aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	2b00      	cmp	r3, #0
 80176b0:	d109      	bne.n	80176c6 <tcp_close+0x22>
 80176b2:	4b0f      	ldr	r3, [pc, #60]	; (80176f0 <tcp_close+0x4c>)
 80176b4:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80176b8:	490e      	ldr	r1, [pc, #56]	; (80176f4 <tcp_close+0x50>)
 80176ba:	480f      	ldr	r0, [pc, #60]	; (80176f8 <tcp_close+0x54>)
 80176bc:	f009 fb5e 	bl	8020d7c <iprintf>
 80176c0:	f06f 030f 	mvn.w	r3, #15
 80176c4:	e00f      	b.n	80176e6 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80176c6:	687b      	ldr	r3, [r7, #4]
 80176c8:	7d1b      	ldrb	r3, [r3, #20]
 80176ca:	2b01      	cmp	r3, #1
 80176cc:	d006      	beq.n	80176dc <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80176ce:	687b      	ldr	r3, [r7, #4]
 80176d0:	8b5b      	ldrh	r3, [r3, #26]
 80176d2:	f043 0310 	orr.w	r3, r3, #16
 80176d6:	b29a      	uxth	r2, r3
 80176d8:	687b      	ldr	r3, [r7, #4]
 80176da:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80176dc:	2101      	movs	r1, #1
 80176de:	6878      	ldr	r0, [r7, #4]
 80176e0:	f7ff fe94 	bl	801740c <tcp_close_shutdown>
 80176e4:	4603      	mov	r3, r0
}
 80176e6:	4618      	mov	r0, r3
 80176e8:	3708      	adds	r7, #8
 80176ea:	46bd      	mov	sp, r7
 80176ec:	bd80      	pop	{r7, pc}
 80176ee:	bf00      	nop
 80176f0:	08024f18 	.word	0x08024f18
 80176f4:	08025028 	.word	0x08025028
 80176f8:	08024f5c 	.word	0x08024f5c

080176fc <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 80176fc:	b580      	push	{r7, lr}
 80176fe:	b084      	sub	sp, #16
 8017700:	af00      	add	r7, sp, #0
 8017702:	60f8      	str	r0, [r7, #12]
 8017704:	60b9      	str	r1, [r7, #8]
 8017706:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8017708:	68fb      	ldr	r3, [r7, #12]
 801770a:	2b00      	cmp	r3, #0
 801770c:	d109      	bne.n	8017722 <tcp_shutdown+0x26>
 801770e:	4b26      	ldr	r3, [pc, #152]	; (80177a8 <tcp_shutdown+0xac>)
 8017710:	f240 2207 	movw	r2, #519	; 0x207
 8017714:	4925      	ldr	r1, [pc, #148]	; (80177ac <tcp_shutdown+0xb0>)
 8017716:	4826      	ldr	r0, [pc, #152]	; (80177b0 <tcp_shutdown+0xb4>)
 8017718:	f009 fb30 	bl	8020d7c <iprintf>
 801771c:	f06f 030f 	mvn.w	r3, #15
 8017720:	e03d      	b.n	801779e <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 8017722:	68fb      	ldr	r3, [r7, #12]
 8017724:	7d1b      	ldrb	r3, [r3, #20]
 8017726:	2b01      	cmp	r3, #1
 8017728:	d102      	bne.n	8017730 <tcp_shutdown+0x34>
    return ERR_CONN;
 801772a:	f06f 030a 	mvn.w	r3, #10
 801772e:	e036      	b.n	801779e <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 8017730:	68bb      	ldr	r3, [r7, #8]
 8017732:	2b00      	cmp	r3, #0
 8017734:	d01b      	beq.n	801776e <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8017736:	68fb      	ldr	r3, [r7, #12]
 8017738:	8b5b      	ldrh	r3, [r3, #26]
 801773a:	f043 0310 	orr.w	r3, r3, #16
 801773e:	b29a      	uxth	r2, r3
 8017740:	68fb      	ldr	r3, [r7, #12]
 8017742:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8017744:	687b      	ldr	r3, [r7, #4]
 8017746:	2b00      	cmp	r3, #0
 8017748:	d005      	beq.n	8017756 <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 801774a:	2101      	movs	r1, #1
 801774c:	68f8      	ldr	r0, [r7, #12]
 801774e:	f7ff fe5d 	bl	801740c <tcp_close_shutdown>
 8017752:	4603      	mov	r3, r0
 8017754:	e023      	b.n	801779e <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 8017756:	68fb      	ldr	r3, [r7, #12]
 8017758:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801775a:	2b00      	cmp	r3, #0
 801775c:	d007      	beq.n	801776e <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 801775e:	68fb      	ldr	r3, [r7, #12]
 8017760:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017762:	4618      	mov	r0, r3
 8017764:	f7ff fae4 	bl	8016d30 <pbuf_free>
      pcb->refused_data = NULL;
 8017768:	68fb      	ldr	r3, [r7, #12]
 801776a:	2200      	movs	r2, #0
 801776c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }
  if (shut_tx) {
 801776e:	687b      	ldr	r3, [r7, #4]
 8017770:	2b00      	cmp	r3, #0
 8017772:	d013      	beq.n	801779c <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8017774:	68fb      	ldr	r3, [r7, #12]
 8017776:	7d1b      	ldrb	r3, [r3, #20]
 8017778:	2b04      	cmp	r3, #4
 801777a:	dc02      	bgt.n	8017782 <tcp_shutdown+0x86>
 801777c:	2b03      	cmp	r3, #3
 801777e:	da02      	bge.n	8017786 <tcp_shutdown+0x8a>
 8017780:	e009      	b.n	8017796 <tcp_shutdown+0x9a>
 8017782:	2b07      	cmp	r3, #7
 8017784:	d107      	bne.n	8017796 <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 8017786:	68bb      	ldr	r3, [r7, #8]
 8017788:	b2db      	uxtb	r3, r3
 801778a:	4619      	mov	r1, r3
 801778c:	68f8      	ldr	r0, [r7, #12]
 801778e:	f7ff fe3d 	bl	801740c <tcp_close_shutdown>
 8017792:	4603      	mov	r3, r0
 8017794:	e003      	b.n	801779e <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 8017796:	f06f 030a 	mvn.w	r3, #10
 801779a:	e000      	b.n	801779e <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 801779c:	2300      	movs	r3, #0
}
 801779e:	4618      	mov	r0, r3
 80177a0:	3710      	adds	r7, #16
 80177a2:	46bd      	mov	sp, r7
 80177a4:	bd80      	pop	{r7, pc}
 80177a6:	bf00      	nop
 80177a8:	08024f18 	.word	0x08024f18
 80177ac:	08025040 	.word	0x08025040
 80177b0:	08024f5c 	.word	0x08024f5c

080177b4 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80177b4:	b580      	push	{r7, lr}
 80177b6:	b08e      	sub	sp, #56	; 0x38
 80177b8:	af04      	add	r7, sp, #16
 80177ba:	6078      	str	r0, [r7, #4]
 80177bc:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80177be:	687b      	ldr	r3, [r7, #4]
 80177c0:	2b00      	cmp	r3, #0
 80177c2:	d107      	bne.n	80177d4 <tcp_abandon+0x20>
 80177c4:	4b4d      	ldr	r3, [pc, #308]	; (80178fc <tcp_abandon+0x148>)
 80177c6:	f240 223d 	movw	r2, #573	; 0x23d
 80177ca:	494d      	ldr	r1, [pc, #308]	; (8017900 <tcp_abandon+0x14c>)
 80177cc:	484d      	ldr	r0, [pc, #308]	; (8017904 <tcp_abandon+0x150>)
 80177ce:	f009 fad5 	bl	8020d7c <iprintf>
 80177d2:	e090      	b.n	80178f6 <tcp_abandon+0x142>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	7d1b      	ldrb	r3, [r3, #20]
 80177d8:	2b01      	cmp	r3, #1
 80177da:	d106      	bne.n	80177ea <tcp_abandon+0x36>
 80177dc:	4b47      	ldr	r3, [pc, #284]	; (80178fc <tcp_abandon+0x148>)
 80177de:	f44f 7210 	mov.w	r2, #576	; 0x240
 80177e2:	4949      	ldr	r1, [pc, #292]	; (8017908 <tcp_abandon+0x154>)
 80177e4:	4847      	ldr	r0, [pc, #284]	; (8017904 <tcp_abandon+0x150>)
 80177e6:	f009 fac9 	bl	8020d7c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80177ea:	687b      	ldr	r3, [r7, #4]
 80177ec:	7d1b      	ldrb	r3, [r3, #20]
 80177ee:	2b0a      	cmp	r3, #10
 80177f0:	d107      	bne.n	8017802 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80177f2:	6879      	ldr	r1, [r7, #4]
 80177f4:	4845      	ldr	r0, [pc, #276]	; (801790c <tcp_abandon+0x158>)
 80177f6:	f001 f9ff 	bl	8018bf8 <tcp_pcb_remove>
    tcp_free(pcb);
 80177fa:	6878      	ldr	r0, [r7, #4]
 80177fc:	f7ff fd54 	bl	80172a8 <tcp_free>
 8017800:	e079      	b.n	80178f6 <tcp_abandon+0x142>
  } else {
    int send_rst = 0;
 8017802:	2300      	movs	r3, #0
 8017804:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8017806:	2300      	movs	r3, #0
 8017808:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801780a:	687b      	ldr	r3, [r7, #4]
 801780c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801780e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8017810:	687b      	ldr	r3, [r7, #4]
 8017812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017814:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8017816:	687b      	ldr	r3, [r7, #4]
 8017818:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801781c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 801781e:	687b      	ldr	r3, [r7, #4]
 8017820:	691b      	ldr	r3, [r3, #16]
 8017822:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	7d1b      	ldrb	r3, [r3, #20]
 8017828:	2b00      	cmp	r3, #0
 801782a:	d126      	bne.n	801787a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	8adb      	ldrh	r3, [r3, #22]
 8017830:	2b00      	cmp	r3, #0
 8017832:	d02e      	beq.n	8017892 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017834:	4b36      	ldr	r3, [pc, #216]	; (8017910 <tcp_abandon+0x15c>)
 8017836:	681b      	ldr	r3, [r3, #0]
 8017838:	687a      	ldr	r2, [r7, #4]
 801783a:	429a      	cmp	r2, r3
 801783c:	d105      	bne.n	801784a <tcp_abandon+0x96>
 801783e:	4b34      	ldr	r3, [pc, #208]	; (8017910 <tcp_abandon+0x15c>)
 8017840:	681b      	ldr	r3, [r3, #0]
 8017842:	68db      	ldr	r3, [r3, #12]
 8017844:	4a32      	ldr	r2, [pc, #200]	; (8017910 <tcp_abandon+0x15c>)
 8017846:	6013      	str	r3, [r2, #0]
 8017848:	e013      	b.n	8017872 <tcp_abandon+0xbe>
 801784a:	4b31      	ldr	r3, [pc, #196]	; (8017910 <tcp_abandon+0x15c>)
 801784c:	681b      	ldr	r3, [r3, #0]
 801784e:	61fb      	str	r3, [r7, #28]
 8017850:	e00c      	b.n	801786c <tcp_abandon+0xb8>
 8017852:	69fb      	ldr	r3, [r7, #28]
 8017854:	68db      	ldr	r3, [r3, #12]
 8017856:	687a      	ldr	r2, [r7, #4]
 8017858:	429a      	cmp	r2, r3
 801785a:	d104      	bne.n	8017866 <tcp_abandon+0xb2>
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	68da      	ldr	r2, [r3, #12]
 8017860:	69fb      	ldr	r3, [r7, #28]
 8017862:	60da      	str	r2, [r3, #12]
 8017864:	e005      	b.n	8017872 <tcp_abandon+0xbe>
 8017866:	69fb      	ldr	r3, [r7, #28]
 8017868:	68db      	ldr	r3, [r3, #12]
 801786a:	61fb      	str	r3, [r7, #28]
 801786c:	69fb      	ldr	r3, [r7, #28]
 801786e:	2b00      	cmp	r3, #0
 8017870:	d1ef      	bne.n	8017852 <tcp_abandon+0x9e>
 8017872:	687b      	ldr	r3, [r7, #4]
 8017874:	2200      	movs	r2, #0
 8017876:	60da      	str	r2, [r3, #12]
 8017878:	e00b      	b.n	8017892 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 801787a:	683b      	ldr	r3, [r7, #0]
 801787c:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 801787e:	687b      	ldr	r3, [r7, #4]
 8017880:	8adb      	ldrh	r3, [r3, #22]
 8017882:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017884:	6879      	ldr	r1, [r7, #4]
 8017886:	4823      	ldr	r0, [pc, #140]	; (8017914 <tcp_abandon+0x160>)
 8017888:	f001 f9b6 	bl	8018bf8 <tcp_pcb_remove>
 801788c:	4b22      	ldr	r3, [pc, #136]	; (8017918 <tcp_abandon+0x164>)
 801788e:	2201      	movs	r2, #1
 8017890:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017896:	2b00      	cmp	r3, #0
 8017898:	d004      	beq.n	80178a4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801789e:	4618      	mov	r0, r3
 80178a0:	f000 febe 	bl	8018620 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80178a4:	687b      	ldr	r3, [r7, #4]
 80178a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80178a8:	2b00      	cmp	r3, #0
 80178aa:	d004      	beq.n	80178b6 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80178ac:	687b      	ldr	r3, [r7, #4]
 80178ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80178b0:	4618      	mov	r0, r3
 80178b2:	f000 feb5 	bl	8018620 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
      tcp_segs_free(pcb->ooseq);
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80178b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80178b8:	2b00      	cmp	r3, #0
 80178ba:	d00e      	beq.n	80178da <tcp_abandon+0x126>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80178bc:	6879      	ldr	r1, [r7, #4]
 80178be:	687b      	ldr	r3, [r7, #4]
 80178c0:	3304      	adds	r3, #4
 80178c2:	687a      	ldr	r2, [r7, #4]
 80178c4:	8b12      	ldrh	r2, [r2, #24]
 80178c6:	9202      	str	r2, [sp, #8]
 80178c8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80178ca:	9201      	str	r2, [sp, #4]
 80178cc:	9300      	str	r3, [sp, #0]
 80178ce:	460b      	mov	r3, r1
 80178d0:	697a      	ldr	r2, [r7, #20]
 80178d2:	69b9      	ldr	r1, [r7, #24]
 80178d4:	6878      	ldr	r0, [r7, #4]
 80178d6:	f004 ff7f 	bl	801c7d8 <tcp_rst>
    }
    last_state = pcb->state;
 80178da:	687b      	ldr	r3, [r7, #4]
 80178dc:	7d1b      	ldrb	r3, [r3, #20]
 80178de:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 80178e0:	6878      	ldr	r0, [r7, #4]
 80178e2:	f7ff fce1 	bl	80172a8 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80178e6:	693b      	ldr	r3, [r7, #16]
 80178e8:	2b00      	cmp	r3, #0
 80178ea:	d004      	beq.n	80178f6 <tcp_abandon+0x142>
 80178ec:	693b      	ldr	r3, [r7, #16]
 80178ee:	f06f 010c 	mvn.w	r1, #12
 80178f2:	68f8      	ldr	r0, [r7, #12]
 80178f4:	4798      	blx	r3
  }
}
 80178f6:	3728      	adds	r7, #40	; 0x28
 80178f8:	46bd      	mov	sp, r7
 80178fa:	bd80      	pop	{r7, pc}
 80178fc:	08024f18 	.word	0x08024f18
 8017900:	0802505c 	.word	0x0802505c
 8017904:	08024f5c 	.word	0x08024f5c
 8017908:	08025078 	.word	0x08025078
 801790c:	20029784 	.word	0x20029784
 8017910:	20029780 	.word	0x20029780
 8017914:	20029774 	.word	0x20029774
 8017918:	20029770 	.word	0x20029770

0801791c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801791c:	b580      	push	{r7, lr}
 801791e:	b082      	sub	sp, #8
 8017920:	af00      	add	r7, sp, #0
 8017922:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8017924:	2101      	movs	r1, #1
 8017926:	6878      	ldr	r0, [r7, #4]
 8017928:	f7ff ff44 	bl	80177b4 <tcp_abandon>
}
 801792c:	bf00      	nop
 801792e:	3708      	adds	r7, #8
 8017930:	46bd      	mov	sp, r7
 8017932:	bd80      	pop	{r7, pc}

08017934 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017934:	b580      	push	{r7, lr}
 8017936:	b088      	sub	sp, #32
 8017938:	af00      	add	r7, sp, #0
 801793a:	60f8      	str	r0, [r7, #12]
 801793c:	60b9      	str	r1, [r7, #8]
 801793e:	4613      	mov	r3, r2
 8017940:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8017942:	2304      	movs	r3, #4
 8017944:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8017946:	68bb      	ldr	r3, [r7, #8]
 8017948:	2b00      	cmp	r3, #0
 801794a:	d101      	bne.n	8017950 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 801794c:	4b3e      	ldr	r3, [pc, #248]	; (8017a48 <tcp_bind+0x114>)
 801794e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8017950:	68fb      	ldr	r3, [r7, #12]
 8017952:	2b00      	cmp	r3, #0
 8017954:	d109      	bne.n	801796a <tcp_bind+0x36>
 8017956:	4b3d      	ldr	r3, [pc, #244]	; (8017a4c <tcp_bind+0x118>)
 8017958:	f240 22a9 	movw	r2, #681	; 0x2a9
 801795c:	493c      	ldr	r1, [pc, #240]	; (8017a50 <tcp_bind+0x11c>)
 801795e:	483d      	ldr	r0, [pc, #244]	; (8017a54 <tcp_bind+0x120>)
 8017960:	f009 fa0c 	bl	8020d7c <iprintf>
 8017964:	f06f 030f 	mvn.w	r3, #15
 8017968:	e06a      	b.n	8017a40 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801796a:	68fb      	ldr	r3, [r7, #12]
 801796c:	7d1b      	ldrb	r3, [r3, #20]
 801796e:	2b00      	cmp	r3, #0
 8017970:	d009      	beq.n	8017986 <tcp_bind+0x52>
 8017972:	4b36      	ldr	r3, [pc, #216]	; (8017a4c <tcp_bind+0x118>)
 8017974:	f240 22ab 	movw	r2, #683	; 0x2ab
 8017978:	4937      	ldr	r1, [pc, #220]	; (8017a58 <tcp_bind+0x124>)
 801797a:	4836      	ldr	r0, [pc, #216]	; (8017a54 <tcp_bind+0x120>)
 801797c:	f009 f9fe 	bl	8020d7c <iprintf>
 8017980:	f06f 0305 	mvn.w	r3, #5
 8017984:	e05c      	b.n	8017a40 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8017986:	88fb      	ldrh	r3, [r7, #6]
 8017988:	2b00      	cmp	r3, #0
 801798a:	d109      	bne.n	80179a0 <tcp_bind+0x6c>
    port = tcp_new_port();
 801798c:	f000 f9f8 	bl	8017d80 <tcp_new_port>
 8017990:	4603      	mov	r3, r0
 8017992:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8017994:	88fb      	ldrh	r3, [r7, #6]
 8017996:	2b00      	cmp	r3, #0
 8017998:	d135      	bne.n	8017a06 <tcp_bind+0xd2>
      return ERR_BUF;
 801799a:	f06f 0301 	mvn.w	r3, #1
 801799e:	e04f      	b.n	8017a40 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 80179a0:	2300      	movs	r3, #0
 80179a2:	61fb      	str	r3, [r7, #28]
 80179a4:	e02b      	b.n	80179fe <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80179a6:	4a2d      	ldr	r2, [pc, #180]	; (8017a5c <tcp_bind+0x128>)
 80179a8:	69fb      	ldr	r3, [r7, #28]
 80179aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80179ae:	681b      	ldr	r3, [r3, #0]
 80179b0:	61bb      	str	r3, [r7, #24]
 80179b2:	e01e      	b.n	80179f2 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 80179b4:	69bb      	ldr	r3, [r7, #24]
 80179b6:	8adb      	ldrh	r3, [r3, #22]
 80179b8:	88fa      	ldrh	r2, [r7, #6]
 80179ba:	429a      	cmp	r2, r3
 80179bc:	d116      	bne.n	80179ec <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 80179be:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 80179c0:	2b00      	cmp	r3, #0
 80179c2:	d010      	beq.n	80179e6 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 80179c4:	69bb      	ldr	r3, [r7, #24]
 80179c6:	681b      	ldr	r3, [r3, #0]
 80179c8:	2b00      	cmp	r3, #0
 80179ca:	d00c      	beq.n	80179e6 <tcp_bind+0xb2>
 80179cc:	68bb      	ldr	r3, [r7, #8]
 80179ce:	2b00      	cmp	r3, #0
 80179d0:	d009      	beq.n	80179e6 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 80179d2:	68bb      	ldr	r3, [r7, #8]
 80179d4:	681b      	ldr	r3, [r3, #0]
 80179d6:	2b00      	cmp	r3, #0
 80179d8:	d005      	beq.n	80179e6 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 80179da:	69bb      	ldr	r3, [r7, #24]
 80179dc:	681a      	ldr	r2, [r3, #0]
 80179de:	68bb      	ldr	r3, [r7, #8]
 80179e0:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 80179e2:	429a      	cmp	r2, r3
 80179e4:	d102      	bne.n	80179ec <tcp_bind+0xb8>
              return ERR_USE;
 80179e6:	f06f 0307 	mvn.w	r3, #7
 80179ea:	e029      	b.n	8017a40 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80179ec:	69bb      	ldr	r3, [r7, #24]
 80179ee:	68db      	ldr	r3, [r3, #12]
 80179f0:	61bb      	str	r3, [r7, #24]
 80179f2:	69bb      	ldr	r3, [r7, #24]
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d1dd      	bne.n	80179b4 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 80179f8:	69fb      	ldr	r3, [r7, #28]
 80179fa:	3301      	adds	r3, #1
 80179fc:	61fb      	str	r3, [r7, #28]
 80179fe:	69fa      	ldr	r2, [r7, #28]
 8017a00:	697b      	ldr	r3, [r7, #20]
 8017a02:	429a      	cmp	r2, r3
 8017a04:	dbcf      	blt.n	80179a6 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8017a06:	68bb      	ldr	r3, [r7, #8]
 8017a08:	2b00      	cmp	r3, #0
 8017a0a:	d00c      	beq.n	8017a26 <tcp_bind+0xf2>
 8017a0c:	68bb      	ldr	r3, [r7, #8]
 8017a0e:	681b      	ldr	r3, [r3, #0]
 8017a10:	2b00      	cmp	r3, #0
 8017a12:	d008      	beq.n	8017a26 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8017a14:	68bb      	ldr	r3, [r7, #8]
 8017a16:	2b00      	cmp	r3, #0
 8017a18:	d002      	beq.n	8017a20 <tcp_bind+0xec>
 8017a1a:	68bb      	ldr	r3, [r7, #8]
 8017a1c:	681b      	ldr	r3, [r3, #0]
 8017a1e:	e000      	b.n	8017a22 <tcp_bind+0xee>
 8017a20:	2300      	movs	r3, #0
 8017a22:	68fa      	ldr	r2, [r7, #12]
 8017a24:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8017a26:	68fb      	ldr	r3, [r7, #12]
 8017a28:	88fa      	ldrh	r2, [r7, #6]
 8017a2a:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8017a2c:	4b0c      	ldr	r3, [pc, #48]	; (8017a60 <tcp_bind+0x12c>)
 8017a2e:	681a      	ldr	r2, [r3, #0]
 8017a30:	68fb      	ldr	r3, [r7, #12]
 8017a32:	60da      	str	r2, [r3, #12]
 8017a34:	4a0a      	ldr	r2, [pc, #40]	; (8017a60 <tcp_bind+0x12c>)
 8017a36:	68fb      	ldr	r3, [r7, #12]
 8017a38:	6013      	str	r3, [r2, #0]
 8017a3a:	f005 f88f 	bl	801cb5c <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8017a3e:	2300      	movs	r3, #0
}
 8017a40:	4618      	mov	r0, r3
 8017a42:	3720      	adds	r7, #32
 8017a44:	46bd      	mov	sp, r7
 8017a46:	bd80      	pop	{r7, pc}
 8017a48:	0802d088 	.word	0x0802d088
 8017a4c:	08024f18 	.word	0x08024f18
 8017a50:	080250ac 	.word	0x080250ac
 8017a54:	08024f5c 	.word	0x08024f5c
 8017a58:	080250c4 	.word	0x080250c4
 8017a5c:	0802d060 	.word	0x0802d060
 8017a60:	20029780 	.word	0x20029780

08017a64 <tcp_bind_netif>:
 * @param pcb the tcp_pcb to bind.
 * @param netif the netif to bind to. Can be NULL.
 */
void
tcp_bind_netif(struct tcp_pcb *pcb, const struct netif *netif)
{
 8017a64:	b480      	push	{r7}
 8017a66:	b083      	sub	sp, #12
 8017a68:	af00      	add	r7, sp, #0
 8017a6a:	6078      	str	r0, [r7, #4]
 8017a6c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (netif != NULL) {
 8017a6e:	683b      	ldr	r3, [r7, #0]
 8017a70:	2b00      	cmp	r3, #0
 8017a72:	d007      	beq.n	8017a84 <tcp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 8017a74:	683b      	ldr	r3, [r7, #0]
 8017a76:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8017a7a:	3301      	adds	r3, #1
 8017a7c:	b2da      	uxtb	r2, r3
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 8017a82:	e002      	b.n	8017a8a <tcp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	2200      	movs	r2, #0
 8017a88:	721a      	strb	r2, [r3, #8]
}
 8017a8a:	bf00      	nop
 8017a8c:	370c      	adds	r7, #12
 8017a8e:	46bd      	mov	sp, r7
 8017a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a94:	4770      	bx	lr
	...

08017a98 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8017a98:	b580      	push	{r7, lr}
 8017a9a:	b084      	sub	sp, #16
 8017a9c:	af00      	add	r7, sp, #0
 8017a9e:	60f8      	str	r0, [r7, #12]
 8017aa0:	60b9      	str	r1, [r7, #8]
 8017aa2:	4613      	mov	r3, r2
 8017aa4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8017aa6:	68bb      	ldr	r3, [r7, #8]
 8017aa8:	2b00      	cmp	r3, #0
 8017aaa:	d106      	bne.n	8017aba <tcp_accept_null+0x22>
 8017aac:	4b07      	ldr	r3, [pc, #28]	; (8017acc <tcp_accept_null+0x34>)
 8017aae:	f240 320f 	movw	r2, #783	; 0x30f
 8017ab2:	4907      	ldr	r1, [pc, #28]	; (8017ad0 <tcp_accept_null+0x38>)
 8017ab4:	4807      	ldr	r0, [pc, #28]	; (8017ad4 <tcp_accept_null+0x3c>)
 8017ab6:	f009 f961 	bl	8020d7c <iprintf>

  tcp_abort(pcb);
 8017aba:	68b8      	ldr	r0, [r7, #8]
 8017abc:	f7ff ff2e 	bl	801791c <tcp_abort>

  return ERR_ABRT;
 8017ac0:	f06f 030c 	mvn.w	r3, #12
}
 8017ac4:	4618      	mov	r0, r3
 8017ac6:	3710      	adds	r7, #16
 8017ac8:	46bd      	mov	sp, r7
 8017aca:	bd80      	pop	{r7, pc}
 8017acc:	08024f18 	.word	0x08024f18
 8017ad0:	080250ec 	.word	0x080250ec
 8017ad4:	08024f5c 	.word	0x08024f5c

08017ad8 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8017ad8:	b580      	push	{r7, lr}
 8017ada:	b088      	sub	sp, #32
 8017adc:	af00      	add	r7, sp, #0
 8017ade:	60f8      	str	r0, [r7, #12]
 8017ae0:	460b      	mov	r3, r1
 8017ae2:	607a      	str	r2, [r7, #4]
 8017ae4:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 8017ae6:	2300      	movs	r3, #0
 8017ae8:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8017aea:	68fb      	ldr	r3, [r7, #12]
 8017aec:	2b00      	cmp	r3, #0
 8017aee:	d109      	bne.n	8017b04 <tcp_listen_with_backlog_and_err+0x2c>
 8017af0:	4b47      	ldr	r3, [pc, #284]	; (8017c10 <tcp_listen_with_backlog_and_err+0x138>)
 8017af2:	f240 3259 	movw	r2, #857	; 0x359
 8017af6:	4947      	ldr	r1, [pc, #284]	; (8017c14 <tcp_listen_with_backlog_and_err+0x13c>)
 8017af8:	4847      	ldr	r0, [pc, #284]	; (8017c18 <tcp_listen_with_backlog_and_err+0x140>)
 8017afa:	f009 f93f 	bl	8020d7c <iprintf>
 8017afe:	23f0      	movs	r3, #240	; 0xf0
 8017b00:	76fb      	strb	r3, [r7, #27]
 8017b02:	e079      	b.n	8017bf8 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8017b04:	68fb      	ldr	r3, [r7, #12]
 8017b06:	7d1b      	ldrb	r3, [r3, #20]
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	d009      	beq.n	8017b20 <tcp_listen_with_backlog_and_err+0x48>
 8017b0c:	4b40      	ldr	r3, [pc, #256]	; (8017c10 <tcp_listen_with_backlog_and_err+0x138>)
 8017b0e:	f240 325a 	movw	r2, #858	; 0x35a
 8017b12:	4942      	ldr	r1, [pc, #264]	; (8017c1c <tcp_listen_with_backlog_and_err+0x144>)
 8017b14:	4840      	ldr	r0, [pc, #256]	; (8017c18 <tcp_listen_with_backlog_and_err+0x140>)
 8017b16:	f009 f931 	bl	8020d7c <iprintf>
 8017b1a:	23f1      	movs	r3, #241	; 0xf1
 8017b1c:	76fb      	strb	r3, [r7, #27]
 8017b1e:	e06b      	b.n	8017bf8 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8017b20:	68fb      	ldr	r3, [r7, #12]
 8017b22:	7d1b      	ldrb	r3, [r3, #20]
 8017b24:	2b01      	cmp	r3, #1
 8017b26:	d104      	bne.n	8017b32 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 8017b28:	68fb      	ldr	r3, [r7, #12]
 8017b2a:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8017b2c:	23f7      	movs	r3, #247	; 0xf7
 8017b2e:	76fb      	strb	r3, [r7, #27]
    goto done;
 8017b30:	e062      	b.n	8017bf8 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8017b32:	2002      	movs	r0, #2
 8017b34:	f7fe f9dc 	bl	8015ef0 <memp_malloc>
 8017b38:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 8017b3a:	69fb      	ldr	r3, [r7, #28]
 8017b3c:	2b00      	cmp	r3, #0
 8017b3e:	d102      	bne.n	8017b46 <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 8017b40:	23ff      	movs	r3, #255	; 0xff
 8017b42:	76fb      	strb	r3, [r7, #27]
    goto done;
 8017b44:	e058      	b.n	8017bf8 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 8017b46:	68fb      	ldr	r3, [r7, #12]
 8017b48:	691a      	ldr	r2, [r3, #16]
 8017b4a:	69fb      	ldr	r3, [r7, #28]
 8017b4c:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 8017b4e:	68fb      	ldr	r3, [r7, #12]
 8017b50:	8ada      	ldrh	r2, [r3, #22]
 8017b52:	69fb      	ldr	r3, [r7, #28]
 8017b54:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 8017b56:	69fb      	ldr	r3, [r7, #28]
 8017b58:	2201      	movs	r2, #1
 8017b5a:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8017b5c:	68fb      	ldr	r3, [r7, #12]
 8017b5e:	7d5a      	ldrb	r2, [r3, #21]
 8017b60:	69fb      	ldr	r3, [r7, #28]
 8017b62:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8017b64:	68fb      	ldr	r3, [r7, #12]
 8017b66:	7a5a      	ldrb	r2, [r3, #9]
 8017b68:	69fb      	ldr	r3, [r7, #28]
 8017b6a:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8017b6c:	69fb      	ldr	r3, [r7, #28]
 8017b6e:	2200      	movs	r2, #0
 8017b70:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8017b72:	68fb      	ldr	r3, [r7, #12]
 8017b74:	7ada      	ldrb	r2, [r3, #11]
 8017b76:	69fb      	ldr	r3, [r7, #28]
 8017b78:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 8017b7a:	68fb      	ldr	r3, [r7, #12]
 8017b7c:	7a9a      	ldrb	r2, [r3, #10]
 8017b7e:	69fb      	ldr	r3, [r7, #28]
 8017b80:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8017b82:	68fb      	ldr	r3, [r7, #12]
 8017b84:	681a      	ldr	r2, [r3, #0]
 8017b86:	69fb      	ldr	r3, [r7, #28]
 8017b88:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8017b8a:	68fb      	ldr	r3, [r7, #12]
 8017b8c:	8adb      	ldrh	r3, [r3, #22]
 8017b8e:	2b00      	cmp	r3, #0
 8017b90:	d021      	beq.n	8017bd6 <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8017b92:	4b23      	ldr	r3, [pc, #140]	; (8017c20 <tcp_listen_with_backlog_and_err+0x148>)
 8017b94:	681b      	ldr	r3, [r3, #0]
 8017b96:	68fa      	ldr	r2, [r7, #12]
 8017b98:	429a      	cmp	r2, r3
 8017b9a:	d105      	bne.n	8017ba8 <tcp_listen_with_backlog_and_err+0xd0>
 8017b9c:	4b20      	ldr	r3, [pc, #128]	; (8017c20 <tcp_listen_with_backlog_and_err+0x148>)
 8017b9e:	681b      	ldr	r3, [r3, #0]
 8017ba0:	68db      	ldr	r3, [r3, #12]
 8017ba2:	4a1f      	ldr	r2, [pc, #124]	; (8017c20 <tcp_listen_with_backlog_and_err+0x148>)
 8017ba4:	6013      	str	r3, [r2, #0]
 8017ba6:	e013      	b.n	8017bd0 <tcp_listen_with_backlog_and_err+0xf8>
 8017ba8:	4b1d      	ldr	r3, [pc, #116]	; (8017c20 <tcp_listen_with_backlog_and_err+0x148>)
 8017baa:	681b      	ldr	r3, [r3, #0]
 8017bac:	617b      	str	r3, [r7, #20]
 8017bae:	e00c      	b.n	8017bca <tcp_listen_with_backlog_and_err+0xf2>
 8017bb0:	697b      	ldr	r3, [r7, #20]
 8017bb2:	68db      	ldr	r3, [r3, #12]
 8017bb4:	68fa      	ldr	r2, [r7, #12]
 8017bb6:	429a      	cmp	r2, r3
 8017bb8:	d104      	bne.n	8017bc4 <tcp_listen_with_backlog_and_err+0xec>
 8017bba:	68fb      	ldr	r3, [r7, #12]
 8017bbc:	68da      	ldr	r2, [r3, #12]
 8017bbe:	697b      	ldr	r3, [r7, #20]
 8017bc0:	60da      	str	r2, [r3, #12]
 8017bc2:	e005      	b.n	8017bd0 <tcp_listen_with_backlog_and_err+0xf8>
 8017bc4:	697b      	ldr	r3, [r7, #20]
 8017bc6:	68db      	ldr	r3, [r3, #12]
 8017bc8:	617b      	str	r3, [r7, #20]
 8017bca:	697b      	ldr	r3, [r7, #20]
 8017bcc:	2b00      	cmp	r3, #0
 8017bce:	d1ef      	bne.n	8017bb0 <tcp_listen_with_backlog_and_err+0xd8>
 8017bd0:	68fb      	ldr	r3, [r7, #12]
 8017bd2:	2200      	movs	r2, #0
 8017bd4:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8017bd6:	68f8      	ldr	r0, [r7, #12]
 8017bd8:	f7ff fb66 	bl	80172a8 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8017bdc:	69fb      	ldr	r3, [r7, #28]
 8017bde:	4a11      	ldr	r2, [pc, #68]	; (8017c24 <tcp_listen_with_backlog_and_err+0x14c>)
 8017be0:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8017be2:	4b11      	ldr	r3, [pc, #68]	; (8017c28 <tcp_listen_with_backlog_and_err+0x150>)
 8017be4:	681a      	ldr	r2, [r3, #0]
 8017be6:	69fb      	ldr	r3, [r7, #28]
 8017be8:	60da      	str	r2, [r3, #12]
 8017bea:	4a0f      	ldr	r2, [pc, #60]	; (8017c28 <tcp_listen_with_backlog_and_err+0x150>)
 8017bec:	69fb      	ldr	r3, [r7, #28]
 8017bee:	6013      	str	r3, [r2, #0]
 8017bf0:	f004 ffb4 	bl	801cb5c <tcp_timer_needed>
  res = ERR_OK;
 8017bf4:	2300      	movs	r3, #0
 8017bf6:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8017bf8:	687b      	ldr	r3, [r7, #4]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	d002      	beq.n	8017c04 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	7efa      	ldrb	r2, [r7, #27]
 8017c02:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8017c04:	69fb      	ldr	r3, [r7, #28]
}
 8017c06:	4618      	mov	r0, r3
 8017c08:	3720      	adds	r7, #32
 8017c0a:	46bd      	mov	sp, r7
 8017c0c:	bd80      	pop	{r7, pc}
 8017c0e:	bf00      	nop
 8017c10:	08024f18 	.word	0x08024f18
 8017c14:	0802510c 	.word	0x0802510c
 8017c18:	08024f5c 	.word	0x08024f5c
 8017c1c:	0802513c 	.word	0x0802513c
 8017c20:	20029780 	.word	0x20029780
 8017c24:	08017a99 	.word	0x08017a99
 8017c28:	2002977c 	.word	0x2002977c

08017c2c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8017c2c:	b580      	push	{r7, lr}
 8017c2e:	b084      	sub	sp, #16
 8017c30:	af00      	add	r7, sp, #0
 8017c32:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8017c34:	687b      	ldr	r3, [r7, #4]
 8017c36:	2b00      	cmp	r3, #0
 8017c38:	d106      	bne.n	8017c48 <tcp_update_rcv_ann_wnd+0x1c>
 8017c3a:	4b25      	ldr	r3, [pc, #148]	; (8017cd0 <tcp_update_rcv_ann_wnd+0xa4>)
 8017c3c:	f240 32a6 	movw	r2, #934	; 0x3a6
 8017c40:	4924      	ldr	r1, [pc, #144]	; (8017cd4 <tcp_update_rcv_ann_wnd+0xa8>)
 8017c42:	4825      	ldr	r0, [pc, #148]	; (8017cd8 <tcp_update_rcv_ann_wnd+0xac>)
 8017c44:	f009 f89a 	bl	8020d7c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8017c48:	687b      	ldr	r3, [r7, #4]
 8017c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017c4c:	687a      	ldr	r2, [r7, #4]
 8017c4e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8017c50:	4413      	add	r3, r2
 8017c52:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8017c54:	687b      	ldr	r3, [r7, #4]
 8017c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017c58:	687a      	ldr	r2, [r7, #4]
 8017c5a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8017c5c:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8017c60:	bf28      	it	cs
 8017c62:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8017c66:	b292      	uxth	r2, r2
 8017c68:	4413      	add	r3, r2
 8017c6a:	68fa      	ldr	r2, [r7, #12]
 8017c6c:	1ad3      	subs	r3, r2, r3
 8017c6e:	2b00      	cmp	r3, #0
 8017c70:	db08      	blt.n	8017c84 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8017c72:	687b      	ldr	r3, [r7, #4]
 8017c74:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017c76:	687b      	ldr	r3, [r7, #4]
 8017c78:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8017c7a:	687b      	ldr	r3, [r7, #4]
 8017c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017c7e:	68fa      	ldr	r2, [r7, #12]
 8017c80:	1ad3      	subs	r3, r2, r3
 8017c82:	e020      	b.n	8017cc6 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8017c84:	687b      	ldr	r3, [r7, #4]
 8017c86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017c88:	687b      	ldr	r3, [r7, #4]
 8017c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017c8c:	1ad3      	subs	r3, r2, r3
 8017c8e:	2b00      	cmp	r3, #0
 8017c90:	dd03      	ble.n	8017c9a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	2200      	movs	r2, #0
 8017c96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8017c98:	e014      	b.n	8017cc4 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8017c9a:	687b      	ldr	r3, [r7, #4]
 8017c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017c9e:	687b      	ldr	r3, [r7, #4]
 8017ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017ca2:	1ad3      	subs	r3, r2, r3
 8017ca4:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8017ca6:	68bb      	ldr	r3, [r7, #8]
 8017ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017cac:	d306      	bcc.n	8017cbc <tcp_update_rcv_ann_wnd+0x90>
 8017cae:	4b08      	ldr	r3, [pc, #32]	; (8017cd0 <tcp_update_rcv_ann_wnd+0xa4>)
 8017cb0:	f240 32b6 	movw	r2, #950	; 0x3b6
 8017cb4:	4909      	ldr	r1, [pc, #36]	; (8017cdc <tcp_update_rcv_ann_wnd+0xb0>)
 8017cb6:	4808      	ldr	r0, [pc, #32]	; (8017cd8 <tcp_update_rcv_ann_wnd+0xac>)
 8017cb8:	f009 f860 	bl	8020d7c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8017cbc:	68bb      	ldr	r3, [r7, #8]
 8017cbe:	b29a      	uxth	r2, r3
 8017cc0:	687b      	ldr	r3, [r7, #4]
 8017cc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8017cc4:	2300      	movs	r3, #0
  }
}
 8017cc6:	4618      	mov	r0, r3
 8017cc8:	3710      	adds	r7, #16
 8017cca:	46bd      	mov	sp, r7
 8017ccc:	bd80      	pop	{r7, pc}
 8017cce:	bf00      	nop
 8017cd0:	08024f18 	.word	0x08024f18
 8017cd4:	08025174 	.word	0x08025174
 8017cd8:	08024f5c 	.word	0x08024f5c
 8017cdc:	08025198 	.word	0x08025198

08017ce0 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8017ce0:	b580      	push	{r7, lr}
 8017ce2:	b084      	sub	sp, #16
 8017ce4:	af00      	add	r7, sp, #0
 8017ce6:	6078      	str	r0, [r7, #4]
 8017ce8:	460b      	mov	r3, r1
 8017cea:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8017cec:	687b      	ldr	r3, [r7, #4]
 8017cee:	2b00      	cmp	r3, #0
 8017cf0:	d107      	bne.n	8017d02 <tcp_recved+0x22>
 8017cf2:	4b1f      	ldr	r3, [pc, #124]	; (8017d70 <tcp_recved+0x90>)
 8017cf4:	f240 32cf 	movw	r2, #975	; 0x3cf
 8017cf8:	491e      	ldr	r1, [pc, #120]	; (8017d74 <tcp_recved+0x94>)
 8017cfa:	481f      	ldr	r0, [pc, #124]	; (8017d78 <tcp_recved+0x98>)
 8017cfc:	f009 f83e 	bl	8020d7c <iprintf>
 8017d00:	e032      	b.n	8017d68 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8017d02:	687b      	ldr	r3, [r7, #4]
 8017d04:	7d1b      	ldrb	r3, [r3, #20]
 8017d06:	2b01      	cmp	r3, #1
 8017d08:	d106      	bne.n	8017d18 <tcp_recved+0x38>
 8017d0a:	4b19      	ldr	r3, [pc, #100]	; (8017d70 <tcp_recved+0x90>)
 8017d0c:	f240 32d2 	movw	r2, #978	; 0x3d2
 8017d10:	491a      	ldr	r1, [pc, #104]	; (8017d7c <tcp_recved+0x9c>)
 8017d12:	4819      	ldr	r0, [pc, #100]	; (8017d78 <tcp_recved+0x98>)
 8017d14:	f009 f832 	bl	8020d7c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017d1c:	887b      	ldrh	r3, [r7, #2]
 8017d1e:	4413      	add	r3, r2
 8017d20:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8017d22:	89fb      	ldrh	r3, [r7, #14]
 8017d24:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8017d28:	d804      	bhi.n	8017d34 <tcp_recved+0x54>
 8017d2a:	687b      	ldr	r3, [r7, #4]
 8017d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017d2e:	89fa      	ldrh	r2, [r7, #14]
 8017d30:	429a      	cmp	r2, r3
 8017d32:	d204      	bcs.n	8017d3e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8017d3a:	851a      	strh	r2, [r3, #40]	; 0x28
 8017d3c:	e002      	b.n	8017d44 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8017d3e:	687b      	ldr	r3, [r7, #4]
 8017d40:	89fa      	ldrh	r2, [r7, #14]
 8017d42:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8017d44:	6878      	ldr	r0, [r7, #4]
 8017d46:	f7ff ff71 	bl	8017c2c <tcp_update_rcv_ann_wnd>
 8017d4a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8017d4c:	68bb      	ldr	r3, [r7, #8]
 8017d4e:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8017d52:	d309      	bcc.n	8017d68 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8017d54:	687b      	ldr	r3, [r7, #4]
 8017d56:	8b5b      	ldrh	r3, [r3, #26]
 8017d58:	f043 0302 	orr.w	r3, r3, #2
 8017d5c:	b29a      	uxth	r2, r3
 8017d5e:	687b      	ldr	r3, [r7, #4]
 8017d60:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017d62:	6878      	ldr	r0, [r7, #4]
 8017d64:	f003 ff84 	bl	801bc70 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8017d68:	3710      	adds	r7, #16
 8017d6a:	46bd      	mov	sp, r7
 8017d6c:	bd80      	pop	{r7, pc}
 8017d6e:	bf00      	nop
 8017d70:	08024f18 	.word	0x08024f18
 8017d74:	080251b4 	.word	0x080251b4
 8017d78:	08024f5c 	.word	0x08024f5c
 8017d7c:	080251cc 	.word	0x080251cc

08017d80 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8017d80:	b480      	push	{r7}
 8017d82:	b083      	sub	sp, #12
 8017d84:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8017d86:	2300      	movs	r3, #0
 8017d88:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8017d8a:	4b1e      	ldr	r3, [pc, #120]	; (8017e04 <tcp_new_port+0x84>)
 8017d8c:	881b      	ldrh	r3, [r3, #0]
 8017d8e:	3301      	adds	r3, #1
 8017d90:	b29a      	uxth	r2, r3
 8017d92:	4b1c      	ldr	r3, [pc, #112]	; (8017e04 <tcp_new_port+0x84>)
 8017d94:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8017d96:	4b1b      	ldr	r3, [pc, #108]	; (8017e04 <tcp_new_port+0x84>)
 8017d98:	881b      	ldrh	r3, [r3, #0]
 8017d9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017d9e:	4293      	cmp	r3, r2
 8017da0:	d103      	bne.n	8017daa <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8017da2:	4b18      	ldr	r3, [pc, #96]	; (8017e04 <tcp_new_port+0x84>)
 8017da4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8017da8:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8017daa:	2300      	movs	r3, #0
 8017dac:	71fb      	strb	r3, [r7, #7]
 8017dae:	e01e      	b.n	8017dee <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8017db0:	79fb      	ldrb	r3, [r7, #7]
 8017db2:	4a15      	ldr	r2, [pc, #84]	; (8017e08 <tcp_new_port+0x88>)
 8017db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017db8:	681b      	ldr	r3, [r3, #0]
 8017dba:	603b      	str	r3, [r7, #0]
 8017dbc:	e011      	b.n	8017de2 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8017dbe:	683b      	ldr	r3, [r7, #0]
 8017dc0:	8ada      	ldrh	r2, [r3, #22]
 8017dc2:	4b10      	ldr	r3, [pc, #64]	; (8017e04 <tcp_new_port+0x84>)
 8017dc4:	881b      	ldrh	r3, [r3, #0]
 8017dc6:	429a      	cmp	r2, r3
 8017dc8:	d108      	bne.n	8017ddc <tcp_new_port+0x5c>
        n++;
 8017dca:	88bb      	ldrh	r3, [r7, #4]
 8017dcc:	3301      	adds	r3, #1
 8017dce:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8017dd0:	88bb      	ldrh	r3, [r7, #4]
 8017dd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8017dd6:	d3d8      	bcc.n	8017d8a <tcp_new_port+0xa>
          return 0;
 8017dd8:	2300      	movs	r3, #0
 8017dda:	e00d      	b.n	8017df8 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8017ddc:	683b      	ldr	r3, [r7, #0]
 8017dde:	68db      	ldr	r3, [r3, #12]
 8017de0:	603b      	str	r3, [r7, #0]
 8017de2:	683b      	ldr	r3, [r7, #0]
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d1ea      	bne.n	8017dbe <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8017de8:	79fb      	ldrb	r3, [r7, #7]
 8017dea:	3301      	adds	r3, #1
 8017dec:	71fb      	strb	r3, [r7, #7]
 8017dee:	79fb      	ldrb	r3, [r7, #7]
 8017df0:	2b03      	cmp	r3, #3
 8017df2:	d9dd      	bls.n	8017db0 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8017df4:	4b03      	ldr	r3, [pc, #12]	; (8017e04 <tcp_new_port+0x84>)
 8017df6:	881b      	ldrh	r3, [r3, #0]
}
 8017df8:	4618      	mov	r0, r3
 8017dfa:	370c      	adds	r7, #12
 8017dfc:	46bd      	mov	sp, r7
 8017dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e02:	4770      	bx	lr
 8017e04:	20000018 	.word	0x20000018
 8017e08:	0802d060 	.word	0x0802d060

08017e0c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8017e0c:	b5b0      	push	{r4, r5, r7, lr}
 8017e0e:	b090      	sub	sp, #64	; 0x40
 8017e10:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8017e12:	2300      	movs	r3, #0
 8017e14:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8017e18:	4b94      	ldr	r3, [pc, #592]	; (801806c <tcp_slowtmr+0x260>)
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	3301      	adds	r3, #1
 8017e1e:	4a93      	ldr	r2, [pc, #588]	; (801806c <tcp_slowtmr+0x260>)
 8017e20:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8017e22:	4b93      	ldr	r3, [pc, #588]	; (8018070 <tcp_slowtmr+0x264>)
 8017e24:	781b      	ldrb	r3, [r3, #0]
 8017e26:	3301      	adds	r3, #1
 8017e28:	b2da      	uxtb	r2, r3
 8017e2a:	4b91      	ldr	r3, [pc, #580]	; (8018070 <tcp_slowtmr+0x264>)
 8017e2c:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8017e2e:	2300      	movs	r3, #0
 8017e30:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8017e32:	4b90      	ldr	r3, [pc, #576]	; (8018074 <tcp_slowtmr+0x268>)
 8017e34:	681b      	ldr	r3, [r3, #0]
 8017e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8017e38:	e289      	b.n	801834e <tcp_slowtmr+0x542>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8017e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e3c:	7d1b      	ldrb	r3, [r3, #20]
 8017e3e:	2b00      	cmp	r3, #0
 8017e40:	d106      	bne.n	8017e50 <tcp_slowtmr+0x44>
 8017e42:	4b8d      	ldr	r3, [pc, #564]	; (8018078 <tcp_slowtmr+0x26c>)
 8017e44:	f240 42be 	movw	r2, #1214	; 0x4be
 8017e48:	498c      	ldr	r1, [pc, #560]	; (801807c <tcp_slowtmr+0x270>)
 8017e4a:	488d      	ldr	r0, [pc, #564]	; (8018080 <tcp_slowtmr+0x274>)
 8017e4c:	f008 ff96 	bl	8020d7c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8017e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e52:	7d1b      	ldrb	r3, [r3, #20]
 8017e54:	2b01      	cmp	r3, #1
 8017e56:	d106      	bne.n	8017e66 <tcp_slowtmr+0x5a>
 8017e58:	4b87      	ldr	r3, [pc, #540]	; (8018078 <tcp_slowtmr+0x26c>)
 8017e5a:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8017e5e:	4989      	ldr	r1, [pc, #548]	; (8018084 <tcp_slowtmr+0x278>)
 8017e60:	4887      	ldr	r0, [pc, #540]	; (8018080 <tcp_slowtmr+0x274>)
 8017e62:	f008 ff8b 	bl	8020d7c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8017e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e68:	7d1b      	ldrb	r3, [r3, #20]
 8017e6a:	2b0a      	cmp	r3, #10
 8017e6c:	d106      	bne.n	8017e7c <tcp_slowtmr+0x70>
 8017e6e:	4b82      	ldr	r3, [pc, #520]	; (8018078 <tcp_slowtmr+0x26c>)
 8017e70:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8017e74:	4984      	ldr	r1, [pc, #528]	; (8018088 <tcp_slowtmr+0x27c>)
 8017e76:	4882      	ldr	r0, [pc, #520]	; (8018080 <tcp_slowtmr+0x274>)
 8017e78:	f008 ff80 	bl	8020d7c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8017e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e7e:	7f9a      	ldrb	r2, [r3, #30]
 8017e80:	4b7b      	ldr	r3, [pc, #492]	; (8018070 <tcp_slowtmr+0x264>)
 8017e82:	781b      	ldrb	r3, [r3, #0]
 8017e84:	429a      	cmp	r2, r3
 8017e86:	d105      	bne.n	8017e94 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8017e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e8a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8017e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e8e:	68db      	ldr	r3, [r3, #12]
 8017e90:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8017e92:	e25c      	b.n	801834e <tcp_slowtmr+0x542>
    }
    pcb->last_timer = tcp_timer_ctr;
 8017e94:	4b76      	ldr	r3, [pc, #472]	; (8018070 <tcp_slowtmr+0x264>)
 8017e96:	781a      	ldrb	r2, [r3, #0]
 8017e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e9a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8017e9c:	2300      	movs	r3, #0
 8017e9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8017ea2:	2300      	movs	r3, #0
 8017ea4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8017ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017eaa:	7d1b      	ldrb	r3, [r3, #20]
 8017eac:	2b02      	cmp	r3, #2
 8017eae:	d10a      	bne.n	8017ec6 <tcp_slowtmr+0xba>
 8017eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017eb2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017eb6:	2b05      	cmp	r3, #5
 8017eb8:	d905      	bls.n	8017ec6 <tcp_slowtmr+0xba>
      ++pcb_remove;
 8017eba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017ebe:	3301      	adds	r3, #1
 8017ec0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017ec4:	e11e      	b.n	8018104 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8017ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ec8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017ecc:	2b0b      	cmp	r3, #11
 8017ece:	d905      	bls.n	8017edc <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8017ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017ed4:	3301      	adds	r3, #1
 8017ed6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017eda:	e113      	b.n	8018104 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8017edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ede:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8017ee2:	2b00      	cmp	r3, #0
 8017ee4:	d075      	beq.n	8017fd2 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8017ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	d006      	beq.n	8017efc <tcp_slowtmr+0xf0>
 8017eee:	4b62      	ldr	r3, [pc, #392]	; (8018078 <tcp_slowtmr+0x26c>)
 8017ef0:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8017ef4:	4965      	ldr	r1, [pc, #404]	; (801808c <tcp_slowtmr+0x280>)
 8017ef6:	4862      	ldr	r0, [pc, #392]	; (8018080 <tcp_slowtmr+0x274>)
 8017ef8:	f008 ff40 	bl	8020d7c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8017efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017efe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017f00:	2b00      	cmp	r3, #0
 8017f02:	d106      	bne.n	8017f12 <tcp_slowtmr+0x106>
 8017f04:	4b5c      	ldr	r3, [pc, #368]	; (8018078 <tcp_slowtmr+0x26c>)
 8017f06:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8017f0a:	4961      	ldr	r1, [pc, #388]	; (8018090 <tcp_slowtmr+0x284>)
 8017f0c:	485c      	ldr	r0, [pc, #368]	; (8018080 <tcp_slowtmr+0x274>)
 8017f0e:	f008 ff35 	bl	8020d7c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8017f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f14:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8017f18:	2b0b      	cmp	r3, #11
 8017f1a:	d905      	bls.n	8017f28 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8017f1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017f20:	3301      	adds	r3, #1
 8017f22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8017f26:	e0ed      	b.n	8018104 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8017f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f2a:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8017f2e:	3b01      	subs	r3, #1
 8017f30:	4a58      	ldr	r2, [pc, #352]	; (8018094 <tcp_slowtmr+0x288>)
 8017f32:	5cd3      	ldrb	r3, [r2, r3]
 8017f34:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8017f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f38:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8017f3c:	7c7a      	ldrb	r2, [r7, #17]
 8017f3e:	429a      	cmp	r2, r3
 8017f40:	d907      	bls.n	8017f52 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8017f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f44:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8017f48:	3301      	adds	r3, #1
 8017f4a:	b2da      	uxtb	r2, r3
 8017f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f4e:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8017f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f54:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 8017f58:	7c7a      	ldrb	r2, [r7, #17]
 8017f5a:	429a      	cmp	r2, r3
 8017f5c:	f200 80d2 	bhi.w	8018104 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8017f60:	2301      	movs	r3, #1
 8017f62:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8017f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	d108      	bne.n	8017f80 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8017f6e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017f70:	f004 fd26 	bl	801c9c0 <tcp_zero_window_probe>
 8017f74:	4603      	mov	r3, r0
 8017f76:	2b00      	cmp	r3, #0
 8017f78:	d014      	beq.n	8017fa4 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8017f7a:	2300      	movs	r3, #0
 8017f7c:	623b      	str	r3, [r7, #32]
 8017f7e:	e011      	b.n	8017fa4 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8017f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017f86:	4619      	mov	r1, r3
 8017f88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017f8a:	f003 fbeb 	bl	801b764 <tcp_split_unsent_seg>
 8017f8e:	4603      	mov	r3, r0
 8017f90:	2b00      	cmp	r3, #0
 8017f92:	d107      	bne.n	8017fa4 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8017f94:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017f96:	f003 fe6b 	bl	801bc70 <tcp_output>
 8017f9a:	4603      	mov	r3, r0
 8017f9c:	2b00      	cmp	r3, #0
 8017f9e:	d101      	bne.n	8017fa4 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8017fa0:	2300      	movs	r3, #0
 8017fa2:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8017fa4:	6a3b      	ldr	r3, [r7, #32]
 8017fa6:	2b00      	cmp	r3, #0
 8017fa8:	f000 80ac 	beq.w	8018104 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8017fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fae:	2200      	movs	r2, #0
 8017fb0:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8017fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fb6:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8017fba:	2b06      	cmp	r3, #6
 8017fbc:	f200 80a2 	bhi.w	8018104 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8017fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fc2:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8017fc6:	3301      	adds	r3, #1
 8017fc8:	b2da      	uxtb	r2, r3
 8017fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fcc:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 8017fd0:	e098      	b.n	8018104 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8017fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fd4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	db0f      	blt.n	8017ffc <tcp_slowtmr+0x1f0>
 8017fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fde:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8017fe2:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8017fe6:	4293      	cmp	r3, r2
 8017fe8:	d008      	beq.n	8017ffc <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8017fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fec:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8017ff0:	b29b      	uxth	r3, r3
 8017ff2:	3301      	adds	r3, #1
 8017ff4:	b29b      	uxth	r3, r3
 8017ff6:	b21a      	sxth	r2, r3
 8017ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ffa:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8017ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017ffe:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8018002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018004:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8018008:	429a      	cmp	r2, r3
 801800a:	db7b      	blt.n	8018104 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 801800c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801800e:	f004 f921 	bl	801c254 <tcp_rexmit_rto_prepare>
 8018012:	4603      	mov	r3, r0
 8018014:	2b00      	cmp	r3, #0
 8018016:	d007      	beq.n	8018028 <tcp_slowtmr+0x21c>
 8018018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801801a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801801c:	2b00      	cmp	r3, #0
 801801e:	d171      	bne.n	8018104 <tcp_slowtmr+0x2f8>
 8018020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018022:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018024:	2b00      	cmp	r3, #0
 8018026:	d06d      	beq.n	8018104 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8018028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801802a:	7d1b      	ldrb	r3, [r3, #20]
 801802c:	2b02      	cmp	r3, #2
 801802e:	d03a      	beq.n	80180a6 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8018030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018032:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8018036:	2b0c      	cmp	r3, #12
 8018038:	bf28      	it	cs
 801803a:	230c      	movcs	r3, #12
 801803c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801803e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018040:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8018044:	10db      	asrs	r3, r3, #3
 8018046:	b21b      	sxth	r3, r3
 8018048:	461a      	mov	r2, r3
 801804a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801804c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8018050:	4413      	add	r3, r2
 8018052:	7efa      	ldrb	r2, [r7, #27]
 8018054:	4910      	ldr	r1, [pc, #64]	; (8018098 <tcp_slowtmr+0x28c>)
 8018056:	5c8a      	ldrb	r2, [r1, r2]
 8018058:	4093      	lsls	r3, r2
 801805a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 801805c:	697b      	ldr	r3, [r7, #20]
 801805e:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8018062:	4293      	cmp	r3, r2
 8018064:	dc1a      	bgt.n	801809c <tcp_slowtmr+0x290>
 8018066:	697b      	ldr	r3, [r7, #20]
 8018068:	b21a      	sxth	r2, r3
 801806a:	e019      	b.n	80180a0 <tcp_slowtmr+0x294>
 801806c:	20029778 	.word	0x20029778
 8018070:	20022966 	.word	0x20022966
 8018074:	20029774 	.word	0x20029774
 8018078:	08024f18 	.word	0x08024f18
 801807c:	0802525c 	.word	0x0802525c
 8018080:	08024f5c 	.word	0x08024f5c
 8018084:	08025288 	.word	0x08025288
 8018088:	080252b4 	.word	0x080252b4
 801808c:	080252e4 	.word	0x080252e4
 8018090:	08025318 	.word	0x08025318
 8018094:	0802d058 	.word	0x0802d058
 8018098:	0802d048 	.word	0x0802d048
 801809c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80180a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180a2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 80180a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180a8:	2200      	movs	r2, #0
 80180aa:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80180ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80180b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180b4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80180b8:	4293      	cmp	r3, r2
 80180ba:	bf28      	it	cs
 80180bc:	4613      	movcs	r3, r2
 80180be:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80180c0:	8a7b      	ldrh	r3, [r7, #18]
 80180c2:	085b      	lsrs	r3, r3, #1
 80180c4:	b29a      	uxth	r2, r3
 80180c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180c8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 80180cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180ce:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80180d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80180d6:	005b      	lsls	r3, r3, #1
 80180d8:	b29b      	uxth	r3, r3
 80180da:	429a      	cmp	r2, r3
 80180dc:	d206      	bcs.n	80180ec <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 80180de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80180e2:	005b      	lsls	r3, r3, #1
 80180e4:	b29a      	uxth	r2, r3
 80180e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180e8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 80180ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180ee:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 80180f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180f2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 80180f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80180f8:	2200      	movs	r2, #0
 80180fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 80180fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018100:	f004 f918 	bl	801c334 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8018104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018106:	7d1b      	ldrb	r3, [r3, #20]
 8018108:	2b06      	cmp	r3, #6
 801810a:	d111      	bne.n	8018130 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 801810c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801810e:	8b5b      	ldrh	r3, [r3, #26]
 8018110:	f003 0310 	and.w	r3, r3, #16
 8018114:	2b00      	cmp	r3, #0
 8018116:	d00b      	beq.n	8018130 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8018118:	4b92      	ldr	r3, [pc, #584]	; (8018364 <tcp_slowtmr+0x558>)
 801811a:	681a      	ldr	r2, [r3, #0]
 801811c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801811e:	6a1b      	ldr	r3, [r3, #32]
 8018120:	1ad3      	subs	r3, r2, r3
 8018122:	2b28      	cmp	r3, #40	; 0x28
 8018124:	d904      	bls.n	8018130 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8018126:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801812a:	3301      	adds	r3, #1
 801812c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8018130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018132:	7a5b      	ldrb	r3, [r3, #9]
 8018134:	f003 0308 	and.w	r3, r3, #8
 8018138:	2b00      	cmp	r3, #0
 801813a:	d04c      	beq.n	80181d6 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 801813c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801813e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8018140:	2b04      	cmp	r3, #4
 8018142:	d003      	beq.n	801814c <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8018144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018146:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8018148:	2b07      	cmp	r3, #7
 801814a:	d144      	bne.n	80181d6 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801814c:	4b85      	ldr	r3, [pc, #532]	; (8018364 <tcp_slowtmr+0x558>)
 801814e:	681a      	ldr	r2, [r3, #0]
 8018150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018152:	6a1b      	ldr	r3, [r3, #32]
 8018154:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8018156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018158:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801815c:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8018160:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 8018164:	4980      	ldr	r1, [pc, #512]	; (8018368 <tcp_slowtmr+0x55c>)
 8018166:	fba1 1303 	umull	r1, r3, r1, r3
 801816a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801816c:	429a      	cmp	r2, r3
 801816e:	d90a      	bls.n	8018186 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8018170:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018174:	3301      	adds	r3, #1
 8018176:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 801817a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801817e:	3301      	adds	r3, #1
 8018180:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8018184:	e027      	b.n	80181d6 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8018186:	4b77      	ldr	r3, [pc, #476]	; (8018364 <tcp_slowtmr+0x558>)
 8018188:	681a      	ldr	r2, [r3, #0]
 801818a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801818c:	6a1b      	ldr	r3, [r3, #32]
 801818e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8018190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018192:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8018196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018198:	f893 3097 	ldrb.w	r3, [r3, #151]	; 0x97
 801819c:	4618      	mov	r0, r3
 801819e:	4b73      	ldr	r3, [pc, #460]	; (801836c <tcp_slowtmr+0x560>)
 80181a0:	fb03 f300 	mul.w	r3, r3, r0
 80181a4:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80181a6:	4970      	ldr	r1, [pc, #448]	; (8018368 <tcp_slowtmr+0x55c>)
 80181a8:	fba1 1303 	umull	r1, r3, r1, r3
 80181ac:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80181ae:	429a      	cmp	r2, r3
 80181b0:	d911      	bls.n	80181d6 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80181b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80181b4:	f004 fbc4 	bl	801c940 <tcp_keepalive>
 80181b8:	4603      	mov	r3, r0
 80181ba:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80181be:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80181c2:	2b00      	cmp	r3, #0
 80181c4:	d107      	bne.n	80181d6 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 80181c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181c8:	f893 3097 	ldrb.w	r3, [r3, #151]	; 0x97
 80181cc:	3301      	adds	r3, #1
 80181ce:	b2da      	uxtb	r2, r3
 80181d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181d2:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
      tcp_free_ooseq(pcb);
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 80181d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181d8:	7d1b      	ldrb	r3, [r3, #20]
 80181da:	2b03      	cmp	r3, #3
 80181dc:	d10b      	bne.n	80181f6 <tcp_slowtmr+0x3ea>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80181de:	4b61      	ldr	r3, [pc, #388]	; (8018364 <tcp_slowtmr+0x558>)
 80181e0:	681a      	ldr	r2, [r3, #0]
 80181e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181e4:	6a1b      	ldr	r3, [r3, #32]
 80181e6:	1ad3      	subs	r3, r2, r3
 80181e8:	2b28      	cmp	r3, #40	; 0x28
 80181ea:	d904      	bls.n	80181f6 <tcp_slowtmr+0x3ea>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 80181ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80181f0:	3301      	adds	r3, #1
 80181f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 80181f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80181f8:	7d1b      	ldrb	r3, [r3, #20]
 80181fa:	2b09      	cmp	r3, #9
 80181fc:	d10b      	bne.n	8018216 <tcp_slowtmr+0x40a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80181fe:	4b59      	ldr	r3, [pc, #356]	; (8018364 <tcp_slowtmr+0x558>)
 8018200:	681a      	ldr	r2, [r3, #0]
 8018202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018204:	6a1b      	ldr	r3, [r3, #32]
 8018206:	1ad3      	subs	r3, r2, r3
 8018208:	2bf0      	cmp	r3, #240	; 0xf0
 801820a:	d904      	bls.n	8018216 <tcp_slowtmr+0x40a>
        ++pcb_remove;
 801820c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018210:	3301      	adds	r3, #1
 8018212:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8018216:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801821a:	2b00      	cmp	r3, #0
 801821c:	d060      	beq.n	80182e0 <tcp_slowtmr+0x4d4>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801821e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018220:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8018224:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8018226:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8018228:	f000 fc9c 	bl	8018b64 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 801822c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801822e:	2b00      	cmp	r3, #0
 8018230:	d010      	beq.n	8018254 <tcp_slowtmr+0x448>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8018232:	4b4f      	ldr	r3, [pc, #316]	; (8018370 <tcp_slowtmr+0x564>)
 8018234:	681b      	ldr	r3, [r3, #0]
 8018236:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018238:	429a      	cmp	r2, r3
 801823a:	d106      	bne.n	801824a <tcp_slowtmr+0x43e>
 801823c:	4b4d      	ldr	r3, [pc, #308]	; (8018374 <tcp_slowtmr+0x568>)
 801823e:	f240 526d 	movw	r2, #1389	; 0x56d
 8018242:	494d      	ldr	r1, [pc, #308]	; (8018378 <tcp_slowtmr+0x56c>)
 8018244:	484d      	ldr	r0, [pc, #308]	; (801837c <tcp_slowtmr+0x570>)
 8018246:	f008 fd99 	bl	8020d7c <iprintf>
        prev->next = pcb->next;
 801824a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801824c:	68da      	ldr	r2, [r3, #12]
 801824e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018250:	60da      	str	r2, [r3, #12]
 8018252:	e00f      	b.n	8018274 <tcp_slowtmr+0x468>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8018254:	4b46      	ldr	r3, [pc, #280]	; (8018370 <tcp_slowtmr+0x564>)
 8018256:	681b      	ldr	r3, [r3, #0]
 8018258:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801825a:	429a      	cmp	r2, r3
 801825c:	d006      	beq.n	801826c <tcp_slowtmr+0x460>
 801825e:	4b45      	ldr	r3, [pc, #276]	; (8018374 <tcp_slowtmr+0x568>)
 8018260:	f240 5271 	movw	r2, #1393	; 0x571
 8018264:	4946      	ldr	r1, [pc, #280]	; (8018380 <tcp_slowtmr+0x574>)
 8018266:	4845      	ldr	r0, [pc, #276]	; (801837c <tcp_slowtmr+0x570>)
 8018268:	f008 fd88 	bl	8020d7c <iprintf>
        tcp_active_pcbs = pcb->next;
 801826c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801826e:	68db      	ldr	r3, [r3, #12]
 8018270:	4a3f      	ldr	r2, [pc, #252]	; (8018370 <tcp_slowtmr+0x564>)
 8018272:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8018274:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018278:	2b00      	cmp	r3, #0
 801827a:	d013      	beq.n	80182a4 <tcp_slowtmr+0x498>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801827c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801827e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8018280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018282:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8018284:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8018286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018288:	3304      	adds	r3, #4
 801828a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801828c:	8ad2      	ldrh	r2, [r2, #22]
 801828e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018290:	8b09      	ldrh	r1, [r1, #24]
 8018292:	9102      	str	r1, [sp, #8]
 8018294:	9201      	str	r2, [sp, #4]
 8018296:	9300      	str	r3, [sp, #0]
 8018298:	462b      	mov	r3, r5
 801829a:	4622      	mov	r2, r4
 801829c:	4601      	mov	r1, r0
 801829e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80182a0:	f004 fa9a 	bl	801c7d8 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 80182a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182a6:	691b      	ldr	r3, [r3, #16]
 80182a8:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 80182aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182ac:	7d1b      	ldrb	r3, [r3, #20]
 80182ae:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 80182b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182b2:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 80182b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182b6:	68db      	ldr	r3, [r3, #12]
 80182b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80182ba:	6838      	ldr	r0, [r7, #0]
 80182bc:	f7fe fff4 	bl	80172a8 <tcp_free>

      tcp_active_pcbs_changed = 0;
 80182c0:	4b30      	ldr	r3, [pc, #192]	; (8018384 <tcp_slowtmr+0x578>)
 80182c2:	2200      	movs	r2, #0
 80182c4:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 80182c6:	68fb      	ldr	r3, [r7, #12]
 80182c8:	2b00      	cmp	r3, #0
 80182ca:	d004      	beq.n	80182d6 <tcp_slowtmr+0x4ca>
 80182cc:	68fb      	ldr	r3, [r7, #12]
 80182ce:	f06f 010c 	mvn.w	r1, #12
 80182d2:	68b8      	ldr	r0, [r7, #8]
 80182d4:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80182d6:	4b2b      	ldr	r3, [pc, #172]	; (8018384 <tcp_slowtmr+0x578>)
 80182d8:	781b      	ldrb	r3, [r3, #0]
 80182da:	2b00      	cmp	r3, #0
 80182dc:	d037      	beq.n	801834e <tcp_slowtmr+0x542>
        goto tcp_slowtmr_start;
 80182de:	e5a6      	b.n	8017e2e <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80182e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182e2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80182e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80182e6:	68db      	ldr	r3, [r3, #12]
 80182e8:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80182ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182ec:	7f1b      	ldrb	r3, [r3, #28]
 80182ee:	3301      	adds	r3, #1
 80182f0:	b2da      	uxtb	r2, r3
 80182f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182f4:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80182f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182f8:	7f1a      	ldrb	r2, [r3, #28]
 80182fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80182fc:	7f5b      	ldrb	r3, [r3, #29]
 80182fe:	429a      	cmp	r2, r3
 8018300:	d325      	bcc.n	801834e <tcp_slowtmr+0x542>
        prev->polltmr = 0;
 8018302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018304:	2200      	movs	r2, #0
 8018306:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8018308:	4b1e      	ldr	r3, [pc, #120]	; (8018384 <tcp_slowtmr+0x578>)
 801830a:	2200      	movs	r2, #0
 801830c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801830e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8018314:	2b00      	cmp	r3, #0
 8018316:	d00b      	beq.n	8018330 <tcp_slowtmr+0x524>
 8018318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801831a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801831e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018320:	6912      	ldr	r2, [r2, #16]
 8018322:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8018324:	4610      	mov	r0, r2
 8018326:	4798      	blx	r3
 8018328:	4603      	mov	r3, r0
 801832a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801832e:	e002      	b.n	8018336 <tcp_slowtmr+0x52a>
 8018330:	2300      	movs	r3, #0
 8018332:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8018336:	4b13      	ldr	r3, [pc, #76]	; (8018384 <tcp_slowtmr+0x578>)
 8018338:	781b      	ldrb	r3, [r3, #0]
 801833a:	2b00      	cmp	r3, #0
 801833c:	d000      	beq.n	8018340 <tcp_slowtmr+0x534>
          goto tcp_slowtmr_start;
 801833e:	e576      	b.n	8017e2e <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8018340:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8018344:	2b00      	cmp	r3, #0
 8018346:	d102      	bne.n	801834e <tcp_slowtmr+0x542>
          tcp_output(prev);
 8018348:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801834a:	f003 fc91 	bl	801bc70 <tcp_output>
  while (pcb != NULL) {
 801834e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018350:	2b00      	cmp	r3, #0
 8018352:	f47f ad72 	bne.w	8017e3a <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8018356:	2300      	movs	r3, #0
 8018358:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 801835a:	4b0b      	ldr	r3, [pc, #44]	; (8018388 <tcp_slowtmr+0x57c>)
 801835c:	681b      	ldr	r3, [r3, #0]
 801835e:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8018360:	e067      	b.n	8018432 <tcp_slowtmr+0x626>
 8018362:	bf00      	nop
 8018364:	20029778 	.word	0x20029778
 8018368:	10624dd3 	.word	0x10624dd3
 801836c:	000124f8 	.word	0x000124f8
 8018370:	20029774 	.word	0x20029774
 8018374:	08024f18 	.word	0x08024f18
 8018378:	08025350 	.word	0x08025350
 801837c:	08024f5c 	.word	0x08024f5c
 8018380:	0802537c 	.word	0x0802537c
 8018384:	20029770 	.word	0x20029770
 8018388:	20029784 	.word	0x20029784
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801838c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801838e:	7d1b      	ldrb	r3, [r3, #20]
 8018390:	2b0a      	cmp	r3, #10
 8018392:	d006      	beq.n	80183a2 <tcp_slowtmr+0x596>
 8018394:	4b2b      	ldr	r3, [pc, #172]	; (8018444 <tcp_slowtmr+0x638>)
 8018396:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801839a:	492b      	ldr	r1, [pc, #172]	; (8018448 <tcp_slowtmr+0x63c>)
 801839c:	482b      	ldr	r0, [pc, #172]	; (801844c <tcp_slowtmr+0x640>)
 801839e:	f008 fced 	bl	8020d7c <iprintf>
    pcb_remove = 0;
 80183a2:	2300      	movs	r3, #0
 80183a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 80183a8:	4b29      	ldr	r3, [pc, #164]	; (8018450 <tcp_slowtmr+0x644>)
 80183aa:	681a      	ldr	r2, [r3, #0]
 80183ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183ae:	6a1b      	ldr	r3, [r3, #32]
 80183b0:	1ad3      	subs	r3, r2, r3
 80183b2:	2bf0      	cmp	r3, #240	; 0xf0
 80183b4:	d904      	bls.n	80183c0 <tcp_slowtmr+0x5b4>
      ++pcb_remove;
 80183b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80183ba:	3301      	adds	r3, #1
 80183bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80183c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80183c4:	2b00      	cmp	r3, #0
 80183c6:	d02f      	beq.n	8018428 <tcp_slowtmr+0x61c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 80183c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80183ca:	f000 fbcb 	bl	8018b64 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 80183ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183d0:	2b00      	cmp	r3, #0
 80183d2:	d010      	beq.n	80183f6 <tcp_slowtmr+0x5ea>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80183d4:	4b1f      	ldr	r3, [pc, #124]	; (8018454 <tcp_slowtmr+0x648>)
 80183d6:	681b      	ldr	r3, [r3, #0]
 80183d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80183da:	429a      	cmp	r2, r3
 80183dc:	d106      	bne.n	80183ec <tcp_slowtmr+0x5e0>
 80183de:	4b19      	ldr	r3, [pc, #100]	; (8018444 <tcp_slowtmr+0x638>)
 80183e0:	f240 52af 	movw	r2, #1455	; 0x5af
 80183e4:	491c      	ldr	r1, [pc, #112]	; (8018458 <tcp_slowtmr+0x64c>)
 80183e6:	4819      	ldr	r0, [pc, #100]	; (801844c <tcp_slowtmr+0x640>)
 80183e8:	f008 fcc8 	bl	8020d7c <iprintf>
        prev->next = pcb->next;
 80183ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80183ee:	68da      	ldr	r2, [r3, #12]
 80183f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80183f2:	60da      	str	r2, [r3, #12]
 80183f4:	e00f      	b.n	8018416 <tcp_slowtmr+0x60a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80183f6:	4b17      	ldr	r3, [pc, #92]	; (8018454 <tcp_slowtmr+0x648>)
 80183f8:	681b      	ldr	r3, [r3, #0]
 80183fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80183fc:	429a      	cmp	r2, r3
 80183fe:	d006      	beq.n	801840e <tcp_slowtmr+0x602>
 8018400:	4b10      	ldr	r3, [pc, #64]	; (8018444 <tcp_slowtmr+0x638>)
 8018402:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8018406:	4915      	ldr	r1, [pc, #84]	; (801845c <tcp_slowtmr+0x650>)
 8018408:	4810      	ldr	r0, [pc, #64]	; (801844c <tcp_slowtmr+0x640>)
 801840a:	f008 fcb7 	bl	8020d7c <iprintf>
        tcp_tw_pcbs = pcb->next;
 801840e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018410:	68db      	ldr	r3, [r3, #12]
 8018412:	4a10      	ldr	r2, [pc, #64]	; (8018454 <tcp_slowtmr+0x648>)
 8018414:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8018416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018418:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 801841a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801841c:	68db      	ldr	r3, [r3, #12]
 801841e:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8018420:	69f8      	ldr	r0, [r7, #28]
 8018422:	f7fe ff41 	bl	80172a8 <tcp_free>
 8018426:	e004      	b.n	8018432 <tcp_slowtmr+0x626>
    } else {
      prev = pcb;
 8018428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801842a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 801842c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801842e:	68db      	ldr	r3, [r3, #12]
 8018430:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8018432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018434:	2b00      	cmp	r3, #0
 8018436:	d1a9      	bne.n	801838c <tcp_slowtmr+0x580>
    }
  }
}
 8018438:	bf00      	nop
 801843a:	bf00      	nop
 801843c:	3730      	adds	r7, #48	; 0x30
 801843e:	46bd      	mov	sp, r7
 8018440:	bdb0      	pop	{r4, r5, r7, pc}
 8018442:	bf00      	nop
 8018444:	08024f18 	.word	0x08024f18
 8018448:	080253a8 	.word	0x080253a8
 801844c:	08024f5c 	.word	0x08024f5c
 8018450:	20029778 	.word	0x20029778
 8018454:	20029784 	.word	0x20029784
 8018458:	080253d8 	.word	0x080253d8
 801845c:	08025400 	.word	0x08025400

08018460 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8018460:	b580      	push	{r7, lr}
 8018462:	b082      	sub	sp, #8
 8018464:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8018466:	4b2d      	ldr	r3, [pc, #180]	; (801851c <tcp_fasttmr+0xbc>)
 8018468:	781b      	ldrb	r3, [r3, #0]
 801846a:	3301      	adds	r3, #1
 801846c:	b2da      	uxtb	r2, r3
 801846e:	4b2b      	ldr	r3, [pc, #172]	; (801851c <tcp_fasttmr+0xbc>)
 8018470:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8018472:	4b2b      	ldr	r3, [pc, #172]	; (8018520 <tcp_fasttmr+0xc0>)
 8018474:	681b      	ldr	r3, [r3, #0]
 8018476:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8018478:	e048      	b.n	801850c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801847a:	687b      	ldr	r3, [r7, #4]
 801847c:	7f9a      	ldrb	r2, [r3, #30]
 801847e:	4b27      	ldr	r3, [pc, #156]	; (801851c <tcp_fasttmr+0xbc>)
 8018480:	781b      	ldrb	r3, [r3, #0]
 8018482:	429a      	cmp	r2, r3
 8018484:	d03f      	beq.n	8018506 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8018486:	4b25      	ldr	r3, [pc, #148]	; (801851c <tcp_fasttmr+0xbc>)
 8018488:	781a      	ldrb	r2, [r3, #0]
 801848a:	687b      	ldr	r3, [r7, #4]
 801848c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	8b5b      	ldrh	r3, [r3, #26]
 8018492:	f003 0301 	and.w	r3, r3, #1
 8018496:	2b00      	cmp	r3, #0
 8018498:	d010      	beq.n	80184bc <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801849a:	687b      	ldr	r3, [r7, #4]
 801849c:	8b5b      	ldrh	r3, [r3, #26]
 801849e:	f043 0302 	orr.w	r3, r3, #2
 80184a2:	b29a      	uxth	r2, r3
 80184a4:	687b      	ldr	r3, [r7, #4]
 80184a6:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 80184a8:	6878      	ldr	r0, [r7, #4]
 80184aa:	f003 fbe1 	bl	801bc70 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80184ae:	687b      	ldr	r3, [r7, #4]
 80184b0:	8b5b      	ldrh	r3, [r3, #26]
 80184b2:	f023 0303 	bic.w	r3, r3, #3
 80184b6:	b29a      	uxth	r2, r3
 80184b8:	687b      	ldr	r3, [r7, #4]
 80184ba:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	8b5b      	ldrh	r3, [r3, #26]
 80184c0:	f003 0308 	and.w	r3, r3, #8
 80184c4:	2b00      	cmp	r3, #0
 80184c6:	d009      	beq.n	80184dc <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	8b5b      	ldrh	r3, [r3, #26]
 80184cc:	f023 0308 	bic.w	r3, r3, #8
 80184d0:	b29a      	uxth	r2, r3
 80184d2:	687b      	ldr	r3, [r7, #4]
 80184d4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80184d6:	6878      	ldr	r0, [r7, #4]
 80184d8:	f7ff f87a 	bl	80175d0 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	68db      	ldr	r3, [r3, #12]
 80184e0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80184e2:	687b      	ldr	r3, [r7, #4]
 80184e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80184e6:	2b00      	cmp	r3, #0
 80184e8:	d00a      	beq.n	8018500 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80184ea:	4b0e      	ldr	r3, [pc, #56]	; (8018524 <tcp_fasttmr+0xc4>)
 80184ec:	2200      	movs	r2, #0
 80184ee:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80184f0:	6878      	ldr	r0, [r7, #4]
 80184f2:	f000 f819 	bl	8018528 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80184f6:	4b0b      	ldr	r3, [pc, #44]	; (8018524 <tcp_fasttmr+0xc4>)
 80184f8:	781b      	ldrb	r3, [r3, #0]
 80184fa:	2b00      	cmp	r3, #0
 80184fc:	d000      	beq.n	8018500 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80184fe:	e7b8      	b.n	8018472 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8018500:	683b      	ldr	r3, [r7, #0]
 8018502:	607b      	str	r3, [r7, #4]
 8018504:	e002      	b.n	801850c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8018506:	687b      	ldr	r3, [r7, #4]
 8018508:	68db      	ldr	r3, [r3, #12]
 801850a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	2b00      	cmp	r3, #0
 8018510:	d1b3      	bne.n	801847a <tcp_fasttmr+0x1a>
    }
  }
}
 8018512:	bf00      	nop
 8018514:	bf00      	nop
 8018516:	3708      	adds	r7, #8
 8018518:	46bd      	mov	sp, r7
 801851a:	bd80      	pop	{r7, pc}
 801851c:	20022966 	.word	0x20022966
 8018520:	20029774 	.word	0x20029774
 8018524:	20029770 	.word	0x20029770

08018528 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8018528:	b590      	push	{r4, r7, lr}
 801852a:	b085      	sub	sp, #20
 801852c:	af00      	add	r7, sp, #0
 801852e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8018530:	687b      	ldr	r3, [r7, #4]
 8018532:	2b00      	cmp	r3, #0
 8018534:	d109      	bne.n	801854a <tcp_process_refused_data+0x22>
 8018536:	4b37      	ldr	r3, [pc, #220]	; (8018614 <tcp_process_refused_data+0xec>)
 8018538:	f240 6209 	movw	r2, #1545	; 0x609
 801853c:	4936      	ldr	r1, [pc, #216]	; (8018618 <tcp_process_refused_data+0xf0>)
 801853e:	4837      	ldr	r0, [pc, #220]	; (801861c <tcp_process_refused_data+0xf4>)
 8018540:	f008 fc1c 	bl	8020d7c <iprintf>
 8018544:	f06f 030f 	mvn.w	r3, #15
 8018548:	e060      	b.n	801860c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 801854a:	687b      	ldr	r3, [r7, #4]
 801854c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801854e:	7b5b      	ldrb	r3, [r3, #13]
 8018550:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018556:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8018558:	687b      	ldr	r3, [r7, #4]
 801855a:	2200      	movs	r2, #0
 801855c:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801855e:	687b      	ldr	r3, [r7, #4]
 8018560:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8018564:	2b00      	cmp	r3, #0
 8018566:	d00b      	beq.n	8018580 <tcp_process_refused_data+0x58>
 8018568:	687b      	ldr	r3, [r7, #4]
 801856a:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 801856e:	687b      	ldr	r3, [r7, #4]
 8018570:	6918      	ldr	r0, [r3, #16]
 8018572:	2300      	movs	r3, #0
 8018574:	68ba      	ldr	r2, [r7, #8]
 8018576:	6879      	ldr	r1, [r7, #4]
 8018578:	47a0      	blx	r4
 801857a:	4603      	mov	r3, r0
 801857c:	73fb      	strb	r3, [r7, #15]
 801857e:	e007      	b.n	8018590 <tcp_process_refused_data+0x68>
 8018580:	2300      	movs	r3, #0
 8018582:	68ba      	ldr	r2, [r7, #8]
 8018584:	6879      	ldr	r1, [r7, #4]
 8018586:	2000      	movs	r0, #0
 8018588:	f000 f878 	bl	801867c <tcp_recv_null>
 801858c:	4603      	mov	r3, r0
 801858e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8018590:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018594:	2b00      	cmp	r3, #0
 8018596:	d12a      	bne.n	80185ee <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8018598:	7bbb      	ldrb	r3, [r7, #14]
 801859a:	f003 0320 	and.w	r3, r3, #32
 801859e:	2b00      	cmp	r3, #0
 80185a0:	d033      	beq.n	801860a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80185a2:	687b      	ldr	r3, [r7, #4]
 80185a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80185a6:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80185aa:	d005      	beq.n	80185b8 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80185b0:	3301      	adds	r3, #1
 80185b2:	b29a      	uxth	r2, r3
 80185b4:	687b      	ldr	r3, [r7, #4]
 80185b6:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80185b8:	687b      	ldr	r3, [r7, #4]
 80185ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80185be:	2b00      	cmp	r3, #0
 80185c0:	d00b      	beq.n	80185da <tcp_process_refused_data+0xb2>
 80185c2:	687b      	ldr	r3, [r7, #4]
 80185c4:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	6918      	ldr	r0, [r3, #16]
 80185cc:	2300      	movs	r3, #0
 80185ce:	2200      	movs	r2, #0
 80185d0:	6879      	ldr	r1, [r7, #4]
 80185d2:	47a0      	blx	r4
 80185d4:	4603      	mov	r3, r0
 80185d6:	73fb      	strb	r3, [r7, #15]
 80185d8:	e001      	b.n	80185de <tcp_process_refused_data+0xb6>
 80185da:	2300      	movs	r3, #0
 80185dc:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80185de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80185e2:	f113 0f0d 	cmn.w	r3, #13
 80185e6:	d110      	bne.n	801860a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80185e8:	f06f 030c 	mvn.w	r3, #12
 80185ec:	e00e      	b.n	801860c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80185ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80185f2:	f113 0f0d 	cmn.w	r3, #13
 80185f6:	d102      	bne.n	80185fe <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80185f8:	f06f 030c 	mvn.w	r3, #12
 80185fc:	e006      	b.n	801860c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80185fe:	687b      	ldr	r3, [r7, #4]
 8018600:	68ba      	ldr	r2, [r7, #8]
 8018602:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 8018604:	f06f 0304 	mvn.w	r3, #4
 8018608:	e000      	b.n	801860c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 801860a:	2300      	movs	r3, #0
}
 801860c:	4618      	mov	r0, r3
 801860e:	3714      	adds	r7, #20
 8018610:	46bd      	mov	sp, r7
 8018612:	bd90      	pop	{r4, r7, pc}
 8018614:	08024f18 	.word	0x08024f18
 8018618:	08025428 	.word	0x08025428
 801861c:	08024f5c 	.word	0x08024f5c

08018620 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8018620:	b580      	push	{r7, lr}
 8018622:	b084      	sub	sp, #16
 8018624:	af00      	add	r7, sp, #0
 8018626:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8018628:	e007      	b.n	801863a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	681b      	ldr	r3, [r3, #0]
 801862e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8018630:	6878      	ldr	r0, [r7, #4]
 8018632:	f000 f80a 	bl	801864a <tcp_seg_free>
    seg = next;
 8018636:	68fb      	ldr	r3, [r7, #12]
 8018638:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801863a:	687b      	ldr	r3, [r7, #4]
 801863c:	2b00      	cmp	r3, #0
 801863e:	d1f4      	bne.n	801862a <tcp_segs_free+0xa>
  }
}
 8018640:	bf00      	nop
 8018642:	bf00      	nop
 8018644:	3710      	adds	r7, #16
 8018646:	46bd      	mov	sp, r7
 8018648:	bd80      	pop	{r7, pc}

0801864a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801864a:	b580      	push	{r7, lr}
 801864c:	b082      	sub	sp, #8
 801864e:	af00      	add	r7, sp, #0
 8018650:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8018652:	687b      	ldr	r3, [r7, #4]
 8018654:	2b00      	cmp	r3, #0
 8018656:	d00c      	beq.n	8018672 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8018658:	687b      	ldr	r3, [r7, #4]
 801865a:	685b      	ldr	r3, [r3, #4]
 801865c:	2b00      	cmp	r3, #0
 801865e:	d004      	beq.n	801866a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8018660:	687b      	ldr	r3, [r7, #4]
 8018662:	685b      	ldr	r3, [r3, #4]
 8018664:	4618      	mov	r0, r3
 8018666:	f7fe fb63 	bl	8016d30 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801866a:	6879      	ldr	r1, [r7, #4]
 801866c:	2003      	movs	r0, #3
 801866e:	f7fd fc91 	bl	8015f94 <memp_free>
  }
}
 8018672:	bf00      	nop
 8018674:	3708      	adds	r7, #8
 8018676:	46bd      	mov	sp, r7
 8018678:	bd80      	pop	{r7, pc}
	...

0801867c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801867c:	b580      	push	{r7, lr}
 801867e:	b084      	sub	sp, #16
 8018680:	af00      	add	r7, sp, #0
 8018682:	60f8      	str	r0, [r7, #12]
 8018684:	60b9      	str	r1, [r7, #8]
 8018686:	607a      	str	r2, [r7, #4]
 8018688:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801868a:	68bb      	ldr	r3, [r7, #8]
 801868c:	2b00      	cmp	r3, #0
 801868e:	d109      	bne.n	80186a4 <tcp_recv_null+0x28>
 8018690:	4b12      	ldr	r3, [pc, #72]	; (80186dc <tcp_recv_null+0x60>)
 8018692:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8018696:	4912      	ldr	r1, [pc, #72]	; (80186e0 <tcp_recv_null+0x64>)
 8018698:	4812      	ldr	r0, [pc, #72]	; (80186e4 <tcp_recv_null+0x68>)
 801869a:	f008 fb6f 	bl	8020d7c <iprintf>
 801869e:	f06f 030f 	mvn.w	r3, #15
 80186a2:	e016      	b.n	80186d2 <tcp_recv_null+0x56>

  if (p != NULL) {
 80186a4:	687b      	ldr	r3, [r7, #4]
 80186a6:	2b00      	cmp	r3, #0
 80186a8:	d009      	beq.n	80186be <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	891b      	ldrh	r3, [r3, #8]
 80186ae:	4619      	mov	r1, r3
 80186b0:	68b8      	ldr	r0, [r7, #8]
 80186b2:	f7ff fb15 	bl	8017ce0 <tcp_recved>
    pbuf_free(p);
 80186b6:	6878      	ldr	r0, [r7, #4]
 80186b8:	f7fe fb3a 	bl	8016d30 <pbuf_free>
 80186bc:	e008      	b.n	80186d0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80186be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80186c2:	2b00      	cmp	r3, #0
 80186c4:	d104      	bne.n	80186d0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80186c6:	68b8      	ldr	r0, [r7, #8]
 80186c8:	f7fe ffec 	bl	80176a4 <tcp_close>
 80186cc:	4603      	mov	r3, r0
 80186ce:	e000      	b.n	80186d2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80186d0:	2300      	movs	r3, #0
}
 80186d2:	4618      	mov	r0, r3
 80186d4:	3710      	adds	r7, #16
 80186d6:	46bd      	mov	sp, r7
 80186d8:	bd80      	pop	{r7, pc}
 80186da:	bf00      	nop
 80186dc:	08024f18 	.word	0x08024f18
 80186e0:	0802546c 	.word	0x0802546c
 80186e4:	08024f5c 	.word	0x08024f5c

080186e8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80186e8:	b580      	push	{r7, lr}
 80186ea:	b086      	sub	sp, #24
 80186ec:	af00      	add	r7, sp, #0
 80186ee:	4603      	mov	r3, r0
 80186f0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80186f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	db01      	blt.n	80186fe <tcp_kill_prio+0x16>
 80186fa:	79fb      	ldrb	r3, [r7, #7]
 80186fc:	e000      	b.n	8018700 <tcp_kill_prio+0x18>
 80186fe:	237f      	movs	r3, #127	; 0x7f
 8018700:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8018702:	7afb      	ldrb	r3, [r7, #11]
 8018704:	2b00      	cmp	r3, #0
 8018706:	d034      	beq.n	8018772 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8018708:	7afb      	ldrb	r3, [r7, #11]
 801870a:	3b01      	subs	r3, #1
 801870c:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 801870e:	2300      	movs	r3, #0
 8018710:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8018712:	2300      	movs	r3, #0
 8018714:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018716:	4b19      	ldr	r3, [pc, #100]	; (801877c <tcp_kill_prio+0x94>)
 8018718:	681b      	ldr	r3, [r3, #0]
 801871a:	617b      	str	r3, [r7, #20]
 801871c:	e01f      	b.n	801875e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801871e:	697b      	ldr	r3, [r7, #20]
 8018720:	7d5b      	ldrb	r3, [r3, #21]
 8018722:	7afa      	ldrb	r2, [r7, #11]
 8018724:	429a      	cmp	r2, r3
 8018726:	d80c      	bhi.n	8018742 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8018728:	697b      	ldr	r3, [r7, #20]
 801872a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 801872c:	7afa      	ldrb	r2, [r7, #11]
 801872e:	429a      	cmp	r2, r3
 8018730:	d112      	bne.n	8018758 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8018732:	4b13      	ldr	r3, [pc, #76]	; (8018780 <tcp_kill_prio+0x98>)
 8018734:	681a      	ldr	r2, [r3, #0]
 8018736:	697b      	ldr	r3, [r7, #20]
 8018738:	6a1b      	ldr	r3, [r3, #32]
 801873a:	1ad3      	subs	r3, r2, r3
 801873c:	68fa      	ldr	r2, [r7, #12]
 801873e:	429a      	cmp	r2, r3
 8018740:	d80a      	bhi.n	8018758 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8018742:	4b0f      	ldr	r3, [pc, #60]	; (8018780 <tcp_kill_prio+0x98>)
 8018744:	681a      	ldr	r2, [r3, #0]
 8018746:	697b      	ldr	r3, [r7, #20]
 8018748:	6a1b      	ldr	r3, [r3, #32]
 801874a:	1ad3      	subs	r3, r2, r3
 801874c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 801874e:	697b      	ldr	r3, [r7, #20]
 8018750:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8018752:	697b      	ldr	r3, [r7, #20]
 8018754:	7d5b      	ldrb	r3, [r3, #21]
 8018756:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018758:	697b      	ldr	r3, [r7, #20]
 801875a:	68db      	ldr	r3, [r3, #12]
 801875c:	617b      	str	r3, [r7, #20]
 801875e:	697b      	ldr	r3, [r7, #20]
 8018760:	2b00      	cmp	r3, #0
 8018762:	d1dc      	bne.n	801871e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8018764:	693b      	ldr	r3, [r7, #16]
 8018766:	2b00      	cmp	r3, #0
 8018768:	d004      	beq.n	8018774 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801876a:	6938      	ldr	r0, [r7, #16]
 801876c:	f7ff f8d6 	bl	801791c <tcp_abort>
 8018770:	e000      	b.n	8018774 <tcp_kill_prio+0x8c>
    return;
 8018772:	bf00      	nop
  }
}
 8018774:	3718      	adds	r7, #24
 8018776:	46bd      	mov	sp, r7
 8018778:	bd80      	pop	{r7, pc}
 801877a:	bf00      	nop
 801877c:	20029774 	.word	0x20029774
 8018780:	20029778 	.word	0x20029778

08018784 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8018784:	b580      	push	{r7, lr}
 8018786:	b086      	sub	sp, #24
 8018788:	af00      	add	r7, sp, #0
 801878a:	4603      	mov	r3, r0
 801878c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801878e:	79fb      	ldrb	r3, [r7, #7]
 8018790:	2b08      	cmp	r3, #8
 8018792:	d009      	beq.n	80187a8 <tcp_kill_state+0x24>
 8018794:	79fb      	ldrb	r3, [r7, #7]
 8018796:	2b09      	cmp	r3, #9
 8018798:	d006      	beq.n	80187a8 <tcp_kill_state+0x24>
 801879a:	4b1a      	ldr	r3, [pc, #104]	; (8018804 <tcp_kill_state+0x80>)
 801879c:	f240 62dd 	movw	r2, #1757	; 0x6dd
 80187a0:	4919      	ldr	r1, [pc, #100]	; (8018808 <tcp_kill_state+0x84>)
 80187a2:	481a      	ldr	r0, [pc, #104]	; (801880c <tcp_kill_state+0x88>)
 80187a4:	f008 faea 	bl	8020d7c <iprintf>

  inactivity = 0;
 80187a8:	2300      	movs	r3, #0
 80187aa:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80187ac:	2300      	movs	r3, #0
 80187ae:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80187b0:	4b17      	ldr	r3, [pc, #92]	; (8018810 <tcp_kill_state+0x8c>)
 80187b2:	681b      	ldr	r3, [r3, #0]
 80187b4:	617b      	str	r3, [r7, #20]
 80187b6:	e017      	b.n	80187e8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80187b8:	697b      	ldr	r3, [r7, #20]
 80187ba:	7d1b      	ldrb	r3, [r3, #20]
 80187bc:	79fa      	ldrb	r2, [r7, #7]
 80187be:	429a      	cmp	r2, r3
 80187c0:	d10f      	bne.n	80187e2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80187c2:	4b14      	ldr	r3, [pc, #80]	; (8018814 <tcp_kill_state+0x90>)
 80187c4:	681a      	ldr	r2, [r3, #0]
 80187c6:	697b      	ldr	r3, [r7, #20]
 80187c8:	6a1b      	ldr	r3, [r3, #32]
 80187ca:	1ad3      	subs	r3, r2, r3
 80187cc:	68fa      	ldr	r2, [r7, #12]
 80187ce:	429a      	cmp	r2, r3
 80187d0:	d807      	bhi.n	80187e2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80187d2:	4b10      	ldr	r3, [pc, #64]	; (8018814 <tcp_kill_state+0x90>)
 80187d4:	681a      	ldr	r2, [r3, #0]
 80187d6:	697b      	ldr	r3, [r7, #20]
 80187d8:	6a1b      	ldr	r3, [r3, #32]
 80187da:	1ad3      	subs	r3, r2, r3
 80187dc:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80187de:	697b      	ldr	r3, [r7, #20]
 80187e0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80187e2:	697b      	ldr	r3, [r7, #20]
 80187e4:	68db      	ldr	r3, [r3, #12]
 80187e6:	617b      	str	r3, [r7, #20]
 80187e8:	697b      	ldr	r3, [r7, #20]
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	d1e4      	bne.n	80187b8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80187ee:	693b      	ldr	r3, [r7, #16]
 80187f0:	2b00      	cmp	r3, #0
 80187f2:	d003      	beq.n	80187fc <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80187f4:	2100      	movs	r1, #0
 80187f6:	6938      	ldr	r0, [r7, #16]
 80187f8:	f7fe ffdc 	bl	80177b4 <tcp_abandon>
  }
}
 80187fc:	bf00      	nop
 80187fe:	3718      	adds	r7, #24
 8018800:	46bd      	mov	sp, r7
 8018802:	bd80      	pop	{r7, pc}
 8018804:	08024f18 	.word	0x08024f18
 8018808:	08025488 	.word	0x08025488
 801880c:	08024f5c 	.word	0x08024f5c
 8018810:	20029774 	.word	0x20029774
 8018814:	20029778 	.word	0x20029778

08018818 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8018818:	b580      	push	{r7, lr}
 801881a:	b084      	sub	sp, #16
 801881c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801881e:	2300      	movs	r3, #0
 8018820:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8018822:	2300      	movs	r3, #0
 8018824:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018826:	4b12      	ldr	r3, [pc, #72]	; (8018870 <tcp_kill_timewait+0x58>)
 8018828:	681b      	ldr	r3, [r3, #0]
 801882a:	60fb      	str	r3, [r7, #12]
 801882c:	e012      	b.n	8018854 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801882e:	4b11      	ldr	r3, [pc, #68]	; (8018874 <tcp_kill_timewait+0x5c>)
 8018830:	681a      	ldr	r2, [r3, #0]
 8018832:	68fb      	ldr	r3, [r7, #12]
 8018834:	6a1b      	ldr	r3, [r3, #32]
 8018836:	1ad3      	subs	r3, r2, r3
 8018838:	687a      	ldr	r2, [r7, #4]
 801883a:	429a      	cmp	r2, r3
 801883c:	d807      	bhi.n	801884e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801883e:	4b0d      	ldr	r3, [pc, #52]	; (8018874 <tcp_kill_timewait+0x5c>)
 8018840:	681a      	ldr	r2, [r3, #0]
 8018842:	68fb      	ldr	r3, [r7, #12]
 8018844:	6a1b      	ldr	r3, [r3, #32]
 8018846:	1ad3      	subs	r3, r2, r3
 8018848:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801884a:	68fb      	ldr	r3, [r7, #12]
 801884c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801884e:	68fb      	ldr	r3, [r7, #12]
 8018850:	68db      	ldr	r3, [r3, #12]
 8018852:	60fb      	str	r3, [r7, #12]
 8018854:	68fb      	ldr	r3, [r7, #12]
 8018856:	2b00      	cmp	r3, #0
 8018858:	d1e9      	bne.n	801882e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801885a:	68bb      	ldr	r3, [r7, #8]
 801885c:	2b00      	cmp	r3, #0
 801885e:	d002      	beq.n	8018866 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8018860:	68b8      	ldr	r0, [r7, #8]
 8018862:	f7ff f85b 	bl	801791c <tcp_abort>
  }
}
 8018866:	bf00      	nop
 8018868:	3710      	adds	r7, #16
 801886a:	46bd      	mov	sp, r7
 801886c:	bd80      	pop	{r7, pc}
 801886e:	bf00      	nop
 8018870:	20029784 	.word	0x20029784
 8018874:	20029778 	.word	0x20029778

08018878 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8018878:	b580      	push	{r7, lr}
 801887a:	b082      	sub	sp, #8
 801887c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801887e:	4b10      	ldr	r3, [pc, #64]	; (80188c0 <tcp_handle_closepend+0x48>)
 8018880:	681b      	ldr	r3, [r3, #0]
 8018882:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8018884:	e014      	b.n	80188b0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8018886:	687b      	ldr	r3, [r7, #4]
 8018888:	68db      	ldr	r3, [r3, #12]
 801888a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 801888c:	687b      	ldr	r3, [r7, #4]
 801888e:	8b5b      	ldrh	r3, [r3, #26]
 8018890:	f003 0308 	and.w	r3, r3, #8
 8018894:	2b00      	cmp	r3, #0
 8018896:	d009      	beq.n	80188ac <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8018898:	687b      	ldr	r3, [r7, #4]
 801889a:	8b5b      	ldrh	r3, [r3, #26]
 801889c:	f023 0308 	bic.w	r3, r3, #8
 80188a0:	b29a      	uxth	r2, r3
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80188a6:	6878      	ldr	r0, [r7, #4]
 80188a8:	f7fe fe92 	bl	80175d0 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80188ac:	683b      	ldr	r3, [r7, #0]
 80188ae:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80188b0:	687b      	ldr	r3, [r7, #4]
 80188b2:	2b00      	cmp	r3, #0
 80188b4:	d1e7      	bne.n	8018886 <tcp_handle_closepend+0xe>
  }
}
 80188b6:	bf00      	nop
 80188b8:	bf00      	nop
 80188ba:	3708      	adds	r7, #8
 80188bc:	46bd      	mov	sp, r7
 80188be:	bd80      	pop	{r7, pc}
 80188c0:	20029774 	.word	0x20029774

080188c4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80188c4:	b580      	push	{r7, lr}
 80188c6:	b084      	sub	sp, #16
 80188c8:	af00      	add	r7, sp, #0
 80188ca:	4603      	mov	r3, r0
 80188cc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80188ce:	2001      	movs	r0, #1
 80188d0:	f7fd fb0e 	bl	8015ef0 <memp_malloc>
 80188d4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80188d6:	68fb      	ldr	r3, [r7, #12]
 80188d8:	2b00      	cmp	r3, #0
 80188da:	d126      	bne.n	801892a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80188dc:	f7ff ffcc 	bl	8018878 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80188e0:	f7ff ff9a 	bl	8018818 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80188e4:	2001      	movs	r0, #1
 80188e6:	f7fd fb03 	bl	8015ef0 <memp_malloc>
 80188ea:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80188ec:	68fb      	ldr	r3, [r7, #12]
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	d11b      	bne.n	801892a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80188f2:	2009      	movs	r0, #9
 80188f4:	f7ff ff46 	bl	8018784 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80188f8:	2001      	movs	r0, #1
 80188fa:	f7fd faf9 	bl	8015ef0 <memp_malloc>
 80188fe:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8018900:	68fb      	ldr	r3, [r7, #12]
 8018902:	2b00      	cmp	r3, #0
 8018904:	d111      	bne.n	801892a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8018906:	2008      	movs	r0, #8
 8018908:	f7ff ff3c 	bl	8018784 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801890c:	2001      	movs	r0, #1
 801890e:	f7fd faef 	bl	8015ef0 <memp_malloc>
 8018912:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8018914:	68fb      	ldr	r3, [r7, #12]
 8018916:	2b00      	cmp	r3, #0
 8018918:	d107      	bne.n	801892a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801891a:	79fb      	ldrb	r3, [r7, #7]
 801891c:	4618      	mov	r0, r3
 801891e:	f7ff fee3 	bl	80186e8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018922:	2001      	movs	r0, #1
 8018924:	f7fd fae4 	bl	8015ef0 <memp_malloc>
 8018928:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801892a:	68fb      	ldr	r3, [r7, #12]
 801892c:	2b00      	cmp	r3, #0
 801892e:	d03f      	beq.n	80189b0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8018930:	2298      	movs	r2, #152	; 0x98
 8018932:	2100      	movs	r1, #0
 8018934:	68f8      	ldr	r0, [r7, #12]
 8018936:	f007 fd05 	bl	8020344 <memset>
    pcb->prio = prio;
 801893a:	68fb      	ldr	r3, [r7, #12]
 801893c:	79fa      	ldrb	r2, [r7, #7]
 801893e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8018940:	68fb      	ldr	r3, [r7, #12]
 8018942:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8018946:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801894a:	68fb      	ldr	r3, [r7, #12]
 801894c:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8018950:	855a      	strh	r2, [r3, #42]	; 0x2a
 8018952:	68fb      	ldr	r3, [r7, #12]
 8018954:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8018956:	68fb      	ldr	r3, [r7, #12]
 8018958:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801895a:	68fb      	ldr	r3, [r7, #12]
 801895c:	22ff      	movs	r2, #255	; 0xff
 801895e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8018960:	68fb      	ldr	r3, [r7, #12]
 8018962:	f44f 7206 	mov.w	r2, #536	; 0x218
 8018966:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8018968:	68fb      	ldr	r3, [r7, #12]
 801896a:	2206      	movs	r2, #6
 801896c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8018970:	68fb      	ldr	r3, [r7, #12]
 8018972:	2206      	movs	r2, #6
 8018974:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8018976:	68fb      	ldr	r3, [r7, #12]
 8018978:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801897c:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801897e:	68fb      	ldr	r3, [r7, #12]
 8018980:	2201      	movs	r2, #1
 8018982:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8018986:	4b0d      	ldr	r3, [pc, #52]	; (80189bc <tcp_alloc+0xf8>)
 8018988:	681a      	ldr	r2, [r3, #0]
 801898a:	68fb      	ldr	r3, [r7, #12]
 801898c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801898e:	4b0c      	ldr	r3, [pc, #48]	; (80189c0 <tcp_alloc+0xfc>)
 8018990:	781a      	ldrb	r2, [r3, #0]
 8018992:	68fb      	ldr	r3, [r7, #12]
 8018994:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8018996:	68fb      	ldr	r3, [r7, #12]
 8018998:	f44f 6286 	mov.w	r2, #1072	; 0x430
 801899c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80189a0:	68fb      	ldr	r3, [r7, #12]
 80189a2:	4a08      	ldr	r2, [pc, #32]	; (80189c4 <tcp_alloc+0x100>)
 80189a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	4a07      	ldr	r2, [pc, #28]	; (80189c8 <tcp_alloc+0x104>)
 80189ac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80189b0:	68fb      	ldr	r3, [r7, #12]
}
 80189b2:	4618      	mov	r0, r3
 80189b4:	3710      	adds	r7, #16
 80189b6:	46bd      	mov	sp, r7
 80189b8:	bd80      	pop	{r7, pc}
 80189ba:	bf00      	nop
 80189bc:	20029778 	.word	0x20029778
 80189c0:	20022966 	.word	0x20022966
 80189c4:	0801867d 	.word	0x0801867d
 80189c8:	006ddd00 	.word	0x006ddd00

080189cc <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80189cc:	b580      	push	{r7, lr}
 80189ce:	b084      	sub	sp, #16
 80189d0:	af00      	add	r7, sp, #0
 80189d2:	4603      	mov	r3, r0
 80189d4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80189d6:	2040      	movs	r0, #64	; 0x40
 80189d8:	f7ff ff74 	bl	80188c4 <tcp_alloc>
 80189dc:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80189de:	68fb      	ldr	r3, [r7, #12]
}
 80189e0:	4618      	mov	r0, r3
 80189e2:	3710      	adds	r7, #16
 80189e4:	46bd      	mov	sp, r7
 80189e6:	bd80      	pop	{r7, pc}

080189e8 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 80189e8:	b480      	push	{r7}
 80189ea:	b083      	sub	sp, #12
 80189ec:	af00      	add	r7, sp, #0
 80189ee:	6078      	str	r0, [r7, #4]
 80189f0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80189f2:	687b      	ldr	r3, [r7, #4]
 80189f4:	2b00      	cmp	r3, #0
 80189f6:	d002      	beq.n	80189fe <tcp_arg+0x16>
    pcb->callback_arg = arg;
 80189f8:	687b      	ldr	r3, [r7, #4]
 80189fa:	683a      	ldr	r2, [r7, #0]
 80189fc:	611a      	str	r2, [r3, #16]
  }
}
 80189fe:	bf00      	nop
 8018a00:	370c      	adds	r7, #12
 8018a02:	46bd      	mov	sp, r7
 8018a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a08:	4770      	bx	lr
	...

08018a0c <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8018a0c:	b580      	push	{r7, lr}
 8018a0e:	b082      	sub	sp, #8
 8018a10:	af00      	add	r7, sp, #0
 8018a12:	6078      	str	r0, [r7, #4]
 8018a14:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8018a16:	687b      	ldr	r3, [r7, #4]
 8018a18:	2b00      	cmp	r3, #0
 8018a1a:	d00e      	beq.n	8018a3a <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8018a1c:	687b      	ldr	r3, [r7, #4]
 8018a1e:	7d1b      	ldrb	r3, [r3, #20]
 8018a20:	2b01      	cmp	r3, #1
 8018a22:	d106      	bne.n	8018a32 <tcp_recv+0x26>
 8018a24:	4b07      	ldr	r3, [pc, #28]	; (8018a44 <tcp_recv+0x38>)
 8018a26:	f240 72df 	movw	r2, #2015	; 0x7df
 8018a2a:	4907      	ldr	r1, [pc, #28]	; (8018a48 <tcp_recv+0x3c>)
 8018a2c:	4807      	ldr	r0, [pc, #28]	; (8018a4c <tcp_recv+0x40>)
 8018a2e:	f008 f9a5 	bl	8020d7c <iprintf>
    pcb->recv = recv;
 8018a32:	687b      	ldr	r3, [r7, #4]
 8018a34:	683a      	ldr	r2, [r7, #0]
 8018a36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8018a3a:	bf00      	nop
 8018a3c:	3708      	adds	r7, #8
 8018a3e:	46bd      	mov	sp, r7
 8018a40:	bd80      	pop	{r7, pc}
 8018a42:	bf00      	nop
 8018a44:	08024f18 	.word	0x08024f18
 8018a48:	08025498 	.word	0x08025498
 8018a4c:	08024f5c 	.word	0x08024f5c

08018a50 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8018a50:	b580      	push	{r7, lr}
 8018a52:	b082      	sub	sp, #8
 8018a54:	af00      	add	r7, sp, #0
 8018a56:	6078      	str	r0, [r7, #4]
 8018a58:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8018a5a:	687b      	ldr	r3, [r7, #4]
 8018a5c:	2b00      	cmp	r3, #0
 8018a5e:	d00d      	beq.n	8018a7c <tcp_sent+0x2c>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8018a60:	687b      	ldr	r3, [r7, #4]
 8018a62:	7d1b      	ldrb	r3, [r3, #20]
 8018a64:	2b01      	cmp	r3, #1
 8018a66:	d106      	bne.n	8018a76 <tcp_sent+0x26>
 8018a68:	4b06      	ldr	r3, [pc, #24]	; (8018a84 <tcp_sent+0x34>)
 8018a6a:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8018a6e:	4906      	ldr	r1, [pc, #24]	; (8018a88 <tcp_sent+0x38>)
 8018a70:	4806      	ldr	r0, [pc, #24]	; (8018a8c <tcp_sent+0x3c>)
 8018a72:	f008 f983 	bl	8020d7c <iprintf>
    pcb->sent = sent;
 8018a76:	687b      	ldr	r3, [r7, #4]
 8018a78:	683a      	ldr	r2, [r7, #0]
 8018a7a:	67da      	str	r2, [r3, #124]	; 0x7c
  }
}
 8018a7c:	bf00      	nop
 8018a7e:	3708      	adds	r7, #8
 8018a80:	46bd      	mov	sp, r7
 8018a82:	bd80      	pop	{r7, pc}
 8018a84:	08024f18 	.word	0x08024f18
 8018a88:	080254c0 	.word	0x080254c0
 8018a8c:	08024f5c 	.word	0x08024f5c

08018a90 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8018a90:	b580      	push	{r7, lr}
 8018a92:	b082      	sub	sp, #8
 8018a94:	af00      	add	r7, sp, #0
 8018a96:	6078      	str	r0, [r7, #4]
 8018a98:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8018a9a:	687b      	ldr	r3, [r7, #4]
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d00e      	beq.n	8018abe <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8018aa0:	687b      	ldr	r3, [r7, #4]
 8018aa2:	7d1b      	ldrb	r3, [r3, #20]
 8018aa4:	2b01      	cmp	r3, #1
 8018aa6:	d106      	bne.n	8018ab6 <tcp_err+0x26>
 8018aa8:	4b07      	ldr	r3, [pc, #28]	; (8018ac8 <tcp_err+0x38>)
 8018aaa:	f640 020d 	movw	r2, #2061	; 0x80d
 8018aae:	4907      	ldr	r1, [pc, #28]	; (8018acc <tcp_err+0x3c>)
 8018ab0:	4807      	ldr	r0, [pc, #28]	; (8018ad0 <tcp_err+0x40>)
 8018ab2:	f008 f963 	bl	8020d7c <iprintf>
    pcb->errf = err;
 8018ab6:	687b      	ldr	r3, [r7, #4]
 8018ab8:	683a      	ldr	r2, [r7, #0]
 8018aba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8018abe:	bf00      	nop
 8018ac0:	3708      	adds	r7, #8
 8018ac2:	46bd      	mov	sp, r7
 8018ac4:	bd80      	pop	{r7, pc}
 8018ac6:	bf00      	nop
 8018ac8:	08024f18 	.word	0x08024f18
 8018acc:	080254e8 	.word	0x080254e8
 8018ad0:	08024f5c 	.word	0x08024f5c

08018ad4 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8018ad4:	b480      	push	{r7}
 8018ad6:	b085      	sub	sp, #20
 8018ad8:	af00      	add	r7, sp, #0
 8018ada:	6078      	str	r0, [r7, #4]
 8018adc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8018ade:	687b      	ldr	r3, [r7, #4]
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	d008      	beq.n	8018af6 <tcp_accept+0x22>
 8018ae4:	687b      	ldr	r3, [r7, #4]
 8018ae6:	7d1b      	ldrb	r3, [r3, #20]
 8018ae8:	2b01      	cmp	r3, #1
 8018aea:	d104      	bne.n	8018af6 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8018aec:	687b      	ldr	r3, [r7, #4]
 8018aee:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8018af0:	68fb      	ldr	r3, [r7, #12]
 8018af2:	683a      	ldr	r2, [r7, #0]
 8018af4:	619a      	str	r2, [r3, #24]
  }
}
 8018af6:	bf00      	nop
 8018af8:	3714      	adds	r7, #20
 8018afa:	46bd      	mov	sp, r7
 8018afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b00:	4770      	bx	lr
	...

08018b04 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8018b04:	b580      	push	{r7, lr}
 8018b06:	b084      	sub	sp, #16
 8018b08:	af00      	add	r7, sp, #0
 8018b0a:	60f8      	str	r0, [r7, #12]
 8018b0c:	60b9      	str	r1, [r7, #8]
 8018b0e:	4613      	mov	r3, r2
 8018b10:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8018b12:	68fb      	ldr	r3, [r7, #12]
 8018b14:	2b00      	cmp	r3, #0
 8018b16:	d107      	bne.n	8018b28 <tcp_poll+0x24>
 8018b18:	4b0e      	ldr	r3, [pc, #56]	; (8018b54 <tcp_poll+0x50>)
 8018b1a:	f640 023d 	movw	r2, #2109	; 0x83d
 8018b1e:	490e      	ldr	r1, [pc, #56]	; (8018b58 <tcp_poll+0x54>)
 8018b20:	480e      	ldr	r0, [pc, #56]	; (8018b5c <tcp_poll+0x58>)
 8018b22:	f008 f92b 	bl	8020d7c <iprintf>
 8018b26:	e011      	b.n	8018b4c <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8018b28:	68fb      	ldr	r3, [r7, #12]
 8018b2a:	7d1b      	ldrb	r3, [r3, #20]
 8018b2c:	2b01      	cmp	r3, #1
 8018b2e:	d106      	bne.n	8018b3e <tcp_poll+0x3a>
 8018b30:	4b08      	ldr	r3, [pc, #32]	; (8018b54 <tcp_poll+0x50>)
 8018b32:	f640 023e 	movw	r2, #2110	; 0x83e
 8018b36:	490a      	ldr	r1, [pc, #40]	; (8018b60 <tcp_poll+0x5c>)
 8018b38:	4808      	ldr	r0, [pc, #32]	; (8018b5c <tcp_poll+0x58>)
 8018b3a:	f008 f91f 	bl	8020d7c <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8018b3e:	68fb      	ldr	r3, [r7, #12]
 8018b40:	68ba      	ldr	r2, [r7, #8]
 8018b42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8018b46:	68fb      	ldr	r3, [r7, #12]
 8018b48:	79fa      	ldrb	r2, [r7, #7]
 8018b4a:	775a      	strb	r2, [r3, #29]
}
 8018b4c:	3710      	adds	r7, #16
 8018b4e:	46bd      	mov	sp, r7
 8018b50:	bd80      	pop	{r7, pc}
 8018b52:	bf00      	nop
 8018b54:	08024f18 	.word	0x08024f18
 8018b58:	08025510 	.word	0x08025510
 8018b5c:	08024f5c 	.word	0x08024f5c
 8018b60:	08025528 	.word	0x08025528

08018b64 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8018b64:	b580      	push	{r7, lr}
 8018b66:	b082      	sub	sp, #8
 8018b68:	af00      	add	r7, sp, #0
 8018b6a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8018b6c:	687b      	ldr	r3, [r7, #4]
 8018b6e:	2b00      	cmp	r3, #0
 8018b70:	d107      	bne.n	8018b82 <tcp_pcb_purge+0x1e>
 8018b72:	4b1e      	ldr	r3, [pc, #120]	; (8018bec <tcp_pcb_purge+0x88>)
 8018b74:	f640 0251 	movw	r2, #2129	; 0x851
 8018b78:	491d      	ldr	r1, [pc, #116]	; (8018bf0 <tcp_pcb_purge+0x8c>)
 8018b7a:	481e      	ldr	r0, [pc, #120]	; (8018bf4 <tcp_pcb_purge+0x90>)
 8018b7c:	f008 f8fe 	bl	8020d7c <iprintf>
 8018b80:	e030      	b.n	8018be4 <tcp_pcb_purge+0x80>

  if (pcb->state != CLOSED &&
 8018b82:	687b      	ldr	r3, [r7, #4]
 8018b84:	7d1b      	ldrb	r3, [r3, #20]
 8018b86:	2b00      	cmp	r3, #0
 8018b88:	d02c      	beq.n	8018be4 <tcp_pcb_purge+0x80>
      pcb->state != TIME_WAIT &&
 8018b8a:	687b      	ldr	r3, [r7, #4]
 8018b8c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8018b8e:	2b0a      	cmp	r3, #10
 8018b90:	d028      	beq.n	8018be4 <tcp_pcb_purge+0x80>
      pcb->state != LISTEN) {
 8018b92:	687b      	ldr	r3, [r7, #4]
 8018b94:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8018b96:	2b01      	cmp	r3, #1
 8018b98:	d024      	beq.n	8018be4 <tcp_pcb_purge+0x80>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8018b9a:	687b      	ldr	r3, [r7, #4]
 8018b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018b9e:	2b00      	cmp	r3, #0
 8018ba0:	d007      	beq.n	8018bb2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8018ba2:	687b      	ldr	r3, [r7, #4]
 8018ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018ba6:	4618      	mov	r0, r3
 8018ba8:	f7fe f8c2 	bl	8016d30 <pbuf_free>
      pcb->refused_data = NULL;
 8018bac:	687b      	ldr	r3, [r7, #4]
 8018bae:	2200      	movs	r2, #0
 8018bb0:	675a      	str	r2, [r3, #116]	; 0x74
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8018bb2:	687b      	ldr	r3, [r7, #4]
 8018bb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018bb8:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018bbe:	4618      	mov	r0, r3
 8018bc0:	f7ff fd2e 	bl	8018620 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8018bc4:	687b      	ldr	r3, [r7, #4]
 8018bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018bc8:	4618      	mov	r0, r3
 8018bca:	f7ff fd29 	bl	8018620 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	2200      	movs	r2, #0
 8018bd2:	66da      	str	r2, [r3, #108]	; 0x6c
 8018bd4:	687b      	ldr	r3, [r7, #4]
 8018bd6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8018bd8:	687b      	ldr	r3, [r7, #4]
 8018bda:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8018bdc:	687b      	ldr	r3, [r7, #4]
 8018bde:	2200      	movs	r2, #0
 8018be0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8018be4:	3708      	adds	r7, #8
 8018be6:	46bd      	mov	sp, r7
 8018be8:	bd80      	pop	{r7, pc}
 8018bea:	bf00      	nop
 8018bec:	08024f18 	.word	0x08024f18
 8018bf0:	08025548 	.word	0x08025548
 8018bf4:	08024f5c 	.word	0x08024f5c

08018bf8 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8018bf8:	b580      	push	{r7, lr}
 8018bfa:	b084      	sub	sp, #16
 8018bfc:	af00      	add	r7, sp, #0
 8018bfe:	6078      	str	r0, [r7, #4]
 8018c00:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8018c02:	683b      	ldr	r3, [r7, #0]
 8018c04:	2b00      	cmp	r3, #0
 8018c06:	d106      	bne.n	8018c16 <tcp_pcb_remove+0x1e>
 8018c08:	4b38      	ldr	r3, [pc, #224]	; (8018cec <tcp_pcb_remove+0xf4>)
 8018c0a:	f640 0283 	movw	r2, #2179	; 0x883
 8018c0e:	4938      	ldr	r1, [pc, #224]	; (8018cf0 <tcp_pcb_remove+0xf8>)
 8018c10:	4838      	ldr	r0, [pc, #224]	; (8018cf4 <tcp_pcb_remove+0xfc>)
 8018c12:	f008 f8b3 	bl	8020d7c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8018c16:	687b      	ldr	r3, [r7, #4]
 8018c18:	2b00      	cmp	r3, #0
 8018c1a:	d106      	bne.n	8018c2a <tcp_pcb_remove+0x32>
 8018c1c:	4b33      	ldr	r3, [pc, #204]	; (8018cec <tcp_pcb_remove+0xf4>)
 8018c1e:	f640 0284 	movw	r2, #2180	; 0x884
 8018c22:	4935      	ldr	r1, [pc, #212]	; (8018cf8 <tcp_pcb_remove+0x100>)
 8018c24:	4833      	ldr	r0, [pc, #204]	; (8018cf4 <tcp_pcb_remove+0xfc>)
 8018c26:	f008 f8a9 	bl	8020d7c <iprintf>

  TCP_RMV(pcblist, pcb);
 8018c2a:	687b      	ldr	r3, [r7, #4]
 8018c2c:	681b      	ldr	r3, [r3, #0]
 8018c2e:	683a      	ldr	r2, [r7, #0]
 8018c30:	429a      	cmp	r2, r3
 8018c32:	d105      	bne.n	8018c40 <tcp_pcb_remove+0x48>
 8018c34:	687b      	ldr	r3, [r7, #4]
 8018c36:	681b      	ldr	r3, [r3, #0]
 8018c38:	68da      	ldr	r2, [r3, #12]
 8018c3a:	687b      	ldr	r3, [r7, #4]
 8018c3c:	601a      	str	r2, [r3, #0]
 8018c3e:	e013      	b.n	8018c68 <tcp_pcb_remove+0x70>
 8018c40:	687b      	ldr	r3, [r7, #4]
 8018c42:	681b      	ldr	r3, [r3, #0]
 8018c44:	60fb      	str	r3, [r7, #12]
 8018c46:	e00c      	b.n	8018c62 <tcp_pcb_remove+0x6a>
 8018c48:	68fb      	ldr	r3, [r7, #12]
 8018c4a:	68db      	ldr	r3, [r3, #12]
 8018c4c:	683a      	ldr	r2, [r7, #0]
 8018c4e:	429a      	cmp	r2, r3
 8018c50:	d104      	bne.n	8018c5c <tcp_pcb_remove+0x64>
 8018c52:	683b      	ldr	r3, [r7, #0]
 8018c54:	68da      	ldr	r2, [r3, #12]
 8018c56:	68fb      	ldr	r3, [r7, #12]
 8018c58:	60da      	str	r2, [r3, #12]
 8018c5a:	e005      	b.n	8018c68 <tcp_pcb_remove+0x70>
 8018c5c:	68fb      	ldr	r3, [r7, #12]
 8018c5e:	68db      	ldr	r3, [r3, #12]
 8018c60:	60fb      	str	r3, [r7, #12]
 8018c62:	68fb      	ldr	r3, [r7, #12]
 8018c64:	2b00      	cmp	r3, #0
 8018c66:	d1ef      	bne.n	8018c48 <tcp_pcb_remove+0x50>
 8018c68:	683b      	ldr	r3, [r7, #0]
 8018c6a:	2200      	movs	r2, #0
 8018c6c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8018c6e:	6838      	ldr	r0, [r7, #0]
 8018c70:	f7ff ff78 	bl	8018b64 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8018c74:	683b      	ldr	r3, [r7, #0]
 8018c76:	7d1b      	ldrb	r3, [r3, #20]
 8018c78:	2b0a      	cmp	r3, #10
 8018c7a:	d013      	beq.n	8018ca4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8018c7c:	683b      	ldr	r3, [r7, #0]
 8018c7e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8018c80:	2b01      	cmp	r3, #1
 8018c82:	d00f      	beq.n	8018ca4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8018c84:	683b      	ldr	r3, [r7, #0]
 8018c86:	8b5b      	ldrh	r3, [r3, #26]
 8018c88:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8018c8c:	2b00      	cmp	r3, #0
 8018c8e:	d009      	beq.n	8018ca4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8018c90:	683b      	ldr	r3, [r7, #0]
 8018c92:	8b5b      	ldrh	r3, [r3, #26]
 8018c94:	f043 0302 	orr.w	r3, r3, #2
 8018c98:	b29a      	uxth	r2, r3
 8018c9a:	683b      	ldr	r3, [r7, #0]
 8018c9c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8018c9e:	6838      	ldr	r0, [r7, #0]
 8018ca0:	f002 ffe6 	bl	801bc70 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8018ca4:	683b      	ldr	r3, [r7, #0]
 8018ca6:	7d1b      	ldrb	r3, [r3, #20]
 8018ca8:	2b01      	cmp	r3, #1
 8018caa:	d015      	beq.n	8018cd8 <tcp_pcb_remove+0xe0>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8018cac:	683b      	ldr	r3, [r7, #0]
 8018cae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	d006      	beq.n	8018cc2 <tcp_pcb_remove+0xca>
 8018cb4:	4b0d      	ldr	r3, [pc, #52]	; (8018cec <tcp_pcb_remove+0xf4>)
 8018cb6:	f640 0293 	movw	r2, #2195	; 0x893
 8018cba:	4910      	ldr	r1, [pc, #64]	; (8018cfc <tcp_pcb_remove+0x104>)
 8018cbc:	480d      	ldr	r0, [pc, #52]	; (8018cf4 <tcp_pcb_remove+0xfc>)
 8018cbe:	f008 f85d 	bl	8020d7c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8018cc2:	683b      	ldr	r3, [r7, #0]
 8018cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018cc6:	2b00      	cmp	r3, #0
 8018cc8:	d006      	beq.n	8018cd8 <tcp_pcb_remove+0xe0>
 8018cca:	4b08      	ldr	r3, [pc, #32]	; (8018cec <tcp_pcb_remove+0xf4>)
 8018ccc:	f640 0294 	movw	r2, #2196	; 0x894
 8018cd0:	490b      	ldr	r1, [pc, #44]	; (8018d00 <tcp_pcb_remove+0x108>)
 8018cd2:	4808      	ldr	r0, [pc, #32]	; (8018cf4 <tcp_pcb_remove+0xfc>)
 8018cd4:	f008 f852 	bl	8020d7c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8018cd8:	683b      	ldr	r3, [r7, #0]
 8018cda:	2200      	movs	r2, #0
 8018cdc:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8018cde:	683b      	ldr	r3, [r7, #0]
 8018ce0:	2200      	movs	r2, #0
 8018ce2:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8018ce4:	bf00      	nop
 8018ce6:	3710      	adds	r7, #16
 8018ce8:	46bd      	mov	sp, r7
 8018cea:	bd80      	pop	{r7, pc}
 8018cec:	08024f18 	.word	0x08024f18
 8018cf0:	08025564 	.word	0x08025564
 8018cf4:	08024f5c 	.word	0x08024f5c
 8018cf8:	08025580 	.word	0x08025580
 8018cfc:	080255a0 	.word	0x080255a0
 8018d00:	080255b8 	.word	0x080255b8

08018d04 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8018d04:	b580      	push	{r7, lr}
 8018d06:	b082      	sub	sp, #8
 8018d08:	af00      	add	r7, sp, #0
 8018d0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8018d0c:	687b      	ldr	r3, [r7, #4]
 8018d0e:	2b00      	cmp	r3, #0
 8018d10:	d106      	bne.n	8018d20 <tcp_next_iss+0x1c>
 8018d12:	4b0a      	ldr	r3, [pc, #40]	; (8018d3c <tcp_next_iss+0x38>)
 8018d14:	f640 02af 	movw	r2, #2223	; 0x8af
 8018d18:	4909      	ldr	r1, [pc, #36]	; (8018d40 <tcp_next_iss+0x3c>)
 8018d1a:	480a      	ldr	r0, [pc, #40]	; (8018d44 <tcp_next_iss+0x40>)
 8018d1c:	f008 f82e 	bl	8020d7c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8018d20:	4b09      	ldr	r3, [pc, #36]	; (8018d48 <tcp_next_iss+0x44>)
 8018d22:	681a      	ldr	r2, [r3, #0]
 8018d24:	4b09      	ldr	r3, [pc, #36]	; (8018d4c <tcp_next_iss+0x48>)
 8018d26:	681b      	ldr	r3, [r3, #0]
 8018d28:	4413      	add	r3, r2
 8018d2a:	4a07      	ldr	r2, [pc, #28]	; (8018d48 <tcp_next_iss+0x44>)
 8018d2c:	6013      	str	r3, [r2, #0]
  return iss;
 8018d2e:	4b06      	ldr	r3, [pc, #24]	; (8018d48 <tcp_next_iss+0x44>)
 8018d30:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8018d32:	4618      	mov	r0, r3
 8018d34:	3708      	adds	r7, #8
 8018d36:	46bd      	mov	sp, r7
 8018d38:	bd80      	pop	{r7, pc}
 8018d3a:	bf00      	nop
 8018d3c:	08024f18 	.word	0x08024f18
 8018d40:	080255d4 	.word	0x080255d4
 8018d44:	08024f5c 	.word	0x08024f5c
 8018d48:	2000001c 	.word	0x2000001c
 8018d4c:	20029778 	.word	0x20029778

08018d50 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8018d50:	b580      	push	{r7, lr}
 8018d52:	b086      	sub	sp, #24
 8018d54:	af00      	add	r7, sp, #0
 8018d56:	4603      	mov	r3, r0
 8018d58:	60b9      	str	r1, [r7, #8]
 8018d5a:	607a      	str	r2, [r7, #4]
 8018d5c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8018d5e:	687b      	ldr	r3, [r7, #4]
 8018d60:	2b00      	cmp	r3, #0
 8018d62:	d106      	bne.n	8018d72 <tcp_eff_send_mss_netif+0x22>
 8018d64:	4b14      	ldr	r3, [pc, #80]	; (8018db8 <tcp_eff_send_mss_netif+0x68>)
 8018d66:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8018d6a:	4914      	ldr	r1, [pc, #80]	; (8018dbc <tcp_eff_send_mss_netif+0x6c>)
 8018d6c:	4814      	ldr	r0, [pc, #80]	; (8018dc0 <tcp_eff_send_mss_netif+0x70>)
 8018d6e:	f008 f805 	bl	8020d7c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8018d72:	68bb      	ldr	r3, [r7, #8]
 8018d74:	2b00      	cmp	r3, #0
 8018d76:	d101      	bne.n	8018d7c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8018d78:	89fb      	ldrh	r3, [r7, #14]
 8018d7a:	e019      	b.n	8018db0 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8018d7c:	68bb      	ldr	r3, [r7, #8]
 8018d7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018d80:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8018d82:	8afb      	ldrh	r3, [r7, #22]
 8018d84:	2b00      	cmp	r3, #0
 8018d86:	d012      	beq.n	8018dae <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8018d88:	2328      	movs	r3, #40	; 0x28
 8018d8a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8018d8c:	8afa      	ldrh	r2, [r7, #22]
 8018d8e:	8abb      	ldrh	r3, [r7, #20]
 8018d90:	429a      	cmp	r2, r3
 8018d92:	d904      	bls.n	8018d9e <tcp_eff_send_mss_netif+0x4e>
 8018d94:	8afa      	ldrh	r2, [r7, #22]
 8018d96:	8abb      	ldrh	r3, [r7, #20]
 8018d98:	1ad3      	subs	r3, r2, r3
 8018d9a:	b29b      	uxth	r3, r3
 8018d9c:	e000      	b.n	8018da0 <tcp_eff_send_mss_netif+0x50>
 8018d9e:	2300      	movs	r3, #0
 8018da0:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8018da2:	8a7a      	ldrh	r2, [r7, #18]
 8018da4:	89fb      	ldrh	r3, [r7, #14]
 8018da6:	4293      	cmp	r3, r2
 8018da8:	bf28      	it	cs
 8018daa:	4613      	movcs	r3, r2
 8018dac:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8018dae:	89fb      	ldrh	r3, [r7, #14]
}
 8018db0:	4618      	mov	r0, r3
 8018db2:	3718      	adds	r7, #24
 8018db4:	46bd      	mov	sp, r7
 8018db6:	bd80      	pop	{r7, pc}
 8018db8:	08024f18 	.word	0x08024f18
 8018dbc:	080255f0 	.word	0x080255f0
 8018dc0:	08024f5c 	.word	0x08024f5c

08018dc4 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8018dc4:	b580      	push	{r7, lr}
 8018dc6:	b084      	sub	sp, #16
 8018dc8:	af00      	add	r7, sp, #0
 8018dca:	6078      	str	r0, [r7, #4]
 8018dcc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8018dce:	683b      	ldr	r3, [r7, #0]
 8018dd0:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8018dd2:	687b      	ldr	r3, [r7, #4]
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	d119      	bne.n	8018e0c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8018dd8:	4b10      	ldr	r3, [pc, #64]	; (8018e1c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8018dda:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8018dde:	4910      	ldr	r1, [pc, #64]	; (8018e20 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8018de0:	4810      	ldr	r0, [pc, #64]	; (8018e24 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8018de2:	f007 ffcb 	bl	8020d7c <iprintf>

  while (pcb != NULL) {
 8018de6:	e011      	b.n	8018e0c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8018de8:	68fb      	ldr	r3, [r7, #12]
 8018dea:	681a      	ldr	r2, [r3, #0]
 8018dec:	687b      	ldr	r3, [r7, #4]
 8018dee:	681b      	ldr	r3, [r3, #0]
 8018df0:	429a      	cmp	r2, r3
 8018df2:	d108      	bne.n	8018e06 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8018df4:	68fb      	ldr	r3, [r7, #12]
 8018df6:	68db      	ldr	r3, [r3, #12]
 8018df8:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8018dfa:	68f8      	ldr	r0, [r7, #12]
 8018dfc:	f7fe fd8e 	bl	801791c <tcp_abort>
      pcb = next;
 8018e00:	68bb      	ldr	r3, [r7, #8]
 8018e02:	60fb      	str	r3, [r7, #12]
 8018e04:	e002      	b.n	8018e0c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8018e06:	68fb      	ldr	r3, [r7, #12]
 8018e08:	68db      	ldr	r3, [r3, #12]
 8018e0a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8018e0c:	68fb      	ldr	r3, [r7, #12]
 8018e0e:	2b00      	cmp	r3, #0
 8018e10:	d1ea      	bne.n	8018de8 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8018e12:	bf00      	nop
 8018e14:	bf00      	nop
 8018e16:	3710      	adds	r7, #16
 8018e18:	46bd      	mov	sp, r7
 8018e1a:	bd80      	pop	{r7, pc}
 8018e1c:	08024f18 	.word	0x08024f18
 8018e20:	08025618 	.word	0x08025618
 8018e24:	08024f5c 	.word	0x08024f5c

08018e28 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8018e28:	b580      	push	{r7, lr}
 8018e2a:	b084      	sub	sp, #16
 8018e2c:	af00      	add	r7, sp, #0
 8018e2e:	6078      	str	r0, [r7, #4]
 8018e30:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8018e32:	687b      	ldr	r3, [r7, #4]
 8018e34:	2b00      	cmp	r3, #0
 8018e36:	d02a      	beq.n	8018e8e <tcp_netif_ip_addr_changed+0x66>
 8018e38:	687b      	ldr	r3, [r7, #4]
 8018e3a:	681b      	ldr	r3, [r3, #0]
 8018e3c:	2b00      	cmp	r3, #0
 8018e3e:	d026      	beq.n	8018e8e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8018e40:	4b15      	ldr	r3, [pc, #84]	; (8018e98 <tcp_netif_ip_addr_changed+0x70>)
 8018e42:	681b      	ldr	r3, [r3, #0]
 8018e44:	4619      	mov	r1, r3
 8018e46:	6878      	ldr	r0, [r7, #4]
 8018e48:	f7ff ffbc 	bl	8018dc4 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8018e4c:	4b13      	ldr	r3, [pc, #76]	; (8018e9c <tcp_netif_ip_addr_changed+0x74>)
 8018e4e:	681b      	ldr	r3, [r3, #0]
 8018e50:	4619      	mov	r1, r3
 8018e52:	6878      	ldr	r0, [r7, #4]
 8018e54:	f7ff ffb6 	bl	8018dc4 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8018e58:	683b      	ldr	r3, [r7, #0]
 8018e5a:	2b00      	cmp	r3, #0
 8018e5c:	d017      	beq.n	8018e8e <tcp_netif_ip_addr_changed+0x66>
 8018e5e:	683b      	ldr	r3, [r7, #0]
 8018e60:	681b      	ldr	r3, [r3, #0]
 8018e62:	2b00      	cmp	r3, #0
 8018e64:	d013      	beq.n	8018e8e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018e66:	4b0e      	ldr	r3, [pc, #56]	; (8018ea0 <tcp_netif_ip_addr_changed+0x78>)
 8018e68:	681b      	ldr	r3, [r3, #0]
 8018e6a:	60fb      	str	r3, [r7, #12]
 8018e6c:	e00c      	b.n	8018e88 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8018e6e:	68fb      	ldr	r3, [r7, #12]
 8018e70:	681a      	ldr	r2, [r3, #0]
 8018e72:	687b      	ldr	r3, [r7, #4]
 8018e74:	681b      	ldr	r3, [r3, #0]
 8018e76:	429a      	cmp	r2, r3
 8018e78:	d103      	bne.n	8018e82 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8018e7a:	683b      	ldr	r3, [r7, #0]
 8018e7c:	681a      	ldr	r2, [r3, #0]
 8018e7e:	68fb      	ldr	r3, [r7, #12]
 8018e80:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018e82:	68fb      	ldr	r3, [r7, #12]
 8018e84:	68db      	ldr	r3, [r3, #12]
 8018e86:	60fb      	str	r3, [r7, #12]
 8018e88:	68fb      	ldr	r3, [r7, #12]
 8018e8a:	2b00      	cmp	r3, #0
 8018e8c:	d1ef      	bne.n	8018e6e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8018e8e:	bf00      	nop
 8018e90:	3710      	adds	r7, #16
 8018e92:	46bd      	mov	sp, r7
 8018e94:	bd80      	pop	{r7, pc}
 8018e96:	bf00      	nop
 8018e98:	20029774 	.word	0x20029774
 8018e9c:	20029780 	.word	0x20029780
 8018ea0:	2002977c 	.word	0x2002977c

08018ea4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8018ea4:	b590      	push	{r4, r7, lr}
 8018ea6:	b08d      	sub	sp, #52	; 0x34
 8018ea8:	af04      	add	r7, sp, #16
 8018eaa:	6078      	str	r0, [r7, #4]
 8018eac:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8018eae:	687b      	ldr	r3, [r7, #4]
 8018eb0:	2b00      	cmp	r3, #0
 8018eb2:	d105      	bne.n	8018ec0 <tcp_input+0x1c>
 8018eb4:	4b9b      	ldr	r3, [pc, #620]	; (8019124 <tcp_input+0x280>)
 8018eb6:	2283      	movs	r2, #131	; 0x83
 8018eb8:	499b      	ldr	r1, [pc, #620]	; (8019128 <tcp_input+0x284>)
 8018eba:	489c      	ldr	r0, [pc, #624]	; (801912c <tcp_input+0x288>)
 8018ebc:	f007 ff5e 	bl	8020d7c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8018ec0:	687b      	ldr	r3, [r7, #4]
 8018ec2:	685b      	ldr	r3, [r3, #4]
 8018ec4:	4a9a      	ldr	r2, [pc, #616]	; (8019130 <tcp_input+0x28c>)
 8018ec6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8018ec8:	687b      	ldr	r3, [r7, #4]
 8018eca:	895b      	ldrh	r3, [r3, #10]
 8018ecc:	2b13      	cmp	r3, #19
 8018ece:	f240 83c2 	bls.w	8019656 <tcp_input+0x7b2>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8018ed2:	4b98      	ldr	r3, [pc, #608]	; (8019134 <tcp_input+0x290>)
 8018ed4:	695b      	ldr	r3, [r3, #20]
 8018ed6:	4a97      	ldr	r2, [pc, #604]	; (8019134 <tcp_input+0x290>)
 8018ed8:	6812      	ldr	r2, [r2, #0]
 8018eda:	4611      	mov	r1, r2
 8018edc:	4618      	mov	r0, r3
 8018ede:	f006 f82b 	bl	801ef38 <ip4_addr_isbroadcast_u32>
 8018ee2:	4603      	mov	r3, r0
 8018ee4:	2b00      	cmp	r3, #0
 8018ee6:	f040 83b8 	bne.w	801965a <tcp_input+0x7b6>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8018eea:	4b92      	ldr	r3, [pc, #584]	; (8019134 <tcp_input+0x290>)
 8018eec:	695b      	ldr	r3, [r3, #20]
 8018eee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8018ef2:	2be0      	cmp	r3, #224	; 0xe0
 8018ef4:	f000 83b1 	beq.w	801965a <tcp_input+0x7b6>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8018ef8:	4b8d      	ldr	r3, [pc, #564]	; (8019130 <tcp_input+0x28c>)
 8018efa:	681b      	ldr	r3, [r3, #0]
 8018efc:	899b      	ldrh	r3, [r3, #12]
 8018efe:	b29b      	uxth	r3, r3
 8018f00:	4618      	mov	r0, r3
 8018f02:	f7fc fb3f 	bl	8015584 <lwip_htons>
 8018f06:	4603      	mov	r3, r0
 8018f08:	0b1b      	lsrs	r3, r3, #12
 8018f0a:	b29b      	uxth	r3, r3
 8018f0c:	b2db      	uxtb	r3, r3
 8018f0e:	009b      	lsls	r3, r3, #2
 8018f10:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8018f12:	7cbb      	ldrb	r3, [r7, #18]
 8018f14:	2b13      	cmp	r3, #19
 8018f16:	f240 83a2 	bls.w	801965e <tcp_input+0x7ba>
 8018f1a:	7cbb      	ldrb	r3, [r7, #18]
 8018f1c:	b29a      	uxth	r2, r3
 8018f1e:	687b      	ldr	r3, [r7, #4]
 8018f20:	891b      	ldrh	r3, [r3, #8]
 8018f22:	429a      	cmp	r2, r3
 8018f24:	f200 839b 	bhi.w	801965e <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8018f28:	7cbb      	ldrb	r3, [r7, #18]
 8018f2a:	b29b      	uxth	r3, r3
 8018f2c:	3b14      	subs	r3, #20
 8018f2e:	b29a      	uxth	r2, r3
 8018f30:	4b81      	ldr	r3, [pc, #516]	; (8019138 <tcp_input+0x294>)
 8018f32:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8018f34:	4b81      	ldr	r3, [pc, #516]	; (801913c <tcp_input+0x298>)
 8018f36:	2200      	movs	r2, #0
 8018f38:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8018f3a:	687b      	ldr	r3, [r7, #4]
 8018f3c:	895a      	ldrh	r2, [r3, #10]
 8018f3e:	7cbb      	ldrb	r3, [r7, #18]
 8018f40:	b29b      	uxth	r3, r3
 8018f42:	429a      	cmp	r2, r3
 8018f44:	d309      	bcc.n	8018f5a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8018f46:	4b7c      	ldr	r3, [pc, #496]	; (8019138 <tcp_input+0x294>)
 8018f48:	881a      	ldrh	r2, [r3, #0]
 8018f4a:	4b7d      	ldr	r3, [pc, #500]	; (8019140 <tcp_input+0x29c>)
 8018f4c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8018f4e:	7cbb      	ldrb	r3, [r7, #18]
 8018f50:	4619      	mov	r1, r3
 8018f52:	6878      	ldr	r0, [r7, #4]
 8018f54:	f7fd fe34 	bl	8016bc0 <pbuf_remove_header>
 8018f58:	e04e      	b.n	8018ff8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8018f5a:	687b      	ldr	r3, [r7, #4]
 8018f5c:	681b      	ldr	r3, [r3, #0]
 8018f5e:	2b00      	cmp	r3, #0
 8018f60:	d105      	bne.n	8018f6e <tcp_input+0xca>
 8018f62:	4b70      	ldr	r3, [pc, #448]	; (8019124 <tcp_input+0x280>)
 8018f64:	22c2      	movs	r2, #194	; 0xc2
 8018f66:	4977      	ldr	r1, [pc, #476]	; (8019144 <tcp_input+0x2a0>)
 8018f68:	4870      	ldr	r0, [pc, #448]	; (801912c <tcp_input+0x288>)
 8018f6a:	f007 ff07 	bl	8020d7c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8018f6e:	2114      	movs	r1, #20
 8018f70:	6878      	ldr	r0, [r7, #4]
 8018f72:	f7fd fe25 	bl	8016bc0 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8018f76:	687b      	ldr	r3, [r7, #4]
 8018f78:	895a      	ldrh	r2, [r3, #10]
 8018f7a:	4b71      	ldr	r3, [pc, #452]	; (8019140 <tcp_input+0x29c>)
 8018f7c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8018f7e:	4b6e      	ldr	r3, [pc, #440]	; (8019138 <tcp_input+0x294>)
 8018f80:	881a      	ldrh	r2, [r3, #0]
 8018f82:	4b6f      	ldr	r3, [pc, #444]	; (8019140 <tcp_input+0x29c>)
 8018f84:	881b      	ldrh	r3, [r3, #0]
 8018f86:	1ad3      	subs	r3, r2, r3
 8018f88:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8018f8a:	4b6d      	ldr	r3, [pc, #436]	; (8019140 <tcp_input+0x29c>)
 8018f8c:	881b      	ldrh	r3, [r3, #0]
 8018f8e:	4619      	mov	r1, r3
 8018f90:	6878      	ldr	r0, [r7, #4]
 8018f92:	f7fd fe15 	bl	8016bc0 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8018f96:	687b      	ldr	r3, [r7, #4]
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	895b      	ldrh	r3, [r3, #10]
 8018f9c:	8a3a      	ldrh	r2, [r7, #16]
 8018f9e:	429a      	cmp	r2, r3
 8018fa0:	f200 835f 	bhi.w	8019662 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	681b      	ldr	r3, [r3, #0]
 8018fa8:	685b      	ldr	r3, [r3, #4]
 8018faa:	4a64      	ldr	r2, [pc, #400]	; (801913c <tcp_input+0x298>)
 8018fac:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8018fae:	687b      	ldr	r3, [r7, #4]
 8018fb0:	681b      	ldr	r3, [r3, #0]
 8018fb2:	8a3a      	ldrh	r2, [r7, #16]
 8018fb4:	4611      	mov	r1, r2
 8018fb6:	4618      	mov	r0, r3
 8018fb8:	f7fd fe02 	bl	8016bc0 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8018fbc:	687b      	ldr	r3, [r7, #4]
 8018fbe:	891a      	ldrh	r2, [r3, #8]
 8018fc0:	8a3b      	ldrh	r3, [r7, #16]
 8018fc2:	1ad3      	subs	r3, r2, r3
 8018fc4:	b29a      	uxth	r2, r3
 8018fc6:	687b      	ldr	r3, [r7, #4]
 8018fc8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8018fca:	687b      	ldr	r3, [r7, #4]
 8018fcc:	895b      	ldrh	r3, [r3, #10]
 8018fce:	2b00      	cmp	r3, #0
 8018fd0:	d005      	beq.n	8018fde <tcp_input+0x13a>
 8018fd2:	4b54      	ldr	r3, [pc, #336]	; (8019124 <tcp_input+0x280>)
 8018fd4:	22df      	movs	r2, #223	; 0xdf
 8018fd6:	495c      	ldr	r1, [pc, #368]	; (8019148 <tcp_input+0x2a4>)
 8018fd8:	4854      	ldr	r0, [pc, #336]	; (801912c <tcp_input+0x288>)
 8018fda:	f007 fecf 	bl	8020d7c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8018fde:	687b      	ldr	r3, [r7, #4]
 8018fe0:	891a      	ldrh	r2, [r3, #8]
 8018fe2:	687b      	ldr	r3, [r7, #4]
 8018fe4:	681b      	ldr	r3, [r3, #0]
 8018fe6:	891b      	ldrh	r3, [r3, #8]
 8018fe8:	429a      	cmp	r2, r3
 8018fea:	d005      	beq.n	8018ff8 <tcp_input+0x154>
 8018fec:	4b4d      	ldr	r3, [pc, #308]	; (8019124 <tcp_input+0x280>)
 8018fee:	22e0      	movs	r2, #224	; 0xe0
 8018ff0:	4956      	ldr	r1, [pc, #344]	; (801914c <tcp_input+0x2a8>)
 8018ff2:	484e      	ldr	r0, [pc, #312]	; (801912c <tcp_input+0x288>)
 8018ff4:	f007 fec2 	bl	8020d7c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8018ff8:	4b4d      	ldr	r3, [pc, #308]	; (8019130 <tcp_input+0x28c>)
 8018ffa:	681b      	ldr	r3, [r3, #0]
 8018ffc:	881b      	ldrh	r3, [r3, #0]
 8018ffe:	b29b      	uxth	r3, r3
 8019000:	4a4b      	ldr	r2, [pc, #300]	; (8019130 <tcp_input+0x28c>)
 8019002:	6814      	ldr	r4, [r2, #0]
 8019004:	4618      	mov	r0, r3
 8019006:	f7fc fabd 	bl	8015584 <lwip_htons>
 801900a:	4603      	mov	r3, r0
 801900c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801900e:	4b48      	ldr	r3, [pc, #288]	; (8019130 <tcp_input+0x28c>)
 8019010:	681b      	ldr	r3, [r3, #0]
 8019012:	885b      	ldrh	r3, [r3, #2]
 8019014:	b29b      	uxth	r3, r3
 8019016:	4a46      	ldr	r2, [pc, #280]	; (8019130 <tcp_input+0x28c>)
 8019018:	6814      	ldr	r4, [r2, #0]
 801901a:	4618      	mov	r0, r3
 801901c:	f7fc fab2 	bl	8015584 <lwip_htons>
 8019020:	4603      	mov	r3, r0
 8019022:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8019024:	4b42      	ldr	r3, [pc, #264]	; (8019130 <tcp_input+0x28c>)
 8019026:	681b      	ldr	r3, [r3, #0]
 8019028:	685b      	ldr	r3, [r3, #4]
 801902a:	4a41      	ldr	r2, [pc, #260]	; (8019130 <tcp_input+0x28c>)
 801902c:	6814      	ldr	r4, [r2, #0]
 801902e:	4618      	mov	r0, r3
 8019030:	f7fc fabd 	bl	80155ae <lwip_htonl>
 8019034:	4603      	mov	r3, r0
 8019036:	6063      	str	r3, [r4, #4]
 8019038:	6863      	ldr	r3, [r4, #4]
 801903a:	4a45      	ldr	r2, [pc, #276]	; (8019150 <tcp_input+0x2ac>)
 801903c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801903e:	4b3c      	ldr	r3, [pc, #240]	; (8019130 <tcp_input+0x28c>)
 8019040:	681b      	ldr	r3, [r3, #0]
 8019042:	689b      	ldr	r3, [r3, #8]
 8019044:	4a3a      	ldr	r2, [pc, #232]	; (8019130 <tcp_input+0x28c>)
 8019046:	6814      	ldr	r4, [r2, #0]
 8019048:	4618      	mov	r0, r3
 801904a:	f7fc fab0 	bl	80155ae <lwip_htonl>
 801904e:	4603      	mov	r3, r0
 8019050:	60a3      	str	r3, [r4, #8]
 8019052:	68a3      	ldr	r3, [r4, #8]
 8019054:	4a3f      	ldr	r2, [pc, #252]	; (8019154 <tcp_input+0x2b0>)
 8019056:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8019058:	4b35      	ldr	r3, [pc, #212]	; (8019130 <tcp_input+0x28c>)
 801905a:	681b      	ldr	r3, [r3, #0]
 801905c:	89db      	ldrh	r3, [r3, #14]
 801905e:	b29b      	uxth	r3, r3
 8019060:	4a33      	ldr	r2, [pc, #204]	; (8019130 <tcp_input+0x28c>)
 8019062:	6814      	ldr	r4, [r2, #0]
 8019064:	4618      	mov	r0, r3
 8019066:	f7fc fa8d 	bl	8015584 <lwip_htons>
 801906a:	4603      	mov	r3, r0
 801906c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801906e:	4b30      	ldr	r3, [pc, #192]	; (8019130 <tcp_input+0x28c>)
 8019070:	681b      	ldr	r3, [r3, #0]
 8019072:	899b      	ldrh	r3, [r3, #12]
 8019074:	b29b      	uxth	r3, r3
 8019076:	4618      	mov	r0, r3
 8019078:	f7fc fa84 	bl	8015584 <lwip_htons>
 801907c:	4603      	mov	r3, r0
 801907e:	b2db      	uxtb	r3, r3
 8019080:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019084:	b2da      	uxtb	r2, r3
 8019086:	4b34      	ldr	r3, [pc, #208]	; (8019158 <tcp_input+0x2b4>)
 8019088:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	891a      	ldrh	r2, [r3, #8]
 801908e:	4b33      	ldr	r3, [pc, #204]	; (801915c <tcp_input+0x2b8>)
 8019090:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8019092:	4b31      	ldr	r3, [pc, #196]	; (8019158 <tcp_input+0x2b4>)
 8019094:	781b      	ldrb	r3, [r3, #0]
 8019096:	f003 0303 	and.w	r3, r3, #3
 801909a:	2b00      	cmp	r3, #0
 801909c:	d00c      	beq.n	80190b8 <tcp_input+0x214>
    tcplen++;
 801909e:	4b2f      	ldr	r3, [pc, #188]	; (801915c <tcp_input+0x2b8>)
 80190a0:	881b      	ldrh	r3, [r3, #0]
 80190a2:	3301      	adds	r3, #1
 80190a4:	b29a      	uxth	r2, r3
 80190a6:	4b2d      	ldr	r3, [pc, #180]	; (801915c <tcp_input+0x2b8>)
 80190a8:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80190aa:	687b      	ldr	r3, [r7, #4]
 80190ac:	891a      	ldrh	r2, [r3, #8]
 80190ae:	4b2b      	ldr	r3, [pc, #172]	; (801915c <tcp_input+0x2b8>)
 80190b0:	881b      	ldrh	r3, [r3, #0]
 80190b2:	429a      	cmp	r2, r3
 80190b4:	f200 82d7 	bhi.w	8019666 <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80190b8:	2300      	movs	r3, #0
 80190ba:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80190bc:	4b28      	ldr	r3, [pc, #160]	; (8019160 <tcp_input+0x2bc>)
 80190be:	681b      	ldr	r3, [r3, #0]
 80190c0:	61fb      	str	r3, [r7, #28]
 80190c2:	e09d      	b.n	8019200 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80190c4:	69fb      	ldr	r3, [r7, #28]
 80190c6:	7d1b      	ldrb	r3, [r3, #20]
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	d105      	bne.n	80190d8 <tcp_input+0x234>
 80190cc:	4b15      	ldr	r3, [pc, #84]	; (8019124 <tcp_input+0x280>)
 80190ce:	22fb      	movs	r2, #251	; 0xfb
 80190d0:	4924      	ldr	r1, [pc, #144]	; (8019164 <tcp_input+0x2c0>)
 80190d2:	4816      	ldr	r0, [pc, #88]	; (801912c <tcp_input+0x288>)
 80190d4:	f007 fe52 	bl	8020d7c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80190d8:	69fb      	ldr	r3, [r7, #28]
 80190da:	7d1b      	ldrb	r3, [r3, #20]
 80190dc:	2b0a      	cmp	r3, #10
 80190de:	d105      	bne.n	80190ec <tcp_input+0x248>
 80190e0:	4b10      	ldr	r3, [pc, #64]	; (8019124 <tcp_input+0x280>)
 80190e2:	22fc      	movs	r2, #252	; 0xfc
 80190e4:	4920      	ldr	r1, [pc, #128]	; (8019168 <tcp_input+0x2c4>)
 80190e6:	4811      	ldr	r0, [pc, #68]	; (801912c <tcp_input+0x288>)
 80190e8:	f007 fe48 	bl	8020d7c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80190ec:	69fb      	ldr	r3, [r7, #28]
 80190ee:	7d1b      	ldrb	r3, [r3, #20]
 80190f0:	2b01      	cmp	r3, #1
 80190f2:	d105      	bne.n	8019100 <tcp_input+0x25c>
 80190f4:	4b0b      	ldr	r3, [pc, #44]	; (8019124 <tcp_input+0x280>)
 80190f6:	22fd      	movs	r2, #253	; 0xfd
 80190f8:	491c      	ldr	r1, [pc, #112]	; (801916c <tcp_input+0x2c8>)
 80190fa:	480c      	ldr	r0, [pc, #48]	; (801912c <tcp_input+0x288>)
 80190fc:	f007 fe3e 	bl	8020d7c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019100:	69fb      	ldr	r3, [r7, #28]
 8019102:	7a1b      	ldrb	r3, [r3, #8]
 8019104:	2b00      	cmp	r3, #0
 8019106:	d033      	beq.n	8019170 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8019108:	69fb      	ldr	r3, [r7, #28]
 801910a:	7a1a      	ldrb	r2, [r3, #8]
 801910c:	4b09      	ldr	r3, [pc, #36]	; (8019134 <tcp_input+0x290>)
 801910e:	685b      	ldr	r3, [r3, #4]
 8019110:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8019114:	3301      	adds	r3, #1
 8019116:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019118:	429a      	cmp	r2, r3
 801911a:	d029      	beq.n	8019170 <tcp_input+0x2cc>
      prev = pcb;
 801911c:	69fb      	ldr	r3, [r7, #28]
 801911e:	61bb      	str	r3, [r7, #24]
      continue;
 8019120:	e06b      	b.n	80191fa <tcp_input+0x356>
 8019122:	bf00      	nop
 8019124:	0802564c 	.word	0x0802564c
 8019128:	08025680 	.word	0x08025680
 801912c:	08025698 	.word	0x08025698
 8019130:	20022978 	.word	0x20022978
 8019134:	20026078 	.word	0x20026078
 8019138:	2002297c 	.word	0x2002297c
 801913c:	20022980 	.word	0x20022980
 8019140:	2002297e 	.word	0x2002297e
 8019144:	080256c0 	.word	0x080256c0
 8019148:	080256d0 	.word	0x080256d0
 801914c:	080256dc 	.word	0x080256dc
 8019150:	20022988 	.word	0x20022988
 8019154:	2002298c 	.word	0x2002298c
 8019158:	20022994 	.word	0x20022994
 801915c:	20022992 	.word	0x20022992
 8019160:	20029774 	.word	0x20029774
 8019164:	080256fc 	.word	0x080256fc
 8019168:	08025724 	.word	0x08025724
 801916c:	08025750 	.word	0x08025750
    }

    if (pcb->remote_port == tcphdr->src &&
 8019170:	69fb      	ldr	r3, [r7, #28]
 8019172:	8b1a      	ldrh	r2, [r3, #24]
 8019174:	4b94      	ldr	r3, [pc, #592]	; (80193c8 <tcp_input+0x524>)
 8019176:	681b      	ldr	r3, [r3, #0]
 8019178:	881b      	ldrh	r3, [r3, #0]
 801917a:	b29b      	uxth	r3, r3
 801917c:	429a      	cmp	r2, r3
 801917e:	d13a      	bne.n	80191f6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8019180:	69fb      	ldr	r3, [r7, #28]
 8019182:	8ada      	ldrh	r2, [r3, #22]
 8019184:	4b90      	ldr	r3, [pc, #576]	; (80193c8 <tcp_input+0x524>)
 8019186:	681b      	ldr	r3, [r3, #0]
 8019188:	885b      	ldrh	r3, [r3, #2]
 801918a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801918c:	429a      	cmp	r2, r3
 801918e:	d132      	bne.n	80191f6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8019190:	69fb      	ldr	r3, [r7, #28]
 8019192:	685a      	ldr	r2, [r3, #4]
 8019194:	4b8d      	ldr	r3, [pc, #564]	; (80193cc <tcp_input+0x528>)
 8019196:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8019198:	429a      	cmp	r2, r3
 801919a:	d12c      	bne.n	80191f6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801919c:	69fb      	ldr	r3, [r7, #28]
 801919e:	681a      	ldr	r2, [r3, #0]
 80191a0:	4b8a      	ldr	r3, [pc, #552]	; (80193cc <tcp_input+0x528>)
 80191a2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80191a4:	429a      	cmp	r2, r3
 80191a6:	d126      	bne.n	80191f6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80191a8:	69fb      	ldr	r3, [r7, #28]
 80191aa:	68db      	ldr	r3, [r3, #12]
 80191ac:	69fa      	ldr	r2, [r7, #28]
 80191ae:	429a      	cmp	r2, r3
 80191b0:	d106      	bne.n	80191c0 <tcp_input+0x31c>
 80191b2:	4b87      	ldr	r3, [pc, #540]	; (80193d0 <tcp_input+0x52c>)
 80191b4:	f240 120d 	movw	r2, #269	; 0x10d
 80191b8:	4986      	ldr	r1, [pc, #536]	; (80193d4 <tcp_input+0x530>)
 80191ba:	4887      	ldr	r0, [pc, #540]	; (80193d8 <tcp_input+0x534>)
 80191bc:	f007 fdde 	bl	8020d7c <iprintf>
      if (prev != NULL) {
 80191c0:	69bb      	ldr	r3, [r7, #24]
 80191c2:	2b00      	cmp	r3, #0
 80191c4:	d00a      	beq.n	80191dc <tcp_input+0x338>
        prev->next = pcb->next;
 80191c6:	69fb      	ldr	r3, [r7, #28]
 80191c8:	68da      	ldr	r2, [r3, #12]
 80191ca:	69bb      	ldr	r3, [r7, #24]
 80191cc:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80191ce:	4b83      	ldr	r3, [pc, #524]	; (80193dc <tcp_input+0x538>)
 80191d0:	681a      	ldr	r2, [r3, #0]
 80191d2:	69fb      	ldr	r3, [r7, #28]
 80191d4:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80191d6:	4a81      	ldr	r2, [pc, #516]	; (80193dc <tcp_input+0x538>)
 80191d8:	69fb      	ldr	r3, [r7, #28]
 80191da:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80191dc:	69fb      	ldr	r3, [r7, #28]
 80191de:	68db      	ldr	r3, [r3, #12]
 80191e0:	69fa      	ldr	r2, [r7, #28]
 80191e2:	429a      	cmp	r2, r3
 80191e4:	d111      	bne.n	801920a <tcp_input+0x366>
 80191e6:	4b7a      	ldr	r3, [pc, #488]	; (80193d0 <tcp_input+0x52c>)
 80191e8:	f240 1215 	movw	r2, #277	; 0x115
 80191ec:	497c      	ldr	r1, [pc, #496]	; (80193e0 <tcp_input+0x53c>)
 80191ee:	487a      	ldr	r0, [pc, #488]	; (80193d8 <tcp_input+0x534>)
 80191f0:	f007 fdc4 	bl	8020d7c <iprintf>
      break;
 80191f4:	e009      	b.n	801920a <tcp_input+0x366>
    }
    prev = pcb;
 80191f6:	69fb      	ldr	r3, [r7, #28]
 80191f8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80191fa:	69fb      	ldr	r3, [r7, #28]
 80191fc:	68db      	ldr	r3, [r3, #12]
 80191fe:	61fb      	str	r3, [r7, #28]
 8019200:	69fb      	ldr	r3, [r7, #28]
 8019202:	2b00      	cmp	r3, #0
 8019204:	f47f af5e 	bne.w	80190c4 <tcp_input+0x220>
 8019208:	e000      	b.n	801920c <tcp_input+0x368>
      break;
 801920a:	bf00      	nop
  }

  if (pcb == NULL) {
 801920c:	69fb      	ldr	r3, [r7, #28]
 801920e:	2b00      	cmp	r3, #0
 8019210:	f040 8095 	bne.w	801933e <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019214:	4b73      	ldr	r3, [pc, #460]	; (80193e4 <tcp_input+0x540>)
 8019216:	681b      	ldr	r3, [r3, #0]
 8019218:	61fb      	str	r3, [r7, #28]
 801921a:	e03f      	b.n	801929c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801921c:	69fb      	ldr	r3, [r7, #28]
 801921e:	7d1b      	ldrb	r3, [r3, #20]
 8019220:	2b0a      	cmp	r3, #10
 8019222:	d006      	beq.n	8019232 <tcp_input+0x38e>
 8019224:	4b6a      	ldr	r3, [pc, #424]	; (80193d0 <tcp_input+0x52c>)
 8019226:	f240 121f 	movw	r2, #287	; 0x11f
 801922a:	496f      	ldr	r1, [pc, #444]	; (80193e8 <tcp_input+0x544>)
 801922c:	486a      	ldr	r0, [pc, #424]	; (80193d8 <tcp_input+0x534>)
 801922e:	f007 fda5 	bl	8020d7c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8019232:	69fb      	ldr	r3, [r7, #28]
 8019234:	7a1b      	ldrb	r3, [r3, #8]
 8019236:	2b00      	cmp	r3, #0
 8019238:	d009      	beq.n	801924e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801923a:	69fb      	ldr	r3, [r7, #28]
 801923c:	7a1a      	ldrb	r2, [r3, #8]
 801923e:	4b63      	ldr	r3, [pc, #396]	; (80193cc <tcp_input+0x528>)
 8019240:	685b      	ldr	r3, [r3, #4]
 8019242:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8019246:	3301      	adds	r3, #1
 8019248:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801924a:	429a      	cmp	r2, r3
 801924c:	d122      	bne.n	8019294 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801924e:	69fb      	ldr	r3, [r7, #28]
 8019250:	8b1a      	ldrh	r2, [r3, #24]
 8019252:	4b5d      	ldr	r3, [pc, #372]	; (80193c8 <tcp_input+0x524>)
 8019254:	681b      	ldr	r3, [r3, #0]
 8019256:	881b      	ldrh	r3, [r3, #0]
 8019258:	b29b      	uxth	r3, r3
 801925a:	429a      	cmp	r2, r3
 801925c:	d11b      	bne.n	8019296 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801925e:	69fb      	ldr	r3, [r7, #28]
 8019260:	8ada      	ldrh	r2, [r3, #22]
 8019262:	4b59      	ldr	r3, [pc, #356]	; (80193c8 <tcp_input+0x524>)
 8019264:	681b      	ldr	r3, [r3, #0]
 8019266:	885b      	ldrh	r3, [r3, #2]
 8019268:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801926a:	429a      	cmp	r2, r3
 801926c:	d113      	bne.n	8019296 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801926e:	69fb      	ldr	r3, [r7, #28]
 8019270:	685a      	ldr	r2, [r3, #4]
 8019272:	4b56      	ldr	r3, [pc, #344]	; (80193cc <tcp_input+0x528>)
 8019274:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8019276:	429a      	cmp	r2, r3
 8019278:	d10d      	bne.n	8019296 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801927a:	69fb      	ldr	r3, [r7, #28]
 801927c:	681a      	ldr	r2, [r3, #0]
 801927e:	4b53      	ldr	r3, [pc, #332]	; (80193cc <tcp_input+0x528>)
 8019280:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8019282:	429a      	cmp	r2, r3
 8019284:	d107      	bne.n	8019296 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8019286:	69f8      	ldr	r0, [r7, #28]
 8019288:	f000 fb52 	bl	8019930 <tcp_timewait_input>
        }
        pbuf_free(p);
 801928c:	6878      	ldr	r0, [r7, #4]
 801928e:	f7fd fd4f 	bl	8016d30 <pbuf_free>
        return;
 8019292:	e1ee      	b.n	8019672 <tcp_input+0x7ce>
        continue;
 8019294:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8019296:	69fb      	ldr	r3, [r7, #28]
 8019298:	68db      	ldr	r3, [r3, #12]
 801929a:	61fb      	str	r3, [r7, #28]
 801929c:	69fb      	ldr	r3, [r7, #28]
 801929e:	2b00      	cmp	r3, #0
 80192a0:	d1bc      	bne.n	801921c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80192a2:	2300      	movs	r3, #0
 80192a4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80192a6:	4b51      	ldr	r3, [pc, #324]	; (80193ec <tcp_input+0x548>)
 80192a8:	681b      	ldr	r3, [r3, #0]
 80192aa:	617b      	str	r3, [r7, #20]
 80192ac:	e02a      	b.n	8019304 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80192ae:	697b      	ldr	r3, [r7, #20]
 80192b0:	7a1b      	ldrb	r3, [r3, #8]
 80192b2:	2b00      	cmp	r3, #0
 80192b4:	d00c      	beq.n	80192d0 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80192b6:	697b      	ldr	r3, [r7, #20]
 80192b8:	7a1a      	ldrb	r2, [r3, #8]
 80192ba:	4b44      	ldr	r3, [pc, #272]	; (80193cc <tcp_input+0x528>)
 80192bc:	685b      	ldr	r3, [r3, #4]
 80192be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80192c2:	3301      	adds	r3, #1
 80192c4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80192c6:	429a      	cmp	r2, r3
 80192c8:	d002      	beq.n	80192d0 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80192ca:	697b      	ldr	r3, [r7, #20]
 80192cc:	61bb      	str	r3, [r7, #24]
        continue;
 80192ce:	e016      	b.n	80192fe <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80192d0:	697b      	ldr	r3, [r7, #20]
 80192d2:	8ada      	ldrh	r2, [r3, #22]
 80192d4:	4b3c      	ldr	r3, [pc, #240]	; (80193c8 <tcp_input+0x524>)
 80192d6:	681b      	ldr	r3, [r3, #0]
 80192d8:	885b      	ldrh	r3, [r3, #2]
 80192da:	b29b      	uxth	r3, r3
 80192dc:	429a      	cmp	r2, r3
 80192de:	d10c      	bne.n	80192fa <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80192e0:	697b      	ldr	r3, [r7, #20]
 80192e2:	681a      	ldr	r2, [r3, #0]
 80192e4:	4b39      	ldr	r3, [pc, #228]	; (80193cc <tcp_input+0x528>)
 80192e6:	695b      	ldr	r3, [r3, #20]
 80192e8:	429a      	cmp	r2, r3
 80192ea:	d00f      	beq.n	801930c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80192ec:	697b      	ldr	r3, [r7, #20]
 80192ee:	2b00      	cmp	r3, #0
 80192f0:	d00d      	beq.n	801930e <tcp_input+0x46a>
 80192f2:	697b      	ldr	r3, [r7, #20]
 80192f4:	681b      	ldr	r3, [r3, #0]
 80192f6:	2b00      	cmp	r3, #0
 80192f8:	d009      	beq.n	801930e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80192fa:	697b      	ldr	r3, [r7, #20]
 80192fc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80192fe:	697b      	ldr	r3, [r7, #20]
 8019300:	68db      	ldr	r3, [r3, #12]
 8019302:	617b      	str	r3, [r7, #20]
 8019304:	697b      	ldr	r3, [r7, #20]
 8019306:	2b00      	cmp	r3, #0
 8019308:	d1d1      	bne.n	80192ae <tcp_input+0x40a>
 801930a:	e000      	b.n	801930e <tcp_input+0x46a>
            break;
 801930c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801930e:	697b      	ldr	r3, [r7, #20]
 8019310:	2b00      	cmp	r3, #0
 8019312:	d014      	beq.n	801933e <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8019314:	69bb      	ldr	r3, [r7, #24]
 8019316:	2b00      	cmp	r3, #0
 8019318:	d00a      	beq.n	8019330 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801931a:	697b      	ldr	r3, [r7, #20]
 801931c:	68da      	ldr	r2, [r3, #12]
 801931e:	69bb      	ldr	r3, [r7, #24]
 8019320:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8019322:	4b32      	ldr	r3, [pc, #200]	; (80193ec <tcp_input+0x548>)
 8019324:	681a      	ldr	r2, [r3, #0]
 8019326:	697b      	ldr	r3, [r7, #20]
 8019328:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801932a:	4a30      	ldr	r2, [pc, #192]	; (80193ec <tcp_input+0x548>)
 801932c:	697b      	ldr	r3, [r7, #20]
 801932e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8019330:	6978      	ldr	r0, [r7, #20]
 8019332:	f000 f9ff 	bl	8019734 <tcp_listen_input>
      }
      pbuf_free(p);
 8019336:	6878      	ldr	r0, [r7, #4]
 8019338:	f7fd fcfa 	bl	8016d30 <pbuf_free>
      return;
 801933c:	e199      	b.n	8019672 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 801933e:	69fb      	ldr	r3, [r7, #28]
 8019340:	2b00      	cmp	r3, #0
 8019342:	f000 815e 	beq.w	8019602 <tcp_input+0x75e>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8019346:	4b2a      	ldr	r3, [pc, #168]	; (80193f0 <tcp_input+0x54c>)
 8019348:	2200      	movs	r2, #0
 801934a:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801934c:	687b      	ldr	r3, [r7, #4]
 801934e:	891a      	ldrh	r2, [r3, #8]
 8019350:	4b27      	ldr	r3, [pc, #156]	; (80193f0 <tcp_input+0x54c>)
 8019352:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8019354:	4a26      	ldr	r2, [pc, #152]	; (80193f0 <tcp_input+0x54c>)
 8019356:	687b      	ldr	r3, [r7, #4]
 8019358:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801935a:	4b1b      	ldr	r3, [pc, #108]	; (80193c8 <tcp_input+0x524>)
 801935c:	681b      	ldr	r3, [r3, #0]
 801935e:	4a24      	ldr	r2, [pc, #144]	; (80193f0 <tcp_input+0x54c>)
 8019360:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8019362:	4b24      	ldr	r3, [pc, #144]	; (80193f4 <tcp_input+0x550>)
 8019364:	2200      	movs	r2, #0
 8019366:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8019368:	4b23      	ldr	r3, [pc, #140]	; (80193f8 <tcp_input+0x554>)
 801936a:	2200      	movs	r2, #0
 801936c:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801936e:	4b23      	ldr	r3, [pc, #140]	; (80193fc <tcp_input+0x558>)
 8019370:	2200      	movs	r2, #0
 8019372:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8019374:	4b22      	ldr	r3, [pc, #136]	; (8019400 <tcp_input+0x55c>)
 8019376:	781b      	ldrb	r3, [r3, #0]
 8019378:	f003 0308 	and.w	r3, r3, #8
 801937c:	2b00      	cmp	r3, #0
 801937e:	d006      	beq.n	801938e <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8019380:	687b      	ldr	r3, [r7, #4]
 8019382:	7b5b      	ldrb	r3, [r3, #13]
 8019384:	f043 0301 	orr.w	r3, r3, #1
 8019388:	b2da      	uxtb	r2, r3
 801938a:	687b      	ldr	r3, [r7, #4]
 801938c:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801938e:	69fb      	ldr	r3, [r7, #28]
 8019390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019392:	2b00      	cmp	r3, #0
 8019394:	d038      	beq.n	8019408 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8019396:	69f8      	ldr	r0, [r7, #28]
 8019398:	f7ff f8c6 	bl	8018528 <tcp_process_refused_data>
 801939c:	4603      	mov	r3, r0
 801939e:	f113 0f0d 	cmn.w	r3, #13
 80193a2:	d007      	beq.n	80193b4 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80193a4:	69fb      	ldr	r3, [r7, #28]
 80193a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80193a8:	2b00      	cmp	r3, #0
 80193aa:	d02d      	beq.n	8019408 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80193ac:	4b15      	ldr	r3, [pc, #84]	; (8019404 <tcp_input+0x560>)
 80193ae:	881b      	ldrh	r3, [r3, #0]
 80193b0:	2b00      	cmp	r3, #0
 80193b2:	d029      	beq.n	8019408 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80193b4:	69fb      	ldr	r3, [r7, #28]
 80193b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80193b8:	2b00      	cmp	r3, #0
 80193ba:	f040 8102 	bne.w	80195c2 <tcp_input+0x71e>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80193be:	69f8      	ldr	r0, [r7, #28]
 80193c0:	f003 fa5c 	bl	801c87c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80193c4:	e0fd      	b.n	80195c2 <tcp_input+0x71e>
 80193c6:	bf00      	nop
 80193c8:	20022978 	.word	0x20022978
 80193cc:	20026078 	.word	0x20026078
 80193d0:	0802564c 	.word	0x0802564c
 80193d4:	08025778 	.word	0x08025778
 80193d8:	08025698 	.word	0x08025698
 80193dc:	20029774 	.word	0x20029774
 80193e0:	080257a4 	.word	0x080257a4
 80193e4:	20029784 	.word	0x20029784
 80193e8:	080257d0 	.word	0x080257d0
 80193ec:	2002977c 	.word	0x2002977c
 80193f0:	20022968 	.word	0x20022968
 80193f4:	20022998 	.word	0x20022998
 80193f8:	20022995 	.word	0x20022995
 80193fc:	20022990 	.word	0x20022990
 8019400:	20022994 	.word	0x20022994
 8019404:	20022992 	.word	0x20022992
      }
    }
    tcp_input_pcb = pcb;
 8019408:	4a9b      	ldr	r2, [pc, #620]	; (8019678 <tcp_input+0x7d4>)
 801940a:	69fb      	ldr	r3, [r7, #28]
 801940c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801940e:	69f8      	ldr	r0, [r7, #28]
 8019410:	f000 fb08 	bl	8019a24 <tcp_process>
 8019414:	4603      	mov	r3, r0
 8019416:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8019418:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801941c:	f113 0f0d 	cmn.w	r3, #13
 8019420:	f000 80d1 	beq.w	80195c6 <tcp_input+0x722>
      if (recv_flags & TF_RESET) {
 8019424:	4b95      	ldr	r3, [pc, #596]	; (801967c <tcp_input+0x7d8>)
 8019426:	781b      	ldrb	r3, [r3, #0]
 8019428:	f003 0308 	and.w	r3, r3, #8
 801942c:	2b00      	cmp	r3, #0
 801942e:	d015      	beq.n	801945c <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8019430:	69fb      	ldr	r3, [r7, #28]
 8019432:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8019436:	2b00      	cmp	r3, #0
 8019438:	d008      	beq.n	801944c <tcp_input+0x5a8>
 801943a:	69fb      	ldr	r3, [r7, #28]
 801943c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8019440:	69fa      	ldr	r2, [r7, #28]
 8019442:	6912      	ldr	r2, [r2, #16]
 8019444:	f06f 010d 	mvn.w	r1, #13
 8019448:	4610      	mov	r0, r2
 801944a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801944c:	69f9      	ldr	r1, [r7, #28]
 801944e:	488c      	ldr	r0, [pc, #560]	; (8019680 <tcp_input+0x7dc>)
 8019450:	f7ff fbd2 	bl	8018bf8 <tcp_pcb_remove>
        tcp_free(pcb);
 8019454:	69f8      	ldr	r0, [r7, #28]
 8019456:	f7fd ff27 	bl	80172a8 <tcp_free>
 801945a:	e0bf      	b.n	80195dc <tcp_input+0x738>
      } else {
        err = ERR_OK;
 801945c:	2300      	movs	r3, #0
 801945e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8019460:	4b88      	ldr	r3, [pc, #544]	; (8019684 <tcp_input+0x7e0>)
 8019462:	881b      	ldrh	r3, [r3, #0]
 8019464:	2b00      	cmp	r3, #0
 8019466:	d01b      	beq.n	80194a0 <tcp_input+0x5fc>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8019468:	4b86      	ldr	r3, [pc, #536]	; (8019684 <tcp_input+0x7e0>)
 801946a:	881b      	ldrh	r3, [r3, #0]
 801946c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801946e:	69fb      	ldr	r3, [r7, #28]
 8019470:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8019472:	2b00      	cmp	r3, #0
 8019474:	d009      	beq.n	801948a <tcp_input+0x5e6>
 8019476:	69fb      	ldr	r3, [r7, #28]
 8019478:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801947a:	69fa      	ldr	r2, [r7, #28]
 801947c:	6910      	ldr	r0, [r2, #16]
 801947e:	89fa      	ldrh	r2, [r7, #14]
 8019480:	69f9      	ldr	r1, [r7, #28]
 8019482:	4798      	blx	r3
 8019484:	4603      	mov	r3, r0
 8019486:	74fb      	strb	r3, [r7, #19]
 8019488:	e001      	b.n	801948e <tcp_input+0x5ea>
 801948a:	2300      	movs	r3, #0
 801948c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801948e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019492:	f113 0f0d 	cmn.w	r3, #13
 8019496:	f000 8098 	beq.w	80195ca <tcp_input+0x726>
              goto aborted;
            }
          }
          recv_acked = 0;
 801949a:	4b7a      	ldr	r3, [pc, #488]	; (8019684 <tcp_input+0x7e0>)
 801949c:	2200      	movs	r2, #0
 801949e:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80194a0:	69f8      	ldr	r0, [r7, #28]
 80194a2:	f000 f907 	bl	80196b4 <tcp_input_delayed_close>
 80194a6:	4603      	mov	r3, r0
 80194a8:	2b00      	cmp	r3, #0
 80194aa:	f040 8090 	bne.w	80195ce <tcp_input+0x72a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80194ae:	4b76      	ldr	r3, [pc, #472]	; (8019688 <tcp_input+0x7e4>)
 80194b0:	681b      	ldr	r3, [r3, #0]
 80194b2:	2b00      	cmp	r3, #0
 80194b4:	d041      	beq.n	801953a <tcp_input+0x696>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80194b6:	69fb      	ldr	r3, [r7, #28]
 80194b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80194ba:	2b00      	cmp	r3, #0
 80194bc:	d006      	beq.n	80194cc <tcp_input+0x628>
 80194be:	4b73      	ldr	r3, [pc, #460]	; (801968c <tcp_input+0x7e8>)
 80194c0:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80194c4:	4972      	ldr	r1, [pc, #456]	; (8019690 <tcp_input+0x7ec>)
 80194c6:	4873      	ldr	r0, [pc, #460]	; (8019694 <tcp_input+0x7f0>)
 80194c8:	f007 fc58 	bl	8020d7c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80194cc:	69fb      	ldr	r3, [r7, #28]
 80194ce:	8b5b      	ldrh	r3, [r3, #26]
 80194d0:	f003 0310 	and.w	r3, r3, #16
 80194d4:	2b00      	cmp	r3, #0
 80194d6:	d008      	beq.n	80194ea <tcp_input+0x646>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80194d8:	4b6b      	ldr	r3, [pc, #428]	; (8019688 <tcp_input+0x7e4>)
 80194da:	681b      	ldr	r3, [r3, #0]
 80194dc:	4618      	mov	r0, r3
 80194de:	f7fd fc27 	bl	8016d30 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80194e2:	69f8      	ldr	r0, [r7, #28]
 80194e4:	f7fe fa1a 	bl	801791c <tcp_abort>
            goto aborted;
 80194e8:	e078      	b.n	80195dc <tcp_input+0x738>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80194ea:	69fb      	ldr	r3, [r7, #28]
 80194ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80194f0:	2b00      	cmp	r3, #0
 80194f2:	d00c      	beq.n	801950e <tcp_input+0x66a>
 80194f4:	69fb      	ldr	r3, [r7, #28]
 80194f6:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 80194fa:	69fb      	ldr	r3, [r7, #28]
 80194fc:	6918      	ldr	r0, [r3, #16]
 80194fe:	4b62      	ldr	r3, [pc, #392]	; (8019688 <tcp_input+0x7e4>)
 8019500:	681a      	ldr	r2, [r3, #0]
 8019502:	2300      	movs	r3, #0
 8019504:	69f9      	ldr	r1, [r7, #28]
 8019506:	47a0      	blx	r4
 8019508:	4603      	mov	r3, r0
 801950a:	74fb      	strb	r3, [r7, #19]
 801950c:	e008      	b.n	8019520 <tcp_input+0x67c>
 801950e:	4b5e      	ldr	r3, [pc, #376]	; (8019688 <tcp_input+0x7e4>)
 8019510:	681a      	ldr	r2, [r3, #0]
 8019512:	2300      	movs	r3, #0
 8019514:	69f9      	ldr	r1, [r7, #28]
 8019516:	2000      	movs	r0, #0
 8019518:	f7ff f8b0 	bl	801867c <tcp_recv_null>
 801951c:	4603      	mov	r3, r0
 801951e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8019520:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019524:	f113 0f0d 	cmn.w	r3, #13
 8019528:	d053      	beq.n	80195d2 <tcp_input+0x72e>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801952a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801952e:	2b00      	cmp	r3, #0
 8019530:	d003      	beq.n	801953a <tcp_input+0x696>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8019532:	4b55      	ldr	r3, [pc, #340]	; (8019688 <tcp_input+0x7e4>)
 8019534:	681a      	ldr	r2, [r3, #0]
 8019536:	69fb      	ldr	r3, [r7, #28]
 8019538:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801953a:	4b50      	ldr	r3, [pc, #320]	; (801967c <tcp_input+0x7d8>)
 801953c:	781b      	ldrb	r3, [r3, #0]
 801953e:	f003 0320 	and.w	r3, r3, #32
 8019542:	2b00      	cmp	r3, #0
 8019544:	d030      	beq.n	80195a8 <tcp_input+0x704>
          if (pcb->refused_data != NULL) {
 8019546:	69fb      	ldr	r3, [r7, #28]
 8019548:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801954a:	2b00      	cmp	r3, #0
 801954c:	d009      	beq.n	8019562 <tcp_input+0x6be>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801954e:	69fb      	ldr	r3, [r7, #28]
 8019550:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019552:	7b5a      	ldrb	r2, [r3, #13]
 8019554:	69fb      	ldr	r3, [r7, #28]
 8019556:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8019558:	f042 0220 	orr.w	r2, r2, #32
 801955c:	b2d2      	uxtb	r2, r2
 801955e:	735a      	strb	r2, [r3, #13]
 8019560:	e022      	b.n	80195a8 <tcp_input+0x704>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8019562:	69fb      	ldr	r3, [r7, #28]
 8019564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019566:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801956a:	d005      	beq.n	8019578 <tcp_input+0x6d4>
              pcb->rcv_wnd++;
 801956c:	69fb      	ldr	r3, [r7, #28]
 801956e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8019570:	3301      	adds	r3, #1
 8019572:	b29a      	uxth	r2, r3
 8019574:	69fb      	ldr	r3, [r7, #28]
 8019576:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8019578:	69fb      	ldr	r3, [r7, #28]
 801957a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801957e:	2b00      	cmp	r3, #0
 8019580:	d00b      	beq.n	801959a <tcp_input+0x6f6>
 8019582:	69fb      	ldr	r3, [r7, #28]
 8019584:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 8019588:	69fb      	ldr	r3, [r7, #28]
 801958a:	6918      	ldr	r0, [r3, #16]
 801958c:	2300      	movs	r3, #0
 801958e:	2200      	movs	r2, #0
 8019590:	69f9      	ldr	r1, [r7, #28]
 8019592:	47a0      	blx	r4
 8019594:	4603      	mov	r3, r0
 8019596:	74fb      	strb	r3, [r7, #19]
 8019598:	e001      	b.n	801959e <tcp_input+0x6fa>
 801959a:	2300      	movs	r3, #0
 801959c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801959e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80195a2:	f113 0f0d 	cmn.w	r3, #13
 80195a6:	d016      	beq.n	80195d6 <tcp_input+0x732>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80195a8:	4b33      	ldr	r3, [pc, #204]	; (8019678 <tcp_input+0x7d4>)
 80195aa:	2200      	movs	r2, #0
 80195ac:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80195ae:	69f8      	ldr	r0, [r7, #28]
 80195b0:	f000 f880 	bl	80196b4 <tcp_input_delayed_close>
 80195b4:	4603      	mov	r3, r0
 80195b6:	2b00      	cmp	r3, #0
 80195b8:	d10f      	bne.n	80195da <tcp_input+0x736>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80195ba:	69f8      	ldr	r0, [r7, #28]
 80195bc:	f002 fb58 	bl	801bc70 <tcp_output>
 80195c0:	e00c      	b.n	80195dc <tcp_input+0x738>
        goto aborted;
 80195c2:	bf00      	nop
 80195c4:	e00a      	b.n	80195dc <tcp_input+0x738>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 80195c6:	bf00      	nop
 80195c8:	e008      	b.n	80195dc <tcp_input+0x738>
              goto aborted;
 80195ca:	bf00      	nop
 80195cc:	e006      	b.n	80195dc <tcp_input+0x738>
          goto aborted;
 80195ce:	bf00      	nop
 80195d0:	e004      	b.n	80195dc <tcp_input+0x738>
            goto aborted;
 80195d2:	bf00      	nop
 80195d4:	e002      	b.n	80195dc <tcp_input+0x738>
              goto aborted;
 80195d6:	bf00      	nop
 80195d8:	e000      	b.n	80195dc <tcp_input+0x738>
          goto aborted;
 80195da:	bf00      	nop
    tcp_input_pcb = NULL;
 80195dc:	4b26      	ldr	r3, [pc, #152]	; (8019678 <tcp_input+0x7d4>)
 80195de:	2200      	movs	r2, #0
 80195e0:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80195e2:	4b29      	ldr	r3, [pc, #164]	; (8019688 <tcp_input+0x7e4>)
 80195e4:	2200      	movs	r2, #0
 80195e6:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80195e8:	4b2b      	ldr	r3, [pc, #172]	; (8019698 <tcp_input+0x7f4>)
 80195ea:	685b      	ldr	r3, [r3, #4]
 80195ec:	2b00      	cmp	r3, #0
 80195ee:	d03f      	beq.n	8019670 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 80195f0:	4b29      	ldr	r3, [pc, #164]	; (8019698 <tcp_input+0x7f4>)
 80195f2:	685b      	ldr	r3, [r3, #4]
 80195f4:	4618      	mov	r0, r3
 80195f6:	f7fd fb9b 	bl	8016d30 <pbuf_free>
      inseg.p = NULL;
 80195fa:	4b27      	ldr	r3, [pc, #156]	; (8019698 <tcp_input+0x7f4>)
 80195fc:	2200      	movs	r2, #0
 80195fe:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8019600:	e036      	b.n	8019670 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8019602:	4b26      	ldr	r3, [pc, #152]	; (801969c <tcp_input+0x7f8>)
 8019604:	681b      	ldr	r3, [r3, #0]
 8019606:	899b      	ldrh	r3, [r3, #12]
 8019608:	b29b      	uxth	r3, r3
 801960a:	4618      	mov	r0, r3
 801960c:	f7fb ffba 	bl	8015584 <lwip_htons>
 8019610:	4603      	mov	r3, r0
 8019612:	b2db      	uxtb	r3, r3
 8019614:	f003 0304 	and.w	r3, r3, #4
 8019618:	2b00      	cmp	r3, #0
 801961a:	d118      	bne.n	801964e <tcp_input+0x7aa>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801961c:	4b20      	ldr	r3, [pc, #128]	; (80196a0 <tcp_input+0x7fc>)
 801961e:	6819      	ldr	r1, [r3, #0]
 8019620:	4b20      	ldr	r3, [pc, #128]	; (80196a4 <tcp_input+0x800>)
 8019622:	881b      	ldrh	r3, [r3, #0]
 8019624:	461a      	mov	r2, r3
 8019626:	4b20      	ldr	r3, [pc, #128]	; (80196a8 <tcp_input+0x804>)
 8019628:	681b      	ldr	r3, [r3, #0]
 801962a:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801962c:	4b1b      	ldr	r3, [pc, #108]	; (801969c <tcp_input+0x7f8>)
 801962e:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019630:	885b      	ldrh	r3, [r3, #2]
 8019632:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019634:	4a19      	ldr	r2, [pc, #100]	; (801969c <tcp_input+0x7f8>)
 8019636:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019638:	8812      	ldrh	r2, [r2, #0]
 801963a:	b292      	uxth	r2, r2
 801963c:	9202      	str	r2, [sp, #8]
 801963e:	9301      	str	r3, [sp, #4]
 8019640:	4b1a      	ldr	r3, [pc, #104]	; (80196ac <tcp_input+0x808>)
 8019642:	9300      	str	r3, [sp, #0]
 8019644:	4b1a      	ldr	r3, [pc, #104]	; (80196b0 <tcp_input+0x80c>)
 8019646:	4602      	mov	r2, r0
 8019648:	2000      	movs	r0, #0
 801964a:	f003 f8c5 	bl	801c7d8 <tcp_rst>
    pbuf_free(p);
 801964e:	6878      	ldr	r0, [r7, #4]
 8019650:	f7fd fb6e 	bl	8016d30 <pbuf_free>
  return;
 8019654:	e00c      	b.n	8019670 <tcp_input+0x7cc>
    goto dropped;
 8019656:	bf00      	nop
 8019658:	e006      	b.n	8019668 <tcp_input+0x7c4>
    goto dropped;
 801965a:	bf00      	nop
 801965c:	e004      	b.n	8019668 <tcp_input+0x7c4>
    goto dropped;
 801965e:	bf00      	nop
 8019660:	e002      	b.n	8019668 <tcp_input+0x7c4>
      goto dropped;
 8019662:	bf00      	nop
 8019664:	e000      	b.n	8019668 <tcp_input+0x7c4>
      goto dropped;
 8019666:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8019668:	6878      	ldr	r0, [r7, #4]
 801966a:	f7fd fb61 	bl	8016d30 <pbuf_free>
 801966e:	e000      	b.n	8019672 <tcp_input+0x7ce>
  return;
 8019670:	bf00      	nop
}
 8019672:	3724      	adds	r7, #36	; 0x24
 8019674:	46bd      	mov	sp, r7
 8019676:	bd90      	pop	{r4, r7, pc}
 8019678:	20029788 	.word	0x20029788
 801967c:	20022995 	.word	0x20022995
 8019680:	20029774 	.word	0x20029774
 8019684:	20022990 	.word	0x20022990
 8019688:	20022998 	.word	0x20022998
 801968c:	0802564c 	.word	0x0802564c
 8019690:	08025800 	.word	0x08025800
 8019694:	08025698 	.word	0x08025698
 8019698:	20022968 	.word	0x20022968
 801969c:	20022978 	.word	0x20022978
 80196a0:	2002298c 	.word	0x2002298c
 80196a4:	20022992 	.word	0x20022992
 80196a8:	20022988 	.word	0x20022988
 80196ac:	20026088 	.word	0x20026088
 80196b0:	2002608c 	.word	0x2002608c

080196b4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80196b4:	b580      	push	{r7, lr}
 80196b6:	b082      	sub	sp, #8
 80196b8:	af00      	add	r7, sp, #0
 80196ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80196bc:	687b      	ldr	r3, [r7, #4]
 80196be:	2b00      	cmp	r3, #0
 80196c0:	d106      	bne.n	80196d0 <tcp_input_delayed_close+0x1c>
 80196c2:	4b17      	ldr	r3, [pc, #92]	; (8019720 <tcp_input_delayed_close+0x6c>)
 80196c4:	f240 225a 	movw	r2, #602	; 0x25a
 80196c8:	4916      	ldr	r1, [pc, #88]	; (8019724 <tcp_input_delayed_close+0x70>)
 80196ca:	4817      	ldr	r0, [pc, #92]	; (8019728 <tcp_input_delayed_close+0x74>)
 80196cc:	f007 fb56 	bl	8020d7c <iprintf>

  if (recv_flags & TF_CLOSED) {
 80196d0:	4b16      	ldr	r3, [pc, #88]	; (801972c <tcp_input_delayed_close+0x78>)
 80196d2:	781b      	ldrb	r3, [r3, #0]
 80196d4:	f003 0310 	and.w	r3, r3, #16
 80196d8:	2b00      	cmp	r3, #0
 80196da:	d01c      	beq.n	8019716 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80196dc:	687b      	ldr	r3, [r7, #4]
 80196de:	8b5b      	ldrh	r3, [r3, #26]
 80196e0:	f003 0310 	and.w	r3, r3, #16
 80196e4:	2b00      	cmp	r3, #0
 80196e6:	d10d      	bne.n	8019704 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80196e8:	687b      	ldr	r3, [r7, #4]
 80196ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80196ee:	2b00      	cmp	r3, #0
 80196f0:	d008      	beq.n	8019704 <tcp_input_delayed_close+0x50>
 80196f2:	687b      	ldr	r3, [r7, #4]
 80196f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80196f8:	687a      	ldr	r2, [r7, #4]
 80196fa:	6912      	ldr	r2, [r2, #16]
 80196fc:	f06f 010e 	mvn.w	r1, #14
 8019700:	4610      	mov	r0, r2
 8019702:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8019704:	6879      	ldr	r1, [r7, #4]
 8019706:	480a      	ldr	r0, [pc, #40]	; (8019730 <tcp_input_delayed_close+0x7c>)
 8019708:	f7ff fa76 	bl	8018bf8 <tcp_pcb_remove>
    tcp_free(pcb);
 801970c:	6878      	ldr	r0, [r7, #4]
 801970e:	f7fd fdcb 	bl	80172a8 <tcp_free>
    return 1;
 8019712:	2301      	movs	r3, #1
 8019714:	e000      	b.n	8019718 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8019716:	2300      	movs	r3, #0
}
 8019718:	4618      	mov	r0, r3
 801971a:	3708      	adds	r7, #8
 801971c:	46bd      	mov	sp, r7
 801971e:	bd80      	pop	{r7, pc}
 8019720:	0802564c 	.word	0x0802564c
 8019724:	0802581c 	.word	0x0802581c
 8019728:	08025698 	.word	0x08025698
 801972c:	20022995 	.word	0x20022995
 8019730:	20029774 	.word	0x20029774

08019734 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8019734:	b590      	push	{r4, r7, lr}
 8019736:	b08b      	sub	sp, #44	; 0x2c
 8019738:	af04      	add	r7, sp, #16
 801973a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 801973c:	4b6f      	ldr	r3, [pc, #444]	; (80198fc <tcp_listen_input+0x1c8>)
 801973e:	781b      	ldrb	r3, [r3, #0]
 8019740:	f003 0304 	and.w	r3, r3, #4
 8019744:	2b00      	cmp	r3, #0
 8019746:	f040 80d2 	bne.w	80198ee <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801974a:	687b      	ldr	r3, [r7, #4]
 801974c:	2b00      	cmp	r3, #0
 801974e:	d106      	bne.n	801975e <tcp_listen_input+0x2a>
 8019750:	4b6b      	ldr	r3, [pc, #428]	; (8019900 <tcp_listen_input+0x1cc>)
 8019752:	f240 2281 	movw	r2, #641	; 0x281
 8019756:	496b      	ldr	r1, [pc, #428]	; (8019904 <tcp_listen_input+0x1d0>)
 8019758:	486b      	ldr	r0, [pc, #428]	; (8019908 <tcp_listen_input+0x1d4>)
 801975a:	f007 fb0f 	bl	8020d7c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 801975e:	4b67      	ldr	r3, [pc, #412]	; (80198fc <tcp_listen_input+0x1c8>)
 8019760:	781b      	ldrb	r3, [r3, #0]
 8019762:	f003 0310 	and.w	r3, r3, #16
 8019766:	2b00      	cmp	r3, #0
 8019768:	d019      	beq.n	801979e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801976a:	4b68      	ldr	r3, [pc, #416]	; (801990c <tcp_listen_input+0x1d8>)
 801976c:	6819      	ldr	r1, [r3, #0]
 801976e:	4b68      	ldr	r3, [pc, #416]	; (8019910 <tcp_listen_input+0x1dc>)
 8019770:	881b      	ldrh	r3, [r3, #0]
 8019772:	461a      	mov	r2, r3
 8019774:	4b67      	ldr	r3, [pc, #412]	; (8019914 <tcp_listen_input+0x1e0>)
 8019776:	681b      	ldr	r3, [r3, #0]
 8019778:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801977a:	4b67      	ldr	r3, [pc, #412]	; (8019918 <tcp_listen_input+0x1e4>)
 801977c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801977e:	885b      	ldrh	r3, [r3, #2]
 8019780:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019782:	4a65      	ldr	r2, [pc, #404]	; (8019918 <tcp_listen_input+0x1e4>)
 8019784:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019786:	8812      	ldrh	r2, [r2, #0]
 8019788:	b292      	uxth	r2, r2
 801978a:	9202      	str	r2, [sp, #8]
 801978c:	9301      	str	r3, [sp, #4]
 801978e:	4b63      	ldr	r3, [pc, #396]	; (801991c <tcp_listen_input+0x1e8>)
 8019790:	9300      	str	r3, [sp, #0]
 8019792:	4b63      	ldr	r3, [pc, #396]	; (8019920 <tcp_listen_input+0x1ec>)
 8019794:	4602      	mov	r2, r0
 8019796:	6878      	ldr	r0, [r7, #4]
 8019798:	f003 f81e 	bl	801c7d8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801979c:	e0a9      	b.n	80198f2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 801979e:	4b57      	ldr	r3, [pc, #348]	; (80198fc <tcp_listen_input+0x1c8>)
 80197a0:	781b      	ldrb	r3, [r3, #0]
 80197a2:	f003 0302 	and.w	r3, r3, #2
 80197a6:	2b00      	cmp	r3, #0
 80197a8:	f000 80a3 	beq.w	80198f2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 80197ac:	687b      	ldr	r3, [r7, #4]
 80197ae:	7d5b      	ldrb	r3, [r3, #21]
 80197b0:	4618      	mov	r0, r3
 80197b2:	f7ff f887 	bl	80188c4 <tcp_alloc>
 80197b6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80197b8:	697b      	ldr	r3, [r7, #20]
 80197ba:	2b00      	cmp	r3, #0
 80197bc:	d111      	bne.n	80197e2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80197be:	687b      	ldr	r3, [r7, #4]
 80197c0:	699b      	ldr	r3, [r3, #24]
 80197c2:	2b00      	cmp	r3, #0
 80197c4:	d00a      	beq.n	80197dc <tcp_listen_input+0xa8>
 80197c6:	687b      	ldr	r3, [r7, #4]
 80197c8:	699b      	ldr	r3, [r3, #24]
 80197ca:	687a      	ldr	r2, [r7, #4]
 80197cc:	6910      	ldr	r0, [r2, #16]
 80197ce:	f04f 32ff 	mov.w	r2, #4294967295
 80197d2:	2100      	movs	r1, #0
 80197d4:	4798      	blx	r3
 80197d6:	4603      	mov	r3, r0
 80197d8:	73bb      	strb	r3, [r7, #14]
      return;
 80197da:	e08b      	b.n	80198f4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80197dc:	23f0      	movs	r3, #240	; 0xf0
 80197de:	73bb      	strb	r3, [r7, #14]
      return;
 80197e0:	e088      	b.n	80198f4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80197e2:	4b50      	ldr	r3, [pc, #320]	; (8019924 <tcp_listen_input+0x1f0>)
 80197e4:	695a      	ldr	r2, [r3, #20]
 80197e6:	697b      	ldr	r3, [r7, #20]
 80197e8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80197ea:	4b4e      	ldr	r3, [pc, #312]	; (8019924 <tcp_listen_input+0x1f0>)
 80197ec:	691a      	ldr	r2, [r3, #16]
 80197ee:	697b      	ldr	r3, [r7, #20]
 80197f0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80197f2:	687b      	ldr	r3, [r7, #4]
 80197f4:	8ada      	ldrh	r2, [r3, #22]
 80197f6:	697b      	ldr	r3, [r7, #20]
 80197f8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80197fa:	4b47      	ldr	r3, [pc, #284]	; (8019918 <tcp_listen_input+0x1e4>)
 80197fc:	681b      	ldr	r3, [r3, #0]
 80197fe:	881b      	ldrh	r3, [r3, #0]
 8019800:	b29a      	uxth	r2, r3
 8019802:	697b      	ldr	r3, [r7, #20]
 8019804:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8019806:	697b      	ldr	r3, [r7, #20]
 8019808:	2203      	movs	r2, #3
 801980a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 801980c:	4b41      	ldr	r3, [pc, #260]	; (8019914 <tcp_listen_input+0x1e0>)
 801980e:	681b      	ldr	r3, [r3, #0]
 8019810:	1c5a      	adds	r2, r3, #1
 8019812:	697b      	ldr	r3, [r7, #20]
 8019814:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8019816:	697b      	ldr	r3, [r7, #20]
 8019818:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801981a:	697b      	ldr	r3, [r7, #20]
 801981c:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 801981e:	6978      	ldr	r0, [r7, #20]
 8019820:	f7ff fa70 	bl	8018d04 <tcp_next_iss>
 8019824:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8019826:	697b      	ldr	r3, [r7, #20]
 8019828:	693a      	ldr	r2, [r7, #16]
 801982a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 801982c:	697b      	ldr	r3, [r7, #20]
 801982e:	693a      	ldr	r2, [r7, #16]
 8019830:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8019832:	697b      	ldr	r3, [r7, #20]
 8019834:	693a      	ldr	r2, [r7, #16]
 8019836:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8019838:	697b      	ldr	r3, [r7, #20]
 801983a:	693a      	ldr	r2, [r7, #16]
 801983c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801983e:	4b35      	ldr	r3, [pc, #212]	; (8019914 <tcp_listen_input+0x1e0>)
 8019840:	681b      	ldr	r3, [r3, #0]
 8019842:	1e5a      	subs	r2, r3, #1
 8019844:	697b      	ldr	r3, [r7, #20]
 8019846:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8019848:	687b      	ldr	r3, [r7, #4]
 801984a:	691a      	ldr	r2, [r3, #16]
 801984c:	697b      	ldr	r3, [r7, #20]
 801984e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8019850:	697b      	ldr	r3, [r7, #20]
 8019852:	687a      	ldr	r2, [r7, #4]
 8019854:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8019856:	687b      	ldr	r3, [r7, #4]
 8019858:	7a5b      	ldrb	r3, [r3, #9]
 801985a:	f003 030c 	and.w	r3, r3, #12
 801985e:	b2da      	uxtb	r2, r3
 8019860:	697b      	ldr	r3, [r7, #20]
 8019862:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8019864:	687b      	ldr	r3, [r7, #4]
 8019866:	7a1a      	ldrb	r2, [r3, #8]
 8019868:	697b      	ldr	r3, [r7, #20]
 801986a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 801986c:	4b2e      	ldr	r3, [pc, #184]	; (8019928 <tcp_listen_input+0x1f4>)
 801986e:	681a      	ldr	r2, [r3, #0]
 8019870:	697b      	ldr	r3, [r7, #20]
 8019872:	60da      	str	r2, [r3, #12]
 8019874:	4a2c      	ldr	r2, [pc, #176]	; (8019928 <tcp_listen_input+0x1f4>)
 8019876:	697b      	ldr	r3, [r7, #20]
 8019878:	6013      	str	r3, [r2, #0]
 801987a:	f003 f96f 	bl	801cb5c <tcp_timer_needed>
 801987e:	4b2b      	ldr	r3, [pc, #172]	; (801992c <tcp_listen_input+0x1f8>)
 8019880:	2201      	movs	r2, #1
 8019882:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8019884:	6978      	ldr	r0, [r7, #20]
 8019886:	f001 f9d5 	bl	801ac34 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801988a:	4b23      	ldr	r3, [pc, #140]	; (8019918 <tcp_listen_input+0x1e4>)
 801988c:	681b      	ldr	r3, [r3, #0]
 801988e:	89db      	ldrh	r3, [r3, #14]
 8019890:	b29a      	uxth	r2, r3
 8019892:	697b      	ldr	r3, [r7, #20]
 8019894:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8019898:	697b      	ldr	r3, [r7, #20]
 801989a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801989e:	697b      	ldr	r3, [r7, #20]
 80198a0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80198a4:	697b      	ldr	r3, [r7, #20]
 80198a6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80198a8:	697b      	ldr	r3, [r7, #20]
 80198aa:	3304      	adds	r3, #4
 80198ac:	4618      	mov	r0, r3
 80198ae:	f005 f8ad 	bl	801ea0c <ip4_route>
 80198b2:	4601      	mov	r1, r0
 80198b4:	697b      	ldr	r3, [r7, #20]
 80198b6:	3304      	adds	r3, #4
 80198b8:	461a      	mov	r2, r3
 80198ba:	4620      	mov	r0, r4
 80198bc:	f7ff fa48 	bl	8018d50 <tcp_eff_send_mss_netif>
 80198c0:	4603      	mov	r3, r0
 80198c2:	461a      	mov	r2, r3
 80198c4:	697b      	ldr	r3, [r7, #20]
 80198c6:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 80198c8:	2112      	movs	r1, #18
 80198ca:	6978      	ldr	r0, [r7, #20]
 80198cc:	f002 f8e2 	bl	801ba94 <tcp_enqueue_flags>
 80198d0:	4603      	mov	r3, r0
 80198d2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 80198d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80198d8:	2b00      	cmp	r3, #0
 80198da:	d004      	beq.n	80198e6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80198dc:	2100      	movs	r1, #0
 80198de:	6978      	ldr	r0, [r7, #20]
 80198e0:	f7fd ff68 	bl	80177b4 <tcp_abandon>
      return;
 80198e4:	e006      	b.n	80198f4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 80198e6:	6978      	ldr	r0, [r7, #20]
 80198e8:	f002 f9c2 	bl	801bc70 <tcp_output>
  return;
 80198ec:	e001      	b.n	80198f2 <tcp_listen_input+0x1be>
    return;
 80198ee:	bf00      	nop
 80198f0:	e000      	b.n	80198f4 <tcp_listen_input+0x1c0>
  return;
 80198f2:	bf00      	nop
}
 80198f4:	371c      	adds	r7, #28
 80198f6:	46bd      	mov	sp, r7
 80198f8:	bd90      	pop	{r4, r7, pc}
 80198fa:	bf00      	nop
 80198fc:	20022994 	.word	0x20022994
 8019900:	0802564c 	.word	0x0802564c
 8019904:	08025844 	.word	0x08025844
 8019908:	08025698 	.word	0x08025698
 801990c:	2002298c 	.word	0x2002298c
 8019910:	20022992 	.word	0x20022992
 8019914:	20022988 	.word	0x20022988
 8019918:	20022978 	.word	0x20022978
 801991c:	20026088 	.word	0x20026088
 8019920:	2002608c 	.word	0x2002608c
 8019924:	20026078 	.word	0x20026078
 8019928:	20029774 	.word	0x20029774
 801992c:	20029770 	.word	0x20029770

08019930 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8019930:	b580      	push	{r7, lr}
 8019932:	b086      	sub	sp, #24
 8019934:	af04      	add	r7, sp, #16
 8019936:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8019938:	4b2f      	ldr	r3, [pc, #188]	; (80199f8 <tcp_timewait_input+0xc8>)
 801993a:	781b      	ldrb	r3, [r3, #0]
 801993c:	f003 0304 	and.w	r3, r3, #4
 8019940:	2b00      	cmp	r3, #0
 8019942:	d153      	bne.n	80199ec <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	2b00      	cmp	r3, #0
 8019948:	d106      	bne.n	8019958 <tcp_timewait_input+0x28>
 801994a:	4b2c      	ldr	r3, [pc, #176]	; (80199fc <tcp_timewait_input+0xcc>)
 801994c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8019950:	492b      	ldr	r1, [pc, #172]	; (8019a00 <tcp_timewait_input+0xd0>)
 8019952:	482c      	ldr	r0, [pc, #176]	; (8019a04 <tcp_timewait_input+0xd4>)
 8019954:	f007 fa12 	bl	8020d7c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8019958:	4b27      	ldr	r3, [pc, #156]	; (80199f8 <tcp_timewait_input+0xc8>)
 801995a:	781b      	ldrb	r3, [r3, #0]
 801995c:	f003 0302 	and.w	r3, r3, #2
 8019960:	2b00      	cmp	r3, #0
 8019962:	d02a      	beq.n	80199ba <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8019964:	4b28      	ldr	r3, [pc, #160]	; (8019a08 <tcp_timewait_input+0xd8>)
 8019966:	681a      	ldr	r2, [r3, #0]
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801996c:	1ad3      	subs	r3, r2, r3
 801996e:	2b00      	cmp	r3, #0
 8019970:	db2d      	blt.n	80199ce <tcp_timewait_input+0x9e>
 8019972:	4b25      	ldr	r3, [pc, #148]	; (8019a08 <tcp_timewait_input+0xd8>)
 8019974:	681a      	ldr	r2, [r3, #0]
 8019976:	687b      	ldr	r3, [r7, #4]
 8019978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801997a:	6879      	ldr	r1, [r7, #4]
 801997c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801997e:	440b      	add	r3, r1
 8019980:	1ad3      	subs	r3, r2, r3
 8019982:	2b00      	cmp	r3, #0
 8019984:	dc23      	bgt.n	80199ce <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019986:	4b21      	ldr	r3, [pc, #132]	; (8019a0c <tcp_timewait_input+0xdc>)
 8019988:	6819      	ldr	r1, [r3, #0]
 801998a:	4b21      	ldr	r3, [pc, #132]	; (8019a10 <tcp_timewait_input+0xe0>)
 801998c:	881b      	ldrh	r3, [r3, #0]
 801998e:	461a      	mov	r2, r3
 8019990:	4b1d      	ldr	r3, [pc, #116]	; (8019a08 <tcp_timewait_input+0xd8>)
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019996:	4b1f      	ldr	r3, [pc, #124]	; (8019a14 <tcp_timewait_input+0xe4>)
 8019998:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801999a:	885b      	ldrh	r3, [r3, #2]
 801999c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801999e:	4a1d      	ldr	r2, [pc, #116]	; (8019a14 <tcp_timewait_input+0xe4>)
 80199a0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80199a2:	8812      	ldrh	r2, [r2, #0]
 80199a4:	b292      	uxth	r2, r2
 80199a6:	9202      	str	r2, [sp, #8]
 80199a8:	9301      	str	r3, [sp, #4]
 80199aa:	4b1b      	ldr	r3, [pc, #108]	; (8019a18 <tcp_timewait_input+0xe8>)
 80199ac:	9300      	str	r3, [sp, #0]
 80199ae:	4b1b      	ldr	r3, [pc, #108]	; (8019a1c <tcp_timewait_input+0xec>)
 80199b0:	4602      	mov	r2, r0
 80199b2:	6878      	ldr	r0, [r7, #4]
 80199b4:	f002 ff10 	bl	801c7d8 <tcp_rst>
      return;
 80199b8:	e01b      	b.n	80199f2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80199ba:	4b0f      	ldr	r3, [pc, #60]	; (80199f8 <tcp_timewait_input+0xc8>)
 80199bc:	781b      	ldrb	r3, [r3, #0]
 80199be:	f003 0301 	and.w	r3, r3, #1
 80199c2:	2b00      	cmp	r3, #0
 80199c4:	d003      	beq.n	80199ce <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80199c6:	4b16      	ldr	r3, [pc, #88]	; (8019a20 <tcp_timewait_input+0xf0>)
 80199c8:	681a      	ldr	r2, [r3, #0]
 80199ca:	687b      	ldr	r3, [r7, #4]
 80199cc:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80199ce:	4b10      	ldr	r3, [pc, #64]	; (8019a10 <tcp_timewait_input+0xe0>)
 80199d0:	881b      	ldrh	r3, [r3, #0]
 80199d2:	2b00      	cmp	r3, #0
 80199d4:	d00c      	beq.n	80199f0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 80199d6:	687b      	ldr	r3, [r7, #4]
 80199d8:	8b5b      	ldrh	r3, [r3, #26]
 80199da:	f043 0302 	orr.w	r3, r3, #2
 80199de:	b29a      	uxth	r2, r3
 80199e0:	687b      	ldr	r3, [r7, #4]
 80199e2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80199e4:	6878      	ldr	r0, [r7, #4]
 80199e6:	f002 f943 	bl	801bc70 <tcp_output>
  }
  return;
 80199ea:	e001      	b.n	80199f0 <tcp_timewait_input+0xc0>
    return;
 80199ec:	bf00      	nop
 80199ee:	e000      	b.n	80199f2 <tcp_timewait_input+0xc2>
  return;
 80199f0:	bf00      	nop
}
 80199f2:	3708      	adds	r7, #8
 80199f4:	46bd      	mov	sp, r7
 80199f6:	bd80      	pop	{r7, pc}
 80199f8:	20022994 	.word	0x20022994
 80199fc:	0802564c 	.word	0x0802564c
 8019a00:	08025864 	.word	0x08025864
 8019a04:	08025698 	.word	0x08025698
 8019a08:	20022988 	.word	0x20022988
 8019a0c:	2002298c 	.word	0x2002298c
 8019a10:	20022992 	.word	0x20022992
 8019a14:	20022978 	.word	0x20022978
 8019a18:	20026088 	.word	0x20026088
 8019a1c:	2002608c 	.word	0x2002608c
 8019a20:	20029778 	.word	0x20029778

08019a24 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8019a24:	b590      	push	{r4, r7, lr}
 8019a26:	b08d      	sub	sp, #52	; 0x34
 8019a28:	af04      	add	r7, sp, #16
 8019a2a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8019a2c:	2300      	movs	r3, #0
 8019a2e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8019a30:	2300      	movs	r3, #0
 8019a32:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8019a34:	687b      	ldr	r3, [r7, #4]
 8019a36:	2b00      	cmp	r3, #0
 8019a38:	d106      	bne.n	8019a48 <tcp_process+0x24>
 8019a3a:	4ba5      	ldr	r3, [pc, #660]	; (8019cd0 <tcp_process+0x2ac>)
 8019a3c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8019a40:	49a4      	ldr	r1, [pc, #656]	; (8019cd4 <tcp_process+0x2b0>)
 8019a42:	48a5      	ldr	r0, [pc, #660]	; (8019cd8 <tcp_process+0x2b4>)
 8019a44:	f007 f99a 	bl	8020d7c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8019a48:	4ba4      	ldr	r3, [pc, #656]	; (8019cdc <tcp_process+0x2b8>)
 8019a4a:	781b      	ldrb	r3, [r3, #0]
 8019a4c:	f003 0304 	and.w	r3, r3, #4
 8019a50:	2b00      	cmp	r3, #0
 8019a52:	d04e      	beq.n	8019af2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8019a54:	687b      	ldr	r3, [r7, #4]
 8019a56:	7d1b      	ldrb	r3, [r3, #20]
 8019a58:	2b02      	cmp	r3, #2
 8019a5a:	d108      	bne.n	8019a6e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8019a5c:	687b      	ldr	r3, [r7, #4]
 8019a5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8019a60:	4b9f      	ldr	r3, [pc, #636]	; (8019ce0 <tcp_process+0x2bc>)
 8019a62:	681b      	ldr	r3, [r3, #0]
 8019a64:	429a      	cmp	r2, r3
 8019a66:	d123      	bne.n	8019ab0 <tcp_process+0x8c>
        acceptable = 1;
 8019a68:	2301      	movs	r3, #1
 8019a6a:	76fb      	strb	r3, [r7, #27]
 8019a6c:	e020      	b.n	8019ab0 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8019a6e:	687b      	ldr	r3, [r7, #4]
 8019a70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019a72:	4b9c      	ldr	r3, [pc, #624]	; (8019ce4 <tcp_process+0x2c0>)
 8019a74:	681b      	ldr	r3, [r3, #0]
 8019a76:	429a      	cmp	r2, r3
 8019a78:	d102      	bne.n	8019a80 <tcp_process+0x5c>
        acceptable = 1;
 8019a7a:	2301      	movs	r3, #1
 8019a7c:	76fb      	strb	r3, [r7, #27]
 8019a7e:	e017      	b.n	8019ab0 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8019a80:	4b98      	ldr	r3, [pc, #608]	; (8019ce4 <tcp_process+0x2c0>)
 8019a82:	681a      	ldr	r2, [r3, #0]
 8019a84:	687b      	ldr	r3, [r7, #4]
 8019a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019a88:	1ad3      	subs	r3, r2, r3
 8019a8a:	2b00      	cmp	r3, #0
 8019a8c:	db10      	blt.n	8019ab0 <tcp_process+0x8c>
 8019a8e:	4b95      	ldr	r3, [pc, #596]	; (8019ce4 <tcp_process+0x2c0>)
 8019a90:	681a      	ldr	r2, [r3, #0]
 8019a92:	687b      	ldr	r3, [r7, #4]
 8019a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019a96:	6879      	ldr	r1, [r7, #4]
 8019a98:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019a9a:	440b      	add	r3, r1
 8019a9c:	1ad3      	subs	r3, r2, r3
 8019a9e:	2b00      	cmp	r3, #0
 8019aa0:	dc06      	bgt.n	8019ab0 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8019aa2:	687b      	ldr	r3, [r7, #4]
 8019aa4:	8b5b      	ldrh	r3, [r3, #26]
 8019aa6:	f043 0302 	orr.w	r3, r3, #2
 8019aaa:	b29a      	uxth	r2, r3
 8019aac:	687b      	ldr	r3, [r7, #4]
 8019aae:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8019ab0:	7efb      	ldrb	r3, [r7, #27]
 8019ab2:	2b00      	cmp	r3, #0
 8019ab4:	d01b      	beq.n	8019aee <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8019ab6:	687b      	ldr	r3, [r7, #4]
 8019ab8:	7d1b      	ldrb	r3, [r3, #20]
 8019aba:	2b00      	cmp	r3, #0
 8019abc:	d106      	bne.n	8019acc <tcp_process+0xa8>
 8019abe:	4b84      	ldr	r3, [pc, #528]	; (8019cd0 <tcp_process+0x2ac>)
 8019ac0:	f44f 724e 	mov.w	r2, #824	; 0x338
 8019ac4:	4988      	ldr	r1, [pc, #544]	; (8019ce8 <tcp_process+0x2c4>)
 8019ac6:	4884      	ldr	r0, [pc, #528]	; (8019cd8 <tcp_process+0x2b4>)
 8019ac8:	f007 f958 	bl	8020d7c <iprintf>
      recv_flags |= TF_RESET;
 8019acc:	4b87      	ldr	r3, [pc, #540]	; (8019cec <tcp_process+0x2c8>)
 8019ace:	781b      	ldrb	r3, [r3, #0]
 8019ad0:	f043 0308 	orr.w	r3, r3, #8
 8019ad4:	b2da      	uxtb	r2, r3
 8019ad6:	4b85      	ldr	r3, [pc, #532]	; (8019cec <tcp_process+0x2c8>)
 8019ad8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	8b5b      	ldrh	r3, [r3, #26]
 8019ade:	f023 0301 	bic.w	r3, r3, #1
 8019ae2:	b29a      	uxth	r2, r3
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8019ae8:	f06f 030d 	mvn.w	r3, #13
 8019aec:	e37a      	b.n	801a1e4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8019aee:	2300      	movs	r3, #0
 8019af0:	e378      	b.n	801a1e4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8019af2:	4b7a      	ldr	r3, [pc, #488]	; (8019cdc <tcp_process+0x2b8>)
 8019af4:	781b      	ldrb	r3, [r3, #0]
 8019af6:	f003 0302 	and.w	r3, r3, #2
 8019afa:	2b00      	cmp	r3, #0
 8019afc:	d010      	beq.n	8019b20 <tcp_process+0xfc>
 8019afe:	687b      	ldr	r3, [r7, #4]
 8019b00:	7d1b      	ldrb	r3, [r3, #20]
 8019b02:	2b02      	cmp	r3, #2
 8019b04:	d00c      	beq.n	8019b20 <tcp_process+0xfc>
 8019b06:	687b      	ldr	r3, [r7, #4]
 8019b08:	7d1b      	ldrb	r3, [r3, #20]
 8019b0a:	2b03      	cmp	r3, #3
 8019b0c:	d008      	beq.n	8019b20 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8019b0e:	687b      	ldr	r3, [r7, #4]
 8019b10:	8b5b      	ldrh	r3, [r3, #26]
 8019b12:	f043 0302 	orr.w	r3, r3, #2
 8019b16:	b29a      	uxth	r2, r3
 8019b18:	687b      	ldr	r3, [r7, #4]
 8019b1a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8019b1c:	2300      	movs	r3, #0
 8019b1e:	e361      	b.n	801a1e4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8019b20:	687b      	ldr	r3, [r7, #4]
 8019b22:	8b5b      	ldrh	r3, [r3, #26]
 8019b24:	f003 0310 	and.w	r3, r3, #16
 8019b28:	2b00      	cmp	r3, #0
 8019b2a:	d103      	bne.n	8019b34 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8019b2c:	4b70      	ldr	r3, [pc, #448]	; (8019cf0 <tcp_process+0x2cc>)
 8019b2e:	681a      	ldr	r2, [r3, #0]
 8019b30:	687b      	ldr	r3, [r7, #4]
 8019b32:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8019b34:	687b      	ldr	r3, [r7, #4]
 8019b36:	2200      	movs	r2, #0
 8019b38:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
  pcb->persist_probe = 0;
 8019b3c:	687b      	ldr	r3, [r7, #4]
 8019b3e:	2200      	movs	r2, #0
 8019b40:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 8019b44:	6878      	ldr	r0, [r7, #4]
 8019b46:	f001 f875 	bl	801ac34 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8019b4a:	687b      	ldr	r3, [r7, #4]
 8019b4c:	7d1b      	ldrb	r3, [r3, #20]
 8019b4e:	3b02      	subs	r3, #2
 8019b50:	2b07      	cmp	r3, #7
 8019b52:	f200 8337 	bhi.w	801a1c4 <tcp_process+0x7a0>
 8019b56:	a201      	add	r2, pc, #4	; (adr r2, 8019b5c <tcp_process+0x138>)
 8019b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019b5c:	08019b7d 	.word	0x08019b7d
 8019b60:	08019dad 	.word	0x08019dad
 8019b64:	08019f25 	.word	0x08019f25
 8019b68:	08019f4f 	.word	0x08019f4f
 8019b6c:	0801a073 	.word	0x0801a073
 8019b70:	08019f25 	.word	0x08019f25
 8019b74:	0801a0ff 	.word	0x0801a0ff
 8019b78:	0801a18f 	.word	0x0801a18f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8019b7c:	4b57      	ldr	r3, [pc, #348]	; (8019cdc <tcp_process+0x2b8>)
 8019b7e:	781b      	ldrb	r3, [r3, #0]
 8019b80:	f003 0310 	and.w	r3, r3, #16
 8019b84:	2b00      	cmp	r3, #0
 8019b86:	f000 80e4 	beq.w	8019d52 <tcp_process+0x32e>
 8019b8a:	4b54      	ldr	r3, [pc, #336]	; (8019cdc <tcp_process+0x2b8>)
 8019b8c:	781b      	ldrb	r3, [r3, #0]
 8019b8e:	f003 0302 	and.w	r3, r3, #2
 8019b92:	2b00      	cmp	r3, #0
 8019b94:	f000 80dd 	beq.w	8019d52 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8019b98:	687b      	ldr	r3, [r7, #4]
 8019b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019b9c:	1c5a      	adds	r2, r3, #1
 8019b9e:	4b50      	ldr	r3, [pc, #320]	; (8019ce0 <tcp_process+0x2bc>)
 8019ba0:	681b      	ldr	r3, [r3, #0]
 8019ba2:	429a      	cmp	r2, r3
 8019ba4:	f040 80d5 	bne.w	8019d52 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8019ba8:	4b4e      	ldr	r3, [pc, #312]	; (8019ce4 <tcp_process+0x2c0>)
 8019baa:	681b      	ldr	r3, [r3, #0]
 8019bac:	1c5a      	adds	r2, r3, #1
 8019bae:	687b      	ldr	r3, [r7, #4]
 8019bb0:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019bb6:	687b      	ldr	r3, [r7, #4]
 8019bb8:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8019bba:	4b49      	ldr	r3, [pc, #292]	; (8019ce0 <tcp_process+0x2bc>)
 8019bbc:	681a      	ldr	r2, [r3, #0]
 8019bbe:	687b      	ldr	r3, [r7, #4]
 8019bc0:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8019bc2:	4b4c      	ldr	r3, [pc, #304]	; (8019cf4 <tcp_process+0x2d0>)
 8019bc4:	681b      	ldr	r3, [r3, #0]
 8019bc6:	89db      	ldrh	r3, [r3, #14]
 8019bc8:	b29a      	uxth	r2, r3
 8019bca:	687b      	ldr	r3, [r7, #4]
 8019bcc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8019bd0:	687b      	ldr	r3, [r7, #4]
 8019bd2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8019bd6:	687b      	ldr	r3, [r7, #4]
 8019bd8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8019bdc:	4b41      	ldr	r3, [pc, #260]	; (8019ce4 <tcp_process+0x2c0>)
 8019bde:	681b      	ldr	r3, [r3, #0]
 8019be0:	1e5a      	subs	r2, r3, #1
 8019be2:	687b      	ldr	r3, [r7, #4]
 8019be4:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8019be6:	687b      	ldr	r3, [r7, #4]
 8019be8:	2204      	movs	r2, #4
 8019bea:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019bec:	687b      	ldr	r3, [r7, #4]
 8019bee:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8019bf0:	687b      	ldr	r3, [r7, #4]
 8019bf2:	3304      	adds	r3, #4
 8019bf4:	4618      	mov	r0, r3
 8019bf6:	f004 ff09 	bl	801ea0c <ip4_route>
 8019bfa:	4601      	mov	r1, r0
 8019bfc:	687b      	ldr	r3, [r7, #4]
 8019bfe:	3304      	adds	r3, #4
 8019c00:	461a      	mov	r2, r3
 8019c02:	4620      	mov	r0, r4
 8019c04:	f7ff f8a4 	bl	8018d50 <tcp_eff_send_mss_netif>
 8019c08:	4603      	mov	r3, r0
 8019c0a:	461a      	mov	r2, r3
 8019c0c:	687b      	ldr	r3, [r7, #4]
 8019c0e:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019c10:	687b      	ldr	r3, [r7, #4]
 8019c12:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019c14:	009a      	lsls	r2, r3, #2
 8019c16:	687b      	ldr	r3, [r7, #4]
 8019c18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019c1a:	005b      	lsls	r3, r3, #1
 8019c1c:	f241 111c 	movw	r1, #4380	; 0x111c
 8019c20:	428b      	cmp	r3, r1
 8019c22:	bf38      	it	cc
 8019c24:	460b      	movcc	r3, r1
 8019c26:	429a      	cmp	r2, r3
 8019c28:	d204      	bcs.n	8019c34 <tcp_process+0x210>
 8019c2a:	687b      	ldr	r3, [r7, #4]
 8019c2c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019c2e:	009b      	lsls	r3, r3, #2
 8019c30:	b29b      	uxth	r3, r3
 8019c32:	e00d      	b.n	8019c50 <tcp_process+0x22c>
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019c38:	005b      	lsls	r3, r3, #1
 8019c3a:	f241 121c 	movw	r2, #4380	; 0x111c
 8019c3e:	4293      	cmp	r3, r2
 8019c40:	d904      	bls.n	8019c4c <tcp_process+0x228>
 8019c42:	687b      	ldr	r3, [r7, #4]
 8019c44:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019c46:	005b      	lsls	r3, r3, #1
 8019c48:	b29b      	uxth	r3, r3
 8019c4a:	e001      	b.n	8019c50 <tcp_process+0x22c>
 8019c4c:	f241 131c 	movw	r3, #4380	; 0x111c
 8019c50:	687a      	ldr	r2, [r7, #4]
 8019c52:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8019c56:	687b      	ldr	r3, [r7, #4]
 8019c58:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8019c5c:	2b00      	cmp	r3, #0
 8019c5e:	d106      	bne.n	8019c6e <tcp_process+0x24a>
 8019c60:	4b1b      	ldr	r3, [pc, #108]	; (8019cd0 <tcp_process+0x2ac>)
 8019c62:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8019c66:	4924      	ldr	r1, [pc, #144]	; (8019cf8 <tcp_process+0x2d4>)
 8019c68:	481b      	ldr	r0, [pc, #108]	; (8019cd8 <tcp_process+0x2b4>)
 8019c6a:	f007 f887 	bl	8020d7c <iprintf>
        --pcb->snd_queuelen;
 8019c6e:	687b      	ldr	r3, [r7, #4]
 8019c70:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8019c74:	3b01      	subs	r3, #1
 8019c76:	b29a      	uxth	r2, r3
 8019c78:	687b      	ldr	r3, [r7, #4]
 8019c7a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8019c7e:	687b      	ldr	r3, [r7, #4]
 8019c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019c82:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8019c84:	69fb      	ldr	r3, [r7, #28]
 8019c86:	2b00      	cmp	r3, #0
 8019c88:	d111      	bne.n	8019cae <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8019c8a:	687b      	ldr	r3, [r7, #4]
 8019c8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019c8e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8019c90:	69fb      	ldr	r3, [r7, #28]
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	d106      	bne.n	8019ca4 <tcp_process+0x280>
 8019c96:	4b0e      	ldr	r3, [pc, #56]	; (8019cd0 <tcp_process+0x2ac>)
 8019c98:	f44f 725d 	mov.w	r2, #884	; 0x374
 8019c9c:	4917      	ldr	r1, [pc, #92]	; (8019cfc <tcp_process+0x2d8>)
 8019c9e:	480e      	ldr	r0, [pc, #56]	; (8019cd8 <tcp_process+0x2b4>)
 8019ca0:	f007 f86c 	bl	8020d7c <iprintf>
          pcb->unsent = rseg->next;
 8019ca4:	69fb      	ldr	r3, [r7, #28]
 8019ca6:	681a      	ldr	r2, [r3, #0]
 8019ca8:	687b      	ldr	r3, [r7, #4]
 8019caa:	66da      	str	r2, [r3, #108]	; 0x6c
 8019cac:	e003      	b.n	8019cb6 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8019cae:	69fb      	ldr	r3, [r7, #28]
 8019cb0:	681a      	ldr	r2, [r3, #0]
 8019cb2:	687b      	ldr	r3, [r7, #4]
 8019cb4:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8019cb6:	69f8      	ldr	r0, [r7, #28]
 8019cb8:	f7fe fcc7 	bl	801864a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8019cbc:	687b      	ldr	r3, [r7, #4]
 8019cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019cc0:	2b00      	cmp	r3, #0
 8019cc2:	d11d      	bne.n	8019d00 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8019cc4:	687b      	ldr	r3, [r7, #4]
 8019cc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019cca:	861a      	strh	r2, [r3, #48]	; 0x30
 8019ccc:	e01f      	b.n	8019d0e <tcp_process+0x2ea>
 8019cce:	bf00      	nop
 8019cd0:	0802564c 	.word	0x0802564c
 8019cd4:	08025884 	.word	0x08025884
 8019cd8:	08025698 	.word	0x08025698
 8019cdc:	20022994 	.word	0x20022994
 8019ce0:	2002298c 	.word	0x2002298c
 8019ce4:	20022988 	.word	0x20022988
 8019ce8:	080258a0 	.word	0x080258a0
 8019cec:	20022995 	.word	0x20022995
 8019cf0:	20029778 	.word	0x20029778
 8019cf4:	20022978 	.word	0x20022978
 8019cf8:	080258c0 	.word	0x080258c0
 8019cfc:	080258d8 	.word	0x080258d8
        } else {
          pcb->rtime = 0;
 8019d00:	687b      	ldr	r3, [r7, #4]
 8019d02:	2200      	movs	r2, #0
 8019d04:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	2200      	movs	r2, #0
 8019d0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8019d0e:	687b      	ldr	r3, [r7, #4]
 8019d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8019d14:	2b00      	cmp	r3, #0
 8019d16:	d00a      	beq.n	8019d2e <tcp_process+0x30a>
 8019d18:	687b      	ldr	r3, [r7, #4]
 8019d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8019d1e:	687a      	ldr	r2, [r7, #4]
 8019d20:	6910      	ldr	r0, [r2, #16]
 8019d22:	2200      	movs	r2, #0
 8019d24:	6879      	ldr	r1, [r7, #4]
 8019d26:	4798      	blx	r3
 8019d28:	4603      	mov	r3, r0
 8019d2a:	76bb      	strb	r3, [r7, #26]
 8019d2c:	e001      	b.n	8019d32 <tcp_process+0x30e>
 8019d2e:	2300      	movs	r3, #0
 8019d30:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8019d32:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8019d36:	f113 0f0d 	cmn.w	r3, #13
 8019d3a:	d102      	bne.n	8019d42 <tcp_process+0x31e>
          return ERR_ABRT;
 8019d3c:	f06f 030c 	mvn.w	r3, #12
 8019d40:	e250      	b.n	801a1e4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8019d42:	687b      	ldr	r3, [r7, #4]
 8019d44:	8b5b      	ldrh	r3, [r3, #26]
 8019d46:	f043 0302 	orr.w	r3, r3, #2
 8019d4a:	b29a      	uxth	r2, r3
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8019d50:	e23a      	b.n	801a1c8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8019d52:	4b9d      	ldr	r3, [pc, #628]	; (8019fc8 <tcp_process+0x5a4>)
 8019d54:	781b      	ldrb	r3, [r3, #0]
 8019d56:	f003 0310 	and.w	r3, r3, #16
 8019d5a:	2b00      	cmp	r3, #0
 8019d5c:	f000 8234 	beq.w	801a1c8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019d60:	4b9a      	ldr	r3, [pc, #616]	; (8019fcc <tcp_process+0x5a8>)
 8019d62:	6819      	ldr	r1, [r3, #0]
 8019d64:	4b9a      	ldr	r3, [pc, #616]	; (8019fd0 <tcp_process+0x5ac>)
 8019d66:	881b      	ldrh	r3, [r3, #0]
 8019d68:	461a      	mov	r2, r3
 8019d6a:	4b9a      	ldr	r3, [pc, #616]	; (8019fd4 <tcp_process+0x5b0>)
 8019d6c:	681b      	ldr	r3, [r3, #0]
 8019d6e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019d70:	4b99      	ldr	r3, [pc, #612]	; (8019fd8 <tcp_process+0x5b4>)
 8019d72:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019d74:	885b      	ldrh	r3, [r3, #2]
 8019d76:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019d78:	4a97      	ldr	r2, [pc, #604]	; (8019fd8 <tcp_process+0x5b4>)
 8019d7a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019d7c:	8812      	ldrh	r2, [r2, #0]
 8019d7e:	b292      	uxth	r2, r2
 8019d80:	9202      	str	r2, [sp, #8]
 8019d82:	9301      	str	r3, [sp, #4]
 8019d84:	4b95      	ldr	r3, [pc, #596]	; (8019fdc <tcp_process+0x5b8>)
 8019d86:	9300      	str	r3, [sp, #0]
 8019d88:	4b95      	ldr	r3, [pc, #596]	; (8019fe0 <tcp_process+0x5bc>)
 8019d8a:	4602      	mov	r2, r0
 8019d8c:	6878      	ldr	r0, [r7, #4]
 8019d8e:	f002 fd23 	bl	801c7d8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8019d92:	687b      	ldr	r3, [r7, #4]
 8019d94:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019d98:	2b05      	cmp	r3, #5
 8019d9a:	f200 8215 	bhi.w	801a1c8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8019d9e:	687b      	ldr	r3, [r7, #4]
 8019da0:	2200      	movs	r2, #0
 8019da2:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8019da4:	6878      	ldr	r0, [r7, #4]
 8019da6:	f002 faed 	bl	801c384 <tcp_rexmit_rto>
      break;
 8019daa:	e20d      	b.n	801a1c8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8019dac:	4b86      	ldr	r3, [pc, #536]	; (8019fc8 <tcp_process+0x5a4>)
 8019dae:	781b      	ldrb	r3, [r3, #0]
 8019db0:	f003 0310 	and.w	r3, r3, #16
 8019db4:	2b00      	cmp	r3, #0
 8019db6:	f000 80a1 	beq.w	8019efc <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019dba:	4b84      	ldr	r3, [pc, #528]	; (8019fcc <tcp_process+0x5a8>)
 8019dbc:	681a      	ldr	r2, [r3, #0]
 8019dbe:	687b      	ldr	r3, [r7, #4]
 8019dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019dc2:	1ad3      	subs	r3, r2, r3
 8019dc4:	3b01      	subs	r3, #1
 8019dc6:	2b00      	cmp	r3, #0
 8019dc8:	db7e      	blt.n	8019ec8 <tcp_process+0x4a4>
 8019dca:	4b80      	ldr	r3, [pc, #512]	; (8019fcc <tcp_process+0x5a8>)
 8019dcc:	681a      	ldr	r2, [r3, #0]
 8019dce:	687b      	ldr	r3, [r7, #4]
 8019dd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019dd2:	1ad3      	subs	r3, r2, r3
 8019dd4:	2b00      	cmp	r3, #0
 8019dd6:	dc77      	bgt.n	8019ec8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8019dd8:	687b      	ldr	r3, [r7, #4]
 8019dda:	2204      	movs	r2, #4
 8019ddc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8019dde:	687b      	ldr	r3, [r7, #4]
 8019de0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019de2:	2b00      	cmp	r3, #0
 8019de4:	d102      	bne.n	8019dec <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8019de6:	23fa      	movs	r3, #250	; 0xfa
 8019de8:	76bb      	strb	r3, [r7, #26]
 8019dea:	e01d      	b.n	8019e28 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8019dec:	687b      	ldr	r3, [r7, #4]
 8019dee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019df0:	699b      	ldr	r3, [r3, #24]
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d106      	bne.n	8019e04 <tcp_process+0x3e0>
 8019df6:	4b7b      	ldr	r3, [pc, #492]	; (8019fe4 <tcp_process+0x5c0>)
 8019df8:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8019dfc:	497a      	ldr	r1, [pc, #488]	; (8019fe8 <tcp_process+0x5c4>)
 8019dfe:	487b      	ldr	r0, [pc, #492]	; (8019fec <tcp_process+0x5c8>)
 8019e00:	f006 ffbc 	bl	8020d7c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8019e04:	687b      	ldr	r3, [r7, #4]
 8019e06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019e08:	699b      	ldr	r3, [r3, #24]
 8019e0a:	2b00      	cmp	r3, #0
 8019e0c:	d00a      	beq.n	8019e24 <tcp_process+0x400>
 8019e0e:	687b      	ldr	r3, [r7, #4]
 8019e10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8019e12:	699b      	ldr	r3, [r3, #24]
 8019e14:	687a      	ldr	r2, [r7, #4]
 8019e16:	6910      	ldr	r0, [r2, #16]
 8019e18:	2200      	movs	r2, #0
 8019e1a:	6879      	ldr	r1, [r7, #4]
 8019e1c:	4798      	blx	r3
 8019e1e:	4603      	mov	r3, r0
 8019e20:	76bb      	strb	r3, [r7, #26]
 8019e22:	e001      	b.n	8019e28 <tcp_process+0x404>
 8019e24:	23f0      	movs	r3, #240	; 0xf0
 8019e26:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8019e28:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8019e2c:	2b00      	cmp	r3, #0
 8019e2e:	d00a      	beq.n	8019e46 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8019e30:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8019e34:	f113 0f0d 	cmn.w	r3, #13
 8019e38:	d002      	beq.n	8019e40 <tcp_process+0x41c>
              tcp_abort(pcb);
 8019e3a:	6878      	ldr	r0, [r7, #4]
 8019e3c:	f7fd fd6e 	bl	801791c <tcp_abort>
            }
            return ERR_ABRT;
 8019e40:	f06f 030c 	mvn.w	r3, #12
 8019e44:	e1ce      	b.n	801a1e4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8019e46:	6878      	ldr	r0, [r7, #4]
 8019e48:	f000 fa58 	bl	801a2fc <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8019e4c:	4b68      	ldr	r3, [pc, #416]	; (8019ff0 <tcp_process+0x5cc>)
 8019e4e:	881b      	ldrh	r3, [r3, #0]
 8019e50:	2b00      	cmp	r3, #0
 8019e52:	d005      	beq.n	8019e60 <tcp_process+0x43c>
            recv_acked--;
 8019e54:	4b66      	ldr	r3, [pc, #408]	; (8019ff0 <tcp_process+0x5cc>)
 8019e56:	881b      	ldrh	r3, [r3, #0]
 8019e58:	3b01      	subs	r3, #1
 8019e5a:	b29a      	uxth	r2, r3
 8019e5c:	4b64      	ldr	r3, [pc, #400]	; (8019ff0 <tcp_process+0x5cc>)
 8019e5e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019e60:	687b      	ldr	r3, [r7, #4]
 8019e62:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019e64:	009a      	lsls	r2, r3, #2
 8019e66:	687b      	ldr	r3, [r7, #4]
 8019e68:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019e6a:	005b      	lsls	r3, r3, #1
 8019e6c:	f241 111c 	movw	r1, #4380	; 0x111c
 8019e70:	428b      	cmp	r3, r1
 8019e72:	bf38      	it	cc
 8019e74:	460b      	movcc	r3, r1
 8019e76:	429a      	cmp	r2, r3
 8019e78:	d204      	bcs.n	8019e84 <tcp_process+0x460>
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019e7e:	009b      	lsls	r3, r3, #2
 8019e80:	b29b      	uxth	r3, r3
 8019e82:	e00d      	b.n	8019ea0 <tcp_process+0x47c>
 8019e84:	687b      	ldr	r3, [r7, #4]
 8019e86:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019e88:	005b      	lsls	r3, r3, #1
 8019e8a:	f241 121c 	movw	r2, #4380	; 0x111c
 8019e8e:	4293      	cmp	r3, r2
 8019e90:	d904      	bls.n	8019e9c <tcp_process+0x478>
 8019e92:	687b      	ldr	r3, [r7, #4]
 8019e94:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019e96:	005b      	lsls	r3, r3, #1
 8019e98:	b29b      	uxth	r3, r3
 8019e9a:	e001      	b.n	8019ea0 <tcp_process+0x47c>
 8019e9c:	f241 131c 	movw	r3, #4380	; 0x111c
 8019ea0:	687a      	ldr	r2, [r7, #4]
 8019ea2:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8019ea6:	4b53      	ldr	r3, [pc, #332]	; (8019ff4 <tcp_process+0x5d0>)
 8019ea8:	781b      	ldrb	r3, [r3, #0]
 8019eaa:	f003 0320 	and.w	r3, r3, #32
 8019eae:	2b00      	cmp	r3, #0
 8019eb0:	d037      	beq.n	8019f22 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8019eb2:	687b      	ldr	r3, [r7, #4]
 8019eb4:	8b5b      	ldrh	r3, [r3, #26]
 8019eb6:	f043 0302 	orr.w	r3, r3, #2
 8019eba:	b29a      	uxth	r2, r3
 8019ebc:	687b      	ldr	r3, [r7, #4]
 8019ebe:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	2207      	movs	r2, #7
 8019ec4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8019ec6:	e02c      	b.n	8019f22 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019ec8:	4b40      	ldr	r3, [pc, #256]	; (8019fcc <tcp_process+0x5a8>)
 8019eca:	6819      	ldr	r1, [r3, #0]
 8019ecc:	4b40      	ldr	r3, [pc, #256]	; (8019fd0 <tcp_process+0x5ac>)
 8019ece:	881b      	ldrh	r3, [r3, #0]
 8019ed0:	461a      	mov	r2, r3
 8019ed2:	4b40      	ldr	r3, [pc, #256]	; (8019fd4 <tcp_process+0x5b0>)
 8019ed4:	681b      	ldr	r3, [r3, #0]
 8019ed6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019ed8:	4b3f      	ldr	r3, [pc, #252]	; (8019fd8 <tcp_process+0x5b4>)
 8019eda:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019edc:	885b      	ldrh	r3, [r3, #2]
 8019ede:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019ee0:	4a3d      	ldr	r2, [pc, #244]	; (8019fd8 <tcp_process+0x5b4>)
 8019ee2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019ee4:	8812      	ldrh	r2, [r2, #0]
 8019ee6:	b292      	uxth	r2, r2
 8019ee8:	9202      	str	r2, [sp, #8]
 8019eea:	9301      	str	r3, [sp, #4]
 8019eec:	4b3b      	ldr	r3, [pc, #236]	; (8019fdc <tcp_process+0x5b8>)
 8019eee:	9300      	str	r3, [sp, #0]
 8019ef0:	4b3b      	ldr	r3, [pc, #236]	; (8019fe0 <tcp_process+0x5bc>)
 8019ef2:	4602      	mov	r2, r0
 8019ef4:	6878      	ldr	r0, [r7, #4]
 8019ef6:	f002 fc6f 	bl	801c7d8 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8019efa:	e167      	b.n	801a1cc <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8019efc:	4b32      	ldr	r3, [pc, #200]	; (8019fc8 <tcp_process+0x5a4>)
 8019efe:	781b      	ldrb	r3, [r3, #0]
 8019f00:	f003 0302 	and.w	r3, r3, #2
 8019f04:	2b00      	cmp	r3, #0
 8019f06:	f000 8161 	beq.w	801a1cc <tcp_process+0x7a8>
 8019f0a:	687b      	ldr	r3, [r7, #4]
 8019f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019f0e:	1e5a      	subs	r2, r3, #1
 8019f10:	4b30      	ldr	r3, [pc, #192]	; (8019fd4 <tcp_process+0x5b0>)
 8019f12:	681b      	ldr	r3, [r3, #0]
 8019f14:	429a      	cmp	r2, r3
 8019f16:	f040 8159 	bne.w	801a1cc <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8019f1a:	6878      	ldr	r0, [r7, #4]
 8019f1c:	f002 fa54 	bl	801c3c8 <tcp_rexmit>
      break;
 8019f20:	e154      	b.n	801a1cc <tcp_process+0x7a8>
 8019f22:	e153      	b.n	801a1cc <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8019f24:	6878      	ldr	r0, [r7, #4]
 8019f26:	f000 f9e9 	bl	801a2fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8019f2a:	4b32      	ldr	r3, [pc, #200]	; (8019ff4 <tcp_process+0x5d0>)
 8019f2c:	781b      	ldrb	r3, [r3, #0]
 8019f2e:	f003 0320 	and.w	r3, r3, #32
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	f000 814c 	beq.w	801a1d0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8019f38:	687b      	ldr	r3, [r7, #4]
 8019f3a:	8b5b      	ldrh	r3, [r3, #26]
 8019f3c:	f043 0302 	orr.w	r3, r3, #2
 8019f40:	b29a      	uxth	r2, r3
 8019f42:	687b      	ldr	r3, [r7, #4]
 8019f44:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8019f46:	687b      	ldr	r3, [r7, #4]
 8019f48:	2207      	movs	r2, #7
 8019f4a:	751a      	strb	r2, [r3, #20]
      }
      break;
 8019f4c:	e140      	b.n	801a1d0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8019f4e:	6878      	ldr	r0, [r7, #4]
 8019f50:	f000 f9d4 	bl	801a2fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8019f54:	4b27      	ldr	r3, [pc, #156]	; (8019ff4 <tcp_process+0x5d0>)
 8019f56:	781b      	ldrb	r3, [r3, #0]
 8019f58:	f003 0320 	and.w	r3, r3, #32
 8019f5c:	2b00      	cmp	r3, #0
 8019f5e:	d071      	beq.n	801a044 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019f60:	4b19      	ldr	r3, [pc, #100]	; (8019fc8 <tcp_process+0x5a4>)
 8019f62:	781b      	ldrb	r3, [r3, #0]
 8019f64:	f003 0310 	and.w	r3, r3, #16
 8019f68:	2b00      	cmp	r3, #0
 8019f6a:	d060      	beq.n	801a02e <tcp_process+0x60a>
 8019f6c:	687b      	ldr	r3, [r7, #4]
 8019f6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8019f70:	4b16      	ldr	r3, [pc, #88]	; (8019fcc <tcp_process+0x5a8>)
 8019f72:	681b      	ldr	r3, [r3, #0]
 8019f74:	429a      	cmp	r2, r3
 8019f76:	d15a      	bne.n	801a02e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8019f78:	687b      	ldr	r3, [r7, #4]
 8019f7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019f7c:	2b00      	cmp	r3, #0
 8019f7e:	d156      	bne.n	801a02e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8019f80:	687b      	ldr	r3, [r7, #4]
 8019f82:	8b5b      	ldrh	r3, [r3, #26]
 8019f84:	f043 0302 	orr.w	r3, r3, #2
 8019f88:	b29a      	uxth	r2, r3
 8019f8a:	687b      	ldr	r3, [r7, #4]
 8019f8c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8019f8e:	6878      	ldr	r0, [r7, #4]
 8019f90:	f7fe fde8 	bl	8018b64 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8019f94:	4b18      	ldr	r3, [pc, #96]	; (8019ff8 <tcp_process+0x5d4>)
 8019f96:	681b      	ldr	r3, [r3, #0]
 8019f98:	687a      	ldr	r2, [r7, #4]
 8019f9a:	429a      	cmp	r2, r3
 8019f9c:	d105      	bne.n	8019faa <tcp_process+0x586>
 8019f9e:	4b16      	ldr	r3, [pc, #88]	; (8019ff8 <tcp_process+0x5d4>)
 8019fa0:	681b      	ldr	r3, [r3, #0]
 8019fa2:	68db      	ldr	r3, [r3, #12]
 8019fa4:	4a14      	ldr	r2, [pc, #80]	; (8019ff8 <tcp_process+0x5d4>)
 8019fa6:	6013      	str	r3, [r2, #0]
 8019fa8:	e02e      	b.n	801a008 <tcp_process+0x5e4>
 8019faa:	4b13      	ldr	r3, [pc, #76]	; (8019ff8 <tcp_process+0x5d4>)
 8019fac:	681b      	ldr	r3, [r3, #0]
 8019fae:	617b      	str	r3, [r7, #20]
 8019fb0:	e027      	b.n	801a002 <tcp_process+0x5de>
 8019fb2:	697b      	ldr	r3, [r7, #20]
 8019fb4:	68db      	ldr	r3, [r3, #12]
 8019fb6:	687a      	ldr	r2, [r7, #4]
 8019fb8:	429a      	cmp	r2, r3
 8019fba:	d11f      	bne.n	8019ffc <tcp_process+0x5d8>
 8019fbc:	687b      	ldr	r3, [r7, #4]
 8019fbe:	68da      	ldr	r2, [r3, #12]
 8019fc0:	697b      	ldr	r3, [r7, #20]
 8019fc2:	60da      	str	r2, [r3, #12]
 8019fc4:	e020      	b.n	801a008 <tcp_process+0x5e4>
 8019fc6:	bf00      	nop
 8019fc8:	20022994 	.word	0x20022994
 8019fcc:	2002298c 	.word	0x2002298c
 8019fd0:	20022992 	.word	0x20022992
 8019fd4:	20022988 	.word	0x20022988
 8019fd8:	20022978 	.word	0x20022978
 8019fdc:	20026088 	.word	0x20026088
 8019fe0:	2002608c 	.word	0x2002608c
 8019fe4:	0802564c 	.word	0x0802564c
 8019fe8:	080258ec 	.word	0x080258ec
 8019fec:	08025698 	.word	0x08025698
 8019ff0:	20022990 	.word	0x20022990
 8019ff4:	20022995 	.word	0x20022995
 8019ff8:	20029774 	.word	0x20029774
 8019ffc:	697b      	ldr	r3, [r7, #20]
 8019ffe:	68db      	ldr	r3, [r3, #12]
 801a000:	617b      	str	r3, [r7, #20]
 801a002:	697b      	ldr	r3, [r7, #20]
 801a004:	2b00      	cmp	r3, #0
 801a006:	d1d4      	bne.n	8019fb2 <tcp_process+0x58e>
 801a008:	687b      	ldr	r3, [r7, #4]
 801a00a:	2200      	movs	r2, #0
 801a00c:	60da      	str	r2, [r3, #12]
 801a00e:	4b77      	ldr	r3, [pc, #476]	; (801a1ec <tcp_process+0x7c8>)
 801a010:	2201      	movs	r2, #1
 801a012:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801a014:	687b      	ldr	r3, [r7, #4]
 801a016:	220a      	movs	r2, #10
 801a018:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801a01a:	4b75      	ldr	r3, [pc, #468]	; (801a1f0 <tcp_process+0x7cc>)
 801a01c:	681a      	ldr	r2, [r3, #0]
 801a01e:	687b      	ldr	r3, [r7, #4]
 801a020:	60da      	str	r2, [r3, #12]
 801a022:	4a73      	ldr	r2, [pc, #460]	; (801a1f0 <tcp_process+0x7cc>)
 801a024:	687b      	ldr	r3, [r7, #4]
 801a026:	6013      	str	r3, [r2, #0]
 801a028:	f002 fd98 	bl	801cb5c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 801a02c:	e0d2      	b.n	801a1d4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 801a02e:	687b      	ldr	r3, [r7, #4]
 801a030:	8b5b      	ldrh	r3, [r3, #26]
 801a032:	f043 0302 	orr.w	r3, r3, #2
 801a036:	b29a      	uxth	r2, r3
 801a038:	687b      	ldr	r3, [r7, #4]
 801a03a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 801a03c:	687b      	ldr	r3, [r7, #4]
 801a03e:	2208      	movs	r2, #8
 801a040:	751a      	strb	r2, [r3, #20]
      break;
 801a042:	e0c7      	b.n	801a1d4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801a044:	4b6b      	ldr	r3, [pc, #428]	; (801a1f4 <tcp_process+0x7d0>)
 801a046:	781b      	ldrb	r3, [r3, #0]
 801a048:	f003 0310 	and.w	r3, r3, #16
 801a04c:	2b00      	cmp	r3, #0
 801a04e:	f000 80c1 	beq.w	801a1d4 <tcp_process+0x7b0>
 801a052:	687b      	ldr	r3, [r7, #4]
 801a054:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801a056:	4b68      	ldr	r3, [pc, #416]	; (801a1f8 <tcp_process+0x7d4>)
 801a058:	681b      	ldr	r3, [r3, #0]
 801a05a:	429a      	cmp	r2, r3
 801a05c:	f040 80ba 	bne.w	801a1d4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 801a060:	687b      	ldr	r3, [r7, #4]
 801a062:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801a064:	2b00      	cmp	r3, #0
 801a066:	f040 80b5 	bne.w	801a1d4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	2206      	movs	r2, #6
 801a06e:	751a      	strb	r2, [r3, #20]
      break;
 801a070:	e0b0      	b.n	801a1d4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 801a072:	6878      	ldr	r0, [r7, #4]
 801a074:	f000 f942 	bl	801a2fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801a078:	4b60      	ldr	r3, [pc, #384]	; (801a1fc <tcp_process+0x7d8>)
 801a07a:	781b      	ldrb	r3, [r3, #0]
 801a07c:	f003 0320 	and.w	r3, r3, #32
 801a080:	2b00      	cmp	r3, #0
 801a082:	f000 80a9 	beq.w	801a1d8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801a086:	687b      	ldr	r3, [r7, #4]
 801a088:	8b5b      	ldrh	r3, [r3, #26]
 801a08a:	f043 0302 	orr.w	r3, r3, #2
 801a08e:	b29a      	uxth	r2, r3
 801a090:	687b      	ldr	r3, [r7, #4]
 801a092:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801a094:	6878      	ldr	r0, [r7, #4]
 801a096:	f7fe fd65 	bl	8018b64 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801a09a:	4b59      	ldr	r3, [pc, #356]	; (801a200 <tcp_process+0x7dc>)
 801a09c:	681b      	ldr	r3, [r3, #0]
 801a09e:	687a      	ldr	r2, [r7, #4]
 801a0a0:	429a      	cmp	r2, r3
 801a0a2:	d105      	bne.n	801a0b0 <tcp_process+0x68c>
 801a0a4:	4b56      	ldr	r3, [pc, #344]	; (801a200 <tcp_process+0x7dc>)
 801a0a6:	681b      	ldr	r3, [r3, #0]
 801a0a8:	68db      	ldr	r3, [r3, #12]
 801a0aa:	4a55      	ldr	r2, [pc, #340]	; (801a200 <tcp_process+0x7dc>)
 801a0ac:	6013      	str	r3, [r2, #0]
 801a0ae:	e013      	b.n	801a0d8 <tcp_process+0x6b4>
 801a0b0:	4b53      	ldr	r3, [pc, #332]	; (801a200 <tcp_process+0x7dc>)
 801a0b2:	681b      	ldr	r3, [r3, #0]
 801a0b4:	613b      	str	r3, [r7, #16]
 801a0b6:	e00c      	b.n	801a0d2 <tcp_process+0x6ae>
 801a0b8:	693b      	ldr	r3, [r7, #16]
 801a0ba:	68db      	ldr	r3, [r3, #12]
 801a0bc:	687a      	ldr	r2, [r7, #4]
 801a0be:	429a      	cmp	r2, r3
 801a0c0:	d104      	bne.n	801a0cc <tcp_process+0x6a8>
 801a0c2:	687b      	ldr	r3, [r7, #4]
 801a0c4:	68da      	ldr	r2, [r3, #12]
 801a0c6:	693b      	ldr	r3, [r7, #16]
 801a0c8:	60da      	str	r2, [r3, #12]
 801a0ca:	e005      	b.n	801a0d8 <tcp_process+0x6b4>
 801a0cc:	693b      	ldr	r3, [r7, #16]
 801a0ce:	68db      	ldr	r3, [r3, #12]
 801a0d0:	613b      	str	r3, [r7, #16]
 801a0d2:	693b      	ldr	r3, [r7, #16]
 801a0d4:	2b00      	cmp	r3, #0
 801a0d6:	d1ef      	bne.n	801a0b8 <tcp_process+0x694>
 801a0d8:	687b      	ldr	r3, [r7, #4]
 801a0da:	2200      	movs	r2, #0
 801a0dc:	60da      	str	r2, [r3, #12]
 801a0de:	4b43      	ldr	r3, [pc, #268]	; (801a1ec <tcp_process+0x7c8>)
 801a0e0:	2201      	movs	r2, #1
 801a0e2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	220a      	movs	r2, #10
 801a0e8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801a0ea:	4b41      	ldr	r3, [pc, #260]	; (801a1f0 <tcp_process+0x7cc>)
 801a0ec:	681a      	ldr	r2, [r3, #0]
 801a0ee:	687b      	ldr	r3, [r7, #4]
 801a0f0:	60da      	str	r2, [r3, #12]
 801a0f2:	4a3f      	ldr	r2, [pc, #252]	; (801a1f0 <tcp_process+0x7cc>)
 801a0f4:	687b      	ldr	r3, [r7, #4]
 801a0f6:	6013      	str	r3, [r2, #0]
 801a0f8:	f002 fd30 	bl	801cb5c <tcp_timer_needed>
      }
      break;
 801a0fc:	e06c      	b.n	801a1d8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801a0fe:	6878      	ldr	r0, [r7, #4]
 801a100:	f000 f8fc 	bl	801a2fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801a104:	4b3b      	ldr	r3, [pc, #236]	; (801a1f4 <tcp_process+0x7d0>)
 801a106:	781b      	ldrb	r3, [r3, #0]
 801a108:	f003 0310 	and.w	r3, r3, #16
 801a10c:	2b00      	cmp	r3, #0
 801a10e:	d065      	beq.n	801a1dc <tcp_process+0x7b8>
 801a110:	687b      	ldr	r3, [r7, #4]
 801a112:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801a114:	4b38      	ldr	r3, [pc, #224]	; (801a1f8 <tcp_process+0x7d4>)
 801a116:	681b      	ldr	r3, [r3, #0]
 801a118:	429a      	cmp	r2, r3
 801a11a:	d15f      	bne.n	801a1dc <tcp_process+0x7b8>
 801a11c:	687b      	ldr	r3, [r7, #4]
 801a11e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a120:	2b00      	cmp	r3, #0
 801a122:	d15b      	bne.n	801a1dc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801a124:	6878      	ldr	r0, [r7, #4]
 801a126:	f7fe fd1d 	bl	8018b64 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801a12a:	4b35      	ldr	r3, [pc, #212]	; (801a200 <tcp_process+0x7dc>)
 801a12c:	681b      	ldr	r3, [r3, #0]
 801a12e:	687a      	ldr	r2, [r7, #4]
 801a130:	429a      	cmp	r2, r3
 801a132:	d105      	bne.n	801a140 <tcp_process+0x71c>
 801a134:	4b32      	ldr	r3, [pc, #200]	; (801a200 <tcp_process+0x7dc>)
 801a136:	681b      	ldr	r3, [r3, #0]
 801a138:	68db      	ldr	r3, [r3, #12]
 801a13a:	4a31      	ldr	r2, [pc, #196]	; (801a200 <tcp_process+0x7dc>)
 801a13c:	6013      	str	r3, [r2, #0]
 801a13e:	e013      	b.n	801a168 <tcp_process+0x744>
 801a140:	4b2f      	ldr	r3, [pc, #188]	; (801a200 <tcp_process+0x7dc>)
 801a142:	681b      	ldr	r3, [r3, #0]
 801a144:	60fb      	str	r3, [r7, #12]
 801a146:	e00c      	b.n	801a162 <tcp_process+0x73e>
 801a148:	68fb      	ldr	r3, [r7, #12]
 801a14a:	68db      	ldr	r3, [r3, #12]
 801a14c:	687a      	ldr	r2, [r7, #4]
 801a14e:	429a      	cmp	r2, r3
 801a150:	d104      	bne.n	801a15c <tcp_process+0x738>
 801a152:	687b      	ldr	r3, [r7, #4]
 801a154:	68da      	ldr	r2, [r3, #12]
 801a156:	68fb      	ldr	r3, [r7, #12]
 801a158:	60da      	str	r2, [r3, #12]
 801a15a:	e005      	b.n	801a168 <tcp_process+0x744>
 801a15c:	68fb      	ldr	r3, [r7, #12]
 801a15e:	68db      	ldr	r3, [r3, #12]
 801a160:	60fb      	str	r3, [r7, #12]
 801a162:	68fb      	ldr	r3, [r7, #12]
 801a164:	2b00      	cmp	r3, #0
 801a166:	d1ef      	bne.n	801a148 <tcp_process+0x724>
 801a168:	687b      	ldr	r3, [r7, #4]
 801a16a:	2200      	movs	r2, #0
 801a16c:	60da      	str	r2, [r3, #12]
 801a16e:	4b1f      	ldr	r3, [pc, #124]	; (801a1ec <tcp_process+0x7c8>)
 801a170:	2201      	movs	r2, #1
 801a172:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801a174:	687b      	ldr	r3, [r7, #4]
 801a176:	220a      	movs	r2, #10
 801a178:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801a17a:	4b1d      	ldr	r3, [pc, #116]	; (801a1f0 <tcp_process+0x7cc>)
 801a17c:	681a      	ldr	r2, [r3, #0]
 801a17e:	687b      	ldr	r3, [r7, #4]
 801a180:	60da      	str	r2, [r3, #12]
 801a182:	4a1b      	ldr	r2, [pc, #108]	; (801a1f0 <tcp_process+0x7cc>)
 801a184:	687b      	ldr	r3, [r7, #4]
 801a186:	6013      	str	r3, [r2, #0]
 801a188:	f002 fce8 	bl	801cb5c <tcp_timer_needed>
      }
      break;
 801a18c:	e026      	b.n	801a1dc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801a18e:	6878      	ldr	r0, [r7, #4]
 801a190:	f000 f8b4 	bl	801a2fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801a194:	4b17      	ldr	r3, [pc, #92]	; (801a1f4 <tcp_process+0x7d0>)
 801a196:	781b      	ldrb	r3, [r3, #0]
 801a198:	f003 0310 	and.w	r3, r3, #16
 801a19c:	2b00      	cmp	r3, #0
 801a19e:	d01f      	beq.n	801a1e0 <tcp_process+0x7bc>
 801a1a0:	687b      	ldr	r3, [r7, #4]
 801a1a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801a1a4:	4b14      	ldr	r3, [pc, #80]	; (801a1f8 <tcp_process+0x7d4>)
 801a1a6:	681b      	ldr	r3, [r3, #0]
 801a1a8:	429a      	cmp	r2, r3
 801a1aa:	d119      	bne.n	801a1e0 <tcp_process+0x7bc>
 801a1ac:	687b      	ldr	r3, [r7, #4]
 801a1ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a1b0:	2b00      	cmp	r3, #0
 801a1b2:	d115      	bne.n	801a1e0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 801a1b4:	4b11      	ldr	r3, [pc, #68]	; (801a1fc <tcp_process+0x7d8>)
 801a1b6:	781b      	ldrb	r3, [r3, #0]
 801a1b8:	f043 0310 	orr.w	r3, r3, #16
 801a1bc:	b2da      	uxtb	r2, r3
 801a1be:	4b0f      	ldr	r3, [pc, #60]	; (801a1fc <tcp_process+0x7d8>)
 801a1c0:	701a      	strb	r2, [r3, #0]
      }
      break;
 801a1c2:	e00d      	b.n	801a1e0 <tcp_process+0x7bc>
    default:
      break;
 801a1c4:	bf00      	nop
 801a1c6:	e00c      	b.n	801a1e2 <tcp_process+0x7be>
      break;
 801a1c8:	bf00      	nop
 801a1ca:	e00a      	b.n	801a1e2 <tcp_process+0x7be>
      break;
 801a1cc:	bf00      	nop
 801a1ce:	e008      	b.n	801a1e2 <tcp_process+0x7be>
      break;
 801a1d0:	bf00      	nop
 801a1d2:	e006      	b.n	801a1e2 <tcp_process+0x7be>
      break;
 801a1d4:	bf00      	nop
 801a1d6:	e004      	b.n	801a1e2 <tcp_process+0x7be>
      break;
 801a1d8:	bf00      	nop
 801a1da:	e002      	b.n	801a1e2 <tcp_process+0x7be>
      break;
 801a1dc:	bf00      	nop
 801a1de:	e000      	b.n	801a1e2 <tcp_process+0x7be>
      break;
 801a1e0:	bf00      	nop
  }
  return ERR_OK;
 801a1e2:	2300      	movs	r3, #0
}
 801a1e4:	4618      	mov	r0, r3
 801a1e6:	3724      	adds	r7, #36	; 0x24
 801a1e8:	46bd      	mov	sp, r7
 801a1ea:	bd90      	pop	{r4, r7, pc}
 801a1ec:	20029770 	.word	0x20029770
 801a1f0:	20029784 	.word	0x20029784
 801a1f4:	20022994 	.word	0x20022994
 801a1f8:	2002298c 	.word	0x2002298c
 801a1fc:	20022995 	.word	0x20022995
 801a200:	20029774 	.word	0x20029774

0801a204 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801a204:	b5b0      	push	{r4, r5, r7, lr}
 801a206:	b086      	sub	sp, #24
 801a208:	af00      	add	r7, sp, #0
 801a20a:	60f8      	str	r0, [r7, #12]
 801a20c:	60b9      	str	r1, [r7, #8]
 801a20e:	607a      	str	r2, [r7, #4]
 801a210:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801a212:	e03e      	b.n	801a292 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801a214:	68bb      	ldr	r3, [r7, #8]
 801a216:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801a218:	68bb      	ldr	r3, [r7, #8]
 801a21a:	681b      	ldr	r3, [r3, #0]
 801a21c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801a21e:	697b      	ldr	r3, [r7, #20]
 801a220:	685b      	ldr	r3, [r3, #4]
 801a222:	4618      	mov	r0, r3
 801a224:	f7fc fe12 	bl	8016e4c <pbuf_clen>
 801a228:	4603      	mov	r3, r0
 801a22a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 801a22c:	68fb      	ldr	r3, [r7, #12]
 801a22e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a232:	8a7a      	ldrh	r2, [r7, #18]
 801a234:	429a      	cmp	r2, r3
 801a236:	d906      	bls.n	801a246 <tcp_free_acked_segments+0x42>
 801a238:	4b2a      	ldr	r3, [pc, #168]	; (801a2e4 <tcp_free_acked_segments+0xe0>)
 801a23a:	f240 4257 	movw	r2, #1111	; 0x457
 801a23e:	492a      	ldr	r1, [pc, #168]	; (801a2e8 <tcp_free_acked_segments+0xe4>)
 801a240:	482a      	ldr	r0, [pc, #168]	; (801a2ec <tcp_free_acked_segments+0xe8>)
 801a242:	f006 fd9b 	bl	8020d7c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801a246:	68fb      	ldr	r3, [r7, #12]
 801a248:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 801a24c:	8a7b      	ldrh	r3, [r7, #18]
 801a24e:	1ad3      	subs	r3, r2, r3
 801a250:	b29a      	uxth	r2, r3
 801a252:	68fb      	ldr	r3, [r7, #12]
 801a254:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801a258:	697b      	ldr	r3, [r7, #20]
 801a25a:	891a      	ldrh	r2, [r3, #8]
 801a25c:	4b24      	ldr	r3, [pc, #144]	; (801a2f0 <tcp_free_acked_segments+0xec>)
 801a25e:	881b      	ldrh	r3, [r3, #0]
 801a260:	4413      	add	r3, r2
 801a262:	b29a      	uxth	r2, r3
 801a264:	4b22      	ldr	r3, [pc, #136]	; (801a2f0 <tcp_free_acked_segments+0xec>)
 801a266:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801a268:	6978      	ldr	r0, [r7, #20]
 801a26a:	f7fe f9ee 	bl	801864a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801a26e:	68fb      	ldr	r3, [r7, #12]
 801a270:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a274:	2b00      	cmp	r3, #0
 801a276:	d00c      	beq.n	801a292 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801a278:	68bb      	ldr	r3, [r7, #8]
 801a27a:	2b00      	cmp	r3, #0
 801a27c:	d109      	bne.n	801a292 <tcp_free_acked_segments+0x8e>
 801a27e:	683b      	ldr	r3, [r7, #0]
 801a280:	2b00      	cmp	r3, #0
 801a282:	d106      	bne.n	801a292 <tcp_free_acked_segments+0x8e>
 801a284:	4b17      	ldr	r3, [pc, #92]	; (801a2e4 <tcp_free_acked_segments+0xe0>)
 801a286:	f240 4261 	movw	r2, #1121	; 0x461
 801a28a:	491a      	ldr	r1, [pc, #104]	; (801a2f4 <tcp_free_acked_segments+0xf0>)
 801a28c:	4817      	ldr	r0, [pc, #92]	; (801a2ec <tcp_free_acked_segments+0xe8>)
 801a28e:	f006 fd75 	bl	8020d7c <iprintf>
  while (seg_list != NULL &&
 801a292:	68bb      	ldr	r3, [r7, #8]
 801a294:	2b00      	cmp	r3, #0
 801a296:	d020      	beq.n	801a2da <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801a298:	68bb      	ldr	r3, [r7, #8]
 801a29a:	68db      	ldr	r3, [r3, #12]
 801a29c:	685b      	ldr	r3, [r3, #4]
 801a29e:	4618      	mov	r0, r3
 801a2a0:	f7fb f985 	bl	80155ae <lwip_htonl>
 801a2a4:	4604      	mov	r4, r0
 801a2a6:	68bb      	ldr	r3, [r7, #8]
 801a2a8:	891b      	ldrh	r3, [r3, #8]
 801a2aa:	461d      	mov	r5, r3
 801a2ac:	68bb      	ldr	r3, [r7, #8]
 801a2ae:	68db      	ldr	r3, [r3, #12]
 801a2b0:	899b      	ldrh	r3, [r3, #12]
 801a2b2:	b29b      	uxth	r3, r3
 801a2b4:	4618      	mov	r0, r3
 801a2b6:	f7fb f965 	bl	8015584 <lwip_htons>
 801a2ba:	4603      	mov	r3, r0
 801a2bc:	b2db      	uxtb	r3, r3
 801a2be:	f003 0303 	and.w	r3, r3, #3
 801a2c2:	2b00      	cmp	r3, #0
 801a2c4:	d001      	beq.n	801a2ca <tcp_free_acked_segments+0xc6>
 801a2c6:	2301      	movs	r3, #1
 801a2c8:	e000      	b.n	801a2cc <tcp_free_acked_segments+0xc8>
 801a2ca:	2300      	movs	r3, #0
 801a2cc:	442b      	add	r3, r5
 801a2ce:	18e2      	adds	r2, r4, r3
 801a2d0:	4b09      	ldr	r3, [pc, #36]	; (801a2f8 <tcp_free_acked_segments+0xf4>)
 801a2d2:	681b      	ldr	r3, [r3, #0]
 801a2d4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801a2d6:	2b00      	cmp	r3, #0
 801a2d8:	dd9c      	ble.n	801a214 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801a2da:	68bb      	ldr	r3, [r7, #8]
}
 801a2dc:	4618      	mov	r0, r3
 801a2de:	3718      	adds	r7, #24
 801a2e0:	46bd      	mov	sp, r7
 801a2e2:	bdb0      	pop	{r4, r5, r7, pc}
 801a2e4:	0802564c 	.word	0x0802564c
 801a2e8:	0802590c 	.word	0x0802590c
 801a2ec:	08025698 	.word	0x08025698
 801a2f0:	20022990 	.word	0x20022990
 801a2f4:	08025934 	.word	0x08025934
 801a2f8:	2002298c 	.word	0x2002298c

0801a2fc <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801a2fc:	b590      	push	{r4, r7, lr}
 801a2fe:	b08d      	sub	sp, #52	; 0x34
 801a300:	af00      	add	r7, sp, #0
 801a302:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801a304:	2300      	movs	r3, #0
 801a306:	62bb      	str	r3, [r7, #40]	; 0x28

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801a308:	687b      	ldr	r3, [r7, #4]
 801a30a:	2b00      	cmp	r3, #0
 801a30c:	d106      	bne.n	801a31c <tcp_receive+0x20>
 801a30e:	4ba5      	ldr	r3, [pc, #660]	; (801a5a4 <tcp_receive+0x2a8>)
 801a310:	f240 427b 	movw	r2, #1147	; 0x47b
 801a314:	49a4      	ldr	r1, [pc, #656]	; (801a5a8 <tcp_receive+0x2ac>)
 801a316:	48a5      	ldr	r0, [pc, #660]	; (801a5ac <tcp_receive+0x2b0>)
 801a318:	f006 fd30 	bl	8020d7c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801a31c:	687b      	ldr	r3, [r7, #4]
 801a31e:	7d1b      	ldrb	r3, [r3, #20]
 801a320:	2b03      	cmp	r3, #3
 801a322:	d806      	bhi.n	801a332 <tcp_receive+0x36>
 801a324:	4b9f      	ldr	r3, [pc, #636]	; (801a5a4 <tcp_receive+0x2a8>)
 801a326:	f240 427c 	movw	r2, #1148	; 0x47c
 801a32a:	49a1      	ldr	r1, [pc, #644]	; (801a5b0 <tcp_receive+0x2b4>)
 801a32c:	489f      	ldr	r0, [pc, #636]	; (801a5ac <tcp_receive+0x2b0>)
 801a32e:	f006 fd25 	bl	8020d7c <iprintf>

  if (flags & TCP_ACK) {
 801a332:	4ba0      	ldr	r3, [pc, #640]	; (801a5b4 <tcp_receive+0x2b8>)
 801a334:	781b      	ldrb	r3, [r3, #0]
 801a336:	f003 0310 	and.w	r3, r3, #16
 801a33a:	2b00      	cmp	r3, #0
 801a33c:	f000 8258 	beq.w	801a7f0 <tcp_receive+0x4f4>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801a340:	687b      	ldr	r3, [r7, #4]
 801a342:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801a346:	461a      	mov	r2, r3
 801a348:	687b      	ldr	r3, [r7, #4]
 801a34a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a34c:	4413      	add	r3, r2
 801a34e:	61fb      	str	r3, [r7, #28]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a350:	687b      	ldr	r3, [r7, #4]
 801a352:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801a354:	4b98      	ldr	r3, [pc, #608]	; (801a5b8 <tcp_receive+0x2bc>)
 801a356:	681b      	ldr	r3, [r3, #0]
 801a358:	1ad3      	subs	r3, r2, r3
 801a35a:	2b00      	cmp	r3, #0
 801a35c:	db1b      	blt.n	801a396 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a35e:	687b      	ldr	r3, [r7, #4]
 801a360:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801a362:	4b95      	ldr	r3, [pc, #596]	; (801a5b8 <tcp_receive+0x2bc>)
 801a364:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801a366:	429a      	cmp	r2, r3
 801a368:	d106      	bne.n	801a378 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a36a:	687b      	ldr	r3, [r7, #4]
 801a36c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801a36e:	4b93      	ldr	r3, [pc, #588]	; (801a5bc <tcp_receive+0x2c0>)
 801a370:	681b      	ldr	r3, [r3, #0]
 801a372:	1ad3      	subs	r3, r2, r3
 801a374:	2b00      	cmp	r3, #0
 801a376:	db0e      	blt.n	801a396 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801a378:	687b      	ldr	r3, [r7, #4]
 801a37a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801a37c:	4b8f      	ldr	r3, [pc, #572]	; (801a5bc <tcp_receive+0x2c0>)
 801a37e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801a380:	429a      	cmp	r2, r3
 801a382:	d125      	bne.n	801a3d0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801a384:	4b8e      	ldr	r3, [pc, #568]	; (801a5c0 <tcp_receive+0x2c4>)
 801a386:	681b      	ldr	r3, [r3, #0]
 801a388:	89db      	ldrh	r3, [r3, #14]
 801a38a:	b29a      	uxth	r2, r3
 801a38c:	687b      	ldr	r3, [r7, #4]
 801a38e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801a392:	429a      	cmp	r2, r3
 801a394:	d91c      	bls.n	801a3d0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801a396:	4b8a      	ldr	r3, [pc, #552]	; (801a5c0 <tcp_receive+0x2c4>)
 801a398:	681b      	ldr	r3, [r3, #0]
 801a39a:	89db      	ldrh	r3, [r3, #14]
 801a39c:	b29a      	uxth	r2, r3
 801a39e:	687b      	ldr	r3, [r7, #4]
 801a3a0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 801a3a4:	687b      	ldr	r3, [r7, #4]
 801a3a6:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 801a3aa:	687b      	ldr	r3, [r7, #4]
 801a3ac:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801a3b0:	429a      	cmp	r2, r3
 801a3b2:	d205      	bcs.n	801a3c0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 801a3b4:	687b      	ldr	r3, [r7, #4]
 801a3b6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801a3ba:	687b      	ldr	r3, [r7, #4]
 801a3bc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 801a3c0:	4b7d      	ldr	r3, [pc, #500]	; (801a5b8 <tcp_receive+0x2bc>)
 801a3c2:	681a      	ldr	r2, [r3, #0]
 801a3c4:	687b      	ldr	r3, [r7, #4]
 801a3c6:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 801a3c8:	4b7c      	ldr	r3, [pc, #496]	; (801a5bc <tcp_receive+0x2c0>)
 801a3ca:	681a      	ldr	r2, [r3, #0]
 801a3cc:	687b      	ldr	r3, [r7, #4]
 801a3ce:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801a3d0:	4b7a      	ldr	r3, [pc, #488]	; (801a5bc <tcp_receive+0x2c0>)
 801a3d2:	681a      	ldr	r2, [r3, #0]
 801a3d4:	687b      	ldr	r3, [r7, #4]
 801a3d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a3d8:	1ad3      	subs	r3, r2, r3
 801a3da:	2b00      	cmp	r3, #0
 801a3dc:	dc58      	bgt.n	801a490 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801a3de:	4b79      	ldr	r3, [pc, #484]	; (801a5c4 <tcp_receive+0x2c8>)
 801a3e0:	881b      	ldrh	r3, [r3, #0]
 801a3e2:	2b00      	cmp	r3, #0
 801a3e4:	d14b      	bne.n	801a47e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801a3e6:	687b      	ldr	r3, [r7, #4]
 801a3e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801a3ea:	687a      	ldr	r2, [r7, #4]
 801a3ec:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 801a3f0:	4413      	add	r3, r2
 801a3f2:	69fa      	ldr	r2, [r7, #28]
 801a3f4:	429a      	cmp	r2, r3
 801a3f6:	d142      	bne.n	801a47e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801a3f8:	687b      	ldr	r3, [r7, #4]
 801a3fa:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801a3fe:	2b00      	cmp	r3, #0
 801a400:	db3d      	blt.n	801a47e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801a402:	687b      	ldr	r3, [r7, #4]
 801a404:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801a406:	4b6d      	ldr	r3, [pc, #436]	; (801a5bc <tcp_receive+0x2c0>)
 801a408:	681b      	ldr	r3, [r3, #0]
 801a40a:	429a      	cmp	r2, r3
 801a40c:	d137      	bne.n	801a47e <tcp_receive+0x182>
              found_dupack = 1;
 801a40e:	2301      	movs	r3, #1
 801a410:	62bb      	str	r3, [r7, #40]	; 0x28
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801a412:	687b      	ldr	r3, [r7, #4]
 801a414:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801a418:	2bff      	cmp	r3, #255	; 0xff
 801a41a:	d007      	beq.n	801a42c <tcp_receive+0x130>
                ++pcb->dupacks;
 801a41c:	687b      	ldr	r3, [r7, #4]
 801a41e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801a422:	3301      	adds	r3, #1
 801a424:	b2da      	uxtb	r2, r3
 801a426:	687b      	ldr	r3, [r7, #4]
 801a428:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 801a42c:	687b      	ldr	r3, [r7, #4]
 801a42e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801a432:	2b03      	cmp	r3, #3
 801a434:	d91b      	bls.n	801a46e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801a436:	687b      	ldr	r3, [r7, #4]
 801a438:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801a43c:	687b      	ldr	r3, [r7, #4]
 801a43e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a440:	4413      	add	r3, r2
 801a442:	b29a      	uxth	r2, r3
 801a444:	687b      	ldr	r3, [r7, #4]
 801a446:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a44a:	429a      	cmp	r2, r3
 801a44c:	d30a      	bcc.n	801a464 <tcp_receive+0x168>
 801a44e:	687b      	ldr	r3, [r7, #4]
 801a450:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801a454:	687b      	ldr	r3, [r7, #4]
 801a456:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a458:	4413      	add	r3, r2
 801a45a:	b29a      	uxth	r2, r3
 801a45c:	687b      	ldr	r3, [r7, #4]
 801a45e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801a462:	e004      	b.n	801a46e <tcp_receive+0x172>
 801a464:	687b      	ldr	r3, [r7, #4]
 801a466:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a46a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 801a46e:	687b      	ldr	r3, [r7, #4]
 801a470:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801a474:	2b02      	cmp	r3, #2
 801a476:	d902      	bls.n	801a47e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801a478:	6878      	ldr	r0, [r7, #4]
 801a47a:	f002 f811 	bl	801c4a0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801a47e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a480:	2b00      	cmp	r3, #0
 801a482:	f040 815e 	bne.w	801a742 <tcp_receive+0x446>
        pcb->dupacks = 0;
 801a486:	687b      	ldr	r3, [r7, #4]
 801a488:	2200      	movs	r2, #0
 801a48a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801a48e:	e158      	b.n	801a742 <tcp_receive+0x446>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a490:	4b4a      	ldr	r3, [pc, #296]	; (801a5bc <tcp_receive+0x2c0>)
 801a492:	681a      	ldr	r2, [r3, #0]
 801a494:	687b      	ldr	r3, [r7, #4]
 801a496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a498:	1ad3      	subs	r3, r2, r3
 801a49a:	3b01      	subs	r3, #1
 801a49c:	2b00      	cmp	r3, #0
 801a49e:	f2c0 814b 	blt.w	801a738 <tcp_receive+0x43c>
 801a4a2:	4b46      	ldr	r3, [pc, #280]	; (801a5bc <tcp_receive+0x2c0>)
 801a4a4:	681a      	ldr	r2, [r3, #0]
 801a4a6:	687b      	ldr	r3, [r7, #4]
 801a4a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801a4aa:	1ad3      	subs	r3, r2, r3
 801a4ac:	2b00      	cmp	r3, #0
 801a4ae:	f300 8143 	bgt.w	801a738 <tcp_receive+0x43c>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801a4b2:	687b      	ldr	r3, [r7, #4]
 801a4b4:	8b5b      	ldrh	r3, [r3, #26]
 801a4b6:	f003 0304 	and.w	r3, r3, #4
 801a4ba:	2b00      	cmp	r3, #0
 801a4bc:	d010      	beq.n	801a4e0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801a4be:	687b      	ldr	r3, [r7, #4]
 801a4c0:	8b5b      	ldrh	r3, [r3, #26]
 801a4c2:	f023 0304 	bic.w	r3, r3, #4
 801a4c6:	b29a      	uxth	r2, r3
 801a4c8:	687b      	ldr	r3, [r7, #4]
 801a4ca:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801a4cc:	687b      	ldr	r3, [r7, #4]
 801a4ce:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801a4d2:	687b      	ldr	r3, [r7, #4]
 801a4d4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 801a4d8:	687b      	ldr	r3, [r7, #4]
 801a4da:	2200      	movs	r2, #0
 801a4dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801a4e0:	687b      	ldr	r3, [r7, #4]
 801a4e2:	2200      	movs	r2, #0
 801a4e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a4e8:	687b      	ldr	r3, [r7, #4]
 801a4ea:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801a4ee:	10db      	asrs	r3, r3, #3
 801a4f0:	b21b      	sxth	r3, r3
 801a4f2:	b29a      	uxth	r2, r3
 801a4f4:	687b      	ldr	r3, [r7, #4]
 801a4f6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801a4fa:	b29b      	uxth	r3, r3
 801a4fc:	4413      	add	r3, r2
 801a4fe:	b29b      	uxth	r3, r3
 801a500:	b21a      	sxth	r2, r3
 801a502:	687b      	ldr	r3, [r7, #4]
 801a504:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801a508:	4b2c      	ldr	r3, [pc, #176]	; (801a5bc <tcp_receive+0x2c0>)
 801a50a:	681b      	ldr	r3, [r3, #0]
 801a50c:	b29a      	uxth	r2, r3
 801a50e:	687b      	ldr	r3, [r7, #4]
 801a510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a512:	b29b      	uxth	r3, r3
 801a514:	1ad3      	subs	r3, r2, r3
 801a516:	837b      	strh	r3, [r7, #26]

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801a518:	687b      	ldr	r3, [r7, #4]
 801a51a:	2200      	movs	r2, #0
 801a51c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 801a520:	4b26      	ldr	r3, [pc, #152]	; (801a5bc <tcp_receive+0x2c0>)
 801a522:	681a      	ldr	r2, [r3, #0]
 801a524:	687b      	ldr	r3, [r7, #4]
 801a526:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801a528:	687b      	ldr	r3, [r7, #4]
 801a52a:	7d1b      	ldrb	r3, [r3, #20]
 801a52c:	2b03      	cmp	r3, #3
 801a52e:	f240 8094 	bls.w	801a65a <tcp_receive+0x35e>
        if (pcb->cwnd < pcb->ssthresh) {
 801a532:	687b      	ldr	r3, [r7, #4]
 801a534:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801a538:	687b      	ldr	r3, [r7, #4]
 801a53a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801a53e:	429a      	cmp	r2, r3
 801a540:	d242      	bcs.n	801a5c8 <tcp_receive+0x2cc>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801a542:	687b      	ldr	r3, [r7, #4]
 801a544:	8b5b      	ldrh	r3, [r3, #26]
 801a546:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801a54a:	2b00      	cmp	r3, #0
 801a54c:	d001      	beq.n	801a552 <tcp_receive+0x256>
 801a54e:	2301      	movs	r3, #1
 801a550:	e000      	b.n	801a554 <tcp_receive+0x258>
 801a552:	2302      	movs	r3, #2
 801a554:	767b      	strb	r3, [r7, #25]
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801a556:	7e7b      	ldrb	r3, [r7, #25]
 801a558:	b29a      	uxth	r2, r3
 801a55a:	687b      	ldr	r3, [r7, #4]
 801a55c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a55e:	fb12 f303 	smulbb	r3, r2, r3
 801a562:	b29b      	uxth	r3, r3
 801a564:	8b7a      	ldrh	r2, [r7, #26]
 801a566:	4293      	cmp	r3, r2
 801a568:	bf28      	it	cs
 801a56a:	4613      	movcs	r3, r2
 801a56c:	82fb      	strh	r3, [r7, #22]
          TCP_WND_INC(pcb->cwnd, increase);
 801a56e:	687b      	ldr	r3, [r7, #4]
 801a570:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801a574:	8afb      	ldrh	r3, [r7, #22]
 801a576:	4413      	add	r3, r2
 801a578:	b29a      	uxth	r2, r3
 801a57a:	687b      	ldr	r3, [r7, #4]
 801a57c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a580:	429a      	cmp	r2, r3
 801a582:	d309      	bcc.n	801a598 <tcp_receive+0x29c>
 801a584:	687b      	ldr	r3, [r7, #4]
 801a586:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801a58a:	8afb      	ldrh	r3, [r7, #22]
 801a58c:	4413      	add	r3, r2
 801a58e:	b29a      	uxth	r2, r3
 801a590:	687b      	ldr	r3, [r7, #4]
 801a592:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801a596:	e060      	b.n	801a65a <tcp_receive+0x35e>
 801a598:	687b      	ldr	r3, [r7, #4]
 801a59a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a59e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801a5a2:	e05a      	b.n	801a65a <tcp_receive+0x35e>
 801a5a4:	0802564c 	.word	0x0802564c
 801a5a8:	08025954 	.word	0x08025954
 801a5ac:	08025698 	.word	0x08025698
 801a5b0:	08025970 	.word	0x08025970
 801a5b4:	20022994 	.word	0x20022994
 801a5b8:	20022988 	.word	0x20022988
 801a5bc:	2002298c 	.word	0x2002298c
 801a5c0:	20022978 	.word	0x20022978
 801a5c4:	20022992 	.word	0x20022992
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801a5c8:	687b      	ldr	r3, [r7, #4]
 801a5ca:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801a5ce:	8b7b      	ldrh	r3, [r7, #26]
 801a5d0:	4413      	add	r3, r2
 801a5d2:	b29a      	uxth	r2, r3
 801a5d4:	687b      	ldr	r3, [r7, #4]
 801a5d6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801a5da:	429a      	cmp	r2, r3
 801a5dc:	d309      	bcc.n	801a5f2 <tcp_receive+0x2f6>
 801a5de:	687b      	ldr	r3, [r7, #4]
 801a5e0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801a5e4:	8b7b      	ldrh	r3, [r7, #26]
 801a5e6:	4413      	add	r3, r2
 801a5e8:	b29a      	uxth	r2, r3
 801a5ea:	687b      	ldr	r3, [r7, #4]
 801a5ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801a5f0:	e004      	b.n	801a5fc <tcp_receive+0x300>
 801a5f2:	687b      	ldr	r3, [r7, #4]
 801a5f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a5f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801a5fc:	687b      	ldr	r3, [r7, #4]
 801a5fe:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801a602:	687b      	ldr	r3, [r7, #4]
 801a604:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a608:	429a      	cmp	r2, r3
 801a60a:	d326      	bcc.n	801a65a <tcp_receive+0x35e>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801a60c:	687b      	ldr	r3, [r7, #4]
 801a60e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801a612:	687b      	ldr	r3, [r7, #4]
 801a614:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a618:	1ad3      	subs	r3, r2, r3
 801a61a:	b29a      	uxth	r2, r3
 801a61c:	687b      	ldr	r3, [r7, #4]
 801a61e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801a622:	687b      	ldr	r3, [r7, #4]
 801a624:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801a628:	687b      	ldr	r3, [r7, #4]
 801a62a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a62c:	4413      	add	r3, r2
 801a62e:	b29a      	uxth	r2, r3
 801a630:	687b      	ldr	r3, [r7, #4]
 801a632:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a636:	429a      	cmp	r2, r3
 801a638:	d30a      	bcc.n	801a650 <tcp_receive+0x354>
 801a63a:	687b      	ldr	r3, [r7, #4]
 801a63c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801a640:	687b      	ldr	r3, [r7, #4]
 801a642:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a644:	4413      	add	r3, r2
 801a646:	b29a      	uxth	r2, r3
 801a648:	687b      	ldr	r3, [r7, #4]
 801a64a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801a64e:	e004      	b.n	801a65a <tcp_receive+0x35e>
 801a650:	687b      	ldr	r3, [r7, #4]
 801a652:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a656:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801a65a:	687b      	ldr	r3, [r7, #4]
 801a65c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 801a65e:	687b      	ldr	r3, [r7, #4]
 801a660:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a662:	4a91      	ldr	r2, [pc, #580]	; (801a8a8 <tcp_receive+0x5ac>)
 801a664:	6878      	ldr	r0, [r7, #4]
 801a666:	f7ff fdcd 	bl	801a204 <tcp_free_acked_segments>
 801a66a:	4602      	mov	r2, r0
 801a66c:	687b      	ldr	r3, [r7, #4]
 801a66e:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801a670:	687b      	ldr	r3, [r7, #4]
 801a672:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 801a674:	687b      	ldr	r3, [r7, #4]
 801a676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a678:	4a8c      	ldr	r2, [pc, #560]	; (801a8ac <tcp_receive+0x5b0>)
 801a67a:	6878      	ldr	r0, [r7, #4]
 801a67c:	f7ff fdc2 	bl	801a204 <tcp_free_acked_segments>
 801a680:	4602      	mov	r2, r0
 801a682:	687b      	ldr	r3, [r7, #4]
 801a684:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801a686:	687b      	ldr	r3, [r7, #4]
 801a688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a68a:	2b00      	cmp	r3, #0
 801a68c:	d104      	bne.n	801a698 <tcp_receive+0x39c>
        pcb->rtime = -1;
 801a68e:	687b      	ldr	r3, [r7, #4]
 801a690:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801a694:	861a      	strh	r2, [r3, #48]	; 0x30
 801a696:	e002      	b.n	801a69e <tcp_receive+0x3a2>
      } else {
        pcb->rtime = 0;
 801a698:	687b      	ldr	r3, [r7, #4]
 801a69a:	2200      	movs	r2, #0
 801a69c:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 801a69e:	687b      	ldr	r3, [r7, #4]
 801a6a0:	2200      	movs	r2, #0
 801a6a2:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801a6a4:	687b      	ldr	r3, [r7, #4]
 801a6a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a6a8:	2b00      	cmp	r3, #0
 801a6aa:	d103      	bne.n	801a6b4 <tcp_receive+0x3b8>
        pcb->unsent_oversize = 0;
 801a6ac:	687b      	ldr	r3, [r7, #4]
 801a6ae:	2200      	movs	r2, #0
 801a6b0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801a6b4:	687b      	ldr	r3, [r7, #4]
 801a6b6:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801a6ba:	4b7d      	ldr	r3, [pc, #500]	; (801a8b0 <tcp_receive+0x5b4>)
 801a6bc:	881b      	ldrh	r3, [r3, #0]
 801a6be:	4413      	add	r3, r2
 801a6c0:	b29a      	uxth	r2, r3
 801a6c2:	687b      	ldr	r3, [r7, #4]
 801a6c4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801a6c8:	687b      	ldr	r3, [r7, #4]
 801a6ca:	8b5b      	ldrh	r3, [r3, #26]
 801a6cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801a6d0:	2b00      	cmp	r3, #0
 801a6d2:	d035      	beq.n	801a740 <tcp_receive+0x444>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801a6d4:	687b      	ldr	r3, [r7, #4]
 801a6d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a6d8:	2b00      	cmp	r3, #0
 801a6da:	d118      	bne.n	801a70e <tcp_receive+0x412>
          if ((pcb->unsent == NULL) ||
 801a6dc:	687b      	ldr	r3, [r7, #4]
 801a6de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a6e0:	2b00      	cmp	r3, #0
 801a6e2:	d00c      	beq.n	801a6fe <tcp_receive+0x402>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801a6e4:	687b      	ldr	r3, [r7, #4]
 801a6e6:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801a6e8:	687b      	ldr	r3, [r7, #4]
 801a6ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a6ec:	68db      	ldr	r3, [r3, #12]
 801a6ee:	685b      	ldr	r3, [r3, #4]
 801a6f0:	4618      	mov	r0, r3
 801a6f2:	f7fa ff5c 	bl	80155ae <lwip_htonl>
 801a6f6:	4603      	mov	r3, r0
 801a6f8:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 801a6fa:	2b00      	cmp	r3, #0
 801a6fc:	dc20      	bgt.n	801a740 <tcp_receive+0x444>
            tcp_clear_flags(pcb, TF_RTO);
 801a6fe:	687b      	ldr	r3, [r7, #4]
 801a700:	8b5b      	ldrh	r3, [r3, #26]
 801a702:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801a706:	b29a      	uxth	r2, r3
 801a708:	687b      	ldr	r3, [r7, #4]
 801a70a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a70c:	e018      	b.n	801a740 <tcp_receive+0x444>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801a70e:	687b      	ldr	r3, [r7, #4]
 801a710:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801a712:	687b      	ldr	r3, [r7, #4]
 801a714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a716:	68db      	ldr	r3, [r3, #12]
 801a718:	685b      	ldr	r3, [r3, #4]
 801a71a:	4618      	mov	r0, r3
 801a71c:	f7fa ff47 	bl	80155ae <lwip_htonl>
 801a720:	4603      	mov	r3, r0
 801a722:	1ae3      	subs	r3, r4, r3
 801a724:	2b00      	cmp	r3, #0
 801a726:	dc0b      	bgt.n	801a740 <tcp_receive+0x444>
          tcp_clear_flags(pcb, TF_RTO);
 801a728:	687b      	ldr	r3, [r7, #4]
 801a72a:	8b5b      	ldrh	r3, [r3, #26]
 801a72c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801a730:	b29a      	uxth	r2, r3
 801a732:	687b      	ldr	r3, [r7, #4]
 801a734:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a736:	e003      	b.n	801a740 <tcp_receive+0x444>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801a738:	6878      	ldr	r0, [r7, #4]
 801a73a:	f002 f89f 	bl	801c87c <tcp_send_empty_ack>
 801a73e:	e000      	b.n	801a742 <tcp_receive+0x446>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a740:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801a742:	687b      	ldr	r3, [r7, #4]
 801a744:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a746:	2b00      	cmp	r3, #0
 801a748:	d052      	beq.n	801a7f0 <tcp_receive+0x4f4>
 801a74a:	687b      	ldr	r3, [r7, #4]
 801a74c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801a74e:	4b59      	ldr	r3, [pc, #356]	; (801a8b4 <tcp_receive+0x5b8>)
 801a750:	681b      	ldr	r3, [r3, #0]
 801a752:	1ad3      	subs	r3, r2, r3
 801a754:	2b00      	cmp	r3, #0
 801a756:	da4b      	bge.n	801a7f0 <tcp_receive+0x4f4>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801a758:	4b57      	ldr	r3, [pc, #348]	; (801a8b8 <tcp_receive+0x5bc>)
 801a75a:	681b      	ldr	r3, [r3, #0]
 801a75c:	b29a      	uxth	r2, r3
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a762:	b29b      	uxth	r3, r3
 801a764:	1ad3      	subs	r3, r2, r3
 801a766:	b29b      	uxth	r3, r3
 801a768:	85fb      	strh	r3, [r7, #46]	; 0x2e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801a76a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801a76c:	687b      	ldr	r3, [r7, #4]
 801a76e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801a772:	10db      	asrs	r3, r3, #3
 801a774:	b21b      	sxth	r3, r3
 801a776:	b29b      	uxth	r3, r3
 801a778:	1ad3      	subs	r3, r2, r3
 801a77a:	b29b      	uxth	r3, r3
 801a77c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      pcb->sa = (s16_t)(pcb->sa + m);
 801a77e:	687b      	ldr	r3, [r7, #4]
 801a780:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801a784:	b29a      	uxth	r2, r3
 801a786:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a788:	4413      	add	r3, r2
 801a78a:	b29b      	uxth	r3, r3
 801a78c:	b21a      	sxth	r2, r3
 801a78e:	687b      	ldr	r3, [r7, #4]
 801a790:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 801a792:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 801a796:	2b00      	cmp	r3, #0
 801a798:	da03      	bge.n	801a7a2 <tcp_receive+0x4a6>
        m = (s16_t) - m;
 801a79a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a79c:	425b      	negs	r3, r3
 801a79e:	b29b      	uxth	r3, r3
 801a7a0:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801a7a2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801a7a4:	687b      	ldr	r3, [r7, #4]
 801a7a6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801a7aa:	109b      	asrs	r3, r3, #2
 801a7ac:	b21b      	sxth	r3, r3
 801a7ae:	b29b      	uxth	r3, r3
 801a7b0:	1ad3      	subs	r3, r2, r3
 801a7b2:	b29b      	uxth	r3, r3
 801a7b4:	85fb      	strh	r3, [r7, #46]	; 0x2e
      pcb->sv = (s16_t)(pcb->sv + m);
 801a7b6:	687b      	ldr	r3, [r7, #4]
 801a7b8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801a7bc:	b29a      	uxth	r2, r3
 801a7be:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801a7c0:	4413      	add	r3, r2
 801a7c2:	b29b      	uxth	r3, r3
 801a7c4:	b21a      	sxth	r2, r3
 801a7c6:	687b      	ldr	r3, [r7, #4]
 801a7c8:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a7ca:	687b      	ldr	r3, [r7, #4]
 801a7cc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801a7d0:	10db      	asrs	r3, r3, #3
 801a7d2:	b21b      	sxth	r3, r3
 801a7d4:	b29a      	uxth	r2, r3
 801a7d6:	687b      	ldr	r3, [r7, #4]
 801a7d8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801a7dc:	b29b      	uxth	r3, r3
 801a7de:	4413      	add	r3, r2
 801a7e0:	b29b      	uxth	r3, r3
 801a7e2:	b21a      	sxth	r2, r3
 801a7e4:	687b      	ldr	r3, [r7, #4]
 801a7e6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801a7ea:	687b      	ldr	r3, [r7, #4]
 801a7ec:	2200      	movs	r2, #0
 801a7ee:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801a7f0:	4b32      	ldr	r3, [pc, #200]	; (801a8bc <tcp_receive+0x5c0>)
 801a7f2:	881b      	ldrh	r3, [r3, #0]
 801a7f4:	2b00      	cmp	r3, #0
 801a7f6:	f000 81c7 	beq.w	801ab88 <tcp_receive+0x88c>
 801a7fa:	687b      	ldr	r3, [r7, #4]
 801a7fc:	7d1b      	ldrb	r3, [r3, #20]
 801a7fe:	2b06      	cmp	r3, #6
 801a800:	f200 81c2 	bhi.w	801ab88 <tcp_receive+0x88c>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801a804:	687b      	ldr	r3, [r7, #4]
 801a806:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801a808:	4b2d      	ldr	r3, [pc, #180]	; (801a8c0 <tcp_receive+0x5c4>)
 801a80a:	681b      	ldr	r3, [r3, #0]
 801a80c:	1ad3      	subs	r3, r2, r3
 801a80e:	3b01      	subs	r3, #1
 801a810:	2b00      	cmp	r3, #0
 801a812:	f2c0 8085 	blt.w	801a920 <tcp_receive+0x624>
 801a816:	687b      	ldr	r3, [r7, #4]
 801a818:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801a81a:	4b28      	ldr	r3, [pc, #160]	; (801a8bc <tcp_receive+0x5c0>)
 801a81c:	881b      	ldrh	r3, [r3, #0]
 801a81e:	4619      	mov	r1, r3
 801a820:	4b27      	ldr	r3, [pc, #156]	; (801a8c0 <tcp_receive+0x5c4>)
 801a822:	681b      	ldr	r3, [r3, #0]
 801a824:	440b      	add	r3, r1
 801a826:	1ad3      	subs	r3, r2, r3
 801a828:	3301      	adds	r3, #1
 801a82a:	2b00      	cmp	r3, #0
 801a82c:	dc78      	bgt.n	801a920 <tcp_receive+0x624>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801a82e:	4b25      	ldr	r3, [pc, #148]	; (801a8c4 <tcp_receive+0x5c8>)
 801a830:	685b      	ldr	r3, [r3, #4]
 801a832:	627b      	str	r3, [r7, #36]	; 0x24
      u32_t off32 = pcb->rcv_nxt - seqno;
 801a834:	687b      	ldr	r3, [r7, #4]
 801a836:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801a838:	4b21      	ldr	r3, [pc, #132]	; (801a8c0 <tcp_receive+0x5c4>)
 801a83a:	681b      	ldr	r3, [r3, #0]
 801a83c:	1ad3      	subs	r3, r2, r3
 801a83e:	613b      	str	r3, [r7, #16]
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801a840:	4b20      	ldr	r3, [pc, #128]	; (801a8c4 <tcp_receive+0x5c8>)
 801a842:	685b      	ldr	r3, [r3, #4]
 801a844:	2b00      	cmp	r3, #0
 801a846:	d106      	bne.n	801a856 <tcp_receive+0x55a>
 801a848:	4b1f      	ldr	r3, [pc, #124]	; (801a8c8 <tcp_receive+0x5cc>)
 801a84a:	f240 5294 	movw	r2, #1428	; 0x594
 801a84e:	491f      	ldr	r1, [pc, #124]	; (801a8cc <tcp_receive+0x5d0>)
 801a850:	481f      	ldr	r0, [pc, #124]	; (801a8d0 <tcp_receive+0x5d4>)
 801a852:	f006 fa93 	bl	8020d7c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801a856:	693b      	ldr	r3, [r7, #16]
 801a858:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801a85c:	4293      	cmp	r3, r2
 801a85e:	d906      	bls.n	801a86e <tcp_receive+0x572>
 801a860:	4b19      	ldr	r3, [pc, #100]	; (801a8c8 <tcp_receive+0x5cc>)
 801a862:	f240 5295 	movw	r2, #1429	; 0x595
 801a866:	491b      	ldr	r1, [pc, #108]	; (801a8d4 <tcp_receive+0x5d8>)
 801a868:	4819      	ldr	r0, [pc, #100]	; (801a8d0 <tcp_receive+0x5d4>)
 801a86a:	f006 fa87 	bl	8020d7c <iprintf>
      off = (u16_t)off32;
 801a86e:	693b      	ldr	r3, [r7, #16]
 801a870:	847b      	strh	r3, [r7, #34]	; 0x22
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801a872:	4b14      	ldr	r3, [pc, #80]	; (801a8c4 <tcp_receive+0x5c8>)
 801a874:	685b      	ldr	r3, [r3, #4]
 801a876:	891b      	ldrh	r3, [r3, #8]
 801a878:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801a87a:	429a      	cmp	r2, r3
 801a87c:	d906      	bls.n	801a88c <tcp_receive+0x590>
 801a87e:	4b12      	ldr	r3, [pc, #72]	; (801a8c8 <tcp_receive+0x5cc>)
 801a880:	f240 5297 	movw	r2, #1431	; 0x597
 801a884:	4914      	ldr	r1, [pc, #80]	; (801a8d8 <tcp_receive+0x5dc>)
 801a886:	4812      	ldr	r0, [pc, #72]	; (801a8d0 <tcp_receive+0x5d4>)
 801a888:	f006 fa78 	bl	8020d7c <iprintf>
      inseg.len -= off;
 801a88c:	4b0d      	ldr	r3, [pc, #52]	; (801a8c4 <tcp_receive+0x5c8>)
 801a88e:	891a      	ldrh	r2, [r3, #8]
 801a890:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a892:	1ad3      	subs	r3, r2, r3
 801a894:	b29a      	uxth	r2, r3
 801a896:	4b0b      	ldr	r3, [pc, #44]	; (801a8c4 <tcp_receive+0x5c8>)
 801a898:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801a89a:	4b0a      	ldr	r3, [pc, #40]	; (801a8c4 <tcp_receive+0x5c8>)
 801a89c:	685b      	ldr	r3, [r3, #4]
 801a89e:	891a      	ldrh	r2, [r3, #8]
 801a8a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a8a2:	1ad3      	subs	r3, r2, r3
 801a8a4:	81fb      	strh	r3, [r7, #14]
      while (p->len < off) {
 801a8a6:	e027      	b.n	801a8f8 <tcp_receive+0x5fc>
 801a8a8:	0802598c 	.word	0x0802598c
 801a8ac:	08025994 	.word	0x08025994
 801a8b0:	20022990 	.word	0x20022990
 801a8b4:	2002298c 	.word	0x2002298c
 801a8b8:	20029778 	.word	0x20029778
 801a8bc:	20022992 	.word	0x20022992
 801a8c0:	20022988 	.word	0x20022988
 801a8c4:	20022968 	.word	0x20022968
 801a8c8:	0802564c 	.word	0x0802564c
 801a8cc:	0802599c 	.word	0x0802599c
 801a8d0:	08025698 	.word	0x08025698
 801a8d4:	080259ac 	.word	0x080259ac
 801a8d8:	080259bc 	.word	0x080259bc
        off -= p->len;
 801a8dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8de:	895b      	ldrh	r3, [r3, #10]
 801a8e0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801a8e2:	1ad3      	subs	r3, r2, r3
 801a8e4:	847b      	strh	r3, [r7, #34]	; 0x22
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801a8e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8e8:	89fa      	ldrh	r2, [r7, #14]
 801a8ea:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801a8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8ee:	2200      	movs	r2, #0
 801a8f0:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801a8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8f4:	681b      	ldr	r3, [r3, #0]
 801a8f6:	627b      	str	r3, [r7, #36]	; 0x24
      while (p->len < off) {
 801a8f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8fa:	895b      	ldrh	r3, [r3, #10]
 801a8fc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801a8fe:	429a      	cmp	r2, r3
 801a900:	d8ec      	bhi.n	801a8dc <tcp_receive+0x5e0>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801a902:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a904:	4619      	mov	r1, r3
 801a906:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a908:	f7fc f95a 	bl	8016bc0 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801a90c:	687b      	ldr	r3, [r7, #4]
 801a90e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a910:	4a94      	ldr	r2, [pc, #592]	; (801ab64 <tcp_receive+0x868>)
 801a912:	6013      	str	r3, [r2, #0]
 801a914:	4b94      	ldr	r3, [pc, #592]	; (801ab68 <tcp_receive+0x86c>)
 801a916:	68db      	ldr	r3, [r3, #12]
 801a918:	4a92      	ldr	r2, [pc, #584]	; (801ab64 <tcp_receive+0x868>)
 801a91a:	6812      	ldr	r2, [r2, #0]
 801a91c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801a91e:	e00d      	b.n	801a93c <tcp_receive+0x640>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801a920:	4b90      	ldr	r3, [pc, #576]	; (801ab64 <tcp_receive+0x868>)
 801a922:	681a      	ldr	r2, [r3, #0]
 801a924:	687b      	ldr	r3, [r7, #4]
 801a926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a928:	1ad3      	subs	r3, r2, r3
 801a92a:	2b00      	cmp	r3, #0
 801a92c:	da06      	bge.n	801a93c <tcp_receive+0x640>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801a92e:	687b      	ldr	r3, [r7, #4]
 801a930:	8b5b      	ldrh	r3, [r3, #26]
 801a932:	f043 0302 	orr.w	r3, r3, #2
 801a936:	b29a      	uxth	r2, r3
 801a938:	687b      	ldr	r3, [r7, #4]
 801a93a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a93c:	4b89      	ldr	r3, [pc, #548]	; (801ab64 <tcp_receive+0x868>)
 801a93e:	681a      	ldr	r2, [r3, #0]
 801a940:	687b      	ldr	r3, [r7, #4]
 801a942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a944:	1ad3      	subs	r3, r2, r3
 801a946:	2b00      	cmp	r3, #0
 801a948:	f2c0 8106 	blt.w	801ab58 <tcp_receive+0x85c>
 801a94c:	4b85      	ldr	r3, [pc, #532]	; (801ab64 <tcp_receive+0x868>)
 801a94e:	681a      	ldr	r2, [r3, #0]
 801a950:	687b      	ldr	r3, [r7, #4]
 801a952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a954:	6879      	ldr	r1, [r7, #4]
 801a956:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801a958:	440b      	add	r3, r1
 801a95a:	1ad3      	subs	r3, r2, r3
 801a95c:	3301      	adds	r3, #1
 801a95e:	2b00      	cmp	r3, #0
 801a960:	f300 80fa 	bgt.w	801ab58 <tcp_receive+0x85c>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801a964:	687b      	ldr	r3, [r7, #4]
 801a966:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801a968:	4b7e      	ldr	r3, [pc, #504]	; (801ab64 <tcp_receive+0x868>)
 801a96a:	681b      	ldr	r3, [r3, #0]
 801a96c:	429a      	cmp	r2, r3
 801a96e:	f040 80ef 	bne.w	801ab50 <tcp_receive+0x854>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801a972:	4b7d      	ldr	r3, [pc, #500]	; (801ab68 <tcp_receive+0x86c>)
 801a974:	891c      	ldrh	r4, [r3, #8]
 801a976:	4b7c      	ldr	r3, [pc, #496]	; (801ab68 <tcp_receive+0x86c>)
 801a978:	68db      	ldr	r3, [r3, #12]
 801a97a:	899b      	ldrh	r3, [r3, #12]
 801a97c:	b29b      	uxth	r3, r3
 801a97e:	4618      	mov	r0, r3
 801a980:	f7fa fe00 	bl	8015584 <lwip_htons>
 801a984:	4603      	mov	r3, r0
 801a986:	b2db      	uxtb	r3, r3
 801a988:	f003 0303 	and.w	r3, r3, #3
 801a98c:	2b00      	cmp	r3, #0
 801a98e:	d001      	beq.n	801a994 <tcp_receive+0x698>
 801a990:	2301      	movs	r3, #1
 801a992:	e000      	b.n	801a996 <tcp_receive+0x69a>
 801a994:	2300      	movs	r3, #0
 801a996:	4423      	add	r3, r4
 801a998:	b29a      	uxth	r2, r3
 801a99a:	4b74      	ldr	r3, [pc, #464]	; (801ab6c <tcp_receive+0x870>)
 801a99c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801a99e:	687b      	ldr	r3, [r7, #4]
 801a9a0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801a9a2:	4b72      	ldr	r3, [pc, #456]	; (801ab6c <tcp_receive+0x870>)
 801a9a4:	881b      	ldrh	r3, [r3, #0]
 801a9a6:	429a      	cmp	r2, r3
 801a9a8:	d275      	bcs.n	801aa96 <tcp_receive+0x79a>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a9aa:	4b6f      	ldr	r3, [pc, #444]	; (801ab68 <tcp_receive+0x86c>)
 801a9ac:	68db      	ldr	r3, [r3, #12]
 801a9ae:	899b      	ldrh	r3, [r3, #12]
 801a9b0:	b29b      	uxth	r3, r3
 801a9b2:	4618      	mov	r0, r3
 801a9b4:	f7fa fde6 	bl	8015584 <lwip_htons>
 801a9b8:	4603      	mov	r3, r0
 801a9ba:	b2db      	uxtb	r3, r3
 801a9bc:	f003 0301 	and.w	r3, r3, #1
 801a9c0:	2b00      	cmp	r3, #0
 801a9c2:	d01f      	beq.n	801aa04 <tcp_receive+0x708>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801a9c4:	4b68      	ldr	r3, [pc, #416]	; (801ab68 <tcp_receive+0x86c>)
 801a9c6:	68db      	ldr	r3, [r3, #12]
 801a9c8:	899b      	ldrh	r3, [r3, #12]
 801a9ca:	b29b      	uxth	r3, r3
 801a9cc:	b21b      	sxth	r3, r3
 801a9ce:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801a9d2:	b21c      	sxth	r4, r3
 801a9d4:	4b64      	ldr	r3, [pc, #400]	; (801ab68 <tcp_receive+0x86c>)
 801a9d6:	68db      	ldr	r3, [r3, #12]
 801a9d8:	899b      	ldrh	r3, [r3, #12]
 801a9da:	b29b      	uxth	r3, r3
 801a9dc:	4618      	mov	r0, r3
 801a9de:	f7fa fdd1 	bl	8015584 <lwip_htons>
 801a9e2:	4603      	mov	r3, r0
 801a9e4:	b2db      	uxtb	r3, r3
 801a9e6:	b29b      	uxth	r3, r3
 801a9e8:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801a9ec:	b29b      	uxth	r3, r3
 801a9ee:	4618      	mov	r0, r3
 801a9f0:	f7fa fdc8 	bl	8015584 <lwip_htons>
 801a9f4:	4603      	mov	r3, r0
 801a9f6:	b21b      	sxth	r3, r3
 801a9f8:	4323      	orrs	r3, r4
 801a9fa:	b21a      	sxth	r2, r3
 801a9fc:	4b5a      	ldr	r3, [pc, #360]	; (801ab68 <tcp_receive+0x86c>)
 801a9fe:	68db      	ldr	r3, [r3, #12]
 801aa00:	b292      	uxth	r2, r2
 801aa02:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801aa04:	687b      	ldr	r3, [r7, #4]
 801aa06:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801aa08:	4b57      	ldr	r3, [pc, #348]	; (801ab68 <tcp_receive+0x86c>)
 801aa0a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801aa0c:	4b56      	ldr	r3, [pc, #344]	; (801ab68 <tcp_receive+0x86c>)
 801aa0e:	68db      	ldr	r3, [r3, #12]
 801aa10:	899b      	ldrh	r3, [r3, #12]
 801aa12:	b29b      	uxth	r3, r3
 801aa14:	4618      	mov	r0, r3
 801aa16:	f7fa fdb5 	bl	8015584 <lwip_htons>
 801aa1a:	4603      	mov	r3, r0
 801aa1c:	b2db      	uxtb	r3, r3
 801aa1e:	f003 0302 	and.w	r3, r3, #2
 801aa22:	2b00      	cmp	r3, #0
 801aa24:	d005      	beq.n	801aa32 <tcp_receive+0x736>
            inseg.len -= 1;
 801aa26:	4b50      	ldr	r3, [pc, #320]	; (801ab68 <tcp_receive+0x86c>)
 801aa28:	891b      	ldrh	r3, [r3, #8]
 801aa2a:	3b01      	subs	r3, #1
 801aa2c:	b29a      	uxth	r2, r3
 801aa2e:	4b4e      	ldr	r3, [pc, #312]	; (801ab68 <tcp_receive+0x86c>)
 801aa30:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801aa32:	4b4d      	ldr	r3, [pc, #308]	; (801ab68 <tcp_receive+0x86c>)
 801aa34:	685b      	ldr	r3, [r3, #4]
 801aa36:	4a4c      	ldr	r2, [pc, #304]	; (801ab68 <tcp_receive+0x86c>)
 801aa38:	8912      	ldrh	r2, [r2, #8]
 801aa3a:	4611      	mov	r1, r2
 801aa3c:	4618      	mov	r0, r3
 801aa3e:	f7fb ffbf 	bl	80169c0 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801aa42:	4b49      	ldr	r3, [pc, #292]	; (801ab68 <tcp_receive+0x86c>)
 801aa44:	891c      	ldrh	r4, [r3, #8]
 801aa46:	4b48      	ldr	r3, [pc, #288]	; (801ab68 <tcp_receive+0x86c>)
 801aa48:	68db      	ldr	r3, [r3, #12]
 801aa4a:	899b      	ldrh	r3, [r3, #12]
 801aa4c:	b29b      	uxth	r3, r3
 801aa4e:	4618      	mov	r0, r3
 801aa50:	f7fa fd98 	bl	8015584 <lwip_htons>
 801aa54:	4603      	mov	r3, r0
 801aa56:	b2db      	uxtb	r3, r3
 801aa58:	f003 0303 	and.w	r3, r3, #3
 801aa5c:	2b00      	cmp	r3, #0
 801aa5e:	d001      	beq.n	801aa64 <tcp_receive+0x768>
 801aa60:	2301      	movs	r3, #1
 801aa62:	e000      	b.n	801aa66 <tcp_receive+0x76a>
 801aa64:	2300      	movs	r3, #0
 801aa66:	4423      	add	r3, r4
 801aa68:	b29a      	uxth	r2, r3
 801aa6a:	4b40      	ldr	r3, [pc, #256]	; (801ab6c <tcp_receive+0x870>)
 801aa6c:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801aa6e:	4b3f      	ldr	r3, [pc, #252]	; (801ab6c <tcp_receive+0x870>)
 801aa70:	881b      	ldrh	r3, [r3, #0]
 801aa72:	461a      	mov	r2, r3
 801aa74:	4b3b      	ldr	r3, [pc, #236]	; (801ab64 <tcp_receive+0x868>)
 801aa76:	681b      	ldr	r3, [r3, #0]
 801aa78:	441a      	add	r2, r3
 801aa7a:	687b      	ldr	r3, [r7, #4]
 801aa7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801aa7e:	6879      	ldr	r1, [r7, #4]
 801aa80:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801aa82:	440b      	add	r3, r1
 801aa84:	429a      	cmp	r2, r3
 801aa86:	d006      	beq.n	801aa96 <tcp_receive+0x79a>
 801aa88:	4b39      	ldr	r3, [pc, #228]	; (801ab70 <tcp_receive+0x874>)
 801aa8a:	f240 52cb 	movw	r2, #1483	; 0x5cb
 801aa8e:	4939      	ldr	r1, [pc, #228]	; (801ab74 <tcp_receive+0x878>)
 801aa90:	4839      	ldr	r0, [pc, #228]	; (801ab78 <tcp_receive+0x87c>)
 801aa92:	f006 f973 	bl	8020d7c <iprintf>
            pcb->ooseq = next;
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801aa96:	4b35      	ldr	r3, [pc, #212]	; (801ab6c <tcp_receive+0x870>)
 801aa98:	881b      	ldrh	r3, [r3, #0]
 801aa9a:	461a      	mov	r2, r3
 801aa9c:	4b31      	ldr	r3, [pc, #196]	; (801ab64 <tcp_receive+0x868>)
 801aa9e:	681b      	ldr	r3, [r3, #0]
 801aaa0:	441a      	add	r2, r3
 801aaa2:	687b      	ldr	r3, [r7, #4]
 801aaa4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801aaa6:	687b      	ldr	r3, [r7, #4]
 801aaa8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801aaaa:	4b30      	ldr	r3, [pc, #192]	; (801ab6c <tcp_receive+0x870>)
 801aaac:	881b      	ldrh	r3, [r3, #0]
 801aaae:	429a      	cmp	r2, r3
 801aab0:	d206      	bcs.n	801aac0 <tcp_receive+0x7c4>
 801aab2:	4b2f      	ldr	r3, [pc, #188]	; (801ab70 <tcp_receive+0x874>)
 801aab4:	f240 6207 	movw	r2, #1543	; 0x607
 801aab8:	4930      	ldr	r1, [pc, #192]	; (801ab7c <tcp_receive+0x880>)
 801aaba:	482f      	ldr	r0, [pc, #188]	; (801ab78 <tcp_receive+0x87c>)
 801aabc:	f006 f95e 	bl	8020d7c <iprintf>
        pcb->rcv_wnd -= tcplen;
 801aac0:	687b      	ldr	r3, [r7, #4]
 801aac2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801aac4:	4b29      	ldr	r3, [pc, #164]	; (801ab6c <tcp_receive+0x870>)
 801aac6:	881b      	ldrh	r3, [r3, #0]
 801aac8:	1ad3      	subs	r3, r2, r3
 801aaca:	b29a      	uxth	r2, r3
 801aacc:	687b      	ldr	r3, [r7, #4]
 801aace:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801aad0:	6878      	ldr	r0, [r7, #4]
 801aad2:	f7fd f8ab 	bl	8017c2c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801aad6:	4b24      	ldr	r3, [pc, #144]	; (801ab68 <tcp_receive+0x86c>)
 801aad8:	685b      	ldr	r3, [r3, #4]
 801aada:	891b      	ldrh	r3, [r3, #8]
 801aadc:	2b00      	cmp	r3, #0
 801aade:	d006      	beq.n	801aaee <tcp_receive+0x7f2>
          recv_data = inseg.p;
 801aae0:	4b21      	ldr	r3, [pc, #132]	; (801ab68 <tcp_receive+0x86c>)
 801aae2:	685b      	ldr	r3, [r3, #4]
 801aae4:	4a26      	ldr	r2, [pc, #152]	; (801ab80 <tcp_receive+0x884>)
 801aae6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 801aae8:	4b1f      	ldr	r3, [pc, #124]	; (801ab68 <tcp_receive+0x86c>)
 801aaea:	2200      	movs	r2, #0
 801aaec:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801aaee:	4b1e      	ldr	r3, [pc, #120]	; (801ab68 <tcp_receive+0x86c>)
 801aaf0:	68db      	ldr	r3, [r3, #12]
 801aaf2:	899b      	ldrh	r3, [r3, #12]
 801aaf4:	b29b      	uxth	r3, r3
 801aaf6:	4618      	mov	r0, r3
 801aaf8:	f7fa fd44 	bl	8015584 <lwip_htons>
 801aafc:	4603      	mov	r3, r0
 801aafe:	b2db      	uxtb	r3, r3
 801ab00:	f003 0301 	and.w	r3, r3, #1
 801ab04:	2b00      	cmp	r3, #0
 801ab06:	d006      	beq.n	801ab16 <tcp_receive+0x81a>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801ab08:	4b1e      	ldr	r3, [pc, #120]	; (801ab84 <tcp_receive+0x888>)
 801ab0a:	781b      	ldrb	r3, [r3, #0]
 801ab0c:	f043 0320 	orr.w	r3, r3, #32
 801ab10:	b2da      	uxtb	r2, r3
 801ab12:	4b1c      	ldr	r3, [pc, #112]	; (801ab84 <tcp_receive+0x888>)
 801ab14:	701a      	strb	r2, [r3, #0]
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801ab16:	687b      	ldr	r3, [r7, #4]
 801ab18:	8b5b      	ldrh	r3, [r3, #26]
 801ab1a:	f003 0301 	and.w	r3, r3, #1
 801ab1e:	2b00      	cmp	r3, #0
 801ab20:	d00e      	beq.n	801ab40 <tcp_receive+0x844>
 801ab22:	687b      	ldr	r3, [r7, #4]
 801ab24:	8b5b      	ldrh	r3, [r3, #26]
 801ab26:	f023 0301 	bic.w	r3, r3, #1
 801ab2a:	b29a      	uxth	r2, r3
 801ab2c:	687b      	ldr	r3, [r7, #4]
 801ab2e:	835a      	strh	r2, [r3, #26]
 801ab30:	687b      	ldr	r3, [r7, #4]
 801ab32:	8b5b      	ldrh	r3, [r3, #26]
 801ab34:	f043 0302 	orr.w	r3, r3, #2
 801ab38:	b29a      	uxth	r2, r3
 801ab3a:	687b      	ldr	r3, [r7, #4]
 801ab3c:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801ab3e:	e00f      	b.n	801ab60 <tcp_receive+0x864>
        tcp_ack(pcb);
 801ab40:	687b      	ldr	r3, [r7, #4]
 801ab42:	8b5b      	ldrh	r3, [r3, #26]
 801ab44:	f043 0301 	orr.w	r3, r3, #1
 801ab48:	b29a      	uxth	r2, r3
 801ab4a:	687b      	ldr	r3, [r7, #4]
 801ab4c:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801ab4e:	e007      	b.n	801ab60 <tcp_receive+0x864>
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801ab50:	6878      	ldr	r0, [r7, #4]
 801ab52:	f001 fe93 	bl	801c87c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801ab56:	e003      	b.n	801ab60 <tcp_receive+0x864>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801ab58:	6878      	ldr	r0, [r7, #4]
 801ab5a:	f001 fe8f 	bl	801c87c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801ab5e:	e02d      	b.n	801abbc <tcp_receive+0x8c0>
 801ab60:	e02c      	b.n	801abbc <tcp_receive+0x8c0>
 801ab62:	bf00      	nop
 801ab64:	20022988 	.word	0x20022988
 801ab68:	20022968 	.word	0x20022968
 801ab6c:	20022992 	.word	0x20022992
 801ab70:	0802564c 	.word	0x0802564c
 801ab74:	080259cc 	.word	0x080259cc
 801ab78:	08025698 	.word	0x08025698
 801ab7c:	08025a04 	.word	0x08025a04
 801ab80:	20022998 	.word	0x20022998
 801ab84:	20022995 	.word	0x20022995
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801ab88:	4b0e      	ldr	r3, [pc, #56]	; (801abc4 <tcp_receive+0x8c8>)
 801ab8a:	681a      	ldr	r2, [r3, #0]
 801ab8c:	687b      	ldr	r3, [r7, #4]
 801ab8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ab90:	1ad3      	subs	r3, r2, r3
 801ab92:	2b00      	cmp	r3, #0
 801ab94:	db0a      	blt.n	801abac <tcp_receive+0x8b0>
 801ab96:	4b0b      	ldr	r3, [pc, #44]	; (801abc4 <tcp_receive+0x8c8>)
 801ab98:	681a      	ldr	r2, [r3, #0]
 801ab9a:	687b      	ldr	r3, [r7, #4]
 801ab9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ab9e:	6879      	ldr	r1, [r7, #4]
 801aba0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801aba2:	440b      	add	r3, r1
 801aba4:	1ad3      	subs	r3, r2, r3
 801aba6:	3301      	adds	r3, #1
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	dd07      	ble.n	801abbc <tcp_receive+0x8c0>
      tcp_ack_now(pcb);
 801abac:	687b      	ldr	r3, [r7, #4]
 801abae:	8b5b      	ldrh	r3, [r3, #26]
 801abb0:	f043 0302 	orr.w	r3, r3, #2
 801abb4:	b29a      	uxth	r2, r3
 801abb6:	687b      	ldr	r3, [r7, #4]
 801abb8:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801abba:	e7ff      	b.n	801abbc <tcp_receive+0x8c0>
 801abbc:	bf00      	nop
 801abbe:	3734      	adds	r7, #52	; 0x34
 801abc0:	46bd      	mov	sp, r7
 801abc2:	bd90      	pop	{r4, r7, pc}
 801abc4:	20022988 	.word	0x20022988

0801abc8 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801abc8:	b480      	push	{r7}
 801abca:	b083      	sub	sp, #12
 801abcc:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801abce:	4b15      	ldr	r3, [pc, #84]	; (801ac24 <tcp_get_next_optbyte+0x5c>)
 801abd0:	881b      	ldrh	r3, [r3, #0]
 801abd2:	1c5a      	adds	r2, r3, #1
 801abd4:	b291      	uxth	r1, r2
 801abd6:	4a13      	ldr	r2, [pc, #76]	; (801ac24 <tcp_get_next_optbyte+0x5c>)
 801abd8:	8011      	strh	r1, [r2, #0]
 801abda:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801abdc:	4b12      	ldr	r3, [pc, #72]	; (801ac28 <tcp_get_next_optbyte+0x60>)
 801abde:	681b      	ldr	r3, [r3, #0]
 801abe0:	2b00      	cmp	r3, #0
 801abe2:	d004      	beq.n	801abee <tcp_get_next_optbyte+0x26>
 801abe4:	4b11      	ldr	r3, [pc, #68]	; (801ac2c <tcp_get_next_optbyte+0x64>)
 801abe6:	881b      	ldrh	r3, [r3, #0]
 801abe8:	88fa      	ldrh	r2, [r7, #6]
 801abea:	429a      	cmp	r2, r3
 801abec:	d208      	bcs.n	801ac00 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801abee:	4b10      	ldr	r3, [pc, #64]	; (801ac30 <tcp_get_next_optbyte+0x68>)
 801abf0:	681b      	ldr	r3, [r3, #0]
 801abf2:	3314      	adds	r3, #20
 801abf4:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801abf6:	88fb      	ldrh	r3, [r7, #6]
 801abf8:	683a      	ldr	r2, [r7, #0]
 801abfa:	4413      	add	r3, r2
 801abfc:	781b      	ldrb	r3, [r3, #0]
 801abfe:	e00b      	b.n	801ac18 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801ac00:	88fb      	ldrh	r3, [r7, #6]
 801ac02:	b2da      	uxtb	r2, r3
 801ac04:	4b09      	ldr	r3, [pc, #36]	; (801ac2c <tcp_get_next_optbyte+0x64>)
 801ac06:	881b      	ldrh	r3, [r3, #0]
 801ac08:	b2db      	uxtb	r3, r3
 801ac0a:	1ad3      	subs	r3, r2, r3
 801ac0c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801ac0e:	4b06      	ldr	r3, [pc, #24]	; (801ac28 <tcp_get_next_optbyte+0x60>)
 801ac10:	681a      	ldr	r2, [r3, #0]
 801ac12:	797b      	ldrb	r3, [r7, #5]
 801ac14:	4413      	add	r3, r2
 801ac16:	781b      	ldrb	r3, [r3, #0]
  }
}
 801ac18:	4618      	mov	r0, r3
 801ac1a:	370c      	adds	r7, #12
 801ac1c:	46bd      	mov	sp, r7
 801ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac22:	4770      	bx	lr
 801ac24:	20022984 	.word	0x20022984
 801ac28:	20022980 	.word	0x20022980
 801ac2c:	2002297e 	.word	0x2002297e
 801ac30:	20022978 	.word	0x20022978

0801ac34 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801ac34:	b580      	push	{r7, lr}
 801ac36:	b084      	sub	sp, #16
 801ac38:	af00      	add	r7, sp, #0
 801ac3a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801ac3c:	687b      	ldr	r3, [r7, #4]
 801ac3e:	2b00      	cmp	r3, #0
 801ac40:	d106      	bne.n	801ac50 <tcp_parseopt+0x1c>
 801ac42:	4b32      	ldr	r3, [pc, #200]	; (801ad0c <tcp_parseopt+0xd8>)
 801ac44:	f240 727d 	movw	r2, #1917	; 0x77d
 801ac48:	4931      	ldr	r1, [pc, #196]	; (801ad10 <tcp_parseopt+0xdc>)
 801ac4a:	4832      	ldr	r0, [pc, #200]	; (801ad14 <tcp_parseopt+0xe0>)
 801ac4c:	f006 f896 	bl	8020d7c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801ac50:	4b31      	ldr	r3, [pc, #196]	; (801ad18 <tcp_parseopt+0xe4>)
 801ac52:	881b      	ldrh	r3, [r3, #0]
 801ac54:	2b00      	cmp	r3, #0
 801ac56:	d055      	beq.n	801ad04 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801ac58:	4b30      	ldr	r3, [pc, #192]	; (801ad1c <tcp_parseopt+0xe8>)
 801ac5a:	2200      	movs	r2, #0
 801ac5c:	801a      	strh	r2, [r3, #0]
 801ac5e:	e045      	b.n	801acec <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 801ac60:	f7ff ffb2 	bl	801abc8 <tcp_get_next_optbyte>
 801ac64:	4603      	mov	r3, r0
 801ac66:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801ac68:	7bfb      	ldrb	r3, [r7, #15]
 801ac6a:	2b02      	cmp	r3, #2
 801ac6c:	d006      	beq.n	801ac7c <tcp_parseopt+0x48>
 801ac6e:	2b02      	cmp	r3, #2
 801ac70:	dc2b      	bgt.n	801acca <tcp_parseopt+0x96>
 801ac72:	2b00      	cmp	r3, #0
 801ac74:	d041      	beq.n	801acfa <tcp_parseopt+0xc6>
 801ac76:	2b01      	cmp	r3, #1
 801ac78:	d127      	bne.n	801acca <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 801ac7a:	e037      	b.n	801acec <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801ac7c:	f7ff ffa4 	bl	801abc8 <tcp_get_next_optbyte>
 801ac80:	4603      	mov	r3, r0
 801ac82:	2b04      	cmp	r3, #4
 801ac84:	d13b      	bne.n	801acfe <tcp_parseopt+0xca>
 801ac86:	4b25      	ldr	r3, [pc, #148]	; (801ad1c <tcp_parseopt+0xe8>)
 801ac88:	881b      	ldrh	r3, [r3, #0]
 801ac8a:	3301      	adds	r3, #1
 801ac8c:	4a22      	ldr	r2, [pc, #136]	; (801ad18 <tcp_parseopt+0xe4>)
 801ac8e:	8812      	ldrh	r2, [r2, #0]
 801ac90:	4293      	cmp	r3, r2
 801ac92:	da34      	bge.n	801acfe <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801ac94:	f7ff ff98 	bl	801abc8 <tcp_get_next_optbyte>
 801ac98:	4603      	mov	r3, r0
 801ac9a:	b29b      	uxth	r3, r3
 801ac9c:	021b      	lsls	r3, r3, #8
 801ac9e:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801aca0:	f7ff ff92 	bl	801abc8 <tcp_get_next_optbyte>
 801aca4:	4603      	mov	r3, r0
 801aca6:	b29a      	uxth	r2, r3
 801aca8:	89bb      	ldrh	r3, [r7, #12]
 801acaa:	4313      	orrs	r3, r2
 801acac:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801acae:	89bb      	ldrh	r3, [r7, #12]
 801acb0:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801acb4:	d804      	bhi.n	801acc0 <tcp_parseopt+0x8c>
 801acb6:	89bb      	ldrh	r3, [r7, #12]
 801acb8:	2b00      	cmp	r3, #0
 801acba:	d001      	beq.n	801acc0 <tcp_parseopt+0x8c>
 801acbc:	89ba      	ldrh	r2, [r7, #12]
 801acbe:	e001      	b.n	801acc4 <tcp_parseopt+0x90>
 801acc0:	f44f 7206 	mov.w	r2, #536	; 0x218
 801acc4:	687b      	ldr	r3, [r7, #4]
 801acc6:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 801acc8:	e010      	b.n	801acec <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801acca:	f7ff ff7d 	bl	801abc8 <tcp_get_next_optbyte>
 801acce:	4603      	mov	r3, r0
 801acd0:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801acd2:	7afb      	ldrb	r3, [r7, #11]
 801acd4:	2b01      	cmp	r3, #1
 801acd6:	d914      	bls.n	801ad02 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801acd8:	7afb      	ldrb	r3, [r7, #11]
 801acda:	b29a      	uxth	r2, r3
 801acdc:	4b0f      	ldr	r3, [pc, #60]	; (801ad1c <tcp_parseopt+0xe8>)
 801acde:	881b      	ldrh	r3, [r3, #0]
 801ace0:	4413      	add	r3, r2
 801ace2:	b29b      	uxth	r3, r3
 801ace4:	3b02      	subs	r3, #2
 801ace6:	b29a      	uxth	r2, r3
 801ace8:	4b0c      	ldr	r3, [pc, #48]	; (801ad1c <tcp_parseopt+0xe8>)
 801acea:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801acec:	4b0b      	ldr	r3, [pc, #44]	; (801ad1c <tcp_parseopt+0xe8>)
 801acee:	881a      	ldrh	r2, [r3, #0]
 801acf0:	4b09      	ldr	r3, [pc, #36]	; (801ad18 <tcp_parseopt+0xe4>)
 801acf2:	881b      	ldrh	r3, [r3, #0]
 801acf4:	429a      	cmp	r2, r3
 801acf6:	d3b3      	bcc.n	801ac60 <tcp_parseopt+0x2c>
 801acf8:	e004      	b.n	801ad04 <tcp_parseopt+0xd0>
          return;
 801acfa:	bf00      	nop
 801acfc:	e002      	b.n	801ad04 <tcp_parseopt+0xd0>
            return;
 801acfe:	bf00      	nop
 801ad00:	e000      	b.n	801ad04 <tcp_parseopt+0xd0>
            return;
 801ad02:	bf00      	nop
      }
    }
  }
}
 801ad04:	3710      	adds	r7, #16
 801ad06:	46bd      	mov	sp, r7
 801ad08:	bd80      	pop	{r7, pc}
 801ad0a:	bf00      	nop
 801ad0c:	0802564c 	.word	0x0802564c
 801ad10:	08025a24 	.word	0x08025a24
 801ad14:	08025698 	.word	0x08025698
 801ad18:	2002297c 	.word	0x2002297c
 801ad1c:	20022984 	.word	0x20022984

0801ad20 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801ad20:	b480      	push	{r7}
 801ad22:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801ad24:	4b05      	ldr	r3, [pc, #20]	; (801ad3c <tcp_trigger_input_pcb_close+0x1c>)
 801ad26:	781b      	ldrb	r3, [r3, #0]
 801ad28:	f043 0310 	orr.w	r3, r3, #16
 801ad2c:	b2da      	uxtb	r2, r3
 801ad2e:	4b03      	ldr	r3, [pc, #12]	; (801ad3c <tcp_trigger_input_pcb_close+0x1c>)
 801ad30:	701a      	strb	r2, [r3, #0]
}
 801ad32:	bf00      	nop
 801ad34:	46bd      	mov	sp, r7
 801ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad3a:	4770      	bx	lr
 801ad3c:	20022995 	.word	0x20022995

0801ad40 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801ad40:	b580      	push	{r7, lr}
 801ad42:	b084      	sub	sp, #16
 801ad44:	af00      	add	r7, sp, #0
 801ad46:	60f8      	str	r0, [r7, #12]
 801ad48:	60b9      	str	r1, [r7, #8]
 801ad4a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801ad4c:	68fb      	ldr	r3, [r7, #12]
 801ad4e:	2b00      	cmp	r3, #0
 801ad50:	d00a      	beq.n	801ad68 <tcp_route+0x28>
 801ad52:	68fb      	ldr	r3, [r7, #12]
 801ad54:	7a1b      	ldrb	r3, [r3, #8]
 801ad56:	2b00      	cmp	r3, #0
 801ad58:	d006      	beq.n	801ad68 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801ad5a:	68fb      	ldr	r3, [r7, #12]
 801ad5c:	7a1b      	ldrb	r3, [r3, #8]
 801ad5e:	4618      	mov	r0, r3
 801ad60:	f7fb fc4a 	bl	80165f8 <netif_get_by_index>
 801ad64:	4603      	mov	r3, r0
 801ad66:	e003      	b.n	801ad70 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801ad68:	6878      	ldr	r0, [r7, #4]
 801ad6a:	f003 fe4f 	bl	801ea0c <ip4_route>
 801ad6e:	4603      	mov	r3, r0
  }
}
 801ad70:	4618      	mov	r0, r3
 801ad72:	3710      	adds	r7, #16
 801ad74:	46bd      	mov	sp, r7
 801ad76:	bd80      	pop	{r7, pc}

0801ad78 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801ad78:	b590      	push	{r4, r7, lr}
 801ad7a:	b087      	sub	sp, #28
 801ad7c:	af00      	add	r7, sp, #0
 801ad7e:	60f8      	str	r0, [r7, #12]
 801ad80:	60b9      	str	r1, [r7, #8]
 801ad82:	603b      	str	r3, [r7, #0]
 801ad84:	4613      	mov	r3, r2
 801ad86:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801ad88:	68fb      	ldr	r3, [r7, #12]
 801ad8a:	2b00      	cmp	r3, #0
 801ad8c:	d105      	bne.n	801ad9a <tcp_create_segment+0x22>
 801ad8e:	4b44      	ldr	r3, [pc, #272]	; (801aea0 <tcp_create_segment+0x128>)
 801ad90:	22a3      	movs	r2, #163	; 0xa3
 801ad92:	4944      	ldr	r1, [pc, #272]	; (801aea4 <tcp_create_segment+0x12c>)
 801ad94:	4844      	ldr	r0, [pc, #272]	; (801aea8 <tcp_create_segment+0x130>)
 801ad96:	f005 fff1 	bl	8020d7c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801ad9a:	68bb      	ldr	r3, [r7, #8]
 801ad9c:	2b00      	cmp	r3, #0
 801ad9e:	d105      	bne.n	801adac <tcp_create_segment+0x34>
 801ada0:	4b3f      	ldr	r3, [pc, #252]	; (801aea0 <tcp_create_segment+0x128>)
 801ada2:	22a4      	movs	r2, #164	; 0xa4
 801ada4:	4941      	ldr	r1, [pc, #260]	; (801aeac <tcp_create_segment+0x134>)
 801ada6:	4840      	ldr	r0, [pc, #256]	; (801aea8 <tcp_create_segment+0x130>)
 801ada8:	f005 ffe8 	bl	8020d7c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801adac:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801adb0:	009b      	lsls	r3, r3, #2
 801adb2:	b2db      	uxtb	r3, r3
 801adb4:	f003 0304 	and.w	r3, r3, #4
 801adb8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801adba:	2003      	movs	r0, #3
 801adbc:	f7fb f898 	bl	8015ef0 <memp_malloc>
 801adc0:	6138      	str	r0, [r7, #16]
 801adc2:	693b      	ldr	r3, [r7, #16]
 801adc4:	2b00      	cmp	r3, #0
 801adc6:	d104      	bne.n	801add2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801adc8:	68b8      	ldr	r0, [r7, #8]
 801adca:	f7fb ffb1 	bl	8016d30 <pbuf_free>
    return NULL;
 801adce:	2300      	movs	r3, #0
 801add0:	e061      	b.n	801ae96 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801add2:	693b      	ldr	r3, [r7, #16]
 801add4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801add8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801adda:	693b      	ldr	r3, [r7, #16]
 801addc:	2200      	movs	r2, #0
 801adde:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801ade0:	693b      	ldr	r3, [r7, #16]
 801ade2:	68ba      	ldr	r2, [r7, #8]
 801ade4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801ade6:	68bb      	ldr	r3, [r7, #8]
 801ade8:	891a      	ldrh	r2, [r3, #8]
 801adea:	7dfb      	ldrb	r3, [r7, #23]
 801adec:	b29b      	uxth	r3, r3
 801adee:	429a      	cmp	r2, r3
 801adf0:	d205      	bcs.n	801adfe <tcp_create_segment+0x86>
 801adf2:	4b2b      	ldr	r3, [pc, #172]	; (801aea0 <tcp_create_segment+0x128>)
 801adf4:	22b0      	movs	r2, #176	; 0xb0
 801adf6:	492e      	ldr	r1, [pc, #184]	; (801aeb0 <tcp_create_segment+0x138>)
 801adf8:	482b      	ldr	r0, [pc, #172]	; (801aea8 <tcp_create_segment+0x130>)
 801adfa:	f005 ffbf 	bl	8020d7c <iprintf>
  seg->len = p->tot_len - optlen;
 801adfe:	68bb      	ldr	r3, [r7, #8]
 801ae00:	891a      	ldrh	r2, [r3, #8]
 801ae02:	7dfb      	ldrb	r3, [r7, #23]
 801ae04:	b29b      	uxth	r3, r3
 801ae06:	1ad3      	subs	r3, r2, r3
 801ae08:	b29a      	uxth	r2, r3
 801ae0a:	693b      	ldr	r3, [r7, #16]
 801ae0c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801ae0e:	2114      	movs	r1, #20
 801ae10:	68b8      	ldr	r0, [r7, #8]
 801ae12:	f7fb fec5 	bl	8016ba0 <pbuf_add_header>
 801ae16:	4603      	mov	r3, r0
 801ae18:	2b00      	cmp	r3, #0
 801ae1a:	d004      	beq.n	801ae26 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801ae1c:	6938      	ldr	r0, [r7, #16]
 801ae1e:	f7fd fc14 	bl	801864a <tcp_seg_free>
    return NULL;
 801ae22:	2300      	movs	r3, #0
 801ae24:	e037      	b.n	801ae96 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801ae26:	693b      	ldr	r3, [r7, #16]
 801ae28:	685b      	ldr	r3, [r3, #4]
 801ae2a:	685a      	ldr	r2, [r3, #4]
 801ae2c:	693b      	ldr	r3, [r7, #16]
 801ae2e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801ae30:	68fb      	ldr	r3, [r7, #12]
 801ae32:	8ada      	ldrh	r2, [r3, #22]
 801ae34:	693b      	ldr	r3, [r7, #16]
 801ae36:	68dc      	ldr	r4, [r3, #12]
 801ae38:	4610      	mov	r0, r2
 801ae3a:	f7fa fba3 	bl	8015584 <lwip_htons>
 801ae3e:	4603      	mov	r3, r0
 801ae40:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801ae42:	68fb      	ldr	r3, [r7, #12]
 801ae44:	8b1a      	ldrh	r2, [r3, #24]
 801ae46:	693b      	ldr	r3, [r7, #16]
 801ae48:	68dc      	ldr	r4, [r3, #12]
 801ae4a:	4610      	mov	r0, r2
 801ae4c:	f7fa fb9a 	bl	8015584 <lwip_htons>
 801ae50:	4603      	mov	r3, r0
 801ae52:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801ae54:	693b      	ldr	r3, [r7, #16]
 801ae56:	68dc      	ldr	r4, [r3, #12]
 801ae58:	6838      	ldr	r0, [r7, #0]
 801ae5a:	f7fa fba8 	bl	80155ae <lwip_htonl>
 801ae5e:	4603      	mov	r3, r0
 801ae60:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801ae62:	7dfb      	ldrb	r3, [r7, #23]
 801ae64:	089b      	lsrs	r3, r3, #2
 801ae66:	b2db      	uxtb	r3, r3
 801ae68:	b29b      	uxth	r3, r3
 801ae6a:	3305      	adds	r3, #5
 801ae6c:	b29b      	uxth	r3, r3
 801ae6e:	031b      	lsls	r3, r3, #12
 801ae70:	b29a      	uxth	r2, r3
 801ae72:	79fb      	ldrb	r3, [r7, #7]
 801ae74:	b29b      	uxth	r3, r3
 801ae76:	4313      	orrs	r3, r2
 801ae78:	b29a      	uxth	r2, r3
 801ae7a:	693b      	ldr	r3, [r7, #16]
 801ae7c:	68dc      	ldr	r4, [r3, #12]
 801ae7e:	4610      	mov	r0, r2
 801ae80:	f7fa fb80 	bl	8015584 <lwip_htons>
 801ae84:	4603      	mov	r3, r0
 801ae86:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801ae88:	693b      	ldr	r3, [r7, #16]
 801ae8a:	68db      	ldr	r3, [r3, #12]
 801ae8c:	2200      	movs	r2, #0
 801ae8e:	749a      	strb	r2, [r3, #18]
 801ae90:	2200      	movs	r2, #0
 801ae92:	74da      	strb	r2, [r3, #19]
  return seg;
 801ae94:	693b      	ldr	r3, [r7, #16]
}
 801ae96:	4618      	mov	r0, r3
 801ae98:	371c      	adds	r7, #28
 801ae9a:	46bd      	mov	sp, r7
 801ae9c:	bd90      	pop	{r4, r7, pc}
 801ae9e:	bf00      	nop
 801aea0:	08025a40 	.word	0x08025a40
 801aea4:	08025a74 	.word	0x08025a74
 801aea8:	08025a94 	.word	0x08025a94
 801aeac:	08025abc 	.word	0x08025abc
 801aeb0:	08025ae0 	.word	0x08025ae0

0801aeb4 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 801aeb4:	b580      	push	{r7, lr}
 801aeb6:	b086      	sub	sp, #24
 801aeb8:	af00      	add	r7, sp, #0
 801aeba:	607b      	str	r3, [r7, #4]
 801aebc:	4603      	mov	r3, r0
 801aebe:	73fb      	strb	r3, [r7, #15]
 801aec0:	460b      	mov	r3, r1
 801aec2:	81bb      	strh	r3, [r7, #12]
 801aec4:	4613      	mov	r3, r2
 801aec6:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 801aec8:	89bb      	ldrh	r3, [r7, #12]
 801aeca:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 801aecc:	687b      	ldr	r3, [r7, #4]
 801aece:	2b00      	cmp	r3, #0
 801aed0:	d105      	bne.n	801aede <tcp_pbuf_prealloc+0x2a>
 801aed2:	4b30      	ldr	r3, [pc, #192]	; (801af94 <tcp_pbuf_prealloc+0xe0>)
 801aed4:	22e8      	movs	r2, #232	; 0xe8
 801aed6:	4930      	ldr	r1, [pc, #192]	; (801af98 <tcp_pbuf_prealloc+0xe4>)
 801aed8:	4830      	ldr	r0, [pc, #192]	; (801af9c <tcp_pbuf_prealloc+0xe8>)
 801aeda:	f005 ff4f 	bl	8020d7c <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801aede:	6a3b      	ldr	r3, [r7, #32]
 801aee0:	2b00      	cmp	r3, #0
 801aee2:	d105      	bne.n	801aef0 <tcp_pbuf_prealloc+0x3c>
 801aee4:	4b2b      	ldr	r3, [pc, #172]	; (801af94 <tcp_pbuf_prealloc+0xe0>)
 801aee6:	22e9      	movs	r2, #233	; 0xe9
 801aee8:	492d      	ldr	r1, [pc, #180]	; (801afa0 <tcp_pbuf_prealloc+0xec>)
 801aeea:	482c      	ldr	r0, [pc, #176]	; (801af9c <tcp_pbuf_prealloc+0xe8>)
 801aeec:	f005 ff46 	bl	8020d7c <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 801aef0:	89ba      	ldrh	r2, [r7, #12]
 801aef2:	897b      	ldrh	r3, [r7, #10]
 801aef4:	429a      	cmp	r2, r3
 801aef6:	d221      	bcs.n	801af3c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801aef8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801aefc:	f003 0302 	and.w	r3, r3, #2
 801af00:	2b00      	cmp	r3, #0
 801af02:	d111      	bne.n	801af28 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 801af04:	6a3b      	ldr	r3, [r7, #32]
 801af06:	8b5b      	ldrh	r3, [r3, #26]
 801af08:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801af0c:	2b00      	cmp	r3, #0
 801af0e:	d115      	bne.n	801af3c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 801af10:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801af14:	2b00      	cmp	r3, #0
 801af16:	d007      	beq.n	801af28 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 801af18:	6a3b      	ldr	r3, [r7, #32]
 801af1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 801af1c:	2b00      	cmp	r3, #0
 801af1e:	d103      	bne.n	801af28 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 801af20:	6a3b      	ldr	r3, [r7, #32]
 801af22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 801af24:	2b00      	cmp	r3, #0
 801af26:	d009      	beq.n	801af3c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 801af28:	89bb      	ldrh	r3, [r7, #12]
 801af2a:	f203 231b 	addw	r3, r3, #539	; 0x21b
 801af2e:	f023 0203 	bic.w	r2, r3, #3
 801af32:	897b      	ldrh	r3, [r7, #10]
 801af34:	4293      	cmp	r3, r2
 801af36:	bf28      	it	cs
 801af38:	4613      	movcs	r3, r2
 801af3a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801af3c:	8af9      	ldrh	r1, [r7, #22]
 801af3e:	7bfb      	ldrb	r3, [r7, #15]
 801af40:	f44f 7220 	mov.w	r2, #640	; 0x280
 801af44:	4618      	mov	r0, r3
 801af46:	f7fb fbdf 	bl	8016708 <pbuf_alloc>
 801af4a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801af4c:	693b      	ldr	r3, [r7, #16]
 801af4e:	2b00      	cmp	r3, #0
 801af50:	d101      	bne.n	801af56 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801af52:	2300      	movs	r3, #0
 801af54:	e019      	b.n	801af8a <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801af56:	693b      	ldr	r3, [r7, #16]
 801af58:	681b      	ldr	r3, [r3, #0]
 801af5a:	2b00      	cmp	r3, #0
 801af5c:	d006      	beq.n	801af6c <tcp_pbuf_prealloc+0xb8>
 801af5e:	4b0d      	ldr	r3, [pc, #52]	; (801af94 <tcp_pbuf_prealloc+0xe0>)
 801af60:	f240 120b 	movw	r2, #267	; 0x10b
 801af64:	490f      	ldr	r1, [pc, #60]	; (801afa4 <tcp_pbuf_prealloc+0xf0>)
 801af66:	480d      	ldr	r0, [pc, #52]	; (801af9c <tcp_pbuf_prealloc+0xe8>)
 801af68:	f005 ff08 	bl	8020d7c <iprintf>
  *oversize = p->len - length;
 801af6c:	693b      	ldr	r3, [r7, #16]
 801af6e:	895a      	ldrh	r2, [r3, #10]
 801af70:	89bb      	ldrh	r3, [r7, #12]
 801af72:	1ad3      	subs	r3, r2, r3
 801af74:	b29a      	uxth	r2, r3
 801af76:	687b      	ldr	r3, [r7, #4]
 801af78:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801af7a:	693b      	ldr	r3, [r7, #16]
 801af7c:	89ba      	ldrh	r2, [r7, #12]
 801af7e:	811a      	strh	r2, [r3, #8]
 801af80:	693b      	ldr	r3, [r7, #16]
 801af82:	891a      	ldrh	r2, [r3, #8]
 801af84:	693b      	ldr	r3, [r7, #16]
 801af86:	815a      	strh	r2, [r3, #10]
  return p;
 801af88:	693b      	ldr	r3, [r7, #16]
}
 801af8a:	4618      	mov	r0, r3
 801af8c:	3718      	adds	r7, #24
 801af8e:	46bd      	mov	sp, r7
 801af90:	bd80      	pop	{r7, pc}
 801af92:	bf00      	nop
 801af94:	08025a40 	.word	0x08025a40
 801af98:	08025af8 	.word	0x08025af8
 801af9c:	08025a94 	.word	0x08025a94
 801afa0:	08025b1c 	.word	0x08025b1c
 801afa4:	08025b3c 	.word	0x08025b3c

0801afa8 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 801afa8:	b580      	push	{r7, lr}
 801afaa:	b082      	sub	sp, #8
 801afac:	af00      	add	r7, sp, #0
 801afae:	6078      	str	r0, [r7, #4]
 801afb0:	460b      	mov	r3, r1
 801afb2:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 801afb4:	687b      	ldr	r3, [r7, #4]
 801afb6:	2b00      	cmp	r3, #0
 801afb8:	d106      	bne.n	801afc8 <tcp_write_checks+0x20>
 801afba:	4b33      	ldr	r3, [pc, #204]	; (801b088 <tcp_write_checks+0xe0>)
 801afbc:	f240 1233 	movw	r2, #307	; 0x133
 801afc0:	4932      	ldr	r1, [pc, #200]	; (801b08c <tcp_write_checks+0xe4>)
 801afc2:	4833      	ldr	r0, [pc, #204]	; (801b090 <tcp_write_checks+0xe8>)
 801afc4:	f005 feda 	bl	8020d7c <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 801afc8:	687b      	ldr	r3, [r7, #4]
 801afca:	7d1b      	ldrb	r3, [r3, #20]
 801afcc:	2b04      	cmp	r3, #4
 801afce:	d00e      	beq.n	801afee <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801afd0:	687b      	ldr	r3, [r7, #4]
 801afd2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 801afd4:	2b07      	cmp	r3, #7
 801afd6:	d00a      	beq.n	801afee <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 801afd8:	687b      	ldr	r3, [r7, #4]
 801afda:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 801afdc:	2b02      	cmp	r3, #2
 801afde:	d006      	beq.n	801afee <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 801afe0:	687b      	ldr	r3, [r7, #4]
 801afe2:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 801afe4:	2b03      	cmp	r3, #3
 801afe6:	d002      	beq.n	801afee <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 801afe8:	f06f 030a 	mvn.w	r3, #10
 801afec:	e048      	b.n	801b080 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 801afee:	887b      	ldrh	r3, [r7, #2]
 801aff0:	2b00      	cmp	r3, #0
 801aff2:	d101      	bne.n	801aff8 <tcp_write_checks+0x50>
    return ERR_OK;
 801aff4:	2300      	movs	r3, #0
 801aff6:	e043      	b.n	801b080 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 801aff8:	687b      	ldr	r3, [r7, #4]
 801affa:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801affe:	887a      	ldrh	r2, [r7, #2]
 801b000:	429a      	cmp	r2, r3
 801b002:	d909      	bls.n	801b018 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b004:	687b      	ldr	r3, [r7, #4]
 801b006:	8b5b      	ldrh	r3, [r3, #26]
 801b008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b00c:	b29a      	uxth	r2, r3
 801b00e:	687b      	ldr	r3, [r7, #4]
 801b010:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801b012:	f04f 33ff 	mov.w	r3, #4294967295
 801b016:	e033      	b.n	801b080 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 801b018:	687b      	ldr	r3, [r7, #4]
 801b01a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b01e:	2b08      	cmp	r3, #8
 801b020:	d909      	bls.n	801b036 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b022:	687b      	ldr	r3, [r7, #4]
 801b024:	8b5b      	ldrh	r3, [r3, #26]
 801b026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b02a:	b29a      	uxth	r2, r3
 801b02c:	687b      	ldr	r3, [r7, #4]
 801b02e:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 801b030:	f04f 33ff 	mov.w	r3, #4294967295
 801b034:	e024      	b.n	801b080 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 801b036:	687b      	ldr	r3, [r7, #4]
 801b038:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b03c:	2b00      	cmp	r3, #0
 801b03e:	d00f      	beq.n	801b060 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 801b040:	687b      	ldr	r3, [r7, #4]
 801b042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b044:	2b00      	cmp	r3, #0
 801b046:	d11a      	bne.n	801b07e <tcp_write_checks+0xd6>
 801b048:	687b      	ldr	r3, [r7, #4]
 801b04a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b04c:	2b00      	cmp	r3, #0
 801b04e:	d116      	bne.n	801b07e <tcp_write_checks+0xd6>
 801b050:	4b0d      	ldr	r3, [pc, #52]	; (801b088 <tcp_write_checks+0xe0>)
 801b052:	f240 1255 	movw	r2, #341	; 0x155
 801b056:	490f      	ldr	r1, [pc, #60]	; (801b094 <tcp_write_checks+0xec>)
 801b058:	480d      	ldr	r0, [pc, #52]	; (801b090 <tcp_write_checks+0xe8>)
 801b05a:	f005 fe8f 	bl	8020d7c <iprintf>
 801b05e:	e00e      	b.n	801b07e <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801b060:	687b      	ldr	r3, [r7, #4]
 801b062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b064:	2b00      	cmp	r3, #0
 801b066:	d103      	bne.n	801b070 <tcp_write_checks+0xc8>
 801b068:	687b      	ldr	r3, [r7, #4]
 801b06a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b06c:	2b00      	cmp	r3, #0
 801b06e:	d006      	beq.n	801b07e <tcp_write_checks+0xd6>
 801b070:	4b05      	ldr	r3, [pc, #20]	; (801b088 <tcp_write_checks+0xe0>)
 801b072:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801b076:	4908      	ldr	r1, [pc, #32]	; (801b098 <tcp_write_checks+0xf0>)
 801b078:	4805      	ldr	r0, [pc, #20]	; (801b090 <tcp_write_checks+0xe8>)
 801b07a:	f005 fe7f 	bl	8020d7c <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801b07e:	2300      	movs	r3, #0
}
 801b080:	4618      	mov	r0, r3
 801b082:	3708      	adds	r7, #8
 801b084:	46bd      	mov	sp, r7
 801b086:	bd80      	pop	{r7, pc}
 801b088:	08025a40 	.word	0x08025a40
 801b08c:	08025b50 	.word	0x08025b50
 801b090:	08025a94 	.word	0x08025a94
 801b094:	08025b70 	.word	0x08025b70
 801b098:	08025bac 	.word	0x08025bac

0801b09c <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 801b09c:	b590      	push	{r4, r7, lr}
 801b09e:	b09b      	sub	sp, #108	; 0x6c
 801b0a0:	af04      	add	r7, sp, #16
 801b0a2:	60f8      	str	r0, [r7, #12]
 801b0a4:	60b9      	str	r1, [r7, #8]
 801b0a6:	4611      	mov	r1, r2
 801b0a8:	461a      	mov	r2, r3
 801b0aa:	460b      	mov	r3, r1
 801b0ac:	80fb      	strh	r3, [r7, #6]
 801b0ae:	4613      	mov	r3, r2
 801b0b0:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801b0b2:	2300      	movs	r3, #0
 801b0b4:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801b0b6:	2300      	movs	r3, #0
 801b0b8:	653b      	str	r3, [r7, #80]	; 0x50
 801b0ba:	2300      	movs	r3, #0
 801b0bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 801b0be:	2300      	movs	r3, #0
 801b0c0:	64bb      	str	r3, [r7, #72]	; 0x48
 801b0c2:	2300      	movs	r3, #0
 801b0c4:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801b0c6:	2300      	movs	r3, #0
 801b0c8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 801b0cc:	2300      	movs	r3, #0
 801b0ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801b0d2:	2300      	movs	r3, #0
 801b0d4:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801b0d6:	2300      	movs	r3, #0
 801b0d8:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801b0da:	2300      	movs	r3, #0
 801b0dc:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801b0de:	68fb      	ldr	r3, [r7, #12]
 801b0e0:	2b00      	cmp	r3, #0
 801b0e2:	d109      	bne.n	801b0f8 <tcp_write+0x5c>
 801b0e4:	4ba4      	ldr	r3, [pc, #656]	; (801b378 <tcp_write+0x2dc>)
 801b0e6:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801b0ea:	49a4      	ldr	r1, [pc, #656]	; (801b37c <tcp_write+0x2e0>)
 801b0ec:	48a4      	ldr	r0, [pc, #656]	; (801b380 <tcp_write+0x2e4>)
 801b0ee:	f005 fe45 	bl	8020d7c <iprintf>
 801b0f2:	f06f 030f 	mvn.w	r3, #15
 801b0f6:	e32a      	b.n	801b74e <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 801b0f8:	68fb      	ldr	r3, [r7, #12]
 801b0fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801b0fe:	085b      	lsrs	r3, r3, #1
 801b100:	b29a      	uxth	r2, r3
 801b102:	68fb      	ldr	r3, [r7, #12]
 801b104:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b106:	4293      	cmp	r3, r2
 801b108:	bf28      	it	cs
 801b10a:	4613      	movcs	r3, r2
 801b10c:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 801b10e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b110:	2b00      	cmp	r3, #0
 801b112:	d102      	bne.n	801b11a <tcp_write+0x7e>
 801b114:	68fb      	ldr	r3, [r7, #12]
 801b116:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b118:	e000      	b.n	801b11c <tcp_write+0x80>
 801b11a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b11c:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801b11e:	68bb      	ldr	r3, [r7, #8]
 801b120:	2b00      	cmp	r3, #0
 801b122:	d109      	bne.n	801b138 <tcp_write+0x9c>
 801b124:	4b94      	ldr	r3, [pc, #592]	; (801b378 <tcp_write+0x2dc>)
 801b126:	f240 12ad 	movw	r2, #429	; 0x1ad
 801b12a:	4996      	ldr	r1, [pc, #600]	; (801b384 <tcp_write+0x2e8>)
 801b12c:	4894      	ldr	r0, [pc, #592]	; (801b380 <tcp_write+0x2e4>)
 801b12e:	f005 fe25 	bl	8020d7c <iprintf>
 801b132:	f06f 030f 	mvn.w	r3, #15
 801b136:	e30a      	b.n	801b74e <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 801b138:	88fb      	ldrh	r3, [r7, #6]
 801b13a:	4619      	mov	r1, r3
 801b13c:	68f8      	ldr	r0, [r7, #12]
 801b13e:	f7ff ff33 	bl	801afa8 <tcp_write_checks>
 801b142:	4603      	mov	r3, r0
 801b144:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 801b148:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801b14c:	2b00      	cmp	r3, #0
 801b14e:	d002      	beq.n	801b156 <tcp_write+0xba>
    return err;
 801b150:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801b154:	e2fb      	b.n	801b74e <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 801b156:	68fb      	ldr	r3, [r7, #12]
 801b158:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b15c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b160:	2300      	movs	r3, #0
 801b162:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801b166:	68fb      	ldr	r3, [r7, #12]
 801b168:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b16a:	2b00      	cmp	r3, #0
 801b16c:	f000 80f6 	beq.w	801b35c <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801b170:	68fb      	ldr	r3, [r7, #12]
 801b172:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b174:	653b      	str	r3, [r7, #80]	; 0x50
 801b176:	e002      	b.n	801b17e <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 801b178:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b17a:	681b      	ldr	r3, [r3, #0]
 801b17c:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801b17e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b180:	681b      	ldr	r3, [r3, #0]
 801b182:	2b00      	cmp	r3, #0
 801b184:	d1f8      	bne.n	801b178 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801b186:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b188:	7a9b      	ldrb	r3, [r3, #10]
 801b18a:	009b      	lsls	r3, r3, #2
 801b18c:	b29b      	uxth	r3, r3
 801b18e:	f003 0304 	and.w	r3, r3, #4
 801b192:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801b194:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801b196:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b198:	891b      	ldrh	r3, [r3, #8]
 801b19a:	4619      	mov	r1, r3
 801b19c:	8c3b      	ldrh	r3, [r7, #32]
 801b19e:	440b      	add	r3, r1
 801b1a0:	429a      	cmp	r2, r3
 801b1a2:	da06      	bge.n	801b1b2 <tcp_write+0x116>
 801b1a4:	4b74      	ldr	r3, [pc, #464]	; (801b378 <tcp_write+0x2dc>)
 801b1a6:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801b1aa:	4977      	ldr	r1, [pc, #476]	; (801b388 <tcp_write+0x2ec>)
 801b1ac:	4874      	ldr	r0, [pc, #464]	; (801b380 <tcp_write+0x2e4>)
 801b1ae:	f005 fde5 	bl	8020d7c <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801b1b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b1b4:	891a      	ldrh	r2, [r3, #8]
 801b1b6:	8c3b      	ldrh	r3, [r7, #32]
 801b1b8:	4413      	add	r3, r2
 801b1ba:	b29b      	uxth	r3, r3
 801b1bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801b1be:	1ad3      	subs	r3, r2, r3
 801b1c0:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801b1c2:	68fb      	ldr	r3, [r7, #12]
 801b1c4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801b1c8:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801b1ca:	8a7b      	ldrh	r3, [r7, #18]
 801b1cc:	2b00      	cmp	r3, #0
 801b1ce:	d026      	beq.n	801b21e <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801b1d0:	8a7b      	ldrh	r3, [r7, #18]
 801b1d2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801b1d4:	429a      	cmp	r2, r3
 801b1d6:	d206      	bcs.n	801b1e6 <tcp_write+0x14a>
 801b1d8:	4b67      	ldr	r3, [pc, #412]	; (801b378 <tcp_write+0x2dc>)
 801b1da:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801b1de:	496b      	ldr	r1, [pc, #428]	; (801b38c <tcp_write+0x2f0>)
 801b1e0:	4867      	ldr	r0, [pc, #412]	; (801b380 <tcp_write+0x2e4>)
 801b1e2:	f005 fdcb 	bl	8020d7c <iprintf>
      seg = last_unsent;
 801b1e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b1e8:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801b1ea:	8a7b      	ldrh	r3, [r7, #18]
 801b1ec:	88fa      	ldrh	r2, [r7, #6]
 801b1ee:	4293      	cmp	r3, r2
 801b1f0:	bf28      	it	cs
 801b1f2:	4613      	movcs	r3, r2
 801b1f4:	b29b      	uxth	r3, r3
 801b1f6:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801b1f8:	4293      	cmp	r3, r2
 801b1fa:	bf28      	it	cs
 801b1fc:	4613      	movcs	r3, r2
 801b1fe:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 801b200:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801b204:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801b206:	4413      	add	r3, r2
 801b208:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 801b20c:	8a7a      	ldrh	r2, [r7, #18]
 801b20e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801b210:	1ad3      	subs	r3, r2, r3
 801b212:	b29b      	uxth	r3, r3
 801b214:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 801b216:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801b218:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801b21a:	1ad3      	subs	r3, r2, r3
 801b21c:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 801b21e:	8a7b      	ldrh	r3, [r7, #18]
 801b220:	2b00      	cmp	r3, #0
 801b222:	d00b      	beq.n	801b23c <tcp_write+0x1a0>
 801b224:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801b228:	88fb      	ldrh	r3, [r7, #6]
 801b22a:	429a      	cmp	r2, r3
 801b22c:	d006      	beq.n	801b23c <tcp_write+0x1a0>
 801b22e:	4b52      	ldr	r3, [pc, #328]	; (801b378 <tcp_write+0x2dc>)
 801b230:	f44f 7200 	mov.w	r2, #512	; 0x200
 801b234:	4956      	ldr	r1, [pc, #344]	; (801b390 <tcp_write+0x2f4>)
 801b236:	4852      	ldr	r0, [pc, #328]	; (801b380 <tcp_write+0x2e4>)
 801b238:	f005 fda0 	bl	8020d7c <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801b23c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801b240:	88fb      	ldrh	r3, [r7, #6]
 801b242:	429a      	cmp	r2, r3
 801b244:	f080 8167 	bcs.w	801b516 <tcp_write+0x47a>
 801b248:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b24a:	2b00      	cmp	r3, #0
 801b24c:	f000 8163 	beq.w	801b516 <tcp_write+0x47a>
 801b250:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b252:	891b      	ldrh	r3, [r3, #8]
 801b254:	2b00      	cmp	r3, #0
 801b256:	f000 815e 	beq.w	801b516 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801b25a:	88fa      	ldrh	r2, [r7, #6]
 801b25c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801b260:	1ad2      	subs	r2, r2, r3
 801b262:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b264:	4293      	cmp	r3, r2
 801b266:	bfa8      	it	ge
 801b268:	4613      	movge	r3, r2
 801b26a:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 801b26c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b26e:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801b270:	797b      	ldrb	r3, [r7, #5]
 801b272:	f003 0301 	and.w	r3, r3, #1
 801b276:	2b00      	cmp	r3, #0
 801b278:	d027      	beq.n	801b2ca <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801b27a:	f107 0012 	add.w	r0, r7, #18
 801b27e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801b280:	8bf9      	ldrh	r1, [r7, #30]
 801b282:	2301      	movs	r3, #1
 801b284:	9302      	str	r3, [sp, #8]
 801b286:	797b      	ldrb	r3, [r7, #5]
 801b288:	9301      	str	r3, [sp, #4]
 801b28a:	68fb      	ldr	r3, [r7, #12]
 801b28c:	9300      	str	r3, [sp, #0]
 801b28e:	4603      	mov	r3, r0
 801b290:	2000      	movs	r0, #0
 801b292:	f7ff fe0f 	bl	801aeb4 <tcp_pbuf_prealloc>
 801b296:	6578      	str	r0, [r7, #84]	; 0x54
 801b298:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801b29a:	2b00      	cmp	r3, #0
 801b29c:	f000 8225 	beq.w	801b6ea <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801b2a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801b2a2:	6858      	ldr	r0, [r3, #4]
 801b2a4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801b2a8:	68ba      	ldr	r2, [r7, #8]
 801b2aa:	4413      	add	r3, r2
 801b2ac:	8bfa      	ldrh	r2, [r7, #30]
 801b2ae:	4619      	mov	r1, r3
 801b2b0:	f005 f820 	bl	80202f4 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 801b2b4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801b2b6:	f7fb fdc9 	bl	8016e4c <pbuf_clen>
 801b2ba:	4603      	mov	r3, r0
 801b2bc:	461a      	mov	r2, r3
 801b2be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801b2c2:	4413      	add	r3, r2
 801b2c4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 801b2c8:	e041      	b.n	801b34e <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801b2ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b2cc:	685b      	ldr	r3, [r3, #4]
 801b2ce:	637b      	str	r3, [r7, #52]	; 0x34
 801b2d0:	e002      	b.n	801b2d8 <tcp_write+0x23c>
 801b2d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b2d4:	681b      	ldr	r3, [r3, #0]
 801b2d6:	637b      	str	r3, [r7, #52]	; 0x34
 801b2d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b2da:	681b      	ldr	r3, [r3, #0]
 801b2dc:	2b00      	cmp	r3, #0
 801b2de:	d1f8      	bne.n	801b2d2 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801b2e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b2e2:	7b1b      	ldrb	r3, [r3, #12]
 801b2e4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801b2e8:	2b00      	cmp	r3, #0
 801b2ea:	d115      	bne.n	801b318 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801b2ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b2ee:	685b      	ldr	r3, [r3, #4]
 801b2f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801b2f2:	8952      	ldrh	r2, [r2, #10]
 801b2f4:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801b2f6:	68ba      	ldr	r2, [r7, #8]
 801b2f8:	429a      	cmp	r2, r3
 801b2fa:	d10d      	bne.n	801b318 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801b2fc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801b300:	2b00      	cmp	r3, #0
 801b302:	d006      	beq.n	801b312 <tcp_write+0x276>
 801b304:	4b1c      	ldr	r3, [pc, #112]	; (801b378 <tcp_write+0x2dc>)
 801b306:	f240 2231 	movw	r2, #561	; 0x231
 801b30a:	4922      	ldr	r1, [pc, #136]	; (801b394 <tcp_write+0x2f8>)
 801b30c:	481c      	ldr	r0, [pc, #112]	; (801b380 <tcp_write+0x2e4>)
 801b30e:	f005 fd35 	bl	8020d7c <iprintf>
          extendlen = seglen;
 801b312:	8bfb      	ldrh	r3, [r7, #30]
 801b314:	87bb      	strh	r3, [r7, #60]	; 0x3c
 801b316:	e01a      	b.n	801b34e <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801b318:	8bfb      	ldrh	r3, [r7, #30]
 801b31a:	2201      	movs	r2, #1
 801b31c:	4619      	mov	r1, r3
 801b31e:	2000      	movs	r0, #0
 801b320:	f7fb f9f2 	bl	8016708 <pbuf_alloc>
 801b324:	6578      	str	r0, [r7, #84]	; 0x54
 801b326:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801b328:	2b00      	cmp	r3, #0
 801b32a:	f000 81e0 	beq.w	801b6ee <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 801b32e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801b332:	68ba      	ldr	r2, [r7, #8]
 801b334:	441a      	add	r2, r3
 801b336:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801b338:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801b33a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801b33c:	f7fb fd86 	bl	8016e4c <pbuf_clen>
 801b340:	4603      	mov	r3, r0
 801b342:	461a      	mov	r2, r3
 801b344:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801b348:	4413      	add	r3, r2
 801b34a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 801b34e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801b352:	8bfb      	ldrh	r3, [r7, #30]
 801b354:	4413      	add	r3, r2
 801b356:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801b35a:	e0dc      	b.n	801b516 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801b35c:	68fb      	ldr	r3, [r7, #12]
 801b35e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801b362:	2b00      	cmp	r3, #0
 801b364:	f000 80d7 	beq.w	801b516 <tcp_write+0x47a>
 801b368:	4b03      	ldr	r3, [pc, #12]	; (801b378 <tcp_write+0x2dc>)
 801b36a:	f240 224a 	movw	r2, #586	; 0x24a
 801b36e:	490a      	ldr	r1, [pc, #40]	; (801b398 <tcp_write+0x2fc>)
 801b370:	4803      	ldr	r0, [pc, #12]	; (801b380 <tcp_write+0x2e4>)
 801b372:	f005 fd03 	bl	8020d7c <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801b376:	e0ce      	b.n	801b516 <tcp_write+0x47a>
 801b378:	08025a40 	.word	0x08025a40
 801b37c:	08025be0 	.word	0x08025be0
 801b380:	08025a94 	.word	0x08025a94
 801b384:	08025bf8 	.word	0x08025bf8
 801b388:	08025c2c 	.word	0x08025c2c
 801b38c:	08025c44 	.word	0x08025c44
 801b390:	08025c64 	.word	0x08025c64
 801b394:	08025c84 	.word	0x08025c84
 801b398:	08025cb0 	.word	0x08025cb0
    struct pbuf *p;
    u16_t left = len - pos;
 801b39c:	88fa      	ldrh	r2, [r7, #6]
 801b39e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801b3a2:	1ad3      	subs	r3, r2, r3
 801b3a4:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801b3a6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801b3aa:	b29b      	uxth	r3, r3
 801b3ac:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801b3ae:	1ad3      	subs	r3, r2, r3
 801b3b0:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801b3b2:	8b7a      	ldrh	r2, [r7, #26]
 801b3b4:	8bbb      	ldrh	r3, [r7, #28]
 801b3b6:	4293      	cmp	r3, r2
 801b3b8:	bf28      	it	cs
 801b3ba:	4613      	movcs	r3, r2
 801b3bc:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801b3be:	797b      	ldrb	r3, [r7, #5]
 801b3c0:	f003 0301 	and.w	r3, r3, #1
 801b3c4:	2b00      	cmp	r3, #0
 801b3c6:	d036      	beq.n	801b436 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801b3c8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801b3cc:	b29a      	uxth	r2, r3
 801b3ce:	8b3b      	ldrh	r3, [r7, #24]
 801b3d0:	4413      	add	r3, r2
 801b3d2:	b299      	uxth	r1, r3
 801b3d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801b3d6:	2b00      	cmp	r3, #0
 801b3d8:	bf0c      	ite	eq
 801b3da:	2301      	moveq	r3, #1
 801b3dc:	2300      	movne	r3, #0
 801b3de:	b2db      	uxtb	r3, r3
 801b3e0:	f107 0012 	add.w	r0, r7, #18
 801b3e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801b3e6:	9302      	str	r3, [sp, #8]
 801b3e8:	797b      	ldrb	r3, [r7, #5]
 801b3ea:	9301      	str	r3, [sp, #4]
 801b3ec:	68fb      	ldr	r3, [r7, #12]
 801b3ee:	9300      	str	r3, [sp, #0]
 801b3f0:	4603      	mov	r3, r0
 801b3f2:	2036      	movs	r0, #54	; 0x36
 801b3f4:	f7ff fd5e 	bl	801aeb4 <tcp_pbuf_prealloc>
 801b3f8:	6338      	str	r0, [r7, #48]	; 0x30
 801b3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b3fc:	2b00      	cmp	r3, #0
 801b3fe:	f000 8178 	beq.w	801b6f2 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 801b402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b404:	895b      	ldrh	r3, [r3, #10]
 801b406:	8b3a      	ldrh	r2, [r7, #24]
 801b408:	429a      	cmp	r2, r3
 801b40a:	d906      	bls.n	801b41a <tcp_write+0x37e>
 801b40c:	4b8c      	ldr	r3, [pc, #560]	; (801b640 <tcp_write+0x5a4>)
 801b40e:	f240 2266 	movw	r2, #614	; 0x266
 801b412:	498c      	ldr	r1, [pc, #560]	; (801b644 <tcp_write+0x5a8>)
 801b414:	488c      	ldr	r0, [pc, #560]	; (801b648 <tcp_write+0x5ac>)
 801b416:	f005 fcb1 	bl	8020d7c <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 801b41a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b41c:	685a      	ldr	r2, [r3, #4]
 801b41e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801b422:	18d0      	adds	r0, r2, r3
 801b424:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801b428:	68ba      	ldr	r2, [r7, #8]
 801b42a:	4413      	add	r3, r2
 801b42c:	8b3a      	ldrh	r2, [r7, #24]
 801b42e:	4619      	mov	r1, r3
 801b430:	f004 ff60 	bl	80202f4 <memcpy>
 801b434:	e02f      	b.n	801b496 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 801b436:	8a7b      	ldrh	r3, [r7, #18]
 801b438:	2b00      	cmp	r3, #0
 801b43a:	d006      	beq.n	801b44a <tcp_write+0x3ae>
 801b43c:	4b80      	ldr	r3, [pc, #512]	; (801b640 <tcp_write+0x5a4>)
 801b43e:	f240 2271 	movw	r2, #625	; 0x271
 801b442:	4982      	ldr	r1, [pc, #520]	; (801b64c <tcp_write+0x5b0>)
 801b444:	4880      	ldr	r0, [pc, #512]	; (801b648 <tcp_write+0x5ac>)
 801b446:	f005 fc99 	bl	8020d7c <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801b44a:	8b3b      	ldrh	r3, [r7, #24]
 801b44c:	2201      	movs	r2, #1
 801b44e:	4619      	mov	r1, r3
 801b450:	2036      	movs	r0, #54	; 0x36
 801b452:	f7fb f959 	bl	8016708 <pbuf_alloc>
 801b456:	6178      	str	r0, [r7, #20]
 801b458:	697b      	ldr	r3, [r7, #20]
 801b45a:	2b00      	cmp	r3, #0
 801b45c:	f000 814b 	beq.w	801b6f6 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801b460:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801b464:	68ba      	ldr	r2, [r7, #8]
 801b466:	441a      	add	r2, r3
 801b468:	697b      	ldr	r3, [r7, #20]
 801b46a:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801b46c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801b470:	b29b      	uxth	r3, r3
 801b472:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b476:	4619      	mov	r1, r3
 801b478:	2036      	movs	r0, #54	; 0x36
 801b47a:	f7fb f945 	bl	8016708 <pbuf_alloc>
 801b47e:	6338      	str	r0, [r7, #48]	; 0x30
 801b480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b482:	2b00      	cmp	r3, #0
 801b484:	d103      	bne.n	801b48e <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801b486:	6978      	ldr	r0, [r7, #20]
 801b488:	f7fb fc52 	bl	8016d30 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 801b48c:	e136      	b.n	801b6fc <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801b48e:	6979      	ldr	r1, [r7, #20]
 801b490:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801b492:	f7fb fd1b 	bl	8016ecc <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 801b496:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801b498:	f7fb fcd8 	bl	8016e4c <pbuf_clen>
 801b49c:	4603      	mov	r3, r0
 801b49e:	461a      	mov	r2, r3
 801b4a0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801b4a4:	4413      	add	r3, r2
 801b4a6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801b4aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801b4ae:	2b09      	cmp	r3, #9
 801b4b0:	d903      	bls.n	801b4ba <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 801b4b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801b4b4:	f7fb fc3c 	bl	8016d30 <pbuf_free>
      goto memerr;
 801b4b8:	e120      	b.n	801b6fc <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801b4ba:	68fb      	ldr	r3, [r7, #12]
 801b4bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801b4be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801b4c2:	441a      	add	r2, r3
 801b4c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b4c8:	9300      	str	r3, [sp, #0]
 801b4ca:	4613      	mov	r3, r2
 801b4cc:	2200      	movs	r2, #0
 801b4ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801b4d0:	68f8      	ldr	r0, [r7, #12]
 801b4d2:	f7ff fc51 	bl	801ad78 <tcp_create_segment>
 801b4d6:	64f8      	str	r0, [r7, #76]	; 0x4c
 801b4d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b4da:	2b00      	cmp	r3, #0
 801b4dc:	f000 810d 	beq.w	801b6fa <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 801b4e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801b4e2:	2b00      	cmp	r3, #0
 801b4e4:	d102      	bne.n	801b4ec <tcp_write+0x450>
      queue = seg;
 801b4e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b4e8:	647b      	str	r3, [r7, #68]	; 0x44
 801b4ea:	e00c      	b.n	801b506 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 801b4ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801b4ee:	2b00      	cmp	r3, #0
 801b4f0:	d106      	bne.n	801b500 <tcp_write+0x464>
 801b4f2:	4b53      	ldr	r3, [pc, #332]	; (801b640 <tcp_write+0x5a4>)
 801b4f4:	f240 22ab 	movw	r2, #683	; 0x2ab
 801b4f8:	4955      	ldr	r1, [pc, #340]	; (801b650 <tcp_write+0x5b4>)
 801b4fa:	4853      	ldr	r0, [pc, #332]	; (801b648 <tcp_write+0x5ac>)
 801b4fc:	f005 fc3e 	bl	8020d7c <iprintf>
      prev_seg->next = seg;
 801b500:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801b502:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801b504:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 801b506:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b508:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 801b50a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801b50e:	8b3b      	ldrh	r3, [r7, #24]
 801b510:	4413      	add	r3, r2
 801b512:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 801b516:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801b51a:	88fb      	ldrh	r3, [r7, #6]
 801b51c:	429a      	cmp	r2, r3
 801b51e:	f4ff af3d 	bcc.w	801b39c <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 801b522:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801b524:	2b00      	cmp	r3, #0
 801b526:	d02c      	beq.n	801b582 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 801b528:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b52a:	685b      	ldr	r3, [r3, #4]
 801b52c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801b52e:	e01e      	b.n	801b56e <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 801b530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b532:	891a      	ldrh	r2, [r3, #8]
 801b534:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801b536:	4413      	add	r3, r2
 801b538:	b29a      	uxth	r2, r3
 801b53a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b53c:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 801b53e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b540:	681b      	ldr	r3, [r3, #0]
 801b542:	2b00      	cmp	r3, #0
 801b544:	d110      	bne.n	801b568 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 801b546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b548:	685b      	ldr	r3, [r3, #4]
 801b54a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801b54c:	8952      	ldrh	r2, [r2, #10]
 801b54e:	4413      	add	r3, r2
 801b550:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801b552:	68b9      	ldr	r1, [r7, #8]
 801b554:	4618      	mov	r0, r3
 801b556:	f004 fecd 	bl	80202f4 <memcpy>
        p->len += oversize_used;
 801b55a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b55c:	895a      	ldrh	r2, [r3, #10]
 801b55e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801b560:	4413      	add	r3, r2
 801b562:	b29a      	uxth	r2, r3
 801b564:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b566:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 801b568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b56a:	681b      	ldr	r3, [r3, #0]
 801b56c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801b56e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b570:	2b00      	cmp	r3, #0
 801b572:	d1dd      	bne.n	801b530 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 801b574:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b576:	891a      	ldrh	r2, [r3, #8]
 801b578:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801b57a:	4413      	add	r3, r2
 801b57c:	b29a      	uxth	r2, r3
 801b57e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b580:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 801b582:	8a7a      	ldrh	r2, [r7, #18]
 801b584:	68fb      	ldr	r3, [r7, #12]
 801b586:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 801b58a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801b58c:	2b00      	cmp	r3, #0
 801b58e:	d018      	beq.n	801b5c2 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 801b590:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b592:	2b00      	cmp	r3, #0
 801b594:	d106      	bne.n	801b5a4 <tcp_write+0x508>
 801b596:	4b2a      	ldr	r3, [pc, #168]	; (801b640 <tcp_write+0x5a4>)
 801b598:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 801b59c:	492d      	ldr	r1, [pc, #180]	; (801b654 <tcp_write+0x5b8>)
 801b59e:	482a      	ldr	r0, [pc, #168]	; (801b648 <tcp_write+0x5ac>)
 801b5a0:	f005 fbec 	bl	8020d7c <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 801b5a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b5a6:	685b      	ldr	r3, [r3, #4]
 801b5a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801b5aa:	4618      	mov	r0, r3
 801b5ac:	f7fb fc8e 	bl	8016ecc <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 801b5b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b5b2:	891a      	ldrh	r2, [r3, #8]
 801b5b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801b5b6:	891b      	ldrh	r3, [r3, #8]
 801b5b8:	4413      	add	r3, r2
 801b5ba:	b29a      	uxth	r2, r3
 801b5bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b5be:	811a      	strh	r2, [r3, #8]
 801b5c0:	e037      	b.n	801b632 <tcp_write+0x596>
  } else if (extendlen > 0) {
 801b5c2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801b5c4:	2b00      	cmp	r3, #0
 801b5c6:	d034      	beq.n	801b632 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 801b5c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b5ca:	2b00      	cmp	r3, #0
 801b5cc:	d003      	beq.n	801b5d6 <tcp_write+0x53a>
 801b5ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b5d0:	685b      	ldr	r3, [r3, #4]
 801b5d2:	2b00      	cmp	r3, #0
 801b5d4:	d106      	bne.n	801b5e4 <tcp_write+0x548>
 801b5d6:	4b1a      	ldr	r3, [pc, #104]	; (801b640 <tcp_write+0x5a4>)
 801b5d8:	f240 22e6 	movw	r2, #742	; 0x2e6
 801b5dc:	491e      	ldr	r1, [pc, #120]	; (801b658 <tcp_write+0x5bc>)
 801b5de:	481a      	ldr	r0, [pc, #104]	; (801b648 <tcp_write+0x5ac>)
 801b5e0:	f005 fbcc 	bl	8020d7c <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801b5e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b5e6:	685b      	ldr	r3, [r3, #4]
 801b5e8:	62bb      	str	r3, [r7, #40]	; 0x28
 801b5ea:	e009      	b.n	801b600 <tcp_write+0x564>
      p->tot_len += extendlen;
 801b5ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b5ee:	891a      	ldrh	r2, [r3, #8]
 801b5f0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801b5f2:	4413      	add	r3, r2
 801b5f4:	b29a      	uxth	r2, r3
 801b5f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b5f8:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 801b5fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b5fc:	681b      	ldr	r3, [r3, #0]
 801b5fe:	62bb      	str	r3, [r7, #40]	; 0x28
 801b600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b602:	681b      	ldr	r3, [r3, #0]
 801b604:	2b00      	cmp	r3, #0
 801b606:	d1f1      	bne.n	801b5ec <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 801b608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b60a:	891a      	ldrh	r2, [r3, #8]
 801b60c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801b60e:	4413      	add	r3, r2
 801b610:	b29a      	uxth	r2, r3
 801b612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b614:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 801b616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b618:	895a      	ldrh	r2, [r3, #10]
 801b61a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801b61c:	4413      	add	r3, r2
 801b61e:	b29a      	uxth	r2, r3
 801b620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b622:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 801b624:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b626:	891a      	ldrh	r2, [r3, #8]
 801b628:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801b62a:	4413      	add	r3, r2
 801b62c:	b29a      	uxth	r2, r3
 801b62e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b630:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 801b632:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b634:	2b00      	cmp	r3, #0
 801b636:	d111      	bne.n	801b65c <tcp_write+0x5c0>
    pcb->unsent = queue;
 801b638:	68fb      	ldr	r3, [r7, #12]
 801b63a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801b63c:	66da      	str	r2, [r3, #108]	; 0x6c
 801b63e:	e010      	b.n	801b662 <tcp_write+0x5c6>
 801b640:	08025a40 	.word	0x08025a40
 801b644:	08025ce0 	.word	0x08025ce0
 801b648:	08025a94 	.word	0x08025a94
 801b64c:	08025d20 	.word	0x08025d20
 801b650:	08025d30 	.word	0x08025d30
 801b654:	08025d44 	.word	0x08025d44
 801b658:	08025d7c 	.word	0x08025d7c
  } else {
    last_unsent->next = queue;
 801b65c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b65e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801b660:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 801b662:	68fb      	ldr	r3, [r7, #12]
 801b664:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801b666:	88fb      	ldrh	r3, [r7, #6]
 801b668:	441a      	add	r2, r3
 801b66a:	68fb      	ldr	r3, [r7, #12]
 801b66c:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 801b66e:	68fb      	ldr	r3, [r7, #12]
 801b670:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801b674:	88fb      	ldrh	r3, [r7, #6]
 801b676:	1ad3      	subs	r3, r2, r3
 801b678:	b29a      	uxth	r2, r3
 801b67a:	68fb      	ldr	r3, [r7, #12]
 801b67c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 801b680:	68fb      	ldr	r3, [r7, #12]
 801b682:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801b686:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801b68a:	68fb      	ldr	r3, [r7, #12]
 801b68c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b690:	2b00      	cmp	r3, #0
 801b692:	d00e      	beq.n	801b6b2 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 801b694:	68fb      	ldr	r3, [r7, #12]
 801b696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b698:	2b00      	cmp	r3, #0
 801b69a:	d10a      	bne.n	801b6b2 <tcp_write+0x616>
 801b69c:	68fb      	ldr	r3, [r7, #12]
 801b69e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b6a0:	2b00      	cmp	r3, #0
 801b6a2:	d106      	bne.n	801b6b2 <tcp_write+0x616>
 801b6a4:	4b2c      	ldr	r3, [pc, #176]	; (801b758 <tcp_write+0x6bc>)
 801b6a6:	f240 3212 	movw	r2, #786	; 0x312
 801b6aa:	492c      	ldr	r1, [pc, #176]	; (801b75c <tcp_write+0x6c0>)
 801b6ac:	482c      	ldr	r0, [pc, #176]	; (801b760 <tcp_write+0x6c4>)
 801b6ae:	f005 fb65 	bl	8020d7c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 801b6b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b6b4:	2b00      	cmp	r3, #0
 801b6b6:	d016      	beq.n	801b6e6 <tcp_write+0x64a>
 801b6b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b6ba:	68db      	ldr	r3, [r3, #12]
 801b6bc:	2b00      	cmp	r3, #0
 801b6be:	d012      	beq.n	801b6e6 <tcp_write+0x64a>
 801b6c0:	797b      	ldrb	r3, [r7, #5]
 801b6c2:	f003 0302 	and.w	r3, r3, #2
 801b6c6:	2b00      	cmp	r3, #0
 801b6c8:	d10d      	bne.n	801b6e6 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 801b6ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b6cc:	68db      	ldr	r3, [r3, #12]
 801b6ce:	899b      	ldrh	r3, [r3, #12]
 801b6d0:	b29c      	uxth	r4, r3
 801b6d2:	2008      	movs	r0, #8
 801b6d4:	f7f9 ff56 	bl	8015584 <lwip_htons>
 801b6d8:	4603      	mov	r3, r0
 801b6da:	461a      	mov	r2, r3
 801b6dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b6de:	68db      	ldr	r3, [r3, #12]
 801b6e0:	4322      	orrs	r2, r4
 801b6e2:	b292      	uxth	r2, r2
 801b6e4:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 801b6e6:	2300      	movs	r3, #0
 801b6e8:	e031      	b.n	801b74e <tcp_write+0x6b2>
          goto memerr;
 801b6ea:	bf00      	nop
 801b6ec:	e006      	b.n	801b6fc <tcp_write+0x660>
            goto memerr;
 801b6ee:	bf00      	nop
 801b6f0:	e004      	b.n	801b6fc <tcp_write+0x660>
        goto memerr;
 801b6f2:	bf00      	nop
 801b6f4:	e002      	b.n	801b6fc <tcp_write+0x660>
        goto memerr;
 801b6f6:	bf00      	nop
 801b6f8:	e000      	b.n	801b6fc <tcp_write+0x660>
      goto memerr;
 801b6fa:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b6fc:	68fb      	ldr	r3, [r7, #12]
 801b6fe:	8b5b      	ldrh	r3, [r3, #26]
 801b700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b704:	b29a      	uxth	r2, r3
 801b706:	68fb      	ldr	r3, [r7, #12]
 801b708:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 801b70a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801b70c:	2b00      	cmp	r3, #0
 801b70e:	d002      	beq.n	801b716 <tcp_write+0x67a>
    pbuf_free(concat_p);
 801b710:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801b712:	f7fb fb0d 	bl	8016d30 <pbuf_free>
  }
  if (queue != NULL) {
 801b716:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801b718:	2b00      	cmp	r3, #0
 801b71a:	d002      	beq.n	801b722 <tcp_write+0x686>
    tcp_segs_free(queue);
 801b71c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801b71e:	f7fc ff7f 	bl	8018620 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 801b722:	68fb      	ldr	r3, [r7, #12]
 801b724:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b728:	2b00      	cmp	r3, #0
 801b72a:	d00e      	beq.n	801b74a <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 801b72c:	68fb      	ldr	r3, [r7, #12]
 801b72e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801b730:	2b00      	cmp	r3, #0
 801b732:	d10a      	bne.n	801b74a <tcp_write+0x6ae>
 801b734:	68fb      	ldr	r3, [r7, #12]
 801b736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b738:	2b00      	cmp	r3, #0
 801b73a:	d106      	bne.n	801b74a <tcp_write+0x6ae>
 801b73c:	4b06      	ldr	r3, [pc, #24]	; (801b758 <tcp_write+0x6bc>)
 801b73e:	f240 3227 	movw	r2, #807	; 0x327
 801b742:	4906      	ldr	r1, [pc, #24]	; (801b75c <tcp_write+0x6c0>)
 801b744:	4806      	ldr	r0, [pc, #24]	; (801b760 <tcp_write+0x6c4>)
 801b746:	f005 fb19 	bl	8020d7c <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 801b74a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b74e:	4618      	mov	r0, r3
 801b750:	375c      	adds	r7, #92	; 0x5c
 801b752:	46bd      	mov	sp, r7
 801b754:	bd90      	pop	{r4, r7, pc}
 801b756:	bf00      	nop
 801b758:	08025a40 	.word	0x08025a40
 801b75c:	08025db4 	.word	0x08025db4
 801b760:	08025a94 	.word	0x08025a94

0801b764 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801b764:	b590      	push	{r4, r7, lr}
 801b766:	b08b      	sub	sp, #44	; 0x2c
 801b768:	af02      	add	r7, sp, #8
 801b76a:	6078      	str	r0, [r7, #4]
 801b76c:	460b      	mov	r3, r1
 801b76e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801b770:	2300      	movs	r3, #0
 801b772:	61fb      	str	r3, [r7, #28]
 801b774:	2300      	movs	r3, #0
 801b776:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801b778:	2300      	movs	r3, #0
 801b77a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801b77c:	687b      	ldr	r3, [r7, #4]
 801b77e:	2b00      	cmp	r3, #0
 801b780:	d106      	bne.n	801b790 <tcp_split_unsent_seg+0x2c>
 801b782:	4b95      	ldr	r3, [pc, #596]	; (801b9d8 <tcp_split_unsent_seg+0x274>)
 801b784:	f240 324b 	movw	r2, #843	; 0x34b
 801b788:	4994      	ldr	r1, [pc, #592]	; (801b9dc <tcp_split_unsent_seg+0x278>)
 801b78a:	4895      	ldr	r0, [pc, #596]	; (801b9e0 <tcp_split_unsent_seg+0x27c>)
 801b78c:	f005 faf6 	bl	8020d7c <iprintf>

  useg = pcb->unsent;
 801b790:	687b      	ldr	r3, [r7, #4]
 801b792:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b794:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801b796:	697b      	ldr	r3, [r7, #20]
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d102      	bne.n	801b7a2 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801b79c:	f04f 33ff 	mov.w	r3, #4294967295
 801b7a0:	e116      	b.n	801b9d0 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801b7a2:	887b      	ldrh	r3, [r7, #2]
 801b7a4:	2b00      	cmp	r3, #0
 801b7a6:	d109      	bne.n	801b7bc <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801b7a8:	4b8b      	ldr	r3, [pc, #556]	; (801b9d8 <tcp_split_unsent_seg+0x274>)
 801b7aa:	f240 3253 	movw	r2, #851	; 0x353
 801b7ae:	498d      	ldr	r1, [pc, #564]	; (801b9e4 <tcp_split_unsent_seg+0x280>)
 801b7b0:	488b      	ldr	r0, [pc, #556]	; (801b9e0 <tcp_split_unsent_seg+0x27c>)
 801b7b2:	f005 fae3 	bl	8020d7c <iprintf>
    return ERR_VAL;
 801b7b6:	f06f 0305 	mvn.w	r3, #5
 801b7ba:	e109      	b.n	801b9d0 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801b7bc:	697b      	ldr	r3, [r7, #20]
 801b7be:	891b      	ldrh	r3, [r3, #8]
 801b7c0:	887a      	ldrh	r2, [r7, #2]
 801b7c2:	429a      	cmp	r2, r3
 801b7c4:	d301      	bcc.n	801b7ca <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801b7c6:	2300      	movs	r3, #0
 801b7c8:	e102      	b.n	801b9d0 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801b7ca:	687b      	ldr	r3, [r7, #4]
 801b7cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801b7ce:	887a      	ldrh	r2, [r7, #2]
 801b7d0:	429a      	cmp	r2, r3
 801b7d2:	d906      	bls.n	801b7e2 <tcp_split_unsent_seg+0x7e>
 801b7d4:	4b80      	ldr	r3, [pc, #512]	; (801b9d8 <tcp_split_unsent_seg+0x274>)
 801b7d6:	f240 325b 	movw	r2, #859	; 0x35b
 801b7da:	4983      	ldr	r1, [pc, #524]	; (801b9e8 <tcp_split_unsent_seg+0x284>)
 801b7dc:	4880      	ldr	r0, [pc, #512]	; (801b9e0 <tcp_split_unsent_seg+0x27c>)
 801b7de:	f005 facd 	bl	8020d7c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801b7e2:	697b      	ldr	r3, [r7, #20]
 801b7e4:	891b      	ldrh	r3, [r3, #8]
 801b7e6:	2b00      	cmp	r3, #0
 801b7e8:	d106      	bne.n	801b7f8 <tcp_split_unsent_seg+0x94>
 801b7ea:	4b7b      	ldr	r3, [pc, #492]	; (801b9d8 <tcp_split_unsent_seg+0x274>)
 801b7ec:	f44f 7257 	mov.w	r2, #860	; 0x35c
 801b7f0:	497e      	ldr	r1, [pc, #504]	; (801b9ec <tcp_split_unsent_seg+0x288>)
 801b7f2:	487b      	ldr	r0, [pc, #492]	; (801b9e0 <tcp_split_unsent_seg+0x27c>)
 801b7f4:	f005 fac2 	bl	8020d7c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801b7f8:	697b      	ldr	r3, [r7, #20]
 801b7fa:	7a9b      	ldrb	r3, [r3, #10]
 801b7fc:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801b7fe:	7bfb      	ldrb	r3, [r7, #15]
 801b800:	009b      	lsls	r3, r3, #2
 801b802:	b2db      	uxtb	r3, r3
 801b804:	f003 0304 	and.w	r3, r3, #4
 801b808:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801b80a:	697b      	ldr	r3, [r7, #20]
 801b80c:	891a      	ldrh	r2, [r3, #8]
 801b80e:	887b      	ldrh	r3, [r7, #2]
 801b810:	1ad3      	subs	r3, r2, r3
 801b812:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801b814:	7bbb      	ldrb	r3, [r7, #14]
 801b816:	b29a      	uxth	r2, r3
 801b818:	89bb      	ldrh	r3, [r7, #12]
 801b81a:	4413      	add	r3, r2
 801b81c:	b29b      	uxth	r3, r3
 801b81e:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b822:	4619      	mov	r1, r3
 801b824:	2036      	movs	r0, #54	; 0x36
 801b826:	f7fa ff6f 	bl	8016708 <pbuf_alloc>
 801b82a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b82c:	693b      	ldr	r3, [r7, #16]
 801b82e:	2b00      	cmp	r3, #0
 801b830:	f000 80b7 	beq.w	801b9a2 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801b834:	697b      	ldr	r3, [r7, #20]
 801b836:	685b      	ldr	r3, [r3, #4]
 801b838:	891a      	ldrh	r2, [r3, #8]
 801b83a:	697b      	ldr	r3, [r7, #20]
 801b83c:	891b      	ldrh	r3, [r3, #8]
 801b83e:	1ad3      	subs	r3, r2, r3
 801b840:	b29a      	uxth	r2, r3
 801b842:	887b      	ldrh	r3, [r7, #2]
 801b844:	4413      	add	r3, r2
 801b846:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801b848:	697b      	ldr	r3, [r7, #20]
 801b84a:	6858      	ldr	r0, [r3, #4]
 801b84c:	693b      	ldr	r3, [r7, #16]
 801b84e:	685a      	ldr	r2, [r3, #4]
 801b850:	7bbb      	ldrb	r3, [r7, #14]
 801b852:	18d1      	adds	r1, r2, r3
 801b854:	897b      	ldrh	r3, [r7, #10]
 801b856:	89ba      	ldrh	r2, [r7, #12]
 801b858:	f7fb fc70 	bl	801713c <pbuf_copy_partial>
 801b85c:	4603      	mov	r3, r0
 801b85e:	461a      	mov	r2, r3
 801b860:	89bb      	ldrh	r3, [r7, #12]
 801b862:	4293      	cmp	r3, r2
 801b864:	f040 809f 	bne.w	801b9a6 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801b868:	697b      	ldr	r3, [r7, #20]
 801b86a:	68db      	ldr	r3, [r3, #12]
 801b86c:	899b      	ldrh	r3, [r3, #12]
 801b86e:	b29b      	uxth	r3, r3
 801b870:	4618      	mov	r0, r3
 801b872:	f7f9 fe87 	bl	8015584 <lwip_htons>
 801b876:	4603      	mov	r3, r0
 801b878:	b2db      	uxtb	r3, r3
 801b87a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801b87e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801b880:	2300      	movs	r3, #0
 801b882:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801b884:	7efb      	ldrb	r3, [r7, #27]
 801b886:	f003 0308 	and.w	r3, r3, #8
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	d007      	beq.n	801b89e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801b88e:	7efb      	ldrb	r3, [r7, #27]
 801b890:	f023 0308 	bic.w	r3, r3, #8
 801b894:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801b896:	7ebb      	ldrb	r3, [r7, #26]
 801b898:	f043 0308 	orr.w	r3, r3, #8
 801b89c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801b89e:	7efb      	ldrb	r3, [r7, #27]
 801b8a0:	f003 0301 	and.w	r3, r3, #1
 801b8a4:	2b00      	cmp	r3, #0
 801b8a6:	d007      	beq.n	801b8b8 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801b8a8:	7efb      	ldrb	r3, [r7, #27]
 801b8aa:	f023 0301 	bic.w	r3, r3, #1
 801b8ae:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801b8b0:	7ebb      	ldrb	r3, [r7, #26]
 801b8b2:	f043 0301 	orr.w	r3, r3, #1
 801b8b6:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801b8b8:	697b      	ldr	r3, [r7, #20]
 801b8ba:	68db      	ldr	r3, [r3, #12]
 801b8bc:	685b      	ldr	r3, [r3, #4]
 801b8be:	4618      	mov	r0, r3
 801b8c0:	f7f9 fe75 	bl	80155ae <lwip_htonl>
 801b8c4:	4602      	mov	r2, r0
 801b8c6:	887b      	ldrh	r3, [r7, #2]
 801b8c8:	18d1      	adds	r1, r2, r3
 801b8ca:	7eba      	ldrb	r2, [r7, #26]
 801b8cc:	7bfb      	ldrb	r3, [r7, #15]
 801b8ce:	9300      	str	r3, [sp, #0]
 801b8d0:	460b      	mov	r3, r1
 801b8d2:	6939      	ldr	r1, [r7, #16]
 801b8d4:	6878      	ldr	r0, [r7, #4]
 801b8d6:	f7ff fa4f 	bl	801ad78 <tcp_create_segment>
 801b8da:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801b8dc:	69fb      	ldr	r3, [r7, #28]
 801b8de:	2b00      	cmp	r3, #0
 801b8e0:	d063      	beq.n	801b9aa <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801b8e2:	697b      	ldr	r3, [r7, #20]
 801b8e4:	685b      	ldr	r3, [r3, #4]
 801b8e6:	4618      	mov	r0, r3
 801b8e8:	f7fb fab0 	bl	8016e4c <pbuf_clen>
 801b8ec:	4603      	mov	r3, r0
 801b8ee:	461a      	mov	r2, r3
 801b8f0:	687b      	ldr	r3, [r7, #4]
 801b8f2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b8f6:	1a9b      	subs	r3, r3, r2
 801b8f8:	b29a      	uxth	r2, r3
 801b8fa:	687b      	ldr	r3, [r7, #4]
 801b8fc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801b900:	697b      	ldr	r3, [r7, #20]
 801b902:	6858      	ldr	r0, [r3, #4]
 801b904:	697b      	ldr	r3, [r7, #20]
 801b906:	685b      	ldr	r3, [r3, #4]
 801b908:	891a      	ldrh	r2, [r3, #8]
 801b90a:	89bb      	ldrh	r3, [r7, #12]
 801b90c:	1ad3      	subs	r3, r2, r3
 801b90e:	b29b      	uxth	r3, r3
 801b910:	4619      	mov	r1, r3
 801b912:	f7fb f855 	bl	80169c0 <pbuf_realloc>
  useg->len -= remainder;
 801b916:	697b      	ldr	r3, [r7, #20]
 801b918:	891a      	ldrh	r2, [r3, #8]
 801b91a:	89bb      	ldrh	r3, [r7, #12]
 801b91c:	1ad3      	subs	r3, r2, r3
 801b91e:	b29a      	uxth	r2, r3
 801b920:	697b      	ldr	r3, [r7, #20]
 801b922:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801b924:	697b      	ldr	r3, [r7, #20]
 801b926:	68db      	ldr	r3, [r3, #12]
 801b928:	899b      	ldrh	r3, [r3, #12]
 801b92a:	b29c      	uxth	r4, r3
 801b92c:	7efb      	ldrb	r3, [r7, #27]
 801b92e:	b29b      	uxth	r3, r3
 801b930:	4618      	mov	r0, r3
 801b932:	f7f9 fe27 	bl	8015584 <lwip_htons>
 801b936:	4603      	mov	r3, r0
 801b938:	461a      	mov	r2, r3
 801b93a:	697b      	ldr	r3, [r7, #20]
 801b93c:	68db      	ldr	r3, [r3, #12]
 801b93e:	4322      	orrs	r2, r4
 801b940:	b292      	uxth	r2, r2
 801b942:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801b944:	697b      	ldr	r3, [r7, #20]
 801b946:	685b      	ldr	r3, [r3, #4]
 801b948:	4618      	mov	r0, r3
 801b94a:	f7fb fa7f 	bl	8016e4c <pbuf_clen>
 801b94e:	4603      	mov	r3, r0
 801b950:	461a      	mov	r2, r3
 801b952:	687b      	ldr	r3, [r7, #4]
 801b954:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b958:	4413      	add	r3, r2
 801b95a:	b29a      	uxth	r2, r3
 801b95c:	687b      	ldr	r3, [r7, #4]
 801b95e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801b962:	69fb      	ldr	r3, [r7, #28]
 801b964:	685b      	ldr	r3, [r3, #4]
 801b966:	4618      	mov	r0, r3
 801b968:	f7fb fa70 	bl	8016e4c <pbuf_clen>
 801b96c:	4603      	mov	r3, r0
 801b96e:	461a      	mov	r2, r3
 801b970:	687b      	ldr	r3, [r7, #4]
 801b972:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801b976:	4413      	add	r3, r2
 801b978:	b29a      	uxth	r2, r3
 801b97a:	687b      	ldr	r3, [r7, #4]
 801b97c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801b980:	697b      	ldr	r3, [r7, #20]
 801b982:	681a      	ldr	r2, [r3, #0]
 801b984:	69fb      	ldr	r3, [r7, #28]
 801b986:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801b988:	697b      	ldr	r3, [r7, #20]
 801b98a:	69fa      	ldr	r2, [r7, #28]
 801b98c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801b98e:	69fb      	ldr	r3, [r7, #28]
 801b990:	681b      	ldr	r3, [r3, #0]
 801b992:	2b00      	cmp	r3, #0
 801b994:	d103      	bne.n	801b99e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801b996:	687b      	ldr	r3, [r7, #4]
 801b998:	2200      	movs	r2, #0
 801b99a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801b99e:	2300      	movs	r3, #0
 801b9a0:	e016      	b.n	801b9d0 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801b9a2:	bf00      	nop
 801b9a4:	e002      	b.n	801b9ac <tcp_split_unsent_seg+0x248>
    goto memerr;
 801b9a6:	bf00      	nop
 801b9a8:	e000      	b.n	801b9ac <tcp_split_unsent_seg+0x248>
    goto memerr;
 801b9aa:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801b9ac:	69fb      	ldr	r3, [r7, #28]
 801b9ae:	2b00      	cmp	r3, #0
 801b9b0:	d006      	beq.n	801b9c0 <tcp_split_unsent_seg+0x25c>
 801b9b2:	4b09      	ldr	r3, [pc, #36]	; (801b9d8 <tcp_split_unsent_seg+0x274>)
 801b9b4:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801b9b8:	490d      	ldr	r1, [pc, #52]	; (801b9f0 <tcp_split_unsent_seg+0x28c>)
 801b9ba:	4809      	ldr	r0, [pc, #36]	; (801b9e0 <tcp_split_unsent_seg+0x27c>)
 801b9bc:	f005 f9de 	bl	8020d7c <iprintf>
  if (p != NULL) {
 801b9c0:	693b      	ldr	r3, [r7, #16]
 801b9c2:	2b00      	cmp	r3, #0
 801b9c4:	d002      	beq.n	801b9cc <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801b9c6:	6938      	ldr	r0, [r7, #16]
 801b9c8:	f7fb f9b2 	bl	8016d30 <pbuf_free>
  }

  return ERR_MEM;
 801b9cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b9d0:	4618      	mov	r0, r3
 801b9d2:	3724      	adds	r7, #36	; 0x24
 801b9d4:	46bd      	mov	sp, r7
 801b9d6:	bd90      	pop	{r4, r7, pc}
 801b9d8:	08025a40 	.word	0x08025a40
 801b9dc:	08025dd4 	.word	0x08025dd4
 801b9e0:	08025a94 	.word	0x08025a94
 801b9e4:	08025df8 	.word	0x08025df8
 801b9e8:	08025e1c 	.word	0x08025e1c
 801b9ec:	08025e2c 	.word	0x08025e2c
 801b9f0:	08025e3c 	.word	0x08025e3c

0801b9f4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801b9f4:	b590      	push	{r4, r7, lr}
 801b9f6:	b085      	sub	sp, #20
 801b9f8:	af00      	add	r7, sp, #0
 801b9fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801b9fc:	687b      	ldr	r3, [r7, #4]
 801b9fe:	2b00      	cmp	r3, #0
 801ba00:	d106      	bne.n	801ba10 <tcp_send_fin+0x1c>
 801ba02:	4b21      	ldr	r3, [pc, #132]	; (801ba88 <tcp_send_fin+0x94>)
 801ba04:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801ba08:	4920      	ldr	r1, [pc, #128]	; (801ba8c <tcp_send_fin+0x98>)
 801ba0a:	4821      	ldr	r0, [pc, #132]	; (801ba90 <tcp_send_fin+0x9c>)
 801ba0c:	f005 f9b6 	bl	8020d7c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801ba10:	687b      	ldr	r3, [r7, #4]
 801ba12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ba14:	2b00      	cmp	r3, #0
 801ba16:	d02e      	beq.n	801ba76 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801ba18:	687b      	ldr	r3, [r7, #4]
 801ba1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ba1c:	60fb      	str	r3, [r7, #12]
 801ba1e:	e002      	b.n	801ba26 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801ba20:	68fb      	ldr	r3, [r7, #12]
 801ba22:	681b      	ldr	r3, [r3, #0]
 801ba24:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801ba26:	68fb      	ldr	r3, [r7, #12]
 801ba28:	681b      	ldr	r3, [r3, #0]
 801ba2a:	2b00      	cmp	r3, #0
 801ba2c:	d1f8      	bne.n	801ba20 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801ba2e:	68fb      	ldr	r3, [r7, #12]
 801ba30:	68db      	ldr	r3, [r3, #12]
 801ba32:	899b      	ldrh	r3, [r3, #12]
 801ba34:	b29b      	uxth	r3, r3
 801ba36:	4618      	mov	r0, r3
 801ba38:	f7f9 fda4 	bl	8015584 <lwip_htons>
 801ba3c:	4603      	mov	r3, r0
 801ba3e:	b2db      	uxtb	r3, r3
 801ba40:	f003 0307 	and.w	r3, r3, #7
 801ba44:	2b00      	cmp	r3, #0
 801ba46:	d116      	bne.n	801ba76 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801ba48:	68fb      	ldr	r3, [r7, #12]
 801ba4a:	68db      	ldr	r3, [r3, #12]
 801ba4c:	899b      	ldrh	r3, [r3, #12]
 801ba4e:	b29c      	uxth	r4, r3
 801ba50:	2001      	movs	r0, #1
 801ba52:	f7f9 fd97 	bl	8015584 <lwip_htons>
 801ba56:	4603      	mov	r3, r0
 801ba58:	461a      	mov	r2, r3
 801ba5a:	68fb      	ldr	r3, [r7, #12]
 801ba5c:	68db      	ldr	r3, [r3, #12]
 801ba5e:	4322      	orrs	r2, r4
 801ba60:	b292      	uxth	r2, r2
 801ba62:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801ba64:	687b      	ldr	r3, [r7, #4]
 801ba66:	8b5b      	ldrh	r3, [r3, #26]
 801ba68:	f043 0320 	orr.w	r3, r3, #32
 801ba6c:	b29a      	uxth	r2, r3
 801ba6e:	687b      	ldr	r3, [r7, #4]
 801ba70:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801ba72:	2300      	movs	r3, #0
 801ba74:	e004      	b.n	801ba80 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801ba76:	2101      	movs	r1, #1
 801ba78:	6878      	ldr	r0, [r7, #4]
 801ba7a:	f000 f80b 	bl	801ba94 <tcp_enqueue_flags>
 801ba7e:	4603      	mov	r3, r0
}
 801ba80:	4618      	mov	r0, r3
 801ba82:	3714      	adds	r7, #20
 801ba84:	46bd      	mov	sp, r7
 801ba86:	bd90      	pop	{r4, r7, pc}
 801ba88:	08025a40 	.word	0x08025a40
 801ba8c:	08025e48 	.word	0x08025e48
 801ba90:	08025a94 	.word	0x08025a94

0801ba94 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801ba94:	b580      	push	{r7, lr}
 801ba96:	b08a      	sub	sp, #40	; 0x28
 801ba98:	af02      	add	r7, sp, #8
 801ba9a:	6078      	str	r0, [r7, #4]
 801ba9c:	460b      	mov	r3, r1
 801ba9e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801baa0:	2300      	movs	r3, #0
 801baa2:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801baa4:	2300      	movs	r3, #0
 801baa6:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801baa8:	78fb      	ldrb	r3, [r7, #3]
 801baaa:	f003 0303 	and.w	r3, r3, #3
 801baae:	2b00      	cmp	r3, #0
 801bab0:	d106      	bne.n	801bac0 <tcp_enqueue_flags+0x2c>
 801bab2:	4b67      	ldr	r3, [pc, #412]	; (801bc50 <tcp_enqueue_flags+0x1bc>)
 801bab4:	f240 4211 	movw	r2, #1041	; 0x411
 801bab8:	4966      	ldr	r1, [pc, #408]	; (801bc54 <tcp_enqueue_flags+0x1c0>)
 801baba:	4867      	ldr	r0, [pc, #412]	; (801bc58 <tcp_enqueue_flags+0x1c4>)
 801babc:	f005 f95e 	bl	8020d7c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801bac0:	687b      	ldr	r3, [r7, #4]
 801bac2:	2b00      	cmp	r3, #0
 801bac4:	d106      	bne.n	801bad4 <tcp_enqueue_flags+0x40>
 801bac6:	4b62      	ldr	r3, [pc, #392]	; (801bc50 <tcp_enqueue_flags+0x1bc>)
 801bac8:	f240 4213 	movw	r2, #1043	; 0x413
 801bacc:	4963      	ldr	r1, [pc, #396]	; (801bc5c <tcp_enqueue_flags+0x1c8>)
 801bace:	4862      	ldr	r0, [pc, #392]	; (801bc58 <tcp_enqueue_flags+0x1c4>)
 801bad0:	f005 f954 	bl	8020d7c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801bad4:	78fb      	ldrb	r3, [r7, #3]
 801bad6:	f003 0302 	and.w	r3, r3, #2
 801bada:	2b00      	cmp	r3, #0
 801badc:	d001      	beq.n	801bae2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801bade:	2301      	movs	r3, #1
 801bae0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801bae2:	7ffb      	ldrb	r3, [r7, #31]
 801bae4:	009b      	lsls	r3, r3, #2
 801bae6:	b2db      	uxtb	r3, r3
 801bae8:	f003 0304 	and.w	r3, r3, #4
 801baec:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801baee:	7dfb      	ldrb	r3, [r7, #23]
 801baf0:	b29b      	uxth	r3, r3
 801baf2:	f44f 7220 	mov.w	r2, #640	; 0x280
 801baf6:	4619      	mov	r1, r3
 801baf8:	2036      	movs	r0, #54	; 0x36
 801bafa:	f7fa fe05 	bl	8016708 <pbuf_alloc>
 801bafe:	6138      	str	r0, [r7, #16]
 801bb00:	693b      	ldr	r3, [r7, #16]
 801bb02:	2b00      	cmp	r3, #0
 801bb04:	d109      	bne.n	801bb1a <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801bb06:	687b      	ldr	r3, [r7, #4]
 801bb08:	8b5b      	ldrh	r3, [r3, #26]
 801bb0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bb0e:	b29a      	uxth	r2, r3
 801bb10:	687b      	ldr	r3, [r7, #4]
 801bb12:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801bb14:	f04f 33ff 	mov.w	r3, #4294967295
 801bb18:	e095      	b.n	801bc46 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801bb1a:	693b      	ldr	r3, [r7, #16]
 801bb1c:	895a      	ldrh	r2, [r3, #10]
 801bb1e:	7dfb      	ldrb	r3, [r7, #23]
 801bb20:	b29b      	uxth	r3, r3
 801bb22:	429a      	cmp	r2, r3
 801bb24:	d206      	bcs.n	801bb34 <tcp_enqueue_flags+0xa0>
 801bb26:	4b4a      	ldr	r3, [pc, #296]	; (801bc50 <tcp_enqueue_flags+0x1bc>)
 801bb28:	f240 4239 	movw	r2, #1081	; 0x439
 801bb2c:	494c      	ldr	r1, [pc, #304]	; (801bc60 <tcp_enqueue_flags+0x1cc>)
 801bb2e:	484a      	ldr	r0, [pc, #296]	; (801bc58 <tcp_enqueue_flags+0x1c4>)
 801bb30:	f005 f924 	bl	8020d7c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801bb34:	687b      	ldr	r3, [r7, #4]
 801bb36:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 801bb38:	78fa      	ldrb	r2, [r7, #3]
 801bb3a:	7ffb      	ldrb	r3, [r7, #31]
 801bb3c:	9300      	str	r3, [sp, #0]
 801bb3e:	460b      	mov	r3, r1
 801bb40:	6939      	ldr	r1, [r7, #16]
 801bb42:	6878      	ldr	r0, [r7, #4]
 801bb44:	f7ff f918 	bl	801ad78 <tcp_create_segment>
 801bb48:	60f8      	str	r0, [r7, #12]
 801bb4a:	68fb      	ldr	r3, [r7, #12]
 801bb4c:	2b00      	cmp	r3, #0
 801bb4e:	d109      	bne.n	801bb64 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801bb50:	687b      	ldr	r3, [r7, #4]
 801bb52:	8b5b      	ldrh	r3, [r3, #26]
 801bb54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bb58:	b29a      	uxth	r2, r3
 801bb5a:	687b      	ldr	r3, [r7, #4]
 801bb5c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801bb5e:	f04f 33ff 	mov.w	r3, #4294967295
 801bb62:	e070      	b.n	801bc46 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801bb64:	68fb      	ldr	r3, [r7, #12]
 801bb66:	68db      	ldr	r3, [r3, #12]
 801bb68:	f003 0303 	and.w	r3, r3, #3
 801bb6c:	2b00      	cmp	r3, #0
 801bb6e:	d006      	beq.n	801bb7e <tcp_enqueue_flags+0xea>
 801bb70:	4b37      	ldr	r3, [pc, #220]	; (801bc50 <tcp_enqueue_flags+0x1bc>)
 801bb72:	f240 4242 	movw	r2, #1090	; 0x442
 801bb76:	493b      	ldr	r1, [pc, #236]	; (801bc64 <tcp_enqueue_flags+0x1d0>)
 801bb78:	4837      	ldr	r0, [pc, #220]	; (801bc58 <tcp_enqueue_flags+0x1c4>)
 801bb7a:	f005 f8ff 	bl	8020d7c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801bb7e:	68fb      	ldr	r3, [r7, #12]
 801bb80:	891b      	ldrh	r3, [r3, #8]
 801bb82:	2b00      	cmp	r3, #0
 801bb84:	d006      	beq.n	801bb94 <tcp_enqueue_flags+0x100>
 801bb86:	4b32      	ldr	r3, [pc, #200]	; (801bc50 <tcp_enqueue_flags+0x1bc>)
 801bb88:	f240 4243 	movw	r2, #1091	; 0x443
 801bb8c:	4936      	ldr	r1, [pc, #216]	; (801bc68 <tcp_enqueue_flags+0x1d4>)
 801bb8e:	4832      	ldr	r0, [pc, #200]	; (801bc58 <tcp_enqueue_flags+0x1c4>)
 801bb90:	f005 f8f4 	bl	8020d7c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801bb94:	687b      	ldr	r3, [r7, #4]
 801bb96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bb98:	2b00      	cmp	r3, #0
 801bb9a:	d103      	bne.n	801bba4 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801bb9c:	687b      	ldr	r3, [r7, #4]
 801bb9e:	68fa      	ldr	r2, [r7, #12]
 801bba0:	66da      	str	r2, [r3, #108]	; 0x6c
 801bba2:	e00d      	b.n	801bbc0 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801bba4:	687b      	ldr	r3, [r7, #4]
 801bba6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bba8:	61bb      	str	r3, [r7, #24]
 801bbaa:	e002      	b.n	801bbb2 <tcp_enqueue_flags+0x11e>
 801bbac:	69bb      	ldr	r3, [r7, #24]
 801bbae:	681b      	ldr	r3, [r3, #0]
 801bbb0:	61bb      	str	r3, [r7, #24]
 801bbb2:	69bb      	ldr	r3, [r7, #24]
 801bbb4:	681b      	ldr	r3, [r3, #0]
 801bbb6:	2b00      	cmp	r3, #0
 801bbb8:	d1f8      	bne.n	801bbac <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801bbba:	69bb      	ldr	r3, [r7, #24]
 801bbbc:	68fa      	ldr	r2, [r7, #12]
 801bbbe:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801bbc0:	687b      	ldr	r3, [r7, #4]
 801bbc2:	2200      	movs	r2, #0
 801bbc4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801bbc8:	78fb      	ldrb	r3, [r7, #3]
 801bbca:	f003 0302 	and.w	r3, r3, #2
 801bbce:	2b00      	cmp	r3, #0
 801bbd0:	d104      	bne.n	801bbdc <tcp_enqueue_flags+0x148>
 801bbd2:	78fb      	ldrb	r3, [r7, #3]
 801bbd4:	f003 0301 	and.w	r3, r3, #1
 801bbd8:	2b00      	cmp	r3, #0
 801bbda:	d004      	beq.n	801bbe6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801bbdc:	687b      	ldr	r3, [r7, #4]
 801bbde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801bbe0:	1c5a      	adds	r2, r3, #1
 801bbe2:	687b      	ldr	r3, [r7, #4]
 801bbe4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801bbe6:	78fb      	ldrb	r3, [r7, #3]
 801bbe8:	f003 0301 	and.w	r3, r3, #1
 801bbec:	2b00      	cmp	r3, #0
 801bbee:	d006      	beq.n	801bbfe <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801bbf0:	687b      	ldr	r3, [r7, #4]
 801bbf2:	8b5b      	ldrh	r3, [r3, #26]
 801bbf4:	f043 0320 	orr.w	r3, r3, #32
 801bbf8:	b29a      	uxth	r2, r3
 801bbfa:	687b      	ldr	r3, [r7, #4]
 801bbfc:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801bbfe:	68fb      	ldr	r3, [r7, #12]
 801bc00:	685b      	ldr	r3, [r3, #4]
 801bc02:	4618      	mov	r0, r3
 801bc04:	f7fb f922 	bl	8016e4c <pbuf_clen>
 801bc08:	4603      	mov	r3, r0
 801bc0a:	461a      	mov	r2, r3
 801bc0c:	687b      	ldr	r3, [r7, #4]
 801bc0e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801bc12:	4413      	add	r3, r2
 801bc14:	b29a      	uxth	r2, r3
 801bc16:	687b      	ldr	r3, [r7, #4]
 801bc18:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801bc1c:	687b      	ldr	r3, [r7, #4]
 801bc1e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801bc22:	2b00      	cmp	r3, #0
 801bc24:	d00e      	beq.n	801bc44 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801bc26:	687b      	ldr	r3, [r7, #4]
 801bc28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bc2a:	2b00      	cmp	r3, #0
 801bc2c:	d10a      	bne.n	801bc44 <tcp_enqueue_flags+0x1b0>
 801bc2e:	687b      	ldr	r3, [r7, #4]
 801bc30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bc32:	2b00      	cmp	r3, #0
 801bc34:	d106      	bne.n	801bc44 <tcp_enqueue_flags+0x1b0>
 801bc36:	4b06      	ldr	r3, [pc, #24]	; (801bc50 <tcp_enqueue_flags+0x1bc>)
 801bc38:	f240 4265 	movw	r2, #1125	; 0x465
 801bc3c:	490b      	ldr	r1, [pc, #44]	; (801bc6c <tcp_enqueue_flags+0x1d8>)
 801bc3e:	4806      	ldr	r0, [pc, #24]	; (801bc58 <tcp_enqueue_flags+0x1c4>)
 801bc40:	f005 f89c 	bl	8020d7c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801bc44:	2300      	movs	r3, #0
}
 801bc46:	4618      	mov	r0, r3
 801bc48:	3720      	adds	r7, #32
 801bc4a:	46bd      	mov	sp, r7
 801bc4c:	bd80      	pop	{r7, pc}
 801bc4e:	bf00      	nop
 801bc50:	08025a40 	.word	0x08025a40
 801bc54:	08025e64 	.word	0x08025e64
 801bc58:	08025a94 	.word	0x08025a94
 801bc5c:	08025ebc 	.word	0x08025ebc
 801bc60:	08025edc 	.word	0x08025edc
 801bc64:	08025f18 	.word	0x08025f18
 801bc68:	08025f30 	.word	0x08025f30
 801bc6c:	08025f5c 	.word	0x08025f5c

0801bc70 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801bc70:	b5b0      	push	{r4, r5, r7, lr}
 801bc72:	b08a      	sub	sp, #40	; 0x28
 801bc74:	af00      	add	r7, sp, #0
 801bc76:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801bc78:	687b      	ldr	r3, [r7, #4]
 801bc7a:	2b00      	cmp	r3, #0
 801bc7c:	d106      	bne.n	801bc8c <tcp_output+0x1c>
 801bc7e:	4b9e      	ldr	r3, [pc, #632]	; (801bef8 <tcp_output+0x288>)
 801bc80:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801bc84:	499d      	ldr	r1, [pc, #628]	; (801befc <tcp_output+0x28c>)
 801bc86:	489e      	ldr	r0, [pc, #632]	; (801bf00 <tcp_output+0x290>)
 801bc88:	f005 f878 	bl	8020d7c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801bc8c:	687b      	ldr	r3, [r7, #4]
 801bc8e:	7d1b      	ldrb	r3, [r3, #20]
 801bc90:	2b01      	cmp	r3, #1
 801bc92:	d106      	bne.n	801bca2 <tcp_output+0x32>
 801bc94:	4b98      	ldr	r3, [pc, #608]	; (801bef8 <tcp_output+0x288>)
 801bc96:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801bc9a:	499a      	ldr	r1, [pc, #616]	; (801bf04 <tcp_output+0x294>)
 801bc9c:	4898      	ldr	r0, [pc, #608]	; (801bf00 <tcp_output+0x290>)
 801bc9e:	f005 f86d 	bl	8020d7c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801bca2:	4b99      	ldr	r3, [pc, #612]	; (801bf08 <tcp_output+0x298>)
 801bca4:	681b      	ldr	r3, [r3, #0]
 801bca6:	687a      	ldr	r2, [r7, #4]
 801bca8:	429a      	cmp	r2, r3
 801bcaa:	d101      	bne.n	801bcb0 <tcp_output+0x40>
    return ERR_OK;
 801bcac:	2300      	movs	r3, #0
 801bcae:	e1ce      	b.n	801c04e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801bcb0:	687b      	ldr	r3, [r7, #4]
 801bcb2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801bcb6:	687b      	ldr	r3, [r7, #4]
 801bcb8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801bcbc:	4293      	cmp	r3, r2
 801bcbe:	bf28      	it	cs
 801bcc0:	4613      	movcs	r3, r2
 801bcc2:	b29b      	uxth	r3, r3
 801bcc4:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801bcc6:	687b      	ldr	r3, [r7, #4]
 801bcc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bcca:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801bccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bcce:	2b00      	cmp	r3, #0
 801bcd0:	d10b      	bne.n	801bcea <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801bcd2:	687b      	ldr	r3, [r7, #4]
 801bcd4:	8b5b      	ldrh	r3, [r3, #26]
 801bcd6:	f003 0302 	and.w	r3, r3, #2
 801bcda:	2b00      	cmp	r3, #0
 801bcdc:	f000 81aa 	beq.w	801c034 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801bce0:	6878      	ldr	r0, [r7, #4]
 801bce2:	f000 fdcb 	bl	801c87c <tcp_send_empty_ack>
 801bce6:	4603      	mov	r3, r0
 801bce8:	e1b1      	b.n	801c04e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801bcea:	6879      	ldr	r1, [r7, #4]
 801bcec:	687b      	ldr	r3, [r7, #4]
 801bcee:	3304      	adds	r3, #4
 801bcf0:	461a      	mov	r2, r3
 801bcf2:	6878      	ldr	r0, [r7, #4]
 801bcf4:	f7ff f824 	bl	801ad40 <tcp_route>
 801bcf8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801bcfa:	697b      	ldr	r3, [r7, #20]
 801bcfc:	2b00      	cmp	r3, #0
 801bcfe:	d102      	bne.n	801bd06 <tcp_output+0x96>
    return ERR_RTE;
 801bd00:	f06f 0303 	mvn.w	r3, #3
 801bd04:	e1a3      	b.n	801c04e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801bd06:	687b      	ldr	r3, [r7, #4]
 801bd08:	2b00      	cmp	r3, #0
 801bd0a:	d003      	beq.n	801bd14 <tcp_output+0xa4>
 801bd0c:	687b      	ldr	r3, [r7, #4]
 801bd0e:	681b      	ldr	r3, [r3, #0]
 801bd10:	2b00      	cmp	r3, #0
 801bd12:	d111      	bne.n	801bd38 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801bd14:	697b      	ldr	r3, [r7, #20]
 801bd16:	2b00      	cmp	r3, #0
 801bd18:	d002      	beq.n	801bd20 <tcp_output+0xb0>
 801bd1a:	697b      	ldr	r3, [r7, #20]
 801bd1c:	3304      	adds	r3, #4
 801bd1e:	e000      	b.n	801bd22 <tcp_output+0xb2>
 801bd20:	2300      	movs	r3, #0
 801bd22:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801bd24:	693b      	ldr	r3, [r7, #16]
 801bd26:	2b00      	cmp	r3, #0
 801bd28:	d102      	bne.n	801bd30 <tcp_output+0xc0>
      return ERR_RTE;
 801bd2a:	f06f 0303 	mvn.w	r3, #3
 801bd2e:	e18e      	b.n	801c04e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801bd30:	693b      	ldr	r3, [r7, #16]
 801bd32:	681a      	ldr	r2, [r3, #0]
 801bd34:	687b      	ldr	r3, [r7, #4]
 801bd36:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801bd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bd3a:	68db      	ldr	r3, [r3, #12]
 801bd3c:	685b      	ldr	r3, [r3, #4]
 801bd3e:	4618      	mov	r0, r3
 801bd40:	f7f9 fc35 	bl	80155ae <lwip_htonl>
 801bd44:	4602      	mov	r2, r0
 801bd46:	687b      	ldr	r3, [r7, #4]
 801bd48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801bd4a:	1ad3      	subs	r3, r2, r3
 801bd4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bd4e:	8912      	ldrh	r2, [r2, #8]
 801bd50:	4413      	add	r3, r2
 801bd52:	69ba      	ldr	r2, [r7, #24]
 801bd54:	429a      	cmp	r2, r3
 801bd56:	d227      	bcs.n	801bda8 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801bd58:	687b      	ldr	r3, [r7, #4]
 801bd5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801bd5e:	461a      	mov	r2, r3
 801bd60:	69bb      	ldr	r3, [r7, #24]
 801bd62:	4293      	cmp	r3, r2
 801bd64:	d114      	bne.n	801bd90 <tcp_output+0x120>
 801bd66:	687b      	ldr	r3, [r7, #4]
 801bd68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bd6a:	2b00      	cmp	r3, #0
 801bd6c:	d110      	bne.n	801bd90 <tcp_output+0x120>
 801bd6e:	687b      	ldr	r3, [r7, #4]
 801bd70:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801bd74:	2b00      	cmp	r3, #0
 801bd76:	d10b      	bne.n	801bd90 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801bd78:	687b      	ldr	r3, [r7, #4]
 801bd7a:	2200      	movs	r2, #0
 801bd7c:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 801bd80:	687b      	ldr	r3, [r7, #4]
 801bd82:	2201      	movs	r2, #1
 801bd84:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
      pcb->persist_probe = 0;
 801bd88:	687b      	ldr	r3, [r7, #4]
 801bd8a:	2200      	movs	r2, #0
 801bd8c:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801bd90:	687b      	ldr	r3, [r7, #4]
 801bd92:	8b5b      	ldrh	r3, [r3, #26]
 801bd94:	f003 0302 	and.w	r3, r3, #2
 801bd98:	2b00      	cmp	r3, #0
 801bd9a:	f000 814d 	beq.w	801c038 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801bd9e:	6878      	ldr	r0, [r7, #4]
 801bda0:	f000 fd6c 	bl	801c87c <tcp_send_empty_ack>
 801bda4:	4603      	mov	r3, r0
 801bda6:	e152      	b.n	801c04e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801bda8:	687b      	ldr	r3, [r7, #4]
 801bdaa:	2200      	movs	r2, #0
 801bdac:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801bdb0:	687b      	ldr	r3, [r7, #4]
 801bdb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bdb4:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801bdb6:	6a3b      	ldr	r3, [r7, #32]
 801bdb8:	2b00      	cmp	r3, #0
 801bdba:	f000 811c 	beq.w	801bff6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801bdbe:	e002      	b.n	801bdc6 <tcp_output+0x156>
 801bdc0:	6a3b      	ldr	r3, [r7, #32]
 801bdc2:	681b      	ldr	r3, [r3, #0]
 801bdc4:	623b      	str	r3, [r7, #32]
 801bdc6:	6a3b      	ldr	r3, [r7, #32]
 801bdc8:	681b      	ldr	r3, [r3, #0]
 801bdca:	2b00      	cmp	r3, #0
 801bdcc:	d1f8      	bne.n	801bdc0 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801bdce:	e112      	b.n	801bff6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801bdd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bdd2:	68db      	ldr	r3, [r3, #12]
 801bdd4:	899b      	ldrh	r3, [r3, #12]
 801bdd6:	b29b      	uxth	r3, r3
 801bdd8:	4618      	mov	r0, r3
 801bdda:	f7f9 fbd3 	bl	8015584 <lwip_htons>
 801bdde:	4603      	mov	r3, r0
 801bde0:	b2db      	uxtb	r3, r3
 801bde2:	f003 0304 	and.w	r3, r3, #4
 801bde6:	2b00      	cmp	r3, #0
 801bde8:	d006      	beq.n	801bdf8 <tcp_output+0x188>
 801bdea:	4b43      	ldr	r3, [pc, #268]	; (801bef8 <tcp_output+0x288>)
 801bdec:	f240 5236 	movw	r2, #1334	; 0x536
 801bdf0:	4946      	ldr	r1, [pc, #280]	; (801bf0c <tcp_output+0x29c>)
 801bdf2:	4843      	ldr	r0, [pc, #268]	; (801bf00 <tcp_output+0x290>)
 801bdf4:	f004 ffc2 	bl	8020d7c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801bdf8:	687b      	ldr	r3, [r7, #4]
 801bdfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bdfc:	2b00      	cmp	r3, #0
 801bdfe:	d01f      	beq.n	801be40 <tcp_output+0x1d0>
 801be00:	687b      	ldr	r3, [r7, #4]
 801be02:	8b5b      	ldrh	r3, [r3, #26]
 801be04:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801be08:	2b00      	cmp	r3, #0
 801be0a:	d119      	bne.n	801be40 <tcp_output+0x1d0>
 801be0c:	687b      	ldr	r3, [r7, #4]
 801be0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801be10:	2b00      	cmp	r3, #0
 801be12:	d00b      	beq.n	801be2c <tcp_output+0x1bc>
 801be14:	687b      	ldr	r3, [r7, #4]
 801be16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801be18:	681b      	ldr	r3, [r3, #0]
 801be1a:	2b00      	cmp	r3, #0
 801be1c:	d110      	bne.n	801be40 <tcp_output+0x1d0>
 801be1e:	687b      	ldr	r3, [r7, #4]
 801be20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801be22:	891a      	ldrh	r2, [r3, #8]
 801be24:	687b      	ldr	r3, [r7, #4]
 801be26:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801be28:	429a      	cmp	r2, r3
 801be2a:	d209      	bcs.n	801be40 <tcp_output+0x1d0>
 801be2c:	687b      	ldr	r3, [r7, #4]
 801be2e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801be32:	2b00      	cmp	r3, #0
 801be34:	d004      	beq.n	801be40 <tcp_output+0x1d0>
 801be36:	687b      	ldr	r3, [r7, #4]
 801be38:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801be3c:	2b08      	cmp	r3, #8
 801be3e:	d901      	bls.n	801be44 <tcp_output+0x1d4>
 801be40:	2301      	movs	r3, #1
 801be42:	e000      	b.n	801be46 <tcp_output+0x1d6>
 801be44:	2300      	movs	r3, #0
 801be46:	2b00      	cmp	r3, #0
 801be48:	d106      	bne.n	801be58 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801be4a:	687b      	ldr	r3, [r7, #4]
 801be4c:	8b5b      	ldrh	r3, [r3, #26]
 801be4e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801be52:	2b00      	cmp	r3, #0
 801be54:	f000 80e4 	beq.w	801c020 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801be58:	687b      	ldr	r3, [r7, #4]
 801be5a:	7d1b      	ldrb	r3, [r3, #20]
 801be5c:	2b02      	cmp	r3, #2
 801be5e:	d00d      	beq.n	801be7c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801be60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801be62:	68db      	ldr	r3, [r3, #12]
 801be64:	899b      	ldrh	r3, [r3, #12]
 801be66:	b29c      	uxth	r4, r3
 801be68:	2010      	movs	r0, #16
 801be6a:	f7f9 fb8b 	bl	8015584 <lwip_htons>
 801be6e:	4603      	mov	r3, r0
 801be70:	461a      	mov	r2, r3
 801be72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801be74:	68db      	ldr	r3, [r3, #12]
 801be76:	4322      	orrs	r2, r4
 801be78:	b292      	uxth	r2, r2
 801be7a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801be7c:	697a      	ldr	r2, [r7, #20]
 801be7e:	6879      	ldr	r1, [r7, #4]
 801be80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801be82:	f000 f909 	bl	801c098 <tcp_output_segment>
 801be86:	4603      	mov	r3, r0
 801be88:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801be8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801be8e:	2b00      	cmp	r3, #0
 801be90:	d009      	beq.n	801bea6 <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801be92:	687b      	ldr	r3, [r7, #4]
 801be94:	8b5b      	ldrh	r3, [r3, #26]
 801be96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801be9a:	b29a      	uxth	r2, r3
 801be9c:	687b      	ldr	r3, [r7, #4]
 801be9e:	835a      	strh	r2, [r3, #26]
      return err;
 801bea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bea4:	e0d3      	b.n	801c04e <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801bea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bea8:	681a      	ldr	r2, [r3, #0]
 801beaa:	687b      	ldr	r3, [r7, #4]
 801beac:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801beae:	687b      	ldr	r3, [r7, #4]
 801beb0:	7d1b      	ldrb	r3, [r3, #20]
 801beb2:	2b02      	cmp	r3, #2
 801beb4:	d006      	beq.n	801bec4 <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801beb6:	687b      	ldr	r3, [r7, #4]
 801beb8:	8b5b      	ldrh	r3, [r3, #26]
 801beba:	f023 0303 	bic.w	r3, r3, #3
 801bebe:	b29a      	uxth	r2, r3
 801bec0:	687b      	ldr	r3, [r7, #4]
 801bec2:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801bec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bec6:	68db      	ldr	r3, [r3, #12]
 801bec8:	685b      	ldr	r3, [r3, #4]
 801beca:	4618      	mov	r0, r3
 801becc:	f7f9 fb6f 	bl	80155ae <lwip_htonl>
 801bed0:	4604      	mov	r4, r0
 801bed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bed4:	891b      	ldrh	r3, [r3, #8]
 801bed6:	461d      	mov	r5, r3
 801bed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801beda:	68db      	ldr	r3, [r3, #12]
 801bedc:	899b      	ldrh	r3, [r3, #12]
 801bede:	b29b      	uxth	r3, r3
 801bee0:	4618      	mov	r0, r3
 801bee2:	f7f9 fb4f 	bl	8015584 <lwip_htons>
 801bee6:	4603      	mov	r3, r0
 801bee8:	b2db      	uxtb	r3, r3
 801beea:	f003 0303 	and.w	r3, r3, #3
 801beee:	2b00      	cmp	r3, #0
 801bef0:	d00e      	beq.n	801bf10 <tcp_output+0x2a0>
 801bef2:	2301      	movs	r3, #1
 801bef4:	e00d      	b.n	801bf12 <tcp_output+0x2a2>
 801bef6:	bf00      	nop
 801bef8:	08025a40 	.word	0x08025a40
 801befc:	08025f84 	.word	0x08025f84
 801bf00:	08025a94 	.word	0x08025a94
 801bf04:	08025f9c 	.word	0x08025f9c
 801bf08:	20029788 	.word	0x20029788
 801bf0c:	08025fc4 	.word	0x08025fc4
 801bf10:	2300      	movs	r3, #0
 801bf12:	442b      	add	r3, r5
 801bf14:	4423      	add	r3, r4
 801bf16:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801bf18:	687b      	ldr	r3, [r7, #4]
 801bf1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801bf1c:	68bb      	ldr	r3, [r7, #8]
 801bf1e:	1ad3      	subs	r3, r2, r3
 801bf20:	2b00      	cmp	r3, #0
 801bf22:	da02      	bge.n	801bf2a <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801bf24:	687b      	ldr	r3, [r7, #4]
 801bf26:	68ba      	ldr	r2, [r7, #8]
 801bf28:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801bf2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf2c:	891b      	ldrh	r3, [r3, #8]
 801bf2e:	461c      	mov	r4, r3
 801bf30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf32:	68db      	ldr	r3, [r3, #12]
 801bf34:	899b      	ldrh	r3, [r3, #12]
 801bf36:	b29b      	uxth	r3, r3
 801bf38:	4618      	mov	r0, r3
 801bf3a:	f7f9 fb23 	bl	8015584 <lwip_htons>
 801bf3e:	4603      	mov	r3, r0
 801bf40:	b2db      	uxtb	r3, r3
 801bf42:	f003 0303 	and.w	r3, r3, #3
 801bf46:	2b00      	cmp	r3, #0
 801bf48:	d001      	beq.n	801bf4e <tcp_output+0x2de>
 801bf4a:	2301      	movs	r3, #1
 801bf4c:	e000      	b.n	801bf50 <tcp_output+0x2e0>
 801bf4e:	2300      	movs	r3, #0
 801bf50:	4423      	add	r3, r4
 801bf52:	2b00      	cmp	r3, #0
 801bf54:	d049      	beq.n	801bfea <tcp_output+0x37a>
      seg->next = NULL;
 801bf56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf58:	2200      	movs	r2, #0
 801bf5a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801bf5c:	687b      	ldr	r3, [r7, #4]
 801bf5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801bf60:	2b00      	cmp	r3, #0
 801bf62:	d105      	bne.n	801bf70 <tcp_output+0x300>
        pcb->unacked = seg;
 801bf64:	687b      	ldr	r3, [r7, #4]
 801bf66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bf68:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801bf6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf6c:	623b      	str	r3, [r7, #32]
 801bf6e:	e03f      	b.n	801bff0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801bf70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bf72:	68db      	ldr	r3, [r3, #12]
 801bf74:	685b      	ldr	r3, [r3, #4]
 801bf76:	4618      	mov	r0, r3
 801bf78:	f7f9 fb19 	bl	80155ae <lwip_htonl>
 801bf7c:	4604      	mov	r4, r0
 801bf7e:	6a3b      	ldr	r3, [r7, #32]
 801bf80:	68db      	ldr	r3, [r3, #12]
 801bf82:	685b      	ldr	r3, [r3, #4]
 801bf84:	4618      	mov	r0, r3
 801bf86:	f7f9 fb12 	bl	80155ae <lwip_htonl>
 801bf8a:	4603      	mov	r3, r0
 801bf8c:	1ae3      	subs	r3, r4, r3
 801bf8e:	2b00      	cmp	r3, #0
 801bf90:	da24      	bge.n	801bfdc <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801bf92:	687b      	ldr	r3, [r7, #4]
 801bf94:	3370      	adds	r3, #112	; 0x70
 801bf96:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801bf98:	e002      	b.n	801bfa0 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801bf9a:	69fb      	ldr	r3, [r7, #28]
 801bf9c:	681b      	ldr	r3, [r3, #0]
 801bf9e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801bfa0:	69fb      	ldr	r3, [r7, #28]
 801bfa2:	681b      	ldr	r3, [r3, #0]
 801bfa4:	2b00      	cmp	r3, #0
 801bfa6:	d011      	beq.n	801bfcc <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801bfa8:	69fb      	ldr	r3, [r7, #28]
 801bfaa:	681b      	ldr	r3, [r3, #0]
 801bfac:	68db      	ldr	r3, [r3, #12]
 801bfae:	685b      	ldr	r3, [r3, #4]
 801bfb0:	4618      	mov	r0, r3
 801bfb2:	f7f9 fafc 	bl	80155ae <lwip_htonl>
 801bfb6:	4604      	mov	r4, r0
 801bfb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bfba:	68db      	ldr	r3, [r3, #12]
 801bfbc:	685b      	ldr	r3, [r3, #4]
 801bfbe:	4618      	mov	r0, r3
 801bfc0:	f7f9 faf5 	bl	80155ae <lwip_htonl>
 801bfc4:	4603      	mov	r3, r0
 801bfc6:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801bfc8:	2b00      	cmp	r3, #0
 801bfca:	dbe6      	blt.n	801bf9a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801bfcc:	69fb      	ldr	r3, [r7, #28]
 801bfce:	681a      	ldr	r2, [r3, #0]
 801bfd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bfd2:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801bfd4:	69fb      	ldr	r3, [r7, #28]
 801bfd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bfd8:	601a      	str	r2, [r3, #0]
 801bfda:	e009      	b.n	801bff0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801bfdc:	6a3b      	ldr	r3, [r7, #32]
 801bfde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801bfe0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801bfe2:	6a3b      	ldr	r3, [r7, #32]
 801bfe4:	681b      	ldr	r3, [r3, #0]
 801bfe6:	623b      	str	r3, [r7, #32]
 801bfe8:	e002      	b.n	801bff0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801bfea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801bfec:	f7fc fb2d 	bl	801864a <tcp_seg_free>
    }
    seg = pcb->unsent;
 801bff0:	687b      	ldr	r3, [r7, #4]
 801bff2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801bff4:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801bff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bff8:	2b00      	cmp	r3, #0
 801bffa:	d012      	beq.n	801c022 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801bffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801bffe:	68db      	ldr	r3, [r3, #12]
 801c000:	685b      	ldr	r3, [r3, #4]
 801c002:	4618      	mov	r0, r3
 801c004:	f7f9 fad3 	bl	80155ae <lwip_htonl>
 801c008:	4602      	mov	r2, r0
 801c00a:	687b      	ldr	r3, [r7, #4]
 801c00c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801c00e:	1ad3      	subs	r3, r2, r3
 801c010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801c012:	8912      	ldrh	r2, [r2, #8]
 801c014:	4413      	add	r3, r2
  while (seg != NULL &&
 801c016:	69ba      	ldr	r2, [r7, #24]
 801c018:	429a      	cmp	r2, r3
 801c01a:	f4bf aed9 	bcs.w	801bdd0 <tcp_output+0x160>
 801c01e:	e000      	b.n	801c022 <tcp_output+0x3b2>
      break;
 801c020:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801c022:	687b      	ldr	r3, [r7, #4]
 801c024:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c026:	2b00      	cmp	r3, #0
 801c028:	d108      	bne.n	801c03c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801c02a:	687b      	ldr	r3, [r7, #4]
 801c02c:	2200      	movs	r2, #0
 801c02e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801c032:	e004      	b.n	801c03e <tcp_output+0x3ce>
    goto output_done;
 801c034:	bf00      	nop
 801c036:	e002      	b.n	801c03e <tcp_output+0x3ce>
    goto output_done;
 801c038:	bf00      	nop
 801c03a:	e000      	b.n	801c03e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801c03c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801c03e:	687b      	ldr	r3, [r7, #4]
 801c040:	8b5b      	ldrh	r3, [r3, #26]
 801c042:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801c046:	b29a      	uxth	r2, r3
 801c048:	687b      	ldr	r3, [r7, #4]
 801c04a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801c04c:	2300      	movs	r3, #0
}
 801c04e:	4618      	mov	r0, r3
 801c050:	3728      	adds	r7, #40	; 0x28
 801c052:	46bd      	mov	sp, r7
 801c054:	bdb0      	pop	{r4, r5, r7, pc}
 801c056:	bf00      	nop

0801c058 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801c058:	b580      	push	{r7, lr}
 801c05a:	b082      	sub	sp, #8
 801c05c:	af00      	add	r7, sp, #0
 801c05e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801c060:	687b      	ldr	r3, [r7, #4]
 801c062:	2b00      	cmp	r3, #0
 801c064:	d106      	bne.n	801c074 <tcp_output_segment_busy+0x1c>
 801c066:	4b09      	ldr	r3, [pc, #36]	; (801c08c <tcp_output_segment_busy+0x34>)
 801c068:	f240 529a 	movw	r2, #1434	; 0x59a
 801c06c:	4908      	ldr	r1, [pc, #32]	; (801c090 <tcp_output_segment_busy+0x38>)
 801c06e:	4809      	ldr	r0, [pc, #36]	; (801c094 <tcp_output_segment_busy+0x3c>)
 801c070:	f004 fe84 	bl	8020d7c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801c074:	687b      	ldr	r3, [r7, #4]
 801c076:	685b      	ldr	r3, [r3, #4]
 801c078:	7b9b      	ldrb	r3, [r3, #14]
 801c07a:	2b01      	cmp	r3, #1
 801c07c:	d001      	beq.n	801c082 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801c07e:	2301      	movs	r3, #1
 801c080:	e000      	b.n	801c084 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801c082:	2300      	movs	r3, #0
}
 801c084:	4618      	mov	r0, r3
 801c086:	3708      	adds	r7, #8
 801c088:	46bd      	mov	sp, r7
 801c08a:	bd80      	pop	{r7, pc}
 801c08c:	08025a40 	.word	0x08025a40
 801c090:	08025fdc 	.word	0x08025fdc
 801c094:	08025a94 	.word	0x08025a94

0801c098 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801c098:	b5b0      	push	{r4, r5, r7, lr}
 801c09a:	b08c      	sub	sp, #48	; 0x30
 801c09c:	af04      	add	r7, sp, #16
 801c09e:	60f8      	str	r0, [r7, #12]
 801c0a0:	60b9      	str	r1, [r7, #8]
 801c0a2:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801c0a4:	68fb      	ldr	r3, [r7, #12]
 801c0a6:	2b00      	cmp	r3, #0
 801c0a8:	d106      	bne.n	801c0b8 <tcp_output_segment+0x20>
 801c0aa:	4b63      	ldr	r3, [pc, #396]	; (801c238 <tcp_output_segment+0x1a0>)
 801c0ac:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801c0b0:	4962      	ldr	r1, [pc, #392]	; (801c23c <tcp_output_segment+0x1a4>)
 801c0b2:	4863      	ldr	r0, [pc, #396]	; (801c240 <tcp_output_segment+0x1a8>)
 801c0b4:	f004 fe62 	bl	8020d7c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801c0b8:	68bb      	ldr	r3, [r7, #8]
 801c0ba:	2b00      	cmp	r3, #0
 801c0bc:	d106      	bne.n	801c0cc <tcp_output_segment+0x34>
 801c0be:	4b5e      	ldr	r3, [pc, #376]	; (801c238 <tcp_output_segment+0x1a0>)
 801c0c0:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801c0c4:	495f      	ldr	r1, [pc, #380]	; (801c244 <tcp_output_segment+0x1ac>)
 801c0c6:	485e      	ldr	r0, [pc, #376]	; (801c240 <tcp_output_segment+0x1a8>)
 801c0c8:	f004 fe58 	bl	8020d7c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801c0cc:	687b      	ldr	r3, [r7, #4]
 801c0ce:	2b00      	cmp	r3, #0
 801c0d0:	d106      	bne.n	801c0e0 <tcp_output_segment+0x48>
 801c0d2:	4b59      	ldr	r3, [pc, #356]	; (801c238 <tcp_output_segment+0x1a0>)
 801c0d4:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801c0d8:	495b      	ldr	r1, [pc, #364]	; (801c248 <tcp_output_segment+0x1b0>)
 801c0da:	4859      	ldr	r0, [pc, #356]	; (801c240 <tcp_output_segment+0x1a8>)
 801c0dc:	f004 fe4e 	bl	8020d7c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801c0e0:	68f8      	ldr	r0, [r7, #12]
 801c0e2:	f7ff ffb9 	bl	801c058 <tcp_output_segment_busy>
 801c0e6:	4603      	mov	r3, r0
 801c0e8:	2b00      	cmp	r3, #0
 801c0ea:	d001      	beq.n	801c0f0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801c0ec:	2300      	movs	r3, #0
 801c0ee:	e09f      	b.n	801c230 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801c0f0:	68bb      	ldr	r3, [r7, #8]
 801c0f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801c0f4:	68fb      	ldr	r3, [r7, #12]
 801c0f6:	68dc      	ldr	r4, [r3, #12]
 801c0f8:	4610      	mov	r0, r2
 801c0fa:	f7f9 fa58 	bl	80155ae <lwip_htonl>
 801c0fe:	4603      	mov	r3, r0
 801c100:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801c102:	68bb      	ldr	r3, [r7, #8]
 801c104:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801c106:	68fb      	ldr	r3, [r7, #12]
 801c108:	68dc      	ldr	r4, [r3, #12]
 801c10a:	4610      	mov	r0, r2
 801c10c:	f7f9 fa3a 	bl	8015584 <lwip_htons>
 801c110:	4603      	mov	r3, r0
 801c112:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801c114:	68bb      	ldr	r3, [r7, #8]
 801c116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c118:	68ba      	ldr	r2, [r7, #8]
 801c11a:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801c11c:	441a      	add	r2, r3
 801c11e:	68bb      	ldr	r3, [r7, #8]
 801c120:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801c122:	68fb      	ldr	r3, [r7, #12]
 801c124:	68db      	ldr	r3, [r3, #12]
 801c126:	3314      	adds	r3, #20
 801c128:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801c12a:	68fb      	ldr	r3, [r7, #12]
 801c12c:	7a9b      	ldrb	r3, [r3, #10]
 801c12e:	f003 0301 	and.w	r3, r3, #1
 801c132:	2b00      	cmp	r3, #0
 801c134:	d015      	beq.n	801c162 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801c136:	68bb      	ldr	r3, [r7, #8]
 801c138:	3304      	adds	r3, #4
 801c13a:	461a      	mov	r2, r3
 801c13c:	6879      	ldr	r1, [r7, #4]
 801c13e:	f44f 7006 	mov.w	r0, #536	; 0x218
 801c142:	f7fc fe05 	bl	8018d50 <tcp_eff_send_mss_netif>
 801c146:	4603      	mov	r3, r0
 801c148:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801c14a:	8b7b      	ldrh	r3, [r7, #26]
 801c14c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801c150:	4618      	mov	r0, r3
 801c152:	f7f9 fa2c 	bl	80155ae <lwip_htonl>
 801c156:	4602      	mov	r2, r0
 801c158:	69fb      	ldr	r3, [r7, #28]
 801c15a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801c15c:	69fb      	ldr	r3, [r7, #28]
 801c15e:	3304      	adds	r3, #4
 801c160:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801c162:	68bb      	ldr	r3, [r7, #8]
 801c164:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801c168:	2b00      	cmp	r3, #0
 801c16a:	da02      	bge.n	801c172 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801c16c:	68bb      	ldr	r3, [r7, #8]
 801c16e:	2200      	movs	r2, #0
 801c170:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801c172:	68bb      	ldr	r3, [r7, #8]
 801c174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801c176:	2b00      	cmp	r3, #0
 801c178:	d10c      	bne.n	801c194 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801c17a:	4b34      	ldr	r3, [pc, #208]	; (801c24c <tcp_output_segment+0x1b4>)
 801c17c:	681a      	ldr	r2, [r3, #0]
 801c17e:	68bb      	ldr	r3, [r7, #8]
 801c180:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801c182:	68fb      	ldr	r3, [r7, #12]
 801c184:	68db      	ldr	r3, [r3, #12]
 801c186:	685b      	ldr	r3, [r3, #4]
 801c188:	4618      	mov	r0, r3
 801c18a:	f7f9 fa10 	bl	80155ae <lwip_htonl>
 801c18e:	4602      	mov	r2, r0
 801c190:	68bb      	ldr	r3, [r7, #8]
 801c192:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801c194:	68fb      	ldr	r3, [r7, #12]
 801c196:	68da      	ldr	r2, [r3, #12]
 801c198:	68fb      	ldr	r3, [r7, #12]
 801c19a:	685b      	ldr	r3, [r3, #4]
 801c19c:	685b      	ldr	r3, [r3, #4]
 801c19e:	1ad3      	subs	r3, r2, r3
 801c1a0:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801c1a2:	68fb      	ldr	r3, [r7, #12]
 801c1a4:	685b      	ldr	r3, [r3, #4]
 801c1a6:	8959      	ldrh	r1, [r3, #10]
 801c1a8:	68fb      	ldr	r3, [r7, #12]
 801c1aa:	685b      	ldr	r3, [r3, #4]
 801c1ac:	8b3a      	ldrh	r2, [r7, #24]
 801c1ae:	1a8a      	subs	r2, r1, r2
 801c1b0:	b292      	uxth	r2, r2
 801c1b2:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801c1b4:	68fb      	ldr	r3, [r7, #12]
 801c1b6:	685b      	ldr	r3, [r3, #4]
 801c1b8:	8919      	ldrh	r1, [r3, #8]
 801c1ba:	68fb      	ldr	r3, [r7, #12]
 801c1bc:	685b      	ldr	r3, [r3, #4]
 801c1be:	8b3a      	ldrh	r2, [r7, #24]
 801c1c0:	1a8a      	subs	r2, r1, r2
 801c1c2:	b292      	uxth	r2, r2
 801c1c4:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801c1c6:	68fb      	ldr	r3, [r7, #12]
 801c1c8:	685b      	ldr	r3, [r3, #4]
 801c1ca:	68fa      	ldr	r2, [r7, #12]
 801c1cc:	68d2      	ldr	r2, [r2, #12]
 801c1ce:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801c1d0:	68fb      	ldr	r3, [r7, #12]
 801c1d2:	68db      	ldr	r3, [r3, #12]
 801c1d4:	2200      	movs	r2, #0
 801c1d6:	741a      	strb	r2, [r3, #16]
 801c1d8:	2200      	movs	r2, #0
 801c1da:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801c1dc:	68fb      	ldr	r3, [r7, #12]
 801c1de:	68db      	ldr	r3, [r3, #12]
 801c1e0:	f103 0214 	add.w	r2, r3, #20
 801c1e4:	68fb      	ldr	r3, [r7, #12]
 801c1e6:	7a9b      	ldrb	r3, [r3, #10]
 801c1e8:	009b      	lsls	r3, r3, #2
 801c1ea:	f003 0304 	and.w	r3, r3, #4
 801c1ee:	4413      	add	r3, r2
 801c1f0:	69fa      	ldr	r2, [r7, #28]
 801c1f2:	429a      	cmp	r2, r3
 801c1f4:	d006      	beq.n	801c204 <tcp_output_segment+0x16c>
 801c1f6:	4b10      	ldr	r3, [pc, #64]	; (801c238 <tcp_output_segment+0x1a0>)
 801c1f8:	f240 621c 	movw	r2, #1564	; 0x61c
 801c1fc:	4914      	ldr	r1, [pc, #80]	; (801c250 <tcp_output_segment+0x1b8>)
 801c1fe:	4810      	ldr	r0, [pc, #64]	; (801c240 <tcp_output_segment+0x1a8>)
 801c200:	f004 fdbc 	bl	8020d7c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801c204:	68fb      	ldr	r3, [r7, #12]
 801c206:	6858      	ldr	r0, [r3, #4]
 801c208:	68b9      	ldr	r1, [r7, #8]
 801c20a:	68bb      	ldr	r3, [r7, #8]
 801c20c:	1d1c      	adds	r4, r3, #4
 801c20e:	68bb      	ldr	r3, [r7, #8]
 801c210:	7add      	ldrb	r5, [r3, #11]
 801c212:	68bb      	ldr	r3, [r7, #8]
 801c214:	7a9b      	ldrb	r3, [r3, #10]
 801c216:	687a      	ldr	r2, [r7, #4]
 801c218:	9202      	str	r2, [sp, #8]
 801c21a:	2206      	movs	r2, #6
 801c21c:	9201      	str	r2, [sp, #4]
 801c21e:	9300      	str	r3, [sp, #0]
 801c220:	462b      	mov	r3, r5
 801c222:	4622      	mov	r2, r4
 801c224:	f002 fdb0 	bl	801ed88 <ip4_output_if>
 801c228:	4603      	mov	r3, r0
 801c22a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801c22c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801c230:	4618      	mov	r0, r3
 801c232:	3720      	adds	r7, #32
 801c234:	46bd      	mov	sp, r7
 801c236:	bdb0      	pop	{r4, r5, r7, pc}
 801c238:	08025a40 	.word	0x08025a40
 801c23c:	08026004 	.word	0x08026004
 801c240:	08025a94 	.word	0x08025a94
 801c244:	08026024 	.word	0x08026024
 801c248:	08026044 	.word	0x08026044
 801c24c:	20029778 	.word	0x20029778
 801c250:	08026068 	.word	0x08026068

0801c254 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801c254:	b5b0      	push	{r4, r5, r7, lr}
 801c256:	b084      	sub	sp, #16
 801c258:	af00      	add	r7, sp, #0
 801c25a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801c25c:	687b      	ldr	r3, [r7, #4]
 801c25e:	2b00      	cmp	r3, #0
 801c260:	d106      	bne.n	801c270 <tcp_rexmit_rto_prepare+0x1c>
 801c262:	4b31      	ldr	r3, [pc, #196]	; (801c328 <tcp_rexmit_rto_prepare+0xd4>)
 801c264:	f240 6263 	movw	r2, #1635	; 0x663
 801c268:	4930      	ldr	r1, [pc, #192]	; (801c32c <tcp_rexmit_rto_prepare+0xd8>)
 801c26a:	4831      	ldr	r0, [pc, #196]	; (801c330 <tcp_rexmit_rto_prepare+0xdc>)
 801c26c:	f004 fd86 	bl	8020d7c <iprintf>

  if (pcb->unacked == NULL) {
 801c270:	687b      	ldr	r3, [r7, #4]
 801c272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c274:	2b00      	cmp	r3, #0
 801c276:	d102      	bne.n	801c27e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801c278:	f06f 0305 	mvn.w	r3, #5
 801c27c:	e050      	b.n	801c320 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801c27e:	687b      	ldr	r3, [r7, #4]
 801c280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c282:	60fb      	str	r3, [r7, #12]
 801c284:	e00b      	b.n	801c29e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801c286:	68f8      	ldr	r0, [r7, #12]
 801c288:	f7ff fee6 	bl	801c058 <tcp_output_segment_busy>
 801c28c:	4603      	mov	r3, r0
 801c28e:	2b00      	cmp	r3, #0
 801c290:	d002      	beq.n	801c298 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801c292:	f06f 0305 	mvn.w	r3, #5
 801c296:	e043      	b.n	801c320 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801c298:	68fb      	ldr	r3, [r7, #12]
 801c29a:	681b      	ldr	r3, [r3, #0]
 801c29c:	60fb      	str	r3, [r7, #12]
 801c29e:	68fb      	ldr	r3, [r7, #12]
 801c2a0:	681b      	ldr	r3, [r3, #0]
 801c2a2:	2b00      	cmp	r3, #0
 801c2a4:	d1ef      	bne.n	801c286 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801c2a6:	68f8      	ldr	r0, [r7, #12]
 801c2a8:	f7ff fed6 	bl	801c058 <tcp_output_segment_busy>
 801c2ac:	4603      	mov	r3, r0
 801c2ae:	2b00      	cmp	r3, #0
 801c2b0:	d002      	beq.n	801c2b8 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801c2b2:	f06f 0305 	mvn.w	r3, #5
 801c2b6:	e033      	b.n	801c320 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801c2b8:	687b      	ldr	r3, [r7, #4]
 801c2ba:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801c2bc:	68fb      	ldr	r3, [r7, #12]
 801c2be:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801c2c4:	687b      	ldr	r3, [r7, #4]
 801c2c6:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801c2c8:	687b      	ldr	r3, [r7, #4]
 801c2ca:	2200      	movs	r2, #0
 801c2cc:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801c2ce:	687b      	ldr	r3, [r7, #4]
 801c2d0:	8b5b      	ldrh	r3, [r3, #26]
 801c2d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801c2d6:	b29a      	uxth	r2, r3
 801c2d8:	687b      	ldr	r3, [r7, #4]
 801c2da:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801c2dc:	68fb      	ldr	r3, [r7, #12]
 801c2de:	68db      	ldr	r3, [r3, #12]
 801c2e0:	685b      	ldr	r3, [r3, #4]
 801c2e2:	4618      	mov	r0, r3
 801c2e4:	f7f9 f963 	bl	80155ae <lwip_htonl>
 801c2e8:	4604      	mov	r4, r0
 801c2ea:	68fb      	ldr	r3, [r7, #12]
 801c2ec:	891b      	ldrh	r3, [r3, #8]
 801c2ee:	461d      	mov	r5, r3
 801c2f0:	68fb      	ldr	r3, [r7, #12]
 801c2f2:	68db      	ldr	r3, [r3, #12]
 801c2f4:	899b      	ldrh	r3, [r3, #12]
 801c2f6:	b29b      	uxth	r3, r3
 801c2f8:	4618      	mov	r0, r3
 801c2fa:	f7f9 f943 	bl	8015584 <lwip_htons>
 801c2fe:	4603      	mov	r3, r0
 801c300:	b2db      	uxtb	r3, r3
 801c302:	f003 0303 	and.w	r3, r3, #3
 801c306:	2b00      	cmp	r3, #0
 801c308:	d001      	beq.n	801c30e <tcp_rexmit_rto_prepare+0xba>
 801c30a:	2301      	movs	r3, #1
 801c30c:	e000      	b.n	801c310 <tcp_rexmit_rto_prepare+0xbc>
 801c30e:	2300      	movs	r3, #0
 801c310:	442b      	add	r3, r5
 801c312:	18e2      	adds	r2, r4, r3
 801c314:	687b      	ldr	r3, [r7, #4]
 801c316:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801c318:	687b      	ldr	r3, [r7, #4]
 801c31a:	2200      	movs	r2, #0
 801c31c:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801c31e:	2300      	movs	r3, #0
}
 801c320:	4618      	mov	r0, r3
 801c322:	3710      	adds	r7, #16
 801c324:	46bd      	mov	sp, r7
 801c326:	bdb0      	pop	{r4, r5, r7, pc}
 801c328:	08025a40 	.word	0x08025a40
 801c32c:	0802607c 	.word	0x0802607c
 801c330:	08025a94 	.word	0x08025a94

0801c334 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801c334:	b580      	push	{r7, lr}
 801c336:	b082      	sub	sp, #8
 801c338:	af00      	add	r7, sp, #0
 801c33a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801c33c:	687b      	ldr	r3, [r7, #4]
 801c33e:	2b00      	cmp	r3, #0
 801c340:	d106      	bne.n	801c350 <tcp_rexmit_rto_commit+0x1c>
 801c342:	4b0d      	ldr	r3, [pc, #52]	; (801c378 <tcp_rexmit_rto_commit+0x44>)
 801c344:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801c348:	490c      	ldr	r1, [pc, #48]	; (801c37c <tcp_rexmit_rto_commit+0x48>)
 801c34a:	480d      	ldr	r0, [pc, #52]	; (801c380 <tcp_rexmit_rto_commit+0x4c>)
 801c34c:	f004 fd16 	bl	8020d7c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801c350:	687b      	ldr	r3, [r7, #4]
 801c352:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801c356:	2bff      	cmp	r3, #255	; 0xff
 801c358:	d007      	beq.n	801c36a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801c35a:	687b      	ldr	r3, [r7, #4]
 801c35c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801c360:	3301      	adds	r3, #1
 801c362:	b2da      	uxtb	r2, r3
 801c364:	687b      	ldr	r3, [r7, #4]
 801c366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801c36a:	6878      	ldr	r0, [r7, #4]
 801c36c:	f7ff fc80 	bl	801bc70 <tcp_output>
}
 801c370:	bf00      	nop
 801c372:	3708      	adds	r7, #8
 801c374:	46bd      	mov	sp, r7
 801c376:	bd80      	pop	{r7, pc}
 801c378:	08025a40 	.word	0x08025a40
 801c37c:	080260a0 	.word	0x080260a0
 801c380:	08025a94 	.word	0x08025a94

0801c384 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801c384:	b580      	push	{r7, lr}
 801c386:	b082      	sub	sp, #8
 801c388:	af00      	add	r7, sp, #0
 801c38a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801c38c:	687b      	ldr	r3, [r7, #4]
 801c38e:	2b00      	cmp	r3, #0
 801c390:	d106      	bne.n	801c3a0 <tcp_rexmit_rto+0x1c>
 801c392:	4b0a      	ldr	r3, [pc, #40]	; (801c3bc <tcp_rexmit_rto+0x38>)
 801c394:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801c398:	4909      	ldr	r1, [pc, #36]	; (801c3c0 <tcp_rexmit_rto+0x3c>)
 801c39a:	480a      	ldr	r0, [pc, #40]	; (801c3c4 <tcp_rexmit_rto+0x40>)
 801c39c:	f004 fcee 	bl	8020d7c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801c3a0:	6878      	ldr	r0, [r7, #4]
 801c3a2:	f7ff ff57 	bl	801c254 <tcp_rexmit_rto_prepare>
 801c3a6:	4603      	mov	r3, r0
 801c3a8:	2b00      	cmp	r3, #0
 801c3aa:	d102      	bne.n	801c3b2 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801c3ac:	6878      	ldr	r0, [r7, #4]
 801c3ae:	f7ff ffc1 	bl	801c334 <tcp_rexmit_rto_commit>
  }
}
 801c3b2:	bf00      	nop
 801c3b4:	3708      	adds	r7, #8
 801c3b6:	46bd      	mov	sp, r7
 801c3b8:	bd80      	pop	{r7, pc}
 801c3ba:	bf00      	nop
 801c3bc:	08025a40 	.word	0x08025a40
 801c3c0:	080260c4 	.word	0x080260c4
 801c3c4:	08025a94 	.word	0x08025a94

0801c3c8 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801c3c8:	b590      	push	{r4, r7, lr}
 801c3ca:	b085      	sub	sp, #20
 801c3cc:	af00      	add	r7, sp, #0
 801c3ce:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801c3d0:	687b      	ldr	r3, [r7, #4]
 801c3d2:	2b00      	cmp	r3, #0
 801c3d4:	d106      	bne.n	801c3e4 <tcp_rexmit+0x1c>
 801c3d6:	4b2f      	ldr	r3, [pc, #188]	; (801c494 <tcp_rexmit+0xcc>)
 801c3d8:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801c3dc:	492e      	ldr	r1, [pc, #184]	; (801c498 <tcp_rexmit+0xd0>)
 801c3de:	482f      	ldr	r0, [pc, #188]	; (801c49c <tcp_rexmit+0xd4>)
 801c3e0:	f004 fccc 	bl	8020d7c <iprintf>

  if (pcb->unacked == NULL) {
 801c3e4:	687b      	ldr	r3, [r7, #4]
 801c3e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c3e8:	2b00      	cmp	r3, #0
 801c3ea:	d102      	bne.n	801c3f2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801c3ec:	f06f 0305 	mvn.w	r3, #5
 801c3f0:	e04c      	b.n	801c48c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801c3f2:	687b      	ldr	r3, [r7, #4]
 801c3f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c3f6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801c3f8:	68b8      	ldr	r0, [r7, #8]
 801c3fa:	f7ff fe2d 	bl	801c058 <tcp_output_segment_busy>
 801c3fe:	4603      	mov	r3, r0
 801c400:	2b00      	cmp	r3, #0
 801c402:	d002      	beq.n	801c40a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801c404:	f06f 0305 	mvn.w	r3, #5
 801c408:	e040      	b.n	801c48c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801c40a:	68bb      	ldr	r3, [r7, #8]
 801c40c:	681a      	ldr	r2, [r3, #0]
 801c40e:	687b      	ldr	r3, [r7, #4]
 801c410:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801c412:	687b      	ldr	r3, [r7, #4]
 801c414:	336c      	adds	r3, #108	; 0x6c
 801c416:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801c418:	e002      	b.n	801c420 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801c41a:	68fb      	ldr	r3, [r7, #12]
 801c41c:	681b      	ldr	r3, [r3, #0]
 801c41e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801c420:	68fb      	ldr	r3, [r7, #12]
 801c422:	681b      	ldr	r3, [r3, #0]
 801c424:	2b00      	cmp	r3, #0
 801c426:	d011      	beq.n	801c44c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801c428:	68fb      	ldr	r3, [r7, #12]
 801c42a:	681b      	ldr	r3, [r3, #0]
 801c42c:	68db      	ldr	r3, [r3, #12]
 801c42e:	685b      	ldr	r3, [r3, #4]
 801c430:	4618      	mov	r0, r3
 801c432:	f7f9 f8bc 	bl	80155ae <lwip_htonl>
 801c436:	4604      	mov	r4, r0
 801c438:	68bb      	ldr	r3, [r7, #8]
 801c43a:	68db      	ldr	r3, [r3, #12]
 801c43c:	685b      	ldr	r3, [r3, #4]
 801c43e:	4618      	mov	r0, r3
 801c440:	f7f9 f8b5 	bl	80155ae <lwip_htonl>
 801c444:	4603      	mov	r3, r0
 801c446:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801c448:	2b00      	cmp	r3, #0
 801c44a:	dbe6      	blt.n	801c41a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801c44c:	68fb      	ldr	r3, [r7, #12]
 801c44e:	681a      	ldr	r2, [r3, #0]
 801c450:	68bb      	ldr	r3, [r7, #8]
 801c452:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801c454:	68fb      	ldr	r3, [r7, #12]
 801c456:	68ba      	ldr	r2, [r7, #8]
 801c458:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801c45a:	68bb      	ldr	r3, [r7, #8]
 801c45c:	681b      	ldr	r3, [r3, #0]
 801c45e:	2b00      	cmp	r3, #0
 801c460:	d103      	bne.n	801c46a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801c462:	687b      	ldr	r3, [r7, #4]
 801c464:	2200      	movs	r2, #0
 801c466:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801c46a:	687b      	ldr	r3, [r7, #4]
 801c46c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801c470:	2bff      	cmp	r3, #255	; 0xff
 801c472:	d007      	beq.n	801c484 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801c474:	687b      	ldr	r3, [r7, #4]
 801c476:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801c47a:	3301      	adds	r3, #1
 801c47c:	b2da      	uxtb	r2, r3
 801c47e:	687b      	ldr	r3, [r7, #4]
 801c480:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801c484:	687b      	ldr	r3, [r7, #4]
 801c486:	2200      	movs	r2, #0
 801c488:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801c48a:	2300      	movs	r3, #0
}
 801c48c:	4618      	mov	r0, r3
 801c48e:	3714      	adds	r7, #20
 801c490:	46bd      	mov	sp, r7
 801c492:	bd90      	pop	{r4, r7, pc}
 801c494:	08025a40 	.word	0x08025a40
 801c498:	080260e0 	.word	0x080260e0
 801c49c:	08025a94 	.word	0x08025a94

0801c4a0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801c4a0:	b580      	push	{r7, lr}
 801c4a2:	b082      	sub	sp, #8
 801c4a4:	af00      	add	r7, sp, #0
 801c4a6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801c4a8:	687b      	ldr	r3, [r7, #4]
 801c4aa:	2b00      	cmp	r3, #0
 801c4ac:	d106      	bne.n	801c4bc <tcp_rexmit_fast+0x1c>
 801c4ae:	4b2a      	ldr	r3, [pc, #168]	; (801c558 <tcp_rexmit_fast+0xb8>)
 801c4b0:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801c4b4:	4929      	ldr	r1, [pc, #164]	; (801c55c <tcp_rexmit_fast+0xbc>)
 801c4b6:	482a      	ldr	r0, [pc, #168]	; (801c560 <tcp_rexmit_fast+0xc0>)
 801c4b8:	f004 fc60 	bl	8020d7c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801c4bc:	687b      	ldr	r3, [r7, #4]
 801c4be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c4c0:	2b00      	cmp	r3, #0
 801c4c2:	d044      	beq.n	801c54e <tcp_rexmit_fast+0xae>
 801c4c4:	687b      	ldr	r3, [r7, #4]
 801c4c6:	8b5b      	ldrh	r3, [r3, #26]
 801c4c8:	f003 0304 	and.w	r3, r3, #4
 801c4cc:	2b00      	cmp	r3, #0
 801c4ce:	d13e      	bne.n	801c54e <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801c4d0:	6878      	ldr	r0, [r7, #4]
 801c4d2:	f7ff ff79 	bl	801c3c8 <tcp_rexmit>
 801c4d6:	4603      	mov	r3, r0
 801c4d8:	2b00      	cmp	r3, #0
 801c4da:	d138      	bne.n	801c54e <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801c4dc:	687b      	ldr	r3, [r7, #4]
 801c4de:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801c4e2:	687b      	ldr	r3, [r7, #4]
 801c4e4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801c4e8:	4293      	cmp	r3, r2
 801c4ea:	bf28      	it	cs
 801c4ec:	4613      	movcs	r3, r2
 801c4ee:	b29b      	uxth	r3, r3
 801c4f0:	0fda      	lsrs	r2, r3, #31
 801c4f2:	4413      	add	r3, r2
 801c4f4:	105b      	asrs	r3, r3, #1
 801c4f6:	b29a      	uxth	r2, r3
 801c4f8:	687b      	ldr	r3, [r7, #4]
 801c4fa:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801c4fe:	687b      	ldr	r3, [r7, #4]
 801c500:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801c504:	461a      	mov	r2, r3
 801c506:	687b      	ldr	r3, [r7, #4]
 801c508:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801c50a:	005b      	lsls	r3, r3, #1
 801c50c:	429a      	cmp	r2, r3
 801c50e:	d206      	bcs.n	801c51e <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801c510:	687b      	ldr	r3, [r7, #4]
 801c512:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801c514:	005b      	lsls	r3, r3, #1
 801c516:	b29a      	uxth	r2, r3
 801c518:	687b      	ldr	r3, [r7, #4]
 801c51a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801c51e:	687b      	ldr	r3, [r7, #4]
 801c520:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801c524:	687b      	ldr	r3, [r7, #4]
 801c526:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801c528:	4619      	mov	r1, r3
 801c52a:	0049      	lsls	r1, r1, #1
 801c52c:	440b      	add	r3, r1
 801c52e:	b29b      	uxth	r3, r3
 801c530:	4413      	add	r3, r2
 801c532:	b29a      	uxth	r2, r3
 801c534:	687b      	ldr	r3, [r7, #4]
 801c536:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801c53a:	687b      	ldr	r3, [r7, #4]
 801c53c:	8b5b      	ldrh	r3, [r3, #26]
 801c53e:	f043 0304 	orr.w	r3, r3, #4
 801c542:	b29a      	uxth	r2, r3
 801c544:	687b      	ldr	r3, [r7, #4]
 801c546:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801c548:	687b      	ldr	r3, [r7, #4]
 801c54a:	2200      	movs	r2, #0
 801c54c:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801c54e:	bf00      	nop
 801c550:	3708      	adds	r7, #8
 801c552:	46bd      	mov	sp, r7
 801c554:	bd80      	pop	{r7, pc}
 801c556:	bf00      	nop
 801c558:	08025a40 	.word	0x08025a40
 801c55c:	080260f8 	.word	0x080260f8
 801c560:	08025a94 	.word	0x08025a94

0801c564 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801c564:	b580      	push	{r7, lr}
 801c566:	b086      	sub	sp, #24
 801c568:	af00      	add	r7, sp, #0
 801c56a:	60f8      	str	r0, [r7, #12]
 801c56c:	607b      	str	r3, [r7, #4]
 801c56e:	460b      	mov	r3, r1
 801c570:	817b      	strh	r3, [r7, #10]
 801c572:	4613      	mov	r3, r2
 801c574:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801c576:	897a      	ldrh	r2, [r7, #10]
 801c578:	893b      	ldrh	r3, [r7, #8]
 801c57a:	4413      	add	r3, r2
 801c57c:	b29b      	uxth	r3, r3
 801c57e:	3314      	adds	r3, #20
 801c580:	b29b      	uxth	r3, r3
 801c582:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c586:	4619      	mov	r1, r3
 801c588:	2022      	movs	r0, #34	; 0x22
 801c58a:	f7fa f8bd 	bl	8016708 <pbuf_alloc>
 801c58e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801c590:	697b      	ldr	r3, [r7, #20]
 801c592:	2b00      	cmp	r3, #0
 801c594:	d04d      	beq.n	801c632 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801c596:	897b      	ldrh	r3, [r7, #10]
 801c598:	3313      	adds	r3, #19
 801c59a:	697a      	ldr	r2, [r7, #20]
 801c59c:	8952      	ldrh	r2, [r2, #10]
 801c59e:	4293      	cmp	r3, r2
 801c5a0:	db06      	blt.n	801c5b0 <tcp_output_alloc_header_common+0x4c>
 801c5a2:	4b26      	ldr	r3, [pc, #152]	; (801c63c <tcp_output_alloc_header_common+0xd8>)
 801c5a4:	f240 7223 	movw	r2, #1827	; 0x723
 801c5a8:	4925      	ldr	r1, [pc, #148]	; (801c640 <tcp_output_alloc_header_common+0xdc>)
 801c5aa:	4826      	ldr	r0, [pc, #152]	; (801c644 <tcp_output_alloc_header_common+0xe0>)
 801c5ac:	f004 fbe6 	bl	8020d7c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801c5b0:	697b      	ldr	r3, [r7, #20]
 801c5b2:	685b      	ldr	r3, [r3, #4]
 801c5b4:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801c5b6:	8c3b      	ldrh	r3, [r7, #32]
 801c5b8:	4618      	mov	r0, r3
 801c5ba:	f7f8 ffe3 	bl	8015584 <lwip_htons>
 801c5be:	4603      	mov	r3, r0
 801c5c0:	461a      	mov	r2, r3
 801c5c2:	693b      	ldr	r3, [r7, #16]
 801c5c4:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801c5c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801c5c8:	4618      	mov	r0, r3
 801c5ca:	f7f8 ffdb 	bl	8015584 <lwip_htons>
 801c5ce:	4603      	mov	r3, r0
 801c5d0:	461a      	mov	r2, r3
 801c5d2:	693b      	ldr	r3, [r7, #16]
 801c5d4:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801c5d6:	693b      	ldr	r3, [r7, #16]
 801c5d8:	687a      	ldr	r2, [r7, #4]
 801c5da:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801c5dc:	68f8      	ldr	r0, [r7, #12]
 801c5de:	f7f8 ffe6 	bl	80155ae <lwip_htonl>
 801c5e2:	4602      	mov	r2, r0
 801c5e4:	693b      	ldr	r3, [r7, #16]
 801c5e6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801c5e8:	897b      	ldrh	r3, [r7, #10]
 801c5ea:	089b      	lsrs	r3, r3, #2
 801c5ec:	b29b      	uxth	r3, r3
 801c5ee:	3305      	adds	r3, #5
 801c5f0:	b29b      	uxth	r3, r3
 801c5f2:	031b      	lsls	r3, r3, #12
 801c5f4:	b29a      	uxth	r2, r3
 801c5f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c5fa:	b29b      	uxth	r3, r3
 801c5fc:	4313      	orrs	r3, r2
 801c5fe:	b29b      	uxth	r3, r3
 801c600:	4618      	mov	r0, r3
 801c602:	f7f8 ffbf 	bl	8015584 <lwip_htons>
 801c606:	4603      	mov	r3, r0
 801c608:	461a      	mov	r2, r3
 801c60a:	693b      	ldr	r3, [r7, #16]
 801c60c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801c60e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801c610:	4618      	mov	r0, r3
 801c612:	f7f8 ffb7 	bl	8015584 <lwip_htons>
 801c616:	4603      	mov	r3, r0
 801c618:	461a      	mov	r2, r3
 801c61a:	693b      	ldr	r3, [r7, #16]
 801c61c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801c61e:	693b      	ldr	r3, [r7, #16]
 801c620:	2200      	movs	r2, #0
 801c622:	741a      	strb	r2, [r3, #16]
 801c624:	2200      	movs	r2, #0
 801c626:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801c628:	693b      	ldr	r3, [r7, #16]
 801c62a:	2200      	movs	r2, #0
 801c62c:	749a      	strb	r2, [r3, #18]
 801c62e:	2200      	movs	r2, #0
 801c630:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801c632:	697b      	ldr	r3, [r7, #20]
}
 801c634:	4618      	mov	r0, r3
 801c636:	3718      	adds	r7, #24
 801c638:	46bd      	mov	sp, r7
 801c63a:	bd80      	pop	{r7, pc}
 801c63c:	08025a40 	.word	0x08025a40
 801c640:	08026118 	.word	0x08026118
 801c644:	08025a94 	.word	0x08025a94

0801c648 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801c648:	b5b0      	push	{r4, r5, r7, lr}
 801c64a:	b08a      	sub	sp, #40	; 0x28
 801c64c:	af04      	add	r7, sp, #16
 801c64e:	60f8      	str	r0, [r7, #12]
 801c650:	607b      	str	r3, [r7, #4]
 801c652:	460b      	mov	r3, r1
 801c654:	817b      	strh	r3, [r7, #10]
 801c656:	4613      	mov	r3, r2
 801c658:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801c65a:	68fb      	ldr	r3, [r7, #12]
 801c65c:	2b00      	cmp	r3, #0
 801c65e:	d106      	bne.n	801c66e <tcp_output_alloc_header+0x26>
 801c660:	4b15      	ldr	r3, [pc, #84]	; (801c6b8 <tcp_output_alloc_header+0x70>)
 801c662:	f240 7242 	movw	r2, #1858	; 0x742
 801c666:	4915      	ldr	r1, [pc, #84]	; (801c6bc <tcp_output_alloc_header+0x74>)
 801c668:	4815      	ldr	r0, [pc, #84]	; (801c6c0 <tcp_output_alloc_header+0x78>)
 801c66a:	f004 fb87 	bl	8020d7c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801c66e:	68fb      	ldr	r3, [r7, #12]
 801c670:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801c672:	68fb      	ldr	r3, [r7, #12]
 801c674:	8adb      	ldrh	r3, [r3, #22]
 801c676:	68fa      	ldr	r2, [r7, #12]
 801c678:	8b12      	ldrh	r2, [r2, #24]
 801c67a:	68f9      	ldr	r1, [r7, #12]
 801c67c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801c67e:	893d      	ldrh	r5, [r7, #8]
 801c680:	897c      	ldrh	r4, [r7, #10]
 801c682:	9103      	str	r1, [sp, #12]
 801c684:	2110      	movs	r1, #16
 801c686:	9102      	str	r1, [sp, #8]
 801c688:	9201      	str	r2, [sp, #4]
 801c68a:	9300      	str	r3, [sp, #0]
 801c68c:	687b      	ldr	r3, [r7, #4]
 801c68e:	462a      	mov	r2, r5
 801c690:	4621      	mov	r1, r4
 801c692:	f7ff ff67 	bl	801c564 <tcp_output_alloc_header_common>
 801c696:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801c698:	697b      	ldr	r3, [r7, #20]
 801c69a:	2b00      	cmp	r3, #0
 801c69c:	d006      	beq.n	801c6ac <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801c69e:	68fb      	ldr	r3, [r7, #12]
 801c6a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c6a2:	68fa      	ldr	r2, [r7, #12]
 801c6a4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801c6a6:	441a      	add	r2, r3
 801c6a8:	68fb      	ldr	r3, [r7, #12]
 801c6aa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801c6ac:	697b      	ldr	r3, [r7, #20]
}
 801c6ae:	4618      	mov	r0, r3
 801c6b0:	3718      	adds	r7, #24
 801c6b2:	46bd      	mov	sp, r7
 801c6b4:	bdb0      	pop	{r4, r5, r7, pc}
 801c6b6:	bf00      	nop
 801c6b8:	08025a40 	.word	0x08025a40
 801c6bc:	08026148 	.word	0x08026148
 801c6c0:	08025a94 	.word	0x08025a94

0801c6c4 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801c6c4:	b580      	push	{r7, lr}
 801c6c6:	b088      	sub	sp, #32
 801c6c8:	af00      	add	r7, sp, #0
 801c6ca:	60f8      	str	r0, [r7, #12]
 801c6cc:	60b9      	str	r1, [r7, #8]
 801c6ce:	4611      	mov	r1, r2
 801c6d0:	461a      	mov	r2, r3
 801c6d2:	460b      	mov	r3, r1
 801c6d4:	71fb      	strb	r3, [r7, #7]
 801c6d6:	4613      	mov	r3, r2
 801c6d8:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801c6da:	2300      	movs	r3, #0
 801c6dc:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801c6de:	68bb      	ldr	r3, [r7, #8]
 801c6e0:	2b00      	cmp	r3, #0
 801c6e2:	d106      	bne.n	801c6f2 <tcp_output_fill_options+0x2e>
 801c6e4:	4b13      	ldr	r3, [pc, #76]	; (801c734 <tcp_output_fill_options+0x70>)
 801c6e6:	f240 7256 	movw	r2, #1878	; 0x756
 801c6ea:	4913      	ldr	r1, [pc, #76]	; (801c738 <tcp_output_fill_options+0x74>)
 801c6ec:	4813      	ldr	r0, [pc, #76]	; (801c73c <tcp_output_fill_options+0x78>)
 801c6ee:	f004 fb45 	bl	8020d7c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801c6f2:	68bb      	ldr	r3, [r7, #8]
 801c6f4:	685b      	ldr	r3, [r3, #4]
 801c6f6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801c6f8:	69bb      	ldr	r3, [r7, #24]
 801c6fa:	3314      	adds	r3, #20
 801c6fc:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801c6fe:	69bb      	ldr	r3, [r7, #24]
 801c700:	f103 0214 	add.w	r2, r3, #20
 801c704:	8bfb      	ldrh	r3, [r7, #30]
 801c706:	009b      	lsls	r3, r3, #2
 801c708:	4619      	mov	r1, r3
 801c70a:	79fb      	ldrb	r3, [r7, #7]
 801c70c:	009b      	lsls	r3, r3, #2
 801c70e:	f003 0304 	and.w	r3, r3, #4
 801c712:	440b      	add	r3, r1
 801c714:	4413      	add	r3, r2
 801c716:	697a      	ldr	r2, [r7, #20]
 801c718:	429a      	cmp	r2, r3
 801c71a:	d006      	beq.n	801c72a <tcp_output_fill_options+0x66>
 801c71c:	4b05      	ldr	r3, [pc, #20]	; (801c734 <tcp_output_fill_options+0x70>)
 801c71e:	f240 7275 	movw	r2, #1909	; 0x775
 801c722:	4907      	ldr	r1, [pc, #28]	; (801c740 <tcp_output_fill_options+0x7c>)
 801c724:	4805      	ldr	r0, [pc, #20]	; (801c73c <tcp_output_fill_options+0x78>)
 801c726:	f004 fb29 	bl	8020d7c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801c72a:	bf00      	nop
 801c72c:	3720      	adds	r7, #32
 801c72e:	46bd      	mov	sp, r7
 801c730:	bd80      	pop	{r7, pc}
 801c732:	bf00      	nop
 801c734:	08025a40 	.word	0x08025a40
 801c738:	08026170 	.word	0x08026170
 801c73c:	08025a94 	.word	0x08025a94
 801c740:	08026068 	.word	0x08026068

0801c744 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801c744:	b580      	push	{r7, lr}
 801c746:	b08a      	sub	sp, #40	; 0x28
 801c748:	af04      	add	r7, sp, #16
 801c74a:	60f8      	str	r0, [r7, #12]
 801c74c:	60b9      	str	r1, [r7, #8]
 801c74e:	607a      	str	r2, [r7, #4]
 801c750:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801c752:	68bb      	ldr	r3, [r7, #8]
 801c754:	2b00      	cmp	r3, #0
 801c756:	d106      	bne.n	801c766 <tcp_output_control_segment+0x22>
 801c758:	4b1c      	ldr	r3, [pc, #112]	; (801c7cc <tcp_output_control_segment+0x88>)
 801c75a:	f240 7287 	movw	r2, #1927	; 0x787
 801c75e:	491c      	ldr	r1, [pc, #112]	; (801c7d0 <tcp_output_control_segment+0x8c>)
 801c760:	481c      	ldr	r0, [pc, #112]	; (801c7d4 <tcp_output_control_segment+0x90>)
 801c762:	f004 fb0b 	bl	8020d7c <iprintf>

  netif = tcp_route(pcb, src, dst);
 801c766:	683a      	ldr	r2, [r7, #0]
 801c768:	6879      	ldr	r1, [r7, #4]
 801c76a:	68f8      	ldr	r0, [r7, #12]
 801c76c:	f7fe fae8 	bl	801ad40 <tcp_route>
 801c770:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801c772:	693b      	ldr	r3, [r7, #16]
 801c774:	2b00      	cmp	r3, #0
 801c776:	d102      	bne.n	801c77e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801c778:	23fc      	movs	r3, #252	; 0xfc
 801c77a:	75fb      	strb	r3, [r7, #23]
 801c77c:	e01c      	b.n	801c7b8 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801c77e:	68fb      	ldr	r3, [r7, #12]
 801c780:	2b00      	cmp	r3, #0
 801c782:	d006      	beq.n	801c792 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801c784:	68fb      	ldr	r3, [r7, #12]
 801c786:	7adb      	ldrb	r3, [r3, #11]
 801c788:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801c78a:	68fb      	ldr	r3, [r7, #12]
 801c78c:	7a9b      	ldrb	r3, [r3, #10]
 801c78e:	757b      	strb	r3, [r7, #21]
 801c790:	e003      	b.n	801c79a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801c792:	23ff      	movs	r3, #255	; 0xff
 801c794:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801c796:	2300      	movs	r3, #0
 801c798:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801c79a:	7dba      	ldrb	r2, [r7, #22]
 801c79c:	693b      	ldr	r3, [r7, #16]
 801c79e:	9302      	str	r3, [sp, #8]
 801c7a0:	2306      	movs	r3, #6
 801c7a2:	9301      	str	r3, [sp, #4]
 801c7a4:	7d7b      	ldrb	r3, [r7, #21]
 801c7a6:	9300      	str	r3, [sp, #0]
 801c7a8:	4613      	mov	r3, r2
 801c7aa:	683a      	ldr	r2, [r7, #0]
 801c7ac:	6879      	ldr	r1, [r7, #4]
 801c7ae:	68b8      	ldr	r0, [r7, #8]
 801c7b0:	f002 faea 	bl	801ed88 <ip4_output_if>
 801c7b4:	4603      	mov	r3, r0
 801c7b6:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801c7b8:	68b8      	ldr	r0, [r7, #8]
 801c7ba:	f7fa fab9 	bl	8016d30 <pbuf_free>
  return err;
 801c7be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801c7c2:	4618      	mov	r0, r3
 801c7c4:	3718      	adds	r7, #24
 801c7c6:	46bd      	mov	sp, r7
 801c7c8:	bd80      	pop	{r7, pc}
 801c7ca:	bf00      	nop
 801c7cc:	08025a40 	.word	0x08025a40
 801c7d0:	08026198 	.word	0x08026198
 801c7d4:	08025a94 	.word	0x08025a94

0801c7d8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801c7d8:	b590      	push	{r4, r7, lr}
 801c7da:	b08b      	sub	sp, #44	; 0x2c
 801c7dc:	af04      	add	r7, sp, #16
 801c7de:	60f8      	str	r0, [r7, #12]
 801c7e0:	60b9      	str	r1, [r7, #8]
 801c7e2:	607a      	str	r2, [r7, #4]
 801c7e4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801c7e6:	683b      	ldr	r3, [r7, #0]
 801c7e8:	2b00      	cmp	r3, #0
 801c7ea:	d106      	bne.n	801c7fa <tcp_rst+0x22>
 801c7ec:	4b1f      	ldr	r3, [pc, #124]	; (801c86c <tcp_rst+0x94>)
 801c7ee:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801c7f2:	491f      	ldr	r1, [pc, #124]	; (801c870 <tcp_rst+0x98>)
 801c7f4:	481f      	ldr	r0, [pc, #124]	; (801c874 <tcp_rst+0x9c>)
 801c7f6:	f004 fac1 	bl	8020d7c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801c7fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c7fc:	2b00      	cmp	r3, #0
 801c7fe:	d106      	bne.n	801c80e <tcp_rst+0x36>
 801c800:	4b1a      	ldr	r3, [pc, #104]	; (801c86c <tcp_rst+0x94>)
 801c802:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801c806:	491c      	ldr	r1, [pc, #112]	; (801c878 <tcp_rst+0xa0>)
 801c808:	481a      	ldr	r0, [pc, #104]	; (801c874 <tcp_rst+0x9c>)
 801c80a:	f004 fab7 	bl	8020d7c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c80e:	2300      	movs	r3, #0
 801c810:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801c812:	f246 0308 	movw	r3, #24584	; 0x6008
 801c816:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801c818:	7dfb      	ldrb	r3, [r7, #23]
 801c81a:	b29c      	uxth	r4, r3
 801c81c:	68b8      	ldr	r0, [r7, #8]
 801c81e:	f7f8 fec6 	bl	80155ae <lwip_htonl>
 801c822:	4602      	mov	r2, r0
 801c824:	8abb      	ldrh	r3, [r7, #20]
 801c826:	9303      	str	r3, [sp, #12]
 801c828:	2314      	movs	r3, #20
 801c82a:	9302      	str	r3, [sp, #8]
 801c82c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801c82e:	9301      	str	r3, [sp, #4]
 801c830:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801c832:	9300      	str	r3, [sp, #0]
 801c834:	4613      	mov	r3, r2
 801c836:	2200      	movs	r2, #0
 801c838:	4621      	mov	r1, r4
 801c83a:	6878      	ldr	r0, [r7, #4]
 801c83c:	f7ff fe92 	bl	801c564 <tcp_output_alloc_header_common>
 801c840:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801c842:	693b      	ldr	r3, [r7, #16]
 801c844:	2b00      	cmp	r3, #0
 801c846:	d00c      	beq.n	801c862 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801c848:	7dfb      	ldrb	r3, [r7, #23]
 801c84a:	2200      	movs	r2, #0
 801c84c:	6939      	ldr	r1, [r7, #16]
 801c84e:	68f8      	ldr	r0, [r7, #12]
 801c850:	f7ff ff38 	bl	801c6c4 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801c854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c856:	683a      	ldr	r2, [r7, #0]
 801c858:	6939      	ldr	r1, [r7, #16]
 801c85a:	68f8      	ldr	r0, [r7, #12]
 801c85c:	f7ff ff72 	bl	801c744 <tcp_output_control_segment>
 801c860:	e000      	b.n	801c864 <tcp_rst+0x8c>
    return;
 801c862:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801c864:	371c      	adds	r7, #28
 801c866:	46bd      	mov	sp, r7
 801c868:	bd90      	pop	{r4, r7, pc}
 801c86a:	bf00      	nop
 801c86c:	08025a40 	.word	0x08025a40
 801c870:	080261c4 	.word	0x080261c4
 801c874:	08025a94 	.word	0x08025a94
 801c878:	080261e0 	.word	0x080261e0

0801c87c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801c87c:	b590      	push	{r4, r7, lr}
 801c87e:	b087      	sub	sp, #28
 801c880:	af00      	add	r7, sp, #0
 801c882:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801c884:	2300      	movs	r3, #0
 801c886:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801c888:	2300      	movs	r3, #0
 801c88a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801c88c:	687b      	ldr	r3, [r7, #4]
 801c88e:	2b00      	cmp	r3, #0
 801c890:	d106      	bne.n	801c8a0 <tcp_send_empty_ack+0x24>
 801c892:	4b28      	ldr	r3, [pc, #160]	; (801c934 <tcp_send_empty_ack+0xb8>)
 801c894:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801c898:	4927      	ldr	r1, [pc, #156]	; (801c938 <tcp_send_empty_ack+0xbc>)
 801c89a:	4828      	ldr	r0, [pc, #160]	; (801c93c <tcp_send_empty_ack+0xc0>)
 801c89c:	f004 fa6e 	bl	8020d7c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801c8a0:	7dfb      	ldrb	r3, [r7, #23]
 801c8a2:	009b      	lsls	r3, r3, #2
 801c8a4:	b2db      	uxtb	r3, r3
 801c8a6:	f003 0304 	and.w	r3, r3, #4
 801c8aa:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801c8ac:	7d7b      	ldrb	r3, [r7, #21]
 801c8ae:	b29c      	uxth	r4, r3
 801c8b0:	687b      	ldr	r3, [r7, #4]
 801c8b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801c8b4:	4618      	mov	r0, r3
 801c8b6:	f7f8 fe7a 	bl	80155ae <lwip_htonl>
 801c8ba:	4603      	mov	r3, r0
 801c8bc:	2200      	movs	r2, #0
 801c8be:	4621      	mov	r1, r4
 801c8c0:	6878      	ldr	r0, [r7, #4]
 801c8c2:	f7ff fec1 	bl	801c648 <tcp_output_alloc_header>
 801c8c6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801c8c8:	693b      	ldr	r3, [r7, #16]
 801c8ca:	2b00      	cmp	r3, #0
 801c8cc:	d109      	bne.n	801c8e2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801c8ce:	687b      	ldr	r3, [r7, #4]
 801c8d0:	8b5b      	ldrh	r3, [r3, #26]
 801c8d2:	f043 0303 	orr.w	r3, r3, #3
 801c8d6:	b29a      	uxth	r2, r3
 801c8d8:	687b      	ldr	r3, [r7, #4]
 801c8da:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801c8dc:	f06f 0301 	mvn.w	r3, #1
 801c8e0:	e023      	b.n	801c92a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801c8e2:	7dbb      	ldrb	r3, [r7, #22]
 801c8e4:	7dfa      	ldrb	r2, [r7, #23]
 801c8e6:	6939      	ldr	r1, [r7, #16]
 801c8e8:	6878      	ldr	r0, [r7, #4]
 801c8ea:	f7ff feeb 	bl	801c6c4 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801c8ee:	687a      	ldr	r2, [r7, #4]
 801c8f0:	687b      	ldr	r3, [r7, #4]
 801c8f2:	3304      	adds	r3, #4
 801c8f4:	6939      	ldr	r1, [r7, #16]
 801c8f6:	6878      	ldr	r0, [r7, #4]
 801c8f8:	f7ff ff24 	bl	801c744 <tcp_output_control_segment>
 801c8fc:	4603      	mov	r3, r0
 801c8fe:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801c900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c904:	2b00      	cmp	r3, #0
 801c906:	d007      	beq.n	801c918 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801c908:	687b      	ldr	r3, [r7, #4]
 801c90a:	8b5b      	ldrh	r3, [r3, #26]
 801c90c:	f043 0303 	orr.w	r3, r3, #3
 801c910:	b29a      	uxth	r2, r3
 801c912:	687b      	ldr	r3, [r7, #4]
 801c914:	835a      	strh	r2, [r3, #26]
 801c916:	e006      	b.n	801c926 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801c918:	687b      	ldr	r3, [r7, #4]
 801c91a:	8b5b      	ldrh	r3, [r3, #26]
 801c91c:	f023 0303 	bic.w	r3, r3, #3
 801c920:	b29a      	uxth	r2, r3
 801c922:	687b      	ldr	r3, [r7, #4]
 801c924:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801c926:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c92a:	4618      	mov	r0, r3
 801c92c:	371c      	adds	r7, #28
 801c92e:	46bd      	mov	sp, r7
 801c930:	bd90      	pop	{r4, r7, pc}
 801c932:	bf00      	nop
 801c934:	08025a40 	.word	0x08025a40
 801c938:	080261fc 	.word	0x080261fc
 801c93c:	08025a94 	.word	0x08025a94

0801c940 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801c940:	b590      	push	{r4, r7, lr}
 801c942:	b087      	sub	sp, #28
 801c944:	af00      	add	r7, sp, #0
 801c946:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c948:	2300      	movs	r3, #0
 801c94a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801c94c:	687b      	ldr	r3, [r7, #4]
 801c94e:	2b00      	cmp	r3, #0
 801c950:	d106      	bne.n	801c960 <tcp_keepalive+0x20>
 801c952:	4b18      	ldr	r3, [pc, #96]	; (801c9b4 <tcp_keepalive+0x74>)
 801c954:	f640 0224 	movw	r2, #2084	; 0x824
 801c958:	4917      	ldr	r1, [pc, #92]	; (801c9b8 <tcp_keepalive+0x78>)
 801c95a:	4818      	ldr	r0, [pc, #96]	; (801c9bc <tcp_keepalive+0x7c>)
 801c95c:	f004 fa0e 	bl	8020d7c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801c960:	7dfb      	ldrb	r3, [r7, #23]
 801c962:	b29c      	uxth	r4, r3
 801c964:	687b      	ldr	r3, [r7, #4]
 801c966:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801c968:	3b01      	subs	r3, #1
 801c96a:	4618      	mov	r0, r3
 801c96c:	f7f8 fe1f 	bl	80155ae <lwip_htonl>
 801c970:	4603      	mov	r3, r0
 801c972:	2200      	movs	r2, #0
 801c974:	4621      	mov	r1, r4
 801c976:	6878      	ldr	r0, [r7, #4]
 801c978:	f7ff fe66 	bl	801c648 <tcp_output_alloc_header>
 801c97c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801c97e:	693b      	ldr	r3, [r7, #16]
 801c980:	2b00      	cmp	r3, #0
 801c982:	d102      	bne.n	801c98a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801c984:	f04f 33ff 	mov.w	r3, #4294967295
 801c988:	e010      	b.n	801c9ac <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801c98a:	7dfb      	ldrb	r3, [r7, #23]
 801c98c:	2200      	movs	r2, #0
 801c98e:	6939      	ldr	r1, [r7, #16]
 801c990:	6878      	ldr	r0, [r7, #4]
 801c992:	f7ff fe97 	bl	801c6c4 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801c996:	687a      	ldr	r2, [r7, #4]
 801c998:	687b      	ldr	r3, [r7, #4]
 801c99a:	3304      	adds	r3, #4
 801c99c:	6939      	ldr	r1, [r7, #16]
 801c99e:	6878      	ldr	r0, [r7, #4]
 801c9a0:	f7ff fed0 	bl	801c744 <tcp_output_control_segment>
 801c9a4:	4603      	mov	r3, r0
 801c9a6:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801c9a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c9ac:	4618      	mov	r0, r3
 801c9ae:	371c      	adds	r7, #28
 801c9b0:	46bd      	mov	sp, r7
 801c9b2:	bd90      	pop	{r4, r7, pc}
 801c9b4:	08025a40 	.word	0x08025a40
 801c9b8:	0802621c 	.word	0x0802621c
 801c9bc:	08025a94 	.word	0x08025a94

0801c9c0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801c9c0:	b590      	push	{r4, r7, lr}
 801c9c2:	b08b      	sub	sp, #44	; 0x2c
 801c9c4:	af00      	add	r7, sp, #0
 801c9c6:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c9c8:	2300      	movs	r3, #0
 801c9ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801c9ce:	687b      	ldr	r3, [r7, #4]
 801c9d0:	2b00      	cmp	r3, #0
 801c9d2:	d106      	bne.n	801c9e2 <tcp_zero_window_probe+0x22>
 801c9d4:	4b4c      	ldr	r3, [pc, #304]	; (801cb08 <tcp_zero_window_probe+0x148>)
 801c9d6:	f640 024f 	movw	r2, #2127	; 0x84f
 801c9da:	494c      	ldr	r1, [pc, #304]	; (801cb0c <tcp_zero_window_probe+0x14c>)
 801c9dc:	484c      	ldr	r0, [pc, #304]	; (801cb10 <tcp_zero_window_probe+0x150>)
 801c9de:	f004 f9cd 	bl	8020d7c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801c9e2:	687b      	ldr	r3, [r7, #4]
 801c9e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c9e6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801c9e8:	6a3b      	ldr	r3, [r7, #32]
 801c9ea:	2b00      	cmp	r3, #0
 801c9ec:	d101      	bne.n	801c9f2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801c9ee:	2300      	movs	r3, #0
 801c9f0:	e086      	b.n	801cb00 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801c9f2:	687b      	ldr	r3, [r7, #4]
 801c9f4:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 801c9f8:	2bff      	cmp	r3, #255	; 0xff
 801c9fa:	d007      	beq.n	801ca0c <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801c9fc:	687b      	ldr	r3, [r7, #4]
 801c9fe:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 801ca02:	3301      	adds	r3, #1
 801ca04:	b2da      	uxtb	r2, r3
 801ca06:	687b      	ldr	r3, [r7, #4]
 801ca08:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801ca0c:	6a3b      	ldr	r3, [r7, #32]
 801ca0e:	68db      	ldr	r3, [r3, #12]
 801ca10:	899b      	ldrh	r3, [r3, #12]
 801ca12:	b29b      	uxth	r3, r3
 801ca14:	4618      	mov	r0, r3
 801ca16:	f7f8 fdb5 	bl	8015584 <lwip_htons>
 801ca1a:	4603      	mov	r3, r0
 801ca1c:	b2db      	uxtb	r3, r3
 801ca1e:	f003 0301 	and.w	r3, r3, #1
 801ca22:	2b00      	cmp	r3, #0
 801ca24:	d005      	beq.n	801ca32 <tcp_zero_window_probe+0x72>
 801ca26:	6a3b      	ldr	r3, [r7, #32]
 801ca28:	891b      	ldrh	r3, [r3, #8]
 801ca2a:	2b00      	cmp	r3, #0
 801ca2c:	d101      	bne.n	801ca32 <tcp_zero_window_probe+0x72>
 801ca2e:	2301      	movs	r3, #1
 801ca30:	e000      	b.n	801ca34 <tcp_zero_window_probe+0x74>
 801ca32:	2300      	movs	r3, #0
 801ca34:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801ca36:	7ffb      	ldrb	r3, [r7, #31]
 801ca38:	2b00      	cmp	r3, #0
 801ca3a:	bf0c      	ite	eq
 801ca3c:	2301      	moveq	r3, #1
 801ca3e:	2300      	movne	r3, #0
 801ca40:	b2db      	uxtb	r3, r3
 801ca42:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801ca44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ca48:	b299      	uxth	r1, r3
 801ca4a:	6a3b      	ldr	r3, [r7, #32]
 801ca4c:	68db      	ldr	r3, [r3, #12]
 801ca4e:	685b      	ldr	r3, [r3, #4]
 801ca50:	8bba      	ldrh	r2, [r7, #28]
 801ca52:	6878      	ldr	r0, [r7, #4]
 801ca54:	f7ff fdf8 	bl	801c648 <tcp_output_alloc_header>
 801ca58:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801ca5a:	69bb      	ldr	r3, [r7, #24]
 801ca5c:	2b00      	cmp	r3, #0
 801ca5e:	d102      	bne.n	801ca66 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801ca60:	f04f 33ff 	mov.w	r3, #4294967295
 801ca64:	e04c      	b.n	801cb00 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801ca66:	69bb      	ldr	r3, [r7, #24]
 801ca68:	685b      	ldr	r3, [r3, #4]
 801ca6a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801ca6c:	7ffb      	ldrb	r3, [r7, #31]
 801ca6e:	2b00      	cmp	r3, #0
 801ca70:	d011      	beq.n	801ca96 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801ca72:	697b      	ldr	r3, [r7, #20]
 801ca74:	899b      	ldrh	r3, [r3, #12]
 801ca76:	b29b      	uxth	r3, r3
 801ca78:	b21b      	sxth	r3, r3
 801ca7a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801ca7e:	b21c      	sxth	r4, r3
 801ca80:	2011      	movs	r0, #17
 801ca82:	f7f8 fd7f 	bl	8015584 <lwip_htons>
 801ca86:	4603      	mov	r3, r0
 801ca88:	b21b      	sxth	r3, r3
 801ca8a:	4323      	orrs	r3, r4
 801ca8c:	b21b      	sxth	r3, r3
 801ca8e:	b29a      	uxth	r2, r3
 801ca90:	697b      	ldr	r3, [r7, #20]
 801ca92:	819a      	strh	r2, [r3, #12]
 801ca94:	e010      	b.n	801cab8 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801ca96:	69bb      	ldr	r3, [r7, #24]
 801ca98:	685b      	ldr	r3, [r3, #4]
 801ca9a:	3314      	adds	r3, #20
 801ca9c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801ca9e:	6a3b      	ldr	r3, [r7, #32]
 801caa0:	6858      	ldr	r0, [r3, #4]
 801caa2:	6a3b      	ldr	r3, [r7, #32]
 801caa4:	685b      	ldr	r3, [r3, #4]
 801caa6:	891a      	ldrh	r2, [r3, #8]
 801caa8:	6a3b      	ldr	r3, [r7, #32]
 801caaa:	891b      	ldrh	r3, [r3, #8]
 801caac:	1ad3      	subs	r3, r2, r3
 801caae:	b29b      	uxth	r3, r3
 801cab0:	2201      	movs	r2, #1
 801cab2:	6939      	ldr	r1, [r7, #16]
 801cab4:	f7fa fb42 	bl	801713c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801cab8:	6a3b      	ldr	r3, [r7, #32]
 801caba:	68db      	ldr	r3, [r3, #12]
 801cabc:	685b      	ldr	r3, [r3, #4]
 801cabe:	4618      	mov	r0, r3
 801cac0:	f7f8 fd75 	bl	80155ae <lwip_htonl>
 801cac4:	4603      	mov	r3, r0
 801cac6:	3301      	adds	r3, #1
 801cac8:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801caca:	687b      	ldr	r3, [r7, #4]
 801cacc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801cace:	68fb      	ldr	r3, [r7, #12]
 801cad0:	1ad3      	subs	r3, r2, r3
 801cad2:	2b00      	cmp	r3, #0
 801cad4:	da02      	bge.n	801cadc <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801cad6:	687b      	ldr	r3, [r7, #4]
 801cad8:	68fa      	ldr	r2, [r7, #12]
 801cada:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801cadc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801cae0:	2200      	movs	r2, #0
 801cae2:	69b9      	ldr	r1, [r7, #24]
 801cae4:	6878      	ldr	r0, [r7, #4]
 801cae6:	f7ff fded 	bl	801c6c4 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801caea:	687a      	ldr	r2, [r7, #4]
 801caec:	687b      	ldr	r3, [r7, #4]
 801caee:	3304      	adds	r3, #4
 801caf0:	69b9      	ldr	r1, [r7, #24]
 801caf2:	6878      	ldr	r0, [r7, #4]
 801caf4:	f7ff fe26 	bl	801c744 <tcp_output_control_segment>
 801caf8:	4603      	mov	r3, r0
 801cafa:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801cafc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801cb00:	4618      	mov	r0, r3
 801cb02:	372c      	adds	r7, #44	; 0x2c
 801cb04:	46bd      	mov	sp, r7
 801cb06:	bd90      	pop	{r4, r7, pc}
 801cb08:	08025a40 	.word	0x08025a40
 801cb0c:	08026238 	.word	0x08026238
 801cb10:	08025a94 	.word	0x08025a94

0801cb14 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801cb14:	b580      	push	{r7, lr}
 801cb16:	b082      	sub	sp, #8
 801cb18:	af00      	add	r7, sp, #0
 801cb1a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801cb1c:	f7fa fbfc 	bl	8017318 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801cb20:	4b0a      	ldr	r3, [pc, #40]	; (801cb4c <tcpip_tcp_timer+0x38>)
 801cb22:	681b      	ldr	r3, [r3, #0]
 801cb24:	2b00      	cmp	r3, #0
 801cb26:	d103      	bne.n	801cb30 <tcpip_tcp_timer+0x1c>
 801cb28:	4b09      	ldr	r3, [pc, #36]	; (801cb50 <tcpip_tcp_timer+0x3c>)
 801cb2a:	681b      	ldr	r3, [r3, #0]
 801cb2c:	2b00      	cmp	r3, #0
 801cb2e:	d005      	beq.n	801cb3c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801cb30:	2200      	movs	r2, #0
 801cb32:	4908      	ldr	r1, [pc, #32]	; (801cb54 <tcpip_tcp_timer+0x40>)
 801cb34:	20fa      	movs	r0, #250	; 0xfa
 801cb36:	f000 f8f3 	bl	801cd20 <sys_timeout>
 801cb3a:	e003      	b.n	801cb44 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801cb3c:	4b06      	ldr	r3, [pc, #24]	; (801cb58 <tcpip_tcp_timer+0x44>)
 801cb3e:	2200      	movs	r2, #0
 801cb40:	601a      	str	r2, [r3, #0]
  }
}
 801cb42:	bf00      	nop
 801cb44:	bf00      	nop
 801cb46:	3708      	adds	r7, #8
 801cb48:	46bd      	mov	sp, r7
 801cb4a:	bd80      	pop	{r7, pc}
 801cb4c:	20029774 	.word	0x20029774
 801cb50:	20029784 	.word	0x20029784
 801cb54:	0801cb15 	.word	0x0801cb15
 801cb58:	200229a4 	.word	0x200229a4

0801cb5c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801cb5c:	b580      	push	{r7, lr}
 801cb5e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801cb60:	4b0a      	ldr	r3, [pc, #40]	; (801cb8c <tcp_timer_needed+0x30>)
 801cb62:	681b      	ldr	r3, [r3, #0]
 801cb64:	2b00      	cmp	r3, #0
 801cb66:	d10f      	bne.n	801cb88 <tcp_timer_needed+0x2c>
 801cb68:	4b09      	ldr	r3, [pc, #36]	; (801cb90 <tcp_timer_needed+0x34>)
 801cb6a:	681b      	ldr	r3, [r3, #0]
 801cb6c:	2b00      	cmp	r3, #0
 801cb6e:	d103      	bne.n	801cb78 <tcp_timer_needed+0x1c>
 801cb70:	4b08      	ldr	r3, [pc, #32]	; (801cb94 <tcp_timer_needed+0x38>)
 801cb72:	681b      	ldr	r3, [r3, #0]
 801cb74:	2b00      	cmp	r3, #0
 801cb76:	d007      	beq.n	801cb88 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801cb78:	4b04      	ldr	r3, [pc, #16]	; (801cb8c <tcp_timer_needed+0x30>)
 801cb7a:	2201      	movs	r2, #1
 801cb7c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801cb7e:	2200      	movs	r2, #0
 801cb80:	4905      	ldr	r1, [pc, #20]	; (801cb98 <tcp_timer_needed+0x3c>)
 801cb82:	20fa      	movs	r0, #250	; 0xfa
 801cb84:	f000 f8cc 	bl	801cd20 <sys_timeout>
  }
}
 801cb88:	bf00      	nop
 801cb8a:	bd80      	pop	{r7, pc}
 801cb8c:	200229a4 	.word	0x200229a4
 801cb90:	20029774 	.word	0x20029774
 801cb94:	20029784 	.word	0x20029784
 801cb98:	0801cb15 	.word	0x0801cb15

0801cb9c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801cb9c:	b580      	push	{r7, lr}
 801cb9e:	b086      	sub	sp, #24
 801cba0:	af00      	add	r7, sp, #0
 801cba2:	60f8      	str	r0, [r7, #12]
 801cba4:	60b9      	str	r1, [r7, #8]
 801cba6:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801cba8:	200a      	movs	r0, #10
 801cbaa:	f7f9 f9a1 	bl	8015ef0 <memp_malloc>
 801cbae:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801cbb0:	693b      	ldr	r3, [r7, #16]
 801cbb2:	2b00      	cmp	r3, #0
 801cbb4:	d109      	bne.n	801cbca <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801cbb6:	693b      	ldr	r3, [r7, #16]
 801cbb8:	2b00      	cmp	r3, #0
 801cbba:	d151      	bne.n	801cc60 <sys_timeout_abs+0xc4>
 801cbbc:	4b2a      	ldr	r3, [pc, #168]	; (801cc68 <sys_timeout_abs+0xcc>)
 801cbbe:	22be      	movs	r2, #190	; 0xbe
 801cbc0:	492a      	ldr	r1, [pc, #168]	; (801cc6c <sys_timeout_abs+0xd0>)
 801cbc2:	482b      	ldr	r0, [pc, #172]	; (801cc70 <sys_timeout_abs+0xd4>)
 801cbc4:	f004 f8da 	bl	8020d7c <iprintf>
    return;
 801cbc8:	e04a      	b.n	801cc60 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801cbca:	693b      	ldr	r3, [r7, #16]
 801cbcc:	2200      	movs	r2, #0
 801cbce:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801cbd0:	693b      	ldr	r3, [r7, #16]
 801cbd2:	68ba      	ldr	r2, [r7, #8]
 801cbd4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801cbd6:	693b      	ldr	r3, [r7, #16]
 801cbd8:	687a      	ldr	r2, [r7, #4]
 801cbda:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801cbdc:	693b      	ldr	r3, [r7, #16]
 801cbde:	68fa      	ldr	r2, [r7, #12]
 801cbe0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801cbe2:	4b24      	ldr	r3, [pc, #144]	; (801cc74 <sys_timeout_abs+0xd8>)
 801cbe4:	681b      	ldr	r3, [r3, #0]
 801cbe6:	2b00      	cmp	r3, #0
 801cbe8:	d103      	bne.n	801cbf2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801cbea:	4a22      	ldr	r2, [pc, #136]	; (801cc74 <sys_timeout_abs+0xd8>)
 801cbec:	693b      	ldr	r3, [r7, #16]
 801cbee:	6013      	str	r3, [r2, #0]
    return;
 801cbf0:	e037      	b.n	801cc62 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801cbf2:	693b      	ldr	r3, [r7, #16]
 801cbf4:	685a      	ldr	r2, [r3, #4]
 801cbf6:	4b1f      	ldr	r3, [pc, #124]	; (801cc74 <sys_timeout_abs+0xd8>)
 801cbf8:	681b      	ldr	r3, [r3, #0]
 801cbfa:	685b      	ldr	r3, [r3, #4]
 801cbfc:	1ad3      	subs	r3, r2, r3
 801cbfe:	0fdb      	lsrs	r3, r3, #31
 801cc00:	f003 0301 	and.w	r3, r3, #1
 801cc04:	b2db      	uxtb	r3, r3
 801cc06:	2b00      	cmp	r3, #0
 801cc08:	d007      	beq.n	801cc1a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801cc0a:	4b1a      	ldr	r3, [pc, #104]	; (801cc74 <sys_timeout_abs+0xd8>)
 801cc0c:	681a      	ldr	r2, [r3, #0]
 801cc0e:	693b      	ldr	r3, [r7, #16]
 801cc10:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801cc12:	4a18      	ldr	r2, [pc, #96]	; (801cc74 <sys_timeout_abs+0xd8>)
 801cc14:	693b      	ldr	r3, [r7, #16]
 801cc16:	6013      	str	r3, [r2, #0]
 801cc18:	e023      	b.n	801cc62 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801cc1a:	4b16      	ldr	r3, [pc, #88]	; (801cc74 <sys_timeout_abs+0xd8>)
 801cc1c:	681b      	ldr	r3, [r3, #0]
 801cc1e:	617b      	str	r3, [r7, #20]
 801cc20:	e01a      	b.n	801cc58 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801cc22:	697b      	ldr	r3, [r7, #20]
 801cc24:	681b      	ldr	r3, [r3, #0]
 801cc26:	2b00      	cmp	r3, #0
 801cc28:	d00b      	beq.n	801cc42 <sys_timeout_abs+0xa6>
 801cc2a:	693b      	ldr	r3, [r7, #16]
 801cc2c:	685a      	ldr	r2, [r3, #4]
 801cc2e:	697b      	ldr	r3, [r7, #20]
 801cc30:	681b      	ldr	r3, [r3, #0]
 801cc32:	685b      	ldr	r3, [r3, #4]
 801cc34:	1ad3      	subs	r3, r2, r3
 801cc36:	0fdb      	lsrs	r3, r3, #31
 801cc38:	f003 0301 	and.w	r3, r3, #1
 801cc3c:	b2db      	uxtb	r3, r3
 801cc3e:	2b00      	cmp	r3, #0
 801cc40:	d007      	beq.n	801cc52 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801cc42:	697b      	ldr	r3, [r7, #20]
 801cc44:	681a      	ldr	r2, [r3, #0]
 801cc46:	693b      	ldr	r3, [r7, #16]
 801cc48:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801cc4a:	697b      	ldr	r3, [r7, #20]
 801cc4c:	693a      	ldr	r2, [r7, #16]
 801cc4e:	601a      	str	r2, [r3, #0]
        break;
 801cc50:	e007      	b.n	801cc62 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801cc52:	697b      	ldr	r3, [r7, #20]
 801cc54:	681b      	ldr	r3, [r3, #0]
 801cc56:	617b      	str	r3, [r7, #20]
 801cc58:	697b      	ldr	r3, [r7, #20]
 801cc5a:	2b00      	cmp	r3, #0
 801cc5c:	d1e1      	bne.n	801cc22 <sys_timeout_abs+0x86>
 801cc5e:	e000      	b.n	801cc62 <sys_timeout_abs+0xc6>
    return;
 801cc60:	bf00      	nop
      }
    }
  }
}
 801cc62:	3718      	adds	r7, #24
 801cc64:	46bd      	mov	sp, r7
 801cc66:	bd80      	pop	{r7, pc}
 801cc68:	0802625c 	.word	0x0802625c
 801cc6c:	08026290 	.word	0x08026290
 801cc70:	080262d0 	.word	0x080262d0
 801cc74:	2002299c 	.word	0x2002299c

0801cc78 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801cc78:	b580      	push	{r7, lr}
 801cc7a:	b086      	sub	sp, #24
 801cc7c:	af00      	add	r7, sp, #0
 801cc7e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801cc80:	687b      	ldr	r3, [r7, #4]
 801cc82:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801cc84:	697b      	ldr	r3, [r7, #20]
 801cc86:	685b      	ldr	r3, [r3, #4]
 801cc88:	4798      	blx	r3

  now = sys_now();
 801cc8a:	f7f0 fcc7 	bl	800d61c <sys_now>
 801cc8e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801cc90:	697b      	ldr	r3, [r7, #20]
 801cc92:	681a      	ldr	r2, [r3, #0]
 801cc94:	4b0f      	ldr	r3, [pc, #60]	; (801ccd4 <lwip_cyclic_timer+0x5c>)
 801cc96:	681b      	ldr	r3, [r3, #0]
 801cc98:	4413      	add	r3, r2
 801cc9a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801cc9c:	68fa      	ldr	r2, [r7, #12]
 801cc9e:	693b      	ldr	r3, [r7, #16]
 801cca0:	1ad3      	subs	r3, r2, r3
 801cca2:	0fdb      	lsrs	r3, r3, #31
 801cca4:	f003 0301 	and.w	r3, r3, #1
 801cca8:	b2db      	uxtb	r3, r3
 801ccaa:	2b00      	cmp	r3, #0
 801ccac:	d009      	beq.n	801ccc2 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801ccae:	697b      	ldr	r3, [r7, #20]
 801ccb0:	681a      	ldr	r2, [r3, #0]
 801ccb2:	693b      	ldr	r3, [r7, #16]
 801ccb4:	4413      	add	r3, r2
 801ccb6:	687a      	ldr	r2, [r7, #4]
 801ccb8:	4907      	ldr	r1, [pc, #28]	; (801ccd8 <lwip_cyclic_timer+0x60>)
 801ccba:	4618      	mov	r0, r3
 801ccbc:	f7ff ff6e 	bl	801cb9c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801ccc0:	e004      	b.n	801cccc <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801ccc2:	687a      	ldr	r2, [r7, #4]
 801ccc4:	4904      	ldr	r1, [pc, #16]	; (801ccd8 <lwip_cyclic_timer+0x60>)
 801ccc6:	68f8      	ldr	r0, [r7, #12]
 801ccc8:	f7ff ff68 	bl	801cb9c <sys_timeout_abs>
}
 801cccc:	bf00      	nop
 801ccce:	3718      	adds	r7, #24
 801ccd0:	46bd      	mov	sp, r7
 801ccd2:	bd80      	pop	{r7, pc}
 801ccd4:	200229a0 	.word	0x200229a0
 801ccd8:	0801cc79 	.word	0x0801cc79

0801ccdc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801ccdc:	b580      	push	{r7, lr}
 801ccde:	b082      	sub	sp, #8
 801cce0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801cce2:	2301      	movs	r3, #1
 801cce4:	607b      	str	r3, [r7, #4]
 801cce6:	e00e      	b.n	801cd06 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801cce8:	4a0b      	ldr	r2, [pc, #44]	; (801cd18 <sys_timeouts_init+0x3c>)
 801ccea:	687b      	ldr	r3, [r7, #4]
 801ccec:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801ccf0:	687b      	ldr	r3, [r7, #4]
 801ccf2:	00db      	lsls	r3, r3, #3
 801ccf4:	4a08      	ldr	r2, [pc, #32]	; (801cd18 <sys_timeouts_init+0x3c>)
 801ccf6:	4413      	add	r3, r2
 801ccf8:	461a      	mov	r2, r3
 801ccfa:	4908      	ldr	r1, [pc, #32]	; (801cd1c <sys_timeouts_init+0x40>)
 801ccfc:	f000 f810 	bl	801cd20 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801cd00:	687b      	ldr	r3, [r7, #4]
 801cd02:	3301      	adds	r3, #1
 801cd04:	607b      	str	r3, [r7, #4]
 801cd06:	687b      	ldr	r3, [r7, #4]
 801cd08:	2b02      	cmp	r3, #2
 801cd0a:	d9ed      	bls.n	801cce8 <sys_timeouts_init+0xc>
  }
}
 801cd0c:	bf00      	nop
 801cd0e:	bf00      	nop
 801cd10:	3708      	adds	r7, #8
 801cd12:	46bd      	mov	sp, r7
 801cd14:	bd80      	pop	{r7, pc}
 801cd16:	bf00      	nop
 801cd18:	0802d070 	.word	0x0802d070
 801cd1c:	0801cc79 	.word	0x0801cc79

0801cd20 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801cd20:	b580      	push	{r7, lr}
 801cd22:	b086      	sub	sp, #24
 801cd24:	af00      	add	r7, sp, #0
 801cd26:	60f8      	str	r0, [r7, #12]
 801cd28:	60b9      	str	r1, [r7, #8]
 801cd2a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801cd2c:	68fb      	ldr	r3, [r7, #12]
 801cd2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801cd32:	d306      	bcc.n	801cd42 <sys_timeout+0x22>
 801cd34:	4b0a      	ldr	r3, [pc, #40]	; (801cd60 <sys_timeout+0x40>)
 801cd36:	f240 1229 	movw	r2, #297	; 0x129
 801cd3a:	490a      	ldr	r1, [pc, #40]	; (801cd64 <sys_timeout+0x44>)
 801cd3c:	480a      	ldr	r0, [pc, #40]	; (801cd68 <sys_timeout+0x48>)
 801cd3e:	f004 f81d 	bl	8020d7c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801cd42:	f7f0 fc6b 	bl	800d61c <sys_now>
 801cd46:	4602      	mov	r2, r0
 801cd48:	68fb      	ldr	r3, [r7, #12]
 801cd4a:	4413      	add	r3, r2
 801cd4c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801cd4e:	687a      	ldr	r2, [r7, #4]
 801cd50:	68b9      	ldr	r1, [r7, #8]
 801cd52:	6978      	ldr	r0, [r7, #20]
 801cd54:	f7ff ff22 	bl	801cb9c <sys_timeout_abs>
#endif
}
 801cd58:	bf00      	nop
 801cd5a:	3718      	adds	r7, #24
 801cd5c:	46bd      	mov	sp, r7
 801cd5e:	bd80      	pop	{r7, pc}
 801cd60:	0802625c 	.word	0x0802625c
 801cd64:	080262f8 	.word	0x080262f8
 801cd68:	080262d0 	.word	0x080262d0

0801cd6c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801cd6c:	b580      	push	{r7, lr}
 801cd6e:	b084      	sub	sp, #16
 801cd70:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801cd72:	f7f0 fc53 	bl	800d61c <sys_now>
 801cd76:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801cd78:	4b17      	ldr	r3, [pc, #92]	; (801cdd8 <sys_check_timeouts+0x6c>)
 801cd7a:	681b      	ldr	r3, [r3, #0]
 801cd7c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801cd7e:	68bb      	ldr	r3, [r7, #8]
 801cd80:	2b00      	cmp	r3, #0
 801cd82:	d022      	beq.n	801cdca <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801cd84:	68bb      	ldr	r3, [r7, #8]
 801cd86:	685b      	ldr	r3, [r3, #4]
 801cd88:	68fa      	ldr	r2, [r7, #12]
 801cd8a:	1ad3      	subs	r3, r2, r3
 801cd8c:	0fdb      	lsrs	r3, r3, #31
 801cd8e:	f003 0301 	and.w	r3, r3, #1
 801cd92:	b2db      	uxtb	r3, r3
 801cd94:	2b00      	cmp	r3, #0
 801cd96:	d11a      	bne.n	801cdce <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801cd98:	68bb      	ldr	r3, [r7, #8]
 801cd9a:	681b      	ldr	r3, [r3, #0]
 801cd9c:	4a0e      	ldr	r2, [pc, #56]	; (801cdd8 <sys_check_timeouts+0x6c>)
 801cd9e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801cda0:	68bb      	ldr	r3, [r7, #8]
 801cda2:	689b      	ldr	r3, [r3, #8]
 801cda4:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801cda6:	68bb      	ldr	r3, [r7, #8]
 801cda8:	68db      	ldr	r3, [r3, #12]
 801cdaa:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801cdac:	68bb      	ldr	r3, [r7, #8]
 801cdae:	685b      	ldr	r3, [r3, #4]
 801cdb0:	4a0a      	ldr	r2, [pc, #40]	; (801cddc <sys_check_timeouts+0x70>)
 801cdb2:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801cdb4:	68b9      	ldr	r1, [r7, #8]
 801cdb6:	200a      	movs	r0, #10
 801cdb8:	f7f9 f8ec 	bl	8015f94 <memp_free>
    if (handler != NULL) {
 801cdbc:	687b      	ldr	r3, [r7, #4]
 801cdbe:	2b00      	cmp	r3, #0
 801cdc0:	d0da      	beq.n	801cd78 <sys_check_timeouts+0xc>
      handler(arg);
 801cdc2:	687b      	ldr	r3, [r7, #4]
 801cdc4:	6838      	ldr	r0, [r7, #0]
 801cdc6:	4798      	blx	r3
  do {
 801cdc8:	e7d6      	b.n	801cd78 <sys_check_timeouts+0xc>
      return;
 801cdca:	bf00      	nop
 801cdcc:	e000      	b.n	801cdd0 <sys_check_timeouts+0x64>
      return;
 801cdce:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801cdd0:	3710      	adds	r7, #16
 801cdd2:	46bd      	mov	sp, r7
 801cdd4:	bd80      	pop	{r7, pc}
 801cdd6:	bf00      	nop
 801cdd8:	2002299c 	.word	0x2002299c
 801cddc:	200229a0 	.word	0x200229a0

0801cde0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801cde0:	b580      	push	{r7, lr}
 801cde2:	b082      	sub	sp, #8
 801cde4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801cde6:	4b16      	ldr	r3, [pc, #88]	; (801ce40 <sys_timeouts_sleeptime+0x60>)
 801cde8:	681b      	ldr	r3, [r3, #0]
 801cdea:	2b00      	cmp	r3, #0
 801cdec:	d102      	bne.n	801cdf4 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801cdee:	f04f 33ff 	mov.w	r3, #4294967295
 801cdf2:	e020      	b.n	801ce36 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801cdf4:	f7f0 fc12 	bl	800d61c <sys_now>
 801cdf8:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801cdfa:	4b11      	ldr	r3, [pc, #68]	; (801ce40 <sys_timeouts_sleeptime+0x60>)
 801cdfc:	681b      	ldr	r3, [r3, #0]
 801cdfe:	685a      	ldr	r2, [r3, #4]
 801ce00:	687b      	ldr	r3, [r7, #4]
 801ce02:	1ad3      	subs	r3, r2, r3
 801ce04:	0fdb      	lsrs	r3, r3, #31
 801ce06:	f003 0301 	and.w	r3, r3, #1
 801ce0a:	b2db      	uxtb	r3, r3
 801ce0c:	2b00      	cmp	r3, #0
 801ce0e:	d001      	beq.n	801ce14 <sys_timeouts_sleeptime+0x34>
    return 0;
 801ce10:	2300      	movs	r3, #0
 801ce12:	e010      	b.n	801ce36 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801ce14:	4b0a      	ldr	r3, [pc, #40]	; (801ce40 <sys_timeouts_sleeptime+0x60>)
 801ce16:	681b      	ldr	r3, [r3, #0]
 801ce18:	685a      	ldr	r2, [r3, #4]
 801ce1a:	687b      	ldr	r3, [r7, #4]
 801ce1c:	1ad3      	subs	r3, r2, r3
 801ce1e:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801ce20:	683b      	ldr	r3, [r7, #0]
 801ce22:	2b00      	cmp	r3, #0
 801ce24:	da06      	bge.n	801ce34 <sys_timeouts_sleeptime+0x54>
 801ce26:	4b07      	ldr	r3, [pc, #28]	; (801ce44 <sys_timeouts_sleeptime+0x64>)
 801ce28:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 801ce2c:	4906      	ldr	r1, [pc, #24]	; (801ce48 <sys_timeouts_sleeptime+0x68>)
 801ce2e:	4807      	ldr	r0, [pc, #28]	; (801ce4c <sys_timeouts_sleeptime+0x6c>)
 801ce30:	f003 ffa4 	bl	8020d7c <iprintf>
    return ret;
 801ce34:	683b      	ldr	r3, [r7, #0]
  }
}
 801ce36:	4618      	mov	r0, r3
 801ce38:	3708      	adds	r7, #8
 801ce3a:	46bd      	mov	sp, r7
 801ce3c:	bd80      	pop	{r7, pc}
 801ce3e:	bf00      	nop
 801ce40:	2002299c 	.word	0x2002299c
 801ce44:	0802625c 	.word	0x0802625c
 801ce48:	08026330 	.word	0x08026330
 801ce4c:	080262d0 	.word	0x080262d0

0801ce50 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801ce50:	b580      	push	{r7, lr}
 801ce52:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801ce54:	f004 f820 	bl	8020e98 <rand>
 801ce58:	4603      	mov	r3, r0
 801ce5a:	b29b      	uxth	r3, r3
 801ce5c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801ce60:	b29b      	uxth	r3, r3
 801ce62:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801ce66:	b29a      	uxth	r2, r3
 801ce68:	4b01      	ldr	r3, [pc, #4]	; (801ce70 <udp_init+0x20>)
 801ce6a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801ce6c:	bf00      	nop
 801ce6e:	bd80      	pop	{r7, pc}
 801ce70:	20000020 	.word	0x20000020

0801ce74 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801ce74:	b480      	push	{r7}
 801ce76:	b083      	sub	sp, #12
 801ce78:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801ce7a:	2300      	movs	r3, #0
 801ce7c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801ce7e:	4b17      	ldr	r3, [pc, #92]	; (801cedc <udp_new_port+0x68>)
 801ce80:	881b      	ldrh	r3, [r3, #0]
 801ce82:	1c5a      	adds	r2, r3, #1
 801ce84:	b291      	uxth	r1, r2
 801ce86:	4a15      	ldr	r2, [pc, #84]	; (801cedc <udp_new_port+0x68>)
 801ce88:	8011      	strh	r1, [r2, #0]
 801ce8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ce8e:	4293      	cmp	r3, r2
 801ce90:	d103      	bne.n	801ce9a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801ce92:	4b12      	ldr	r3, [pc, #72]	; (801cedc <udp_new_port+0x68>)
 801ce94:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801ce98:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801ce9a:	4b11      	ldr	r3, [pc, #68]	; (801cee0 <udp_new_port+0x6c>)
 801ce9c:	681b      	ldr	r3, [r3, #0]
 801ce9e:	603b      	str	r3, [r7, #0]
 801cea0:	e011      	b.n	801cec6 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801cea2:	683b      	ldr	r3, [r7, #0]
 801cea4:	8a5a      	ldrh	r2, [r3, #18]
 801cea6:	4b0d      	ldr	r3, [pc, #52]	; (801cedc <udp_new_port+0x68>)
 801cea8:	881b      	ldrh	r3, [r3, #0]
 801ceaa:	429a      	cmp	r2, r3
 801ceac:	d108      	bne.n	801cec0 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801ceae:	88fb      	ldrh	r3, [r7, #6]
 801ceb0:	3301      	adds	r3, #1
 801ceb2:	80fb      	strh	r3, [r7, #6]
 801ceb4:	88fb      	ldrh	r3, [r7, #6]
 801ceb6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801ceba:	d3e0      	bcc.n	801ce7e <udp_new_port+0xa>
        return 0;
 801cebc:	2300      	movs	r3, #0
 801cebe:	e007      	b.n	801ced0 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801cec0:	683b      	ldr	r3, [r7, #0]
 801cec2:	68db      	ldr	r3, [r3, #12]
 801cec4:	603b      	str	r3, [r7, #0]
 801cec6:	683b      	ldr	r3, [r7, #0]
 801cec8:	2b00      	cmp	r3, #0
 801ceca:	d1ea      	bne.n	801cea2 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801cecc:	4b03      	ldr	r3, [pc, #12]	; (801cedc <udp_new_port+0x68>)
 801cece:	881b      	ldrh	r3, [r3, #0]
}
 801ced0:	4618      	mov	r0, r3
 801ced2:	370c      	adds	r7, #12
 801ced4:	46bd      	mov	sp, r7
 801ced6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ceda:	4770      	bx	lr
 801cedc:	20000020 	.word	0x20000020
 801cee0:	2002978c 	.word	0x2002978c

0801cee4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801cee4:	b580      	push	{r7, lr}
 801cee6:	b084      	sub	sp, #16
 801cee8:	af00      	add	r7, sp, #0
 801ceea:	60f8      	str	r0, [r7, #12]
 801ceec:	60b9      	str	r1, [r7, #8]
 801ceee:	4613      	mov	r3, r2
 801cef0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801cef2:	68fb      	ldr	r3, [r7, #12]
 801cef4:	2b00      	cmp	r3, #0
 801cef6:	d105      	bne.n	801cf04 <udp_input_local_match+0x20>
 801cef8:	4b27      	ldr	r3, [pc, #156]	; (801cf98 <udp_input_local_match+0xb4>)
 801cefa:	2287      	movs	r2, #135	; 0x87
 801cefc:	4927      	ldr	r1, [pc, #156]	; (801cf9c <udp_input_local_match+0xb8>)
 801cefe:	4828      	ldr	r0, [pc, #160]	; (801cfa0 <udp_input_local_match+0xbc>)
 801cf00:	f003 ff3c 	bl	8020d7c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801cf04:	68bb      	ldr	r3, [r7, #8]
 801cf06:	2b00      	cmp	r3, #0
 801cf08:	d105      	bne.n	801cf16 <udp_input_local_match+0x32>
 801cf0a:	4b23      	ldr	r3, [pc, #140]	; (801cf98 <udp_input_local_match+0xb4>)
 801cf0c:	2288      	movs	r2, #136	; 0x88
 801cf0e:	4925      	ldr	r1, [pc, #148]	; (801cfa4 <udp_input_local_match+0xc0>)
 801cf10:	4823      	ldr	r0, [pc, #140]	; (801cfa0 <udp_input_local_match+0xbc>)
 801cf12:	f003 ff33 	bl	8020d7c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801cf16:	68fb      	ldr	r3, [r7, #12]
 801cf18:	7a1b      	ldrb	r3, [r3, #8]
 801cf1a:	2b00      	cmp	r3, #0
 801cf1c:	d00b      	beq.n	801cf36 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801cf1e:	68fb      	ldr	r3, [r7, #12]
 801cf20:	7a1a      	ldrb	r2, [r3, #8]
 801cf22:	4b21      	ldr	r3, [pc, #132]	; (801cfa8 <udp_input_local_match+0xc4>)
 801cf24:	685b      	ldr	r3, [r3, #4]
 801cf26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801cf2a:	3301      	adds	r3, #1
 801cf2c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801cf2e:	429a      	cmp	r2, r3
 801cf30:	d001      	beq.n	801cf36 <udp_input_local_match+0x52>
    return 0;
 801cf32:	2300      	movs	r3, #0
 801cf34:	e02b      	b.n	801cf8e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801cf36:	79fb      	ldrb	r3, [r7, #7]
 801cf38:	2b00      	cmp	r3, #0
 801cf3a:	d018      	beq.n	801cf6e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801cf3c:	68fb      	ldr	r3, [r7, #12]
 801cf3e:	2b00      	cmp	r3, #0
 801cf40:	d013      	beq.n	801cf6a <udp_input_local_match+0x86>
 801cf42:	68fb      	ldr	r3, [r7, #12]
 801cf44:	681b      	ldr	r3, [r3, #0]
 801cf46:	2b00      	cmp	r3, #0
 801cf48:	d00f      	beq.n	801cf6a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801cf4a:	4b17      	ldr	r3, [pc, #92]	; (801cfa8 <udp_input_local_match+0xc4>)
 801cf4c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801cf4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cf52:	d00a      	beq.n	801cf6a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801cf54:	68fb      	ldr	r3, [r7, #12]
 801cf56:	681a      	ldr	r2, [r3, #0]
 801cf58:	4b13      	ldr	r3, [pc, #76]	; (801cfa8 <udp_input_local_match+0xc4>)
 801cf5a:	695b      	ldr	r3, [r3, #20]
 801cf5c:	405a      	eors	r2, r3
 801cf5e:	68bb      	ldr	r3, [r7, #8]
 801cf60:	3308      	adds	r3, #8
 801cf62:	681b      	ldr	r3, [r3, #0]
 801cf64:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801cf66:	2b00      	cmp	r3, #0
 801cf68:	d110      	bne.n	801cf8c <udp_input_local_match+0xa8>
          return 1;
 801cf6a:	2301      	movs	r3, #1
 801cf6c:	e00f      	b.n	801cf8e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801cf6e:	68fb      	ldr	r3, [r7, #12]
 801cf70:	2b00      	cmp	r3, #0
 801cf72:	d009      	beq.n	801cf88 <udp_input_local_match+0xa4>
 801cf74:	68fb      	ldr	r3, [r7, #12]
 801cf76:	681b      	ldr	r3, [r3, #0]
 801cf78:	2b00      	cmp	r3, #0
 801cf7a:	d005      	beq.n	801cf88 <udp_input_local_match+0xa4>
 801cf7c:	68fb      	ldr	r3, [r7, #12]
 801cf7e:	681a      	ldr	r2, [r3, #0]
 801cf80:	4b09      	ldr	r3, [pc, #36]	; (801cfa8 <udp_input_local_match+0xc4>)
 801cf82:	695b      	ldr	r3, [r3, #20]
 801cf84:	429a      	cmp	r2, r3
 801cf86:	d101      	bne.n	801cf8c <udp_input_local_match+0xa8>
        return 1;
 801cf88:	2301      	movs	r3, #1
 801cf8a:	e000      	b.n	801cf8e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801cf8c:	2300      	movs	r3, #0
}
 801cf8e:	4618      	mov	r0, r3
 801cf90:	3710      	adds	r7, #16
 801cf92:	46bd      	mov	sp, r7
 801cf94:	bd80      	pop	{r7, pc}
 801cf96:	bf00      	nop
 801cf98:	08026344 	.word	0x08026344
 801cf9c:	08026374 	.word	0x08026374
 801cfa0:	08026398 	.word	0x08026398
 801cfa4:	080263c0 	.word	0x080263c0
 801cfa8:	20026078 	.word	0x20026078

0801cfac <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801cfac:	b590      	push	{r4, r7, lr}
 801cfae:	b08d      	sub	sp, #52	; 0x34
 801cfb0:	af02      	add	r7, sp, #8
 801cfb2:	6078      	str	r0, [r7, #4]
 801cfb4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801cfb6:	2300      	movs	r3, #0
 801cfb8:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801cfba:	687b      	ldr	r3, [r7, #4]
 801cfbc:	2b00      	cmp	r3, #0
 801cfbe:	d105      	bne.n	801cfcc <udp_input+0x20>
 801cfc0:	4b7c      	ldr	r3, [pc, #496]	; (801d1b4 <udp_input+0x208>)
 801cfc2:	22cf      	movs	r2, #207	; 0xcf
 801cfc4:	497c      	ldr	r1, [pc, #496]	; (801d1b8 <udp_input+0x20c>)
 801cfc6:	487d      	ldr	r0, [pc, #500]	; (801d1bc <udp_input+0x210>)
 801cfc8:	f003 fed8 	bl	8020d7c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801cfcc:	683b      	ldr	r3, [r7, #0]
 801cfce:	2b00      	cmp	r3, #0
 801cfd0:	d105      	bne.n	801cfde <udp_input+0x32>
 801cfd2:	4b78      	ldr	r3, [pc, #480]	; (801d1b4 <udp_input+0x208>)
 801cfd4:	22d0      	movs	r2, #208	; 0xd0
 801cfd6:	497a      	ldr	r1, [pc, #488]	; (801d1c0 <udp_input+0x214>)
 801cfd8:	4878      	ldr	r0, [pc, #480]	; (801d1bc <udp_input+0x210>)
 801cfda:	f003 fecf 	bl	8020d7c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801cfde:	687b      	ldr	r3, [r7, #4]
 801cfe0:	895b      	ldrh	r3, [r3, #10]
 801cfe2:	2b07      	cmp	r3, #7
 801cfe4:	d803      	bhi.n	801cfee <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801cfe6:	6878      	ldr	r0, [r7, #4]
 801cfe8:	f7f9 fea2 	bl	8016d30 <pbuf_free>
    goto end;
 801cfec:	e0de      	b.n	801d1ac <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801cfee:	687b      	ldr	r3, [r7, #4]
 801cff0:	685b      	ldr	r3, [r3, #4]
 801cff2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801cff4:	4b73      	ldr	r3, [pc, #460]	; (801d1c4 <udp_input+0x218>)
 801cff6:	695b      	ldr	r3, [r3, #20]
 801cff8:	4a72      	ldr	r2, [pc, #456]	; (801d1c4 <udp_input+0x218>)
 801cffa:	6812      	ldr	r2, [r2, #0]
 801cffc:	4611      	mov	r1, r2
 801cffe:	4618      	mov	r0, r3
 801d000:	f001 ff9a 	bl	801ef38 <ip4_addr_isbroadcast_u32>
 801d004:	4603      	mov	r3, r0
 801d006:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801d008:	697b      	ldr	r3, [r7, #20]
 801d00a:	881b      	ldrh	r3, [r3, #0]
 801d00c:	b29b      	uxth	r3, r3
 801d00e:	4618      	mov	r0, r3
 801d010:	f7f8 fab8 	bl	8015584 <lwip_htons>
 801d014:	4603      	mov	r3, r0
 801d016:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801d018:	697b      	ldr	r3, [r7, #20]
 801d01a:	885b      	ldrh	r3, [r3, #2]
 801d01c:	b29b      	uxth	r3, r3
 801d01e:	4618      	mov	r0, r3
 801d020:	f7f8 fab0 	bl	8015584 <lwip_htons>
 801d024:	4603      	mov	r3, r0
 801d026:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801d028:	2300      	movs	r3, #0
 801d02a:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801d02c:	2300      	movs	r3, #0
 801d02e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801d030:	2300      	movs	r3, #0
 801d032:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801d034:	4b64      	ldr	r3, [pc, #400]	; (801d1c8 <udp_input+0x21c>)
 801d036:	681b      	ldr	r3, [r3, #0]
 801d038:	627b      	str	r3, [r7, #36]	; 0x24
 801d03a:	e054      	b.n	801d0e6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801d03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d03e:	8a5b      	ldrh	r3, [r3, #18]
 801d040:	89fa      	ldrh	r2, [r7, #14]
 801d042:	429a      	cmp	r2, r3
 801d044:	d14a      	bne.n	801d0dc <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801d046:	7cfb      	ldrb	r3, [r7, #19]
 801d048:	461a      	mov	r2, r3
 801d04a:	6839      	ldr	r1, [r7, #0]
 801d04c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801d04e:	f7ff ff49 	bl	801cee4 <udp_input_local_match>
 801d052:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801d054:	2b00      	cmp	r3, #0
 801d056:	d041      	beq.n	801d0dc <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801d058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d05a:	7c1b      	ldrb	r3, [r3, #16]
 801d05c:	f003 0304 	and.w	r3, r3, #4
 801d060:	2b00      	cmp	r3, #0
 801d062:	d11d      	bne.n	801d0a0 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801d064:	69fb      	ldr	r3, [r7, #28]
 801d066:	2b00      	cmp	r3, #0
 801d068:	d102      	bne.n	801d070 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801d06a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d06c:	61fb      	str	r3, [r7, #28]
 801d06e:	e017      	b.n	801d0a0 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801d070:	7cfb      	ldrb	r3, [r7, #19]
 801d072:	2b00      	cmp	r3, #0
 801d074:	d014      	beq.n	801d0a0 <udp_input+0xf4>
 801d076:	4b53      	ldr	r3, [pc, #332]	; (801d1c4 <udp_input+0x218>)
 801d078:	695b      	ldr	r3, [r3, #20]
 801d07a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d07e:	d10f      	bne.n	801d0a0 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801d080:	69fb      	ldr	r3, [r7, #28]
 801d082:	681a      	ldr	r2, [r3, #0]
 801d084:	683b      	ldr	r3, [r7, #0]
 801d086:	3304      	adds	r3, #4
 801d088:	681b      	ldr	r3, [r3, #0]
 801d08a:	429a      	cmp	r2, r3
 801d08c:	d008      	beq.n	801d0a0 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801d08e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d090:	681a      	ldr	r2, [r3, #0]
 801d092:	683b      	ldr	r3, [r7, #0]
 801d094:	3304      	adds	r3, #4
 801d096:	681b      	ldr	r3, [r3, #0]
 801d098:	429a      	cmp	r2, r3
 801d09a:	d101      	bne.n	801d0a0 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801d09c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d09e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801d0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0a2:	8a9b      	ldrh	r3, [r3, #20]
 801d0a4:	8a3a      	ldrh	r2, [r7, #16]
 801d0a6:	429a      	cmp	r2, r3
 801d0a8:	d118      	bne.n	801d0dc <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801d0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0ac:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801d0ae:	2b00      	cmp	r3, #0
 801d0b0:	d005      	beq.n	801d0be <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801d0b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0b4:	685a      	ldr	r2, [r3, #4]
 801d0b6:	4b43      	ldr	r3, [pc, #268]	; (801d1c4 <udp_input+0x218>)
 801d0b8:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801d0ba:	429a      	cmp	r2, r3
 801d0bc:	d10e      	bne.n	801d0dc <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801d0be:	6a3b      	ldr	r3, [r7, #32]
 801d0c0:	2b00      	cmp	r3, #0
 801d0c2:	d014      	beq.n	801d0ee <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801d0c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0c6:	68da      	ldr	r2, [r3, #12]
 801d0c8:	6a3b      	ldr	r3, [r7, #32]
 801d0ca:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801d0cc:	4b3e      	ldr	r3, [pc, #248]	; (801d1c8 <udp_input+0x21c>)
 801d0ce:	681a      	ldr	r2, [r3, #0]
 801d0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0d2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801d0d4:	4a3c      	ldr	r2, [pc, #240]	; (801d1c8 <udp_input+0x21c>)
 801d0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0d8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801d0da:	e008      	b.n	801d0ee <udp_input+0x142>
      }
    }

    prev = pcb;
 801d0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0de:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801d0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0e2:	68db      	ldr	r3, [r3, #12]
 801d0e4:	627b      	str	r3, [r7, #36]	; 0x24
 801d0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0e8:	2b00      	cmp	r3, #0
 801d0ea:	d1a7      	bne.n	801d03c <udp_input+0x90>
 801d0ec:	e000      	b.n	801d0f0 <udp_input+0x144>
        break;
 801d0ee:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801d0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0f2:	2b00      	cmp	r3, #0
 801d0f4:	d101      	bne.n	801d0fa <udp_input+0x14e>
    pcb = uncon_pcb;
 801d0f6:	69fb      	ldr	r3, [r7, #28]
 801d0f8:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801d0fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d0fc:	2b00      	cmp	r3, #0
 801d0fe:	d002      	beq.n	801d106 <udp_input+0x15a>
    for_us = 1;
 801d100:	2301      	movs	r3, #1
 801d102:	76fb      	strb	r3, [r7, #27]
 801d104:	e00a      	b.n	801d11c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801d106:	683b      	ldr	r3, [r7, #0]
 801d108:	3304      	adds	r3, #4
 801d10a:	681a      	ldr	r2, [r3, #0]
 801d10c:	4b2d      	ldr	r3, [pc, #180]	; (801d1c4 <udp_input+0x218>)
 801d10e:	695b      	ldr	r3, [r3, #20]
 801d110:	429a      	cmp	r2, r3
 801d112:	bf0c      	ite	eq
 801d114:	2301      	moveq	r3, #1
 801d116:	2300      	movne	r3, #0
 801d118:	b2db      	uxtb	r3, r3
 801d11a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801d11c:	7efb      	ldrb	r3, [r7, #27]
 801d11e:	2b00      	cmp	r3, #0
 801d120:	d041      	beq.n	801d1a6 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801d122:	2108      	movs	r1, #8
 801d124:	6878      	ldr	r0, [r7, #4]
 801d126:	f7f9 fd4b 	bl	8016bc0 <pbuf_remove_header>
 801d12a:	4603      	mov	r3, r0
 801d12c:	2b00      	cmp	r3, #0
 801d12e:	d00a      	beq.n	801d146 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801d130:	4b20      	ldr	r3, [pc, #128]	; (801d1b4 <udp_input+0x208>)
 801d132:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801d136:	4925      	ldr	r1, [pc, #148]	; (801d1cc <udp_input+0x220>)
 801d138:	4820      	ldr	r0, [pc, #128]	; (801d1bc <udp_input+0x210>)
 801d13a:	f003 fe1f 	bl	8020d7c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801d13e:	6878      	ldr	r0, [r7, #4]
 801d140:	f7f9 fdf6 	bl	8016d30 <pbuf_free>
      goto end;
 801d144:	e032      	b.n	801d1ac <udp_input+0x200>
    }

    if (pcb != NULL) {
 801d146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d148:	2b00      	cmp	r3, #0
 801d14a:	d012      	beq.n	801d172 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801d14c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d14e:	699b      	ldr	r3, [r3, #24]
 801d150:	2b00      	cmp	r3, #0
 801d152:	d00a      	beq.n	801d16a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801d154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d156:	699c      	ldr	r4, [r3, #24]
 801d158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d15a:	69d8      	ldr	r0, [r3, #28]
 801d15c:	8a3b      	ldrh	r3, [r7, #16]
 801d15e:	9300      	str	r3, [sp, #0]
 801d160:	4b1b      	ldr	r3, [pc, #108]	; (801d1d0 <udp_input+0x224>)
 801d162:	687a      	ldr	r2, [r7, #4]
 801d164:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801d166:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801d168:	e021      	b.n	801d1ae <udp_input+0x202>
        pbuf_free(p);
 801d16a:	6878      	ldr	r0, [r7, #4]
 801d16c:	f7f9 fde0 	bl	8016d30 <pbuf_free>
        goto end;
 801d170:	e01c      	b.n	801d1ac <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801d172:	7cfb      	ldrb	r3, [r7, #19]
 801d174:	2b00      	cmp	r3, #0
 801d176:	d112      	bne.n	801d19e <udp_input+0x1f2>
 801d178:	4b12      	ldr	r3, [pc, #72]	; (801d1c4 <udp_input+0x218>)
 801d17a:	695b      	ldr	r3, [r3, #20]
 801d17c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801d180:	2be0      	cmp	r3, #224	; 0xe0
 801d182:	d00c      	beq.n	801d19e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801d184:	4b0f      	ldr	r3, [pc, #60]	; (801d1c4 <udp_input+0x218>)
 801d186:	899b      	ldrh	r3, [r3, #12]
 801d188:	3308      	adds	r3, #8
 801d18a:	b29b      	uxth	r3, r3
 801d18c:	b21b      	sxth	r3, r3
 801d18e:	4619      	mov	r1, r3
 801d190:	6878      	ldr	r0, [r7, #4]
 801d192:	f7f9 fd88 	bl	8016ca6 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801d196:	2103      	movs	r1, #3
 801d198:	6878      	ldr	r0, [r7, #4]
 801d19a:	f001 fbad 	bl	801e8f8 <icmp_dest_unreach>
      pbuf_free(p);
 801d19e:	6878      	ldr	r0, [r7, #4]
 801d1a0:	f7f9 fdc6 	bl	8016d30 <pbuf_free>
  return;
 801d1a4:	e003      	b.n	801d1ae <udp_input+0x202>
    pbuf_free(p);
 801d1a6:	6878      	ldr	r0, [r7, #4]
 801d1a8:	f7f9 fdc2 	bl	8016d30 <pbuf_free>
  return;
 801d1ac:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801d1ae:	372c      	adds	r7, #44	; 0x2c
 801d1b0:	46bd      	mov	sp, r7
 801d1b2:	bd90      	pop	{r4, r7, pc}
 801d1b4:	08026344 	.word	0x08026344
 801d1b8:	080263e8 	.word	0x080263e8
 801d1bc:	08026398 	.word	0x08026398
 801d1c0:	08026400 	.word	0x08026400
 801d1c4:	20026078 	.word	0x20026078
 801d1c8:	2002978c 	.word	0x2002978c
 801d1cc:	0802641c 	.word	0x0802641c
 801d1d0:	20026088 	.word	0x20026088

0801d1d4 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801d1d4:	b580      	push	{r7, lr}
 801d1d6:	b082      	sub	sp, #8
 801d1d8:	af00      	add	r7, sp, #0
 801d1da:	6078      	str	r0, [r7, #4]
 801d1dc:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801d1de:	687b      	ldr	r3, [r7, #4]
 801d1e0:	2b00      	cmp	r3, #0
 801d1e2:	d109      	bne.n	801d1f8 <udp_send+0x24>
 801d1e4:	4b11      	ldr	r3, [pc, #68]	; (801d22c <udp_send+0x58>)
 801d1e6:	f240 12d5 	movw	r2, #469	; 0x1d5
 801d1ea:	4911      	ldr	r1, [pc, #68]	; (801d230 <udp_send+0x5c>)
 801d1ec:	4811      	ldr	r0, [pc, #68]	; (801d234 <udp_send+0x60>)
 801d1ee:	f003 fdc5 	bl	8020d7c <iprintf>
 801d1f2:	f06f 030f 	mvn.w	r3, #15
 801d1f6:	e015      	b.n	801d224 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801d1f8:	683b      	ldr	r3, [r7, #0]
 801d1fa:	2b00      	cmp	r3, #0
 801d1fc:	d109      	bne.n	801d212 <udp_send+0x3e>
 801d1fe:	4b0b      	ldr	r3, [pc, #44]	; (801d22c <udp_send+0x58>)
 801d200:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 801d204:	490c      	ldr	r1, [pc, #48]	; (801d238 <udp_send+0x64>)
 801d206:	480b      	ldr	r0, [pc, #44]	; (801d234 <udp_send+0x60>)
 801d208:	f003 fdb8 	bl	8020d7c <iprintf>
 801d20c:	f06f 030f 	mvn.w	r3, #15
 801d210:	e008      	b.n	801d224 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801d212:	687b      	ldr	r3, [r7, #4]
 801d214:	1d1a      	adds	r2, r3, #4
 801d216:	687b      	ldr	r3, [r7, #4]
 801d218:	8a9b      	ldrh	r3, [r3, #20]
 801d21a:	6839      	ldr	r1, [r7, #0]
 801d21c:	6878      	ldr	r0, [r7, #4]
 801d21e:	f000 f80d 	bl	801d23c <udp_sendto>
 801d222:	4603      	mov	r3, r0
}
 801d224:	4618      	mov	r0, r3
 801d226:	3708      	adds	r7, #8
 801d228:	46bd      	mov	sp, r7
 801d22a:	bd80      	pop	{r7, pc}
 801d22c:	08026344 	.word	0x08026344
 801d230:	08026438 	.word	0x08026438
 801d234:	08026398 	.word	0x08026398
 801d238:	08026450 	.word	0x08026450

0801d23c <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801d23c:	b580      	push	{r7, lr}
 801d23e:	b088      	sub	sp, #32
 801d240:	af02      	add	r7, sp, #8
 801d242:	60f8      	str	r0, [r7, #12]
 801d244:	60b9      	str	r1, [r7, #8]
 801d246:	607a      	str	r2, [r7, #4]
 801d248:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801d24a:	68fb      	ldr	r3, [r7, #12]
 801d24c:	2b00      	cmp	r3, #0
 801d24e:	d109      	bne.n	801d264 <udp_sendto+0x28>
 801d250:	4b23      	ldr	r3, [pc, #140]	; (801d2e0 <udp_sendto+0xa4>)
 801d252:	f44f 7206 	mov.w	r2, #536	; 0x218
 801d256:	4923      	ldr	r1, [pc, #140]	; (801d2e4 <udp_sendto+0xa8>)
 801d258:	4823      	ldr	r0, [pc, #140]	; (801d2e8 <udp_sendto+0xac>)
 801d25a:	f003 fd8f 	bl	8020d7c <iprintf>
 801d25e:	f06f 030f 	mvn.w	r3, #15
 801d262:	e038      	b.n	801d2d6 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801d264:	68bb      	ldr	r3, [r7, #8]
 801d266:	2b00      	cmp	r3, #0
 801d268:	d109      	bne.n	801d27e <udp_sendto+0x42>
 801d26a:	4b1d      	ldr	r3, [pc, #116]	; (801d2e0 <udp_sendto+0xa4>)
 801d26c:	f240 2219 	movw	r2, #537	; 0x219
 801d270:	491e      	ldr	r1, [pc, #120]	; (801d2ec <udp_sendto+0xb0>)
 801d272:	481d      	ldr	r0, [pc, #116]	; (801d2e8 <udp_sendto+0xac>)
 801d274:	f003 fd82 	bl	8020d7c <iprintf>
 801d278:	f06f 030f 	mvn.w	r3, #15
 801d27c:	e02b      	b.n	801d2d6 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d27e:	687b      	ldr	r3, [r7, #4]
 801d280:	2b00      	cmp	r3, #0
 801d282:	d109      	bne.n	801d298 <udp_sendto+0x5c>
 801d284:	4b16      	ldr	r3, [pc, #88]	; (801d2e0 <udp_sendto+0xa4>)
 801d286:	f240 221a 	movw	r2, #538	; 0x21a
 801d28a:	4919      	ldr	r1, [pc, #100]	; (801d2f0 <udp_sendto+0xb4>)
 801d28c:	4816      	ldr	r0, [pc, #88]	; (801d2e8 <udp_sendto+0xac>)
 801d28e:	f003 fd75 	bl	8020d7c <iprintf>
 801d292:	f06f 030f 	mvn.w	r3, #15
 801d296:	e01e      	b.n	801d2d6 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801d298:	68fb      	ldr	r3, [r7, #12]
 801d29a:	7a1b      	ldrb	r3, [r3, #8]
 801d29c:	2b00      	cmp	r3, #0
 801d29e:	d006      	beq.n	801d2ae <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801d2a0:	68fb      	ldr	r3, [r7, #12]
 801d2a2:	7a1b      	ldrb	r3, [r3, #8]
 801d2a4:	4618      	mov	r0, r3
 801d2a6:	f7f9 f9a7 	bl	80165f8 <netif_get_by_index>
 801d2aa:	6178      	str	r0, [r7, #20]
 801d2ac:	e003      	b.n	801d2b6 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801d2ae:	6878      	ldr	r0, [r7, #4]
 801d2b0:	f001 fbac 	bl	801ea0c <ip4_route>
 801d2b4:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801d2b6:	697b      	ldr	r3, [r7, #20]
 801d2b8:	2b00      	cmp	r3, #0
 801d2ba:	d102      	bne.n	801d2c2 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801d2bc:	f06f 0303 	mvn.w	r3, #3
 801d2c0:	e009      	b.n	801d2d6 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801d2c2:	887a      	ldrh	r2, [r7, #2]
 801d2c4:	697b      	ldr	r3, [r7, #20]
 801d2c6:	9300      	str	r3, [sp, #0]
 801d2c8:	4613      	mov	r3, r2
 801d2ca:	687a      	ldr	r2, [r7, #4]
 801d2cc:	68b9      	ldr	r1, [r7, #8]
 801d2ce:	68f8      	ldr	r0, [r7, #12]
 801d2d0:	f000 f810 	bl	801d2f4 <udp_sendto_if>
 801d2d4:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801d2d6:	4618      	mov	r0, r3
 801d2d8:	3718      	adds	r7, #24
 801d2da:	46bd      	mov	sp, r7
 801d2dc:	bd80      	pop	{r7, pc}
 801d2de:	bf00      	nop
 801d2e0:	08026344 	.word	0x08026344
 801d2e4:	08026468 	.word	0x08026468
 801d2e8:	08026398 	.word	0x08026398
 801d2ec:	08026480 	.word	0x08026480
 801d2f0:	0802649c 	.word	0x0802649c

0801d2f4 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801d2f4:	b580      	push	{r7, lr}
 801d2f6:	b088      	sub	sp, #32
 801d2f8:	af02      	add	r7, sp, #8
 801d2fa:	60f8      	str	r0, [r7, #12]
 801d2fc:	60b9      	str	r1, [r7, #8]
 801d2fe:	607a      	str	r2, [r7, #4]
 801d300:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801d302:	68fb      	ldr	r3, [r7, #12]
 801d304:	2b00      	cmp	r3, #0
 801d306:	d109      	bne.n	801d31c <udp_sendto_if+0x28>
 801d308:	4b2e      	ldr	r3, [pc, #184]	; (801d3c4 <udp_sendto_if+0xd0>)
 801d30a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d30e:	492e      	ldr	r1, [pc, #184]	; (801d3c8 <udp_sendto_if+0xd4>)
 801d310:	482e      	ldr	r0, [pc, #184]	; (801d3cc <udp_sendto_if+0xd8>)
 801d312:	f003 fd33 	bl	8020d7c <iprintf>
 801d316:	f06f 030f 	mvn.w	r3, #15
 801d31a:	e04f      	b.n	801d3bc <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801d31c:	68bb      	ldr	r3, [r7, #8]
 801d31e:	2b00      	cmp	r3, #0
 801d320:	d109      	bne.n	801d336 <udp_sendto_if+0x42>
 801d322:	4b28      	ldr	r3, [pc, #160]	; (801d3c4 <udp_sendto_if+0xd0>)
 801d324:	f240 2281 	movw	r2, #641	; 0x281
 801d328:	4929      	ldr	r1, [pc, #164]	; (801d3d0 <udp_sendto_if+0xdc>)
 801d32a:	4828      	ldr	r0, [pc, #160]	; (801d3cc <udp_sendto_if+0xd8>)
 801d32c:	f003 fd26 	bl	8020d7c <iprintf>
 801d330:	f06f 030f 	mvn.w	r3, #15
 801d334:	e042      	b.n	801d3bc <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d336:	687b      	ldr	r3, [r7, #4]
 801d338:	2b00      	cmp	r3, #0
 801d33a:	d109      	bne.n	801d350 <udp_sendto_if+0x5c>
 801d33c:	4b21      	ldr	r3, [pc, #132]	; (801d3c4 <udp_sendto_if+0xd0>)
 801d33e:	f240 2282 	movw	r2, #642	; 0x282
 801d342:	4924      	ldr	r1, [pc, #144]	; (801d3d4 <udp_sendto_if+0xe0>)
 801d344:	4821      	ldr	r0, [pc, #132]	; (801d3cc <udp_sendto_if+0xd8>)
 801d346:	f003 fd19 	bl	8020d7c <iprintf>
 801d34a:	f06f 030f 	mvn.w	r3, #15
 801d34e:	e035      	b.n	801d3bc <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801d350:	6a3b      	ldr	r3, [r7, #32]
 801d352:	2b00      	cmp	r3, #0
 801d354:	d109      	bne.n	801d36a <udp_sendto_if+0x76>
 801d356:	4b1b      	ldr	r3, [pc, #108]	; (801d3c4 <udp_sendto_if+0xd0>)
 801d358:	f240 2283 	movw	r2, #643	; 0x283
 801d35c:	491e      	ldr	r1, [pc, #120]	; (801d3d8 <udp_sendto_if+0xe4>)
 801d35e:	481b      	ldr	r0, [pc, #108]	; (801d3cc <udp_sendto_if+0xd8>)
 801d360:	f003 fd0c 	bl	8020d7c <iprintf>
 801d364:	f06f 030f 	mvn.w	r3, #15
 801d368:	e028      	b.n	801d3bc <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801d36a:	68fb      	ldr	r3, [r7, #12]
 801d36c:	2b00      	cmp	r3, #0
 801d36e:	d009      	beq.n	801d384 <udp_sendto_if+0x90>
 801d370:	68fb      	ldr	r3, [r7, #12]
 801d372:	681b      	ldr	r3, [r3, #0]
 801d374:	2b00      	cmp	r3, #0
 801d376:	d005      	beq.n	801d384 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801d378:	68fb      	ldr	r3, [r7, #12]
 801d37a:	681b      	ldr	r3, [r3, #0]
 801d37c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801d380:	2be0      	cmp	r3, #224	; 0xe0
 801d382:	d103      	bne.n	801d38c <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801d384:	6a3b      	ldr	r3, [r7, #32]
 801d386:	3304      	adds	r3, #4
 801d388:	617b      	str	r3, [r7, #20]
 801d38a:	e00b      	b.n	801d3a4 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801d38c:	68fb      	ldr	r3, [r7, #12]
 801d38e:	681a      	ldr	r2, [r3, #0]
 801d390:	6a3b      	ldr	r3, [r7, #32]
 801d392:	3304      	adds	r3, #4
 801d394:	681b      	ldr	r3, [r3, #0]
 801d396:	429a      	cmp	r2, r3
 801d398:	d002      	beq.n	801d3a0 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801d39a:	f06f 0303 	mvn.w	r3, #3
 801d39e:	e00d      	b.n	801d3bc <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801d3a0:	68fb      	ldr	r3, [r7, #12]
 801d3a2:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801d3a4:	887a      	ldrh	r2, [r7, #2]
 801d3a6:	697b      	ldr	r3, [r7, #20]
 801d3a8:	9301      	str	r3, [sp, #4]
 801d3aa:	6a3b      	ldr	r3, [r7, #32]
 801d3ac:	9300      	str	r3, [sp, #0]
 801d3ae:	4613      	mov	r3, r2
 801d3b0:	687a      	ldr	r2, [r7, #4]
 801d3b2:	68b9      	ldr	r1, [r7, #8]
 801d3b4:	68f8      	ldr	r0, [r7, #12]
 801d3b6:	f000 f811 	bl	801d3dc <udp_sendto_if_src>
 801d3ba:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801d3bc:	4618      	mov	r0, r3
 801d3be:	3718      	adds	r7, #24
 801d3c0:	46bd      	mov	sp, r7
 801d3c2:	bd80      	pop	{r7, pc}
 801d3c4:	08026344 	.word	0x08026344
 801d3c8:	080264b8 	.word	0x080264b8
 801d3cc:	08026398 	.word	0x08026398
 801d3d0:	080264d4 	.word	0x080264d4
 801d3d4:	080264f0 	.word	0x080264f0
 801d3d8:	08026510 	.word	0x08026510

0801d3dc <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801d3dc:	b580      	push	{r7, lr}
 801d3de:	b08c      	sub	sp, #48	; 0x30
 801d3e0:	af04      	add	r7, sp, #16
 801d3e2:	60f8      	str	r0, [r7, #12]
 801d3e4:	60b9      	str	r1, [r7, #8]
 801d3e6:	607a      	str	r2, [r7, #4]
 801d3e8:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801d3ea:	68fb      	ldr	r3, [r7, #12]
 801d3ec:	2b00      	cmp	r3, #0
 801d3ee:	d109      	bne.n	801d404 <udp_sendto_if_src+0x28>
 801d3f0:	4b65      	ldr	r3, [pc, #404]	; (801d588 <udp_sendto_if_src+0x1ac>)
 801d3f2:	f240 22d1 	movw	r2, #721	; 0x2d1
 801d3f6:	4965      	ldr	r1, [pc, #404]	; (801d58c <udp_sendto_if_src+0x1b0>)
 801d3f8:	4865      	ldr	r0, [pc, #404]	; (801d590 <udp_sendto_if_src+0x1b4>)
 801d3fa:	f003 fcbf 	bl	8020d7c <iprintf>
 801d3fe:	f06f 030f 	mvn.w	r3, #15
 801d402:	e0bc      	b.n	801d57e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801d404:	68bb      	ldr	r3, [r7, #8]
 801d406:	2b00      	cmp	r3, #0
 801d408:	d109      	bne.n	801d41e <udp_sendto_if_src+0x42>
 801d40a:	4b5f      	ldr	r3, [pc, #380]	; (801d588 <udp_sendto_if_src+0x1ac>)
 801d40c:	f240 22d2 	movw	r2, #722	; 0x2d2
 801d410:	4960      	ldr	r1, [pc, #384]	; (801d594 <udp_sendto_if_src+0x1b8>)
 801d412:	485f      	ldr	r0, [pc, #380]	; (801d590 <udp_sendto_if_src+0x1b4>)
 801d414:	f003 fcb2 	bl	8020d7c <iprintf>
 801d418:	f06f 030f 	mvn.w	r3, #15
 801d41c:	e0af      	b.n	801d57e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801d41e:	687b      	ldr	r3, [r7, #4]
 801d420:	2b00      	cmp	r3, #0
 801d422:	d109      	bne.n	801d438 <udp_sendto_if_src+0x5c>
 801d424:	4b58      	ldr	r3, [pc, #352]	; (801d588 <udp_sendto_if_src+0x1ac>)
 801d426:	f240 22d3 	movw	r2, #723	; 0x2d3
 801d42a:	495b      	ldr	r1, [pc, #364]	; (801d598 <udp_sendto_if_src+0x1bc>)
 801d42c:	4858      	ldr	r0, [pc, #352]	; (801d590 <udp_sendto_if_src+0x1b4>)
 801d42e:	f003 fca5 	bl	8020d7c <iprintf>
 801d432:	f06f 030f 	mvn.w	r3, #15
 801d436:	e0a2      	b.n	801d57e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801d438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d43a:	2b00      	cmp	r3, #0
 801d43c:	d109      	bne.n	801d452 <udp_sendto_if_src+0x76>
 801d43e:	4b52      	ldr	r3, [pc, #328]	; (801d588 <udp_sendto_if_src+0x1ac>)
 801d440:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801d444:	4955      	ldr	r1, [pc, #340]	; (801d59c <udp_sendto_if_src+0x1c0>)
 801d446:	4852      	ldr	r0, [pc, #328]	; (801d590 <udp_sendto_if_src+0x1b4>)
 801d448:	f003 fc98 	bl	8020d7c <iprintf>
 801d44c:	f06f 030f 	mvn.w	r3, #15
 801d450:	e095      	b.n	801d57e <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801d452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d454:	2b00      	cmp	r3, #0
 801d456:	d109      	bne.n	801d46c <udp_sendto_if_src+0x90>
 801d458:	4b4b      	ldr	r3, [pc, #300]	; (801d588 <udp_sendto_if_src+0x1ac>)
 801d45a:	f240 22d5 	movw	r2, #725	; 0x2d5
 801d45e:	4950      	ldr	r1, [pc, #320]	; (801d5a0 <udp_sendto_if_src+0x1c4>)
 801d460:	484b      	ldr	r0, [pc, #300]	; (801d590 <udp_sendto_if_src+0x1b4>)
 801d462:	f003 fc8b 	bl	8020d7c <iprintf>
 801d466:	f06f 030f 	mvn.w	r3, #15
 801d46a:	e088      	b.n	801d57e <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801d46c:	68fb      	ldr	r3, [r7, #12]
 801d46e:	8a5b      	ldrh	r3, [r3, #18]
 801d470:	2b00      	cmp	r3, #0
 801d472:	d10f      	bne.n	801d494 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801d474:	68f9      	ldr	r1, [r7, #12]
 801d476:	68fb      	ldr	r3, [r7, #12]
 801d478:	8a5b      	ldrh	r3, [r3, #18]
 801d47a:	461a      	mov	r2, r3
 801d47c:	68f8      	ldr	r0, [r7, #12]
 801d47e:	f000 f893 	bl	801d5a8 <udp_bind>
 801d482:	4603      	mov	r3, r0
 801d484:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801d486:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801d48a:	2b00      	cmp	r3, #0
 801d48c:	d002      	beq.n	801d494 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801d48e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801d492:	e074      	b.n	801d57e <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801d494:	68bb      	ldr	r3, [r7, #8]
 801d496:	891b      	ldrh	r3, [r3, #8]
 801d498:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 801d49c:	4293      	cmp	r3, r2
 801d49e:	d902      	bls.n	801d4a6 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801d4a0:	f04f 33ff 	mov.w	r3, #4294967295
 801d4a4:	e06b      	b.n	801d57e <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801d4a6:	2108      	movs	r1, #8
 801d4a8:	68b8      	ldr	r0, [r7, #8]
 801d4aa:	f7f9 fb79 	bl	8016ba0 <pbuf_add_header>
 801d4ae:	4603      	mov	r3, r0
 801d4b0:	2b00      	cmp	r3, #0
 801d4b2:	d015      	beq.n	801d4e0 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801d4b4:	f44f 7220 	mov.w	r2, #640	; 0x280
 801d4b8:	2108      	movs	r1, #8
 801d4ba:	2022      	movs	r0, #34	; 0x22
 801d4bc:	f7f9 f924 	bl	8016708 <pbuf_alloc>
 801d4c0:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801d4c2:	69fb      	ldr	r3, [r7, #28]
 801d4c4:	2b00      	cmp	r3, #0
 801d4c6:	d102      	bne.n	801d4ce <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801d4c8:	f04f 33ff 	mov.w	r3, #4294967295
 801d4cc:	e057      	b.n	801d57e <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801d4ce:	68bb      	ldr	r3, [r7, #8]
 801d4d0:	891b      	ldrh	r3, [r3, #8]
 801d4d2:	2b00      	cmp	r3, #0
 801d4d4:	d006      	beq.n	801d4e4 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801d4d6:	68b9      	ldr	r1, [r7, #8]
 801d4d8:	69f8      	ldr	r0, [r7, #28]
 801d4da:	f7f9 fd4d 	bl	8016f78 <pbuf_chain>
 801d4de:	e001      	b.n	801d4e4 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801d4e0:	68bb      	ldr	r3, [r7, #8]
 801d4e2:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801d4e4:	69fb      	ldr	r3, [r7, #28]
 801d4e6:	895b      	ldrh	r3, [r3, #10]
 801d4e8:	2b07      	cmp	r3, #7
 801d4ea:	d806      	bhi.n	801d4fa <udp_sendto_if_src+0x11e>
 801d4ec:	4b26      	ldr	r3, [pc, #152]	; (801d588 <udp_sendto_if_src+0x1ac>)
 801d4ee:	f240 320d 	movw	r2, #781	; 0x30d
 801d4f2:	492c      	ldr	r1, [pc, #176]	; (801d5a4 <udp_sendto_if_src+0x1c8>)
 801d4f4:	4826      	ldr	r0, [pc, #152]	; (801d590 <udp_sendto_if_src+0x1b4>)
 801d4f6:	f003 fc41 	bl	8020d7c <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801d4fa:	69fb      	ldr	r3, [r7, #28]
 801d4fc:	685b      	ldr	r3, [r3, #4]
 801d4fe:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801d500:	68fb      	ldr	r3, [r7, #12]
 801d502:	8a5b      	ldrh	r3, [r3, #18]
 801d504:	4618      	mov	r0, r3
 801d506:	f7f8 f83d 	bl	8015584 <lwip_htons>
 801d50a:	4603      	mov	r3, r0
 801d50c:	461a      	mov	r2, r3
 801d50e:	697b      	ldr	r3, [r7, #20]
 801d510:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801d512:	887b      	ldrh	r3, [r7, #2]
 801d514:	4618      	mov	r0, r3
 801d516:	f7f8 f835 	bl	8015584 <lwip_htons>
 801d51a:	4603      	mov	r3, r0
 801d51c:	461a      	mov	r2, r3
 801d51e:	697b      	ldr	r3, [r7, #20]
 801d520:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801d522:	697b      	ldr	r3, [r7, #20]
 801d524:	2200      	movs	r2, #0
 801d526:	719a      	strb	r2, [r3, #6]
 801d528:	2200      	movs	r2, #0
 801d52a:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801d52c:	69fb      	ldr	r3, [r7, #28]
 801d52e:	891b      	ldrh	r3, [r3, #8]
 801d530:	4618      	mov	r0, r3
 801d532:	f7f8 f827 	bl	8015584 <lwip_htons>
 801d536:	4603      	mov	r3, r0
 801d538:	461a      	mov	r2, r3
 801d53a:	697b      	ldr	r3, [r7, #20]
 801d53c:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801d53e:	2311      	movs	r3, #17
 801d540:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801d542:	68fb      	ldr	r3, [r7, #12]
 801d544:	7adb      	ldrb	r3, [r3, #11]
 801d546:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801d548:	68fb      	ldr	r3, [r7, #12]
 801d54a:	7a9b      	ldrb	r3, [r3, #10]
 801d54c:	7cb9      	ldrb	r1, [r7, #18]
 801d54e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801d550:	9202      	str	r2, [sp, #8]
 801d552:	7cfa      	ldrb	r2, [r7, #19]
 801d554:	9201      	str	r2, [sp, #4]
 801d556:	9300      	str	r3, [sp, #0]
 801d558:	460b      	mov	r3, r1
 801d55a:	687a      	ldr	r2, [r7, #4]
 801d55c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801d55e:	69f8      	ldr	r0, [r7, #28]
 801d560:	f001 fc3c 	bl	801eddc <ip4_output_if_src>
 801d564:	4603      	mov	r3, r0
 801d566:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801d568:	69fa      	ldr	r2, [r7, #28]
 801d56a:	68bb      	ldr	r3, [r7, #8]
 801d56c:	429a      	cmp	r2, r3
 801d56e:	d004      	beq.n	801d57a <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801d570:	69f8      	ldr	r0, [r7, #28]
 801d572:	f7f9 fbdd 	bl	8016d30 <pbuf_free>
    q = NULL;
 801d576:	2300      	movs	r3, #0
 801d578:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801d57a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801d57e:	4618      	mov	r0, r3
 801d580:	3720      	adds	r7, #32
 801d582:	46bd      	mov	sp, r7
 801d584:	bd80      	pop	{r7, pc}
 801d586:	bf00      	nop
 801d588:	08026344 	.word	0x08026344
 801d58c:	08026530 	.word	0x08026530
 801d590:	08026398 	.word	0x08026398
 801d594:	08026550 	.word	0x08026550
 801d598:	08026570 	.word	0x08026570
 801d59c:	08026594 	.word	0x08026594
 801d5a0:	080265b8 	.word	0x080265b8
 801d5a4:	080265dc 	.word	0x080265dc

0801d5a8 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801d5a8:	b580      	push	{r7, lr}
 801d5aa:	b086      	sub	sp, #24
 801d5ac:	af00      	add	r7, sp, #0
 801d5ae:	60f8      	str	r0, [r7, #12]
 801d5b0:	60b9      	str	r1, [r7, #8]
 801d5b2:	4613      	mov	r3, r2
 801d5b4:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801d5b6:	68bb      	ldr	r3, [r7, #8]
 801d5b8:	2b00      	cmp	r3, #0
 801d5ba:	d101      	bne.n	801d5c0 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801d5bc:	4b39      	ldr	r3, [pc, #228]	; (801d6a4 <udp_bind+0xfc>)
 801d5be:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801d5c0:	68fb      	ldr	r3, [r7, #12]
 801d5c2:	2b00      	cmp	r3, #0
 801d5c4:	d109      	bne.n	801d5da <udp_bind+0x32>
 801d5c6:	4b38      	ldr	r3, [pc, #224]	; (801d6a8 <udp_bind+0x100>)
 801d5c8:	f240 32b7 	movw	r2, #951	; 0x3b7
 801d5cc:	4937      	ldr	r1, [pc, #220]	; (801d6ac <udp_bind+0x104>)
 801d5ce:	4838      	ldr	r0, [pc, #224]	; (801d6b0 <udp_bind+0x108>)
 801d5d0:	f003 fbd4 	bl	8020d7c <iprintf>
 801d5d4:	f06f 030f 	mvn.w	r3, #15
 801d5d8:	e060      	b.n	801d69c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801d5da:	2300      	movs	r3, #0
 801d5dc:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d5de:	4b35      	ldr	r3, [pc, #212]	; (801d6b4 <udp_bind+0x10c>)
 801d5e0:	681b      	ldr	r3, [r3, #0]
 801d5e2:	617b      	str	r3, [r7, #20]
 801d5e4:	e009      	b.n	801d5fa <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801d5e6:	68fa      	ldr	r2, [r7, #12]
 801d5e8:	697b      	ldr	r3, [r7, #20]
 801d5ea:	429a      	cmp	r2, r3
 801d5ec:	d102      	bne.n	801d5f4 <udp_bind+0x4c>
      rebind = 1;
 801d5ee:	2301      	movs	r3, #1
 801d5f0:	74fb      	strb	r3, [r7, #19]
      break;
 801d5f2:	e005      	b.n	801d600 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d5f4:	697b      	ldr	r3, [r7, #20]
 801d5f6:	68db      	ldr	r3, [r3, #12]
 801d5f8:	617b      	str	r3, [r7, #20]
 801d5fa:	697b      	ldr	r3, [r7, #20]
 801d5fc:	2b00      	cmp	r3, #0
 801d5fe:	d1f2      	bne.n	801d5e6 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801d600:	88fb      	ldrh	r3, [r7, #6]
 801d602:	2b00      	cmp	r3, #0
 801d604:	d109      	bne.n	801d61a <udp_bind+0x72>
    port = udp_new_port();
 801d606:	f7ff fc35 	bl	801ce74 <udp_new_port>
 801d60a:	4603      	mov	r3, r0
 801d60c:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801d60e:	88fb      	ldrh	r3, [r7, #6]
 801d610:	2b00      	cmp	r3, #0
 801d612:	d12c      	bne.n	801d66e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801d614:	f06f 0307 	mvn.w	r3, #7
 801d618:	e040      	b.n	801d69c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d61a:	4b26      	ldr	r3, [pc, #152]	; (801d6b4 <udp_bind+0x10c>)
 801d61c:	681b      	ldr	r3, [r3, #0]
 801d61e:	617b      	str	r3, [r7, #20]
 801d620:	e022      	b.n	801d668 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801d622:	68fa      	ldr	r2, [r7, #12]
 801d624:	697b      	ldr	r3, [r7, #20]
 801d626:	429a      	cmp	r2, r3
 801d628:	d01b      	beq.n	801d662 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801d62a:	697b      	ldr	r3, [r7, #20]
 801d62c:	8a5b      	ldrh	r3, [r3, #18]
 801d62e:	88fa      	ldrh	r2, [r7, #6]
 801d630:	429a      	cmp	r2, r3
 801d632:	d116      	bne.n	801d662 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801d634:	697b      	ldr	r3, [r7, #20]
 801d636:	681a      	ldr	r2, [r3, #0]
 801d638:	68bb      	ldr	r3, [r7, #8]
 801d63a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801d63c:	429a      	cmp	r2, r3
 801d63e:	d00d      	beq.n	801d65c <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801d640:	68bb      	ldr	r3, [r7, #8]
 801d642:	2b00      	cmp	r3, #0
 801d644:	d00a      	beq.n	801d65c <udp_bind+0xb4>
 801d646:	68bb      	ldr	r3, [r7, #8]
 801d648:	681b      	ldr	r3, [r3, #0]
 801d64a:	2b00      	cmp	r3, #0
 801d64c:	d006      	beq.n	801d65c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801d64e:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801d650:	2b00      	cmp	r3, #0
 801d652:	d003      	beq.n	801d65c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801d654:	697b      	ldr	r3, [r7, #20]
 801d656:	681b      	ldr	r3, [r3, #0]
 801d658:	2b00      	cmp	r3, #0
 801d65a:	d102      	bne.n	801d662 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801d65c:	f06f 0307 	mvn.w	r3, #7
 801d660:	e01c      	b.n	801d69c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801d662:	697b      	ldr	r3, [r7, #20]
 801d664:	68db      	ldr	r3, [r3, #12]
 801d666:	617b      	str	r3, [r7, #20]
 801d668:	697b      	ldr	r3, [r7, #20]
 801d66a:	2b00      	cmp	r3, #0
 801d66c:	d1d9      	bne.n	801d622 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801d66e:	68bb      	ldr	r3, [r7, #8]
 801d670:	2b00      	cmp	r3, #0
 801d672:	d002      	beq.n	801d67a <udp_bind+0xd2>
 801d674:	68bb      	ldr	r3, [r7, #8]
 801d676:	681b      	ldr	r3, [r3, #0]
 801d678:	e000      	b.n	801d67c <udp_bind+0xd4>
 801d67a:	2300      	movs	r3, #0
 801d67c:	68fa      	ldr	r2, [r7, #12]
 801d67e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801d680:	68fb      	ldr	r3, [r7, #12]
 801d682:	88fa      	ldrh	r2, [r7, #6]
 801d684:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801d686:	7cfb      	ldrb	r3, [r7, #19]
 801d688:	2b00      	cmp	r3, #0
 801d68a:	d106      	bne.n	801d69a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801d68c:	4b09      	ldr	r3, [pc, #36]	; (801d6b4 <udp_bind+0x10c>)
 801d68e:	681a      	ldr	r2, [r3, #0]
 801d690:	68fb      	ldr	r3, [r7, #12]
 801d692:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801d694:	4a07      	ldr	r2, [pc, #28]	; (801d6b4 <udp_bind+0x10c>)
 801d696:	68fb      	ldr	r3, [r7, #12]
 801d698:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801d69a:	2300      	movs	r3, #0
}
 801d69c:	4618      	mov	r0, r3
 801d69e:	3718      	adds	r7, #24
 801d6a0:	46bd      	mov	sp, r7
 801d6a2:	bd80      	pop	{r7, pc}
 801d6a4:	0802d088 	.word	0x0802d088
 801d6a8:	08026344 	.word	0x08026344
 801d6ac:	0802660c 	.word	0x0802660c
 801d6b0:	08026398 	.word	0x08026398
 801d6b4:	2002978c 	.word	0x2002978c

0801d6b8 <udp_bind_netif>:
 *
 * @see udp_disconnect()
 */
void
udp_bind_netif(struct udp_pcb *pcb, const struct netif *netif)
{
 801d6b8:	b480      	push	{r7}
 801d6ba:	b083      	sub	sp, #12
 801d6bc:	af00      	add	r7, sp, #0
 801d6be:	6078      	str	r0, [r7, #4]
 801d6c0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif != NULL) {
 801d6c2:	683b      	ldr	r3, [r7, #0]
 801d6c4:	2b00      	cmp	r3, #0
 801d6c6:	d007      	beq.n	801d6d8 <udp_bind_netif+0x20>
    pcb->netif_idx = netif_get_index(netif);
 801d6c8:	683b      	ldr	r3, [r7, #0]
 801d6ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801d6ce:	3301      	adds	r3, #1
 801d6d0:	b2da      	uxtb	r2, r3
 801d6d2:	687b      	ldr	r3, [r7, #4]
 801d6d4:	721a      	strb	r2, [r3, #8]
  } else {
    pcb->netif_idx = NETIF_NO_INDEX;
  }
}
 801d6d6:	e002      	b.n	801d6de <udp_bind_netif+0x26>
    pcb->netif_idx = NETIF_NO_INDEX;
 801d6d8:	687b      	ldr	r3, [r7, #4]
 801d6da:	2200      	movs	r2, #0
 801d6dc:	721a      	strb	r2, [r3, #8]
}
 801d6de:	bf00      	nop
 801d6e0:	370c      	adds	r7, #12
 801d6e2:	46bd      	mov	sp, r7
 801d6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d6e8:	4770      	bx	lr
	...

0801d6ec <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801d6ec:	b580      	push	{r7, lr}
 801d6ee:	b084      	sub	sp, #16
 801d6f0:	af00      	add	r7, sp, #0
 801d6f2:	60f8      	str	r0, [r7, #12]
 801d6f4:	60b9      	str	r1, [r7, #8]
 801d6f6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801d6f8:	68fb      	ldr	r3, [r7, #12]
 801d6fa:	2b00      	cmp	r3, #0
 801d6fc:	d107      	bne.n	801d70e <udp_recv+0x22>
 801d6fe:	4b08      	ldr	r3, [pc, #32]	; (801d720 <udp_recv+0x34>)
 801d700:	f240 428a 	movw	r2, #1162	; 0x48a
 801d704:	4907      	ldr	r1, [pc, #28]	; (801d724 <udp_recv+0x38>)
 801d706:	4808      	ldr	r0, [pc, #32]	; (801d728 <udp_recv+0x3c>)
 801d708:	f003 fb38 	bl	8020d7c <iprintf>
 801d70c:	e005      	b.n	801d71a <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801d70e:	68fb      	ldr	r3, [r7, #12]
 801d710:	68ba      	ldr	r2, [r7, #8]
 801d712:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801d714:	68fb      	ldr	r3, [r7, #12]
 801d716:	687a      	ldr	r2, [r7, #4]
 801d718:	61da      	str	r2, [r3, #28]
}
 801d71a:	3710      	adds	r7, #16
 801d71c:	46bd      	mov	sp, r7
 801d71e:	bd80      	pop	{r7, pc}
 801d720:	08026344 	.word	0x08026344
 801d724:	08026678 	.word	0x08026678
 801d728:	08026398 	.word	0x08026398

0801d72c <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801d72c:	b580      	push	{r7, lr}
 801d72e:	b084      	sub	sp, #16
 801d730:	af00      	add	r7, sp, #0
 801d732:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801d734:	687b      	ldr	r3, [r7, #4]
 801d736:	2b00      	cmp	r3, #0
 801d738:	d107      	bne.n	801d74a <udp_remove+0x1e>
 801d73a:	4b19      	ldr	r3, [pc, #100]	; (801d7a0 <udp_remove+0x74>)
 801d73c:	f240 42a1 	movw	r2, #1185	; 0x4a1
 801d740:	4918      	ldr	r1, [pc, #96]	; (801d7a4 <udp_remove+0x78>)
 801d742:	4819      	ldr	r0, [pc, #100]	; (801d7a8 <udp_remove+0x7c>)
 801d744:	f003 fb1a 	bl	8020d7c <iprintf>
 801d748:	e026      	b.n	801d798 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801d74a:	4b18      	ldr	r3, [pc, #96]	; (801d7ac <udp_remove+0x80>)
 801d74c:	681b      	ldr	r3, [r3, #0]
 801d74e:	687a      	ldr	r2, [r7, #4]
 801d750:	429a      	cmp	r2, r3
 801d752:	d105      	bne.n	801d760 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801d754:	4b15      	ldr	r3, [pc, #84]	; (801d7ac <udp_remove+0x80>)
 801d756:	681b      	ldr	r3, [r3, #0]
 801d758:	68db      	ldr	r3, [r3, #12]
 801d75a:	4a14      	ldr	r2, [pc, #80]	; (801d7ac <udp_remove+0x80>)
 801d75c:	6013      	str	r3, [r2, #0]
 801d75e:	e017      	b.n	801d790 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801d760:	4b12      	ldr	r3, [pc, #72]	; (801d7ac <udp_remove+0x80>)
 801d762:	681b      	ldr	r3, [r3, #0]
 801d764:	60fb      	str	r3, [r7, #12]
 801d766:	e010      	b.n	801d78a <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801d768:	68fb      	ldr	r3, [r7, #12]
 801d76a:	68db      	ldr	r3, [r3, #12]
 801d76c:	2b00      	cmp	r3, #0
 801d76e:	d009      	beq.n	801d784 <udp_remove+0x58>
 801d770:	68fb      	ldr	r3, [r7, #12]
 801d772:	68db      	ldr	r3, [r3, #12]
 801d774:	687a      	ldr	r2, [r7, #4]
 801d776:	429a      	cmp	r2, r3
 801d778:	d104      	bne.n	801d784 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801d77a:	687b      	ldr	r3, [r7, #4]
 801d77c:	68da      	ldr	r2, [r3, #12]
 801d77e:	68fb      	ldr	r3, [r7, #12]
 801d780:	60da      	str	r2, [r3, #12]
        break;
 801d782:	e005      	b.n	801d790 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801d784:	68fb      	ldr	r3, [r7, #12]
 801d786:	68db      	ldr	r3, [r3, #12]
 801d788:	60fb      	str	r3, [r7, #12]
 801d78a:	68fb      	ldr	r3, [r7, #12]
 801d78c:	2b00      	cmp	r3, #0
 801d78e:	d1eb      	bne.n	801d768 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801d790:	6879      	ldr	r1, [r7, #4]
 801d792:	2000      	movs	r0, #0
 801d794:	f7f8 fbfe 	bl	8015f94 <memp_free>
}
 801d798:	3710      	adds	r7, #16
 801d79a:	46bd      	mov	sp, r7
 801d79c:	bd80      	pop	{r7, pc}
 801d79e:	bf00      	nop
 801d7a0:	08026344 	.word	0x08026344
 801d7a4:	08026690 	.word	0x08026690
 801d7a8:	08026398 	.word	0x08026398
 801d7ac:	2002978c 	.word	0x2002978c

0801d7b0 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801d7b0:	b580      	push	{r7, lr}
 801d7b2:	b082      	sub	sp, #8
 801d7b4:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801d7b6:	2000      	movs	r0, #0
 801d7b8:	f7f8 fb9a 	bl	8015ef0 <memp_malloc>
 801d7bc:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801d7be:	687b      	ldr	r3, [r7, #4]
 801d7c0:	2b00      	cmp	r3, #0
 801d7c2:	d007      	beq.n	801d7d4 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801d7c4:	2220      	movs	r2, #32
 801d7c6:	2100      	movs	r1, #0
 801d7c8:	6878      	ldr	r0, [r7, #4]
 801d7ca:	f002 fdbb 	bl	8020344 <memset>
    pcb->ttl = UDP_TTL;
 801d7ce:	687b      	ldr	r3, [r7, #4]
 801d7d0:	22ff      	movs	r2, #255	; 0xff
 801d7d2:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801d7d4:	687b      	ldr	r3, [r7, #4]
}
 801d7d6:	4618      	mov	r0, r3
 801d7d8:	3708      	adds	r7, #8
 801d7da:	46bd      	mov	sp, r7
 801d7dc:	bd80      	pop	{r7, pc}

0801d7de <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801d7de:	b580      	push	{r7, lr}
 801d7e0:	b084      	sub	sp, #16
 801d7e2:	af00      	add	r7, sp, #0
 801d7e4:	4603      	mov	r3, r0
 801d7e6:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801d7e8:	f7ff ffe2 	bl	801d7b0 <udp_new>
 801d7ec:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801d7ee:	68fb      	ldr	r3, [r7, #12]
}
 801d7f0:	4618      	mov	r0, r3
 801d7f2:	3710      	adds	r7, #16
 801d7f4:	46bd      	mov	sp, r7
 801d7f6:	bd80      	pop	{r7, pc}

0801d7f8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801d7f8:	b480      	push	{r7}
 801d7fa:	b085      	sub	sp, #20
 801d7fc:	af00      	add	r7, sp, #0
 801d7fe:	6078      	str	r0, [r7, #4]
 801d800:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801d802:	687b      	ldr	r3, [r7, #4]
 801d804:	2b00      	cmp	r3, #0
 801d806:	d01e      	beq.n	801d846 <udp_netif_ip_addr_changed+0x4e>
 801d808:	687b      	ldr	r3, [r7, #4]
 801d80a:	681b      	ldr	r3, [r3, #0]
 801d80c:	2b00      	cmp	r3, #0
 801d80e:	d01a      	beq.n	801d846 <udp_netif_ip_addr_changed+0x4e>
 801d810:	683b      	ldr	r3, [r7, #0]
 801d812:	2b00      	cmp	r3, #0
 801d814:	d017      	beq.n	801d846 <udp_netif_ip_addr_changed+0x4e>
 801d816:	683b      	ldr	r3, [r7, #0]
 801d818:	681b      	ldr	r3, [r3, #0]
 801d81a:	2b00      	cmp	r3, #0
 801d81c:	d013      	beq.n	801d846 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801d81e:	4b0d      	ldr	r3, [pc, #52]	; (801d854 <udp_netif_ip_addr_changed+0x5c>)
 801d820:	681b      	ldr	r3, [r3, #0]
 801d822:	60fb      	str	r3, [r7, #12]
 801d824:	e00c      	b.n	801d840 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801d826:	68fb      	ldr	r3, [r7, #12]
 801d828:	681a      	ldr	r2, [r3, #0]
 801d82a:	687b      	ldr	r3, [r7, #4]
 801d82c:	681b      	ldr	r3, [r3, #0]
 801d82e:	429a      	cmp	r2, r3
 801d830:	d103      	bne.n	801d83a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801d832:	683b      	ldr	r3, [r7, #0]
 801d834:	681a      	ldr	r2, [r3, #0]
 801d836:	68fb      	ldr	r3, [r7, #12]
 801d838:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801d83a:	68fb      	ldr	r3, [r7, #12]
 801d83c:	68db      	ldr	r3, [r3, #12]
 801d83e:	60fb      	str	r3, [r7, #12]
 801d840:	68fb      	ldr	r3, [r7, #12]
 801d842:	2b00      	cmp	r3, #0
 801d844:	d1ef      	bne.n	801d826 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801d846:	bf00      	nop
 801d848:	3714      	adds	r7, #20
 801d84a:	46bd      	mov	sp, r7
 801d84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d850:	4770      	bx	lr
 801d852:	bf00      	nop
 801d854:	2002978c 	.word	0x2002978c

0801d858 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801d858:	b580      	push	{r7, lr}
 801d85a:	b082      	sub	sp, #8
 801d85c:	af00      	add	r7, sp, #0
 801d85e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801d860:	4915      	ldr	r1, [pc, #84]	; (801d8b8 <etharp_free_entry+0x60>)
 801d862:	687a      	ldr	r2, [r7, #4]
 801d864:	4613      	mov	r3, r2
 801d866:	005b      	lsls	r3, r3, #1
 801d868:	4413      	add	r3, r2
 801d86a:	00db      	lsls	r3, r3, #3
 801d86c:	440b      	add	r3, r1
 801d86e:	681b      	ldr	r3, [r3, #0]
 801d870:	2b00      	cmp	r3, #0
 801d872:	d013      	beq.n	801d89c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801d874:	4910      	ldr	r1, [pc, #64]	; (801d8b8 <etharp_free_entry+0x60>)
 801d876:	687a      	ldr	r2, [r7, #4]
 801d878:	4613      	mov	r3, r2
 801d87a:	005b      	lsls	r3, r3, #1
 801d87c:	4413      	add	r3, r2
 801d87e:	00db      	lsls	r3, r3, #3
 801d880:	440b      	add	r3, r1
 801d882:	681b      	ldr	r3, [r3, #0]
 801d884:	4618      	mov	r0, r3
 801d886:	f7f9 fa53 	bl	8016d30 <pbuf_free>
    arp_table[i].q = NULL;
 801d88a:	490b      	ldr	r1, [pc, #44]	; (801d8b8 <etharp_free_entry+0x60>)
 801d88c:	687a      	ldr	r2, [r7, #4]
 801d88e:	4613      	mov	r3, r2
 801d890:	005b      	lsls	r3, r3, #1
 801d892:	4413      	add	r3, r2
 801d894:	00db      	lsls	r3, r3, #3
 801d896:	440b      	add	r3, r1
 801d898:	2200      	movs	r2, #0
 801d89a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801d89c:	4906      	ldr	r1, [pc, #24]	; (801d8b8 <etharp_free_entry+0x60>)
 801d89e:	687a      	ldr	r2, [r7, #4]
 801d8a0:	4613      	mov	r3, r2
 801d8a2:	005b      	lsls	r3, r3, #1
 801d8a4:	4413      	add	r3, r2
 801d8a6:	00db      	lsls	r3, r3, #3
 801d8a8:	440b      	add	r3, r1
 801d8aa:	3314      	adds	r3, #20
 801d8ac:	2200      	movs	r2, #0
 801d8ae:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801d8b0:	bf00      	nop
 801d8b2:	3708      	adds	r7, #8
 801d8b4:	46bd      	mov	sp, r7
 801d8b6:	bd80      	pop	{r7, pc}
 801d8b8:	200229a8 	.word	0x200229a8

0801d8bc <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801d8bc:	b580      	push	{r7, lr}
 801d8be:	b082      	sub	sp, #8
 801d8c0:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d8c2:	2300      	movs	r3, #0
 801d8c4:	607b      	str	r3, [r7, #4]
 801d8c6:	e096      	b.n	801d9f6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801d8c8:	494f      	ldr	r1, [pc, #316]	; (801da08 <etharp_tmr+0x14c>)
 801d8ca:	687a      	ldr	r2, [r7, #4]
 801d8cc:	4613      	mov	r3, r2
 801d8ce:	005b      	lsls	r3, r3, #1
 801d8d0:	4413      	add	r3, r2
 801d8d2:	00db      	lsls	r3, r3, #3
 801d8d4:	440b      	add	r3, r1
 801d8d6:	3314      	adds	r3, #20
 801d8d8:	781b      	ldrb	r3, [r3, #0]
 801d8da:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801d8dc:	78fb      	ldrb	r3, [r7, #3]
 801d8de:	2b00      	cmp	r3, #0
 801d8e0:	f000 8086 	beq.w	801d9f0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801d8e4:	4948      	ldr	r1, [pc, #288]	; (801da08 <etharp_tmr+0x14c>)
 801d8e6:	687a      	ldr	r2, [r7, #4]
 801d8e8:	4613      	mov	r3, r2
 801d8ea:	005b      	lsls	r3, r3, #1
 801d8ec:	4413      	add	r3, r2
 801d8ee:	00db      	lsls	r3, r3, #3
 801d8f0:	440b      	add	r3, r1
 801d8f2:	3312      	adds	r3, #18
 801d8f4:	881b      	ldrh	r3, [r3, #0]
 801d8f6:	3301      	adds	r3, #1
 801d8f8:	b298      	uxth	r0, r3
 801d8fa:	4943      	ldr	r1, [pc, #268]	; (801da08 <etharp_tmr+0x14c>)
 801d8fc:	687a      	ldr	r2, [r7, #4]
 801d8fe:	4613      	mov	r3, r2
 801d900:	005b      	lsls	r3, r3, #1
 801d902:	4413      	add	r3, r2
 801d904:	00db      	lsls	r3, r3, #3
 801d906:	440b      	add	r3, r1
 801d908:	3312      	adds	r3, #18
 801d90a:	4602      	mov	r2, r0
 801d90c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d90e:	493e      	ldr	r1, [pc, #248]	; (801da08 <etharp_tmr+0x14c>)
 801d910:	687a      	ldr	r2, [r7, #4]
 801d912:	4613      	mov	r3, r2
 801d914:	005b      	lsls	r3, r3, #1
 801d916:	4413      	add	r3, r2
 801d918:	00db      	lsls	r3, r3, #3
 801d91a:	440b      	add	r3, r1
 801d91c:	3312      	adds	r3, #18
 801d91e:	881b      	ldrh	r3, [r3, #0]
 801d920:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801d924:	d215      	bcs.n	801d952 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801d926:	4938      	ldr	r1, [pc, #224]	; (801da08 <etharp_tmr+0x14c>)
 801d928:	687a      	ldr	r2, [r7, #4]
 801d92a:	4613      	mov	r3, r2
 801d92c:	005b      	lsls	r3, r3, #1
 801d92e:	4413      	add	r3, r2
 801d930:	00db      	lsls	r3, r3, #3
 801d932:	440b      	add	r3, r1
 801d934:	3314      	adds	r3, #20
 801d936:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801d938:	2b01      	cmp	r3, #1
 801d93a:	d10e      	bne.n	801d95a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801d93c:	4932      	ldr	r1, [pc, #200]	; (801da08 <etharp_tmr+0x14c>)
 801d93e:	687a      	ldr	r2, [r7, #4]
 801d940:	4613      	mov	r3, r2
 801d942:	005b      	lsls	r3, r3, #1
 801d944:	4413      	add	r3, r2
 801d946:	00db      	lsls	r3, r3, #3
 801d948:	440b      	add	r3, r1
 801d94a:	3312      	adds	r3, #18
 801d94c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801d94e:	2b04      	cmp	r3, #4
 801d950:	d903      	bls.n	801d95a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801d952:	6878      	ldr	r0, [r7, #4]
 801d954:	f7ff ff80 	bl	801d858 <etharp_free_entry>
 801d958:	e04a      	b.n	801d9f0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801d95a:	492b      	ldr	r1, [pc, #172]	; (801da08 <etharp_tmr+0x14c>)
 801d95c:	687a      	ldr	r2, [r7, #4]
 801d95e:	4613      	mov	r3, r2
 801d960:	005b      	lsls	r3, r3, #1
 801d962:	4413      	add	r3, r2
 801d964:	00db      	lsls	r3, r3, #3
 801d966:	440b      	add	r3, r1
 801d968:	3314      	adds	r3, #20
 801d96a:	781b      	ldrb	r3, [r3, #0]
 801d96c:	2b03      	cmp	r3, #3
 801d96e:	d10a      	bne.n	801d986 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801d970:	4925      	ldr	r1, [pc, #148]	; (801da08 <etharp_tmr+0x14c>)
 801d972:	687a      	ldr	r2, [r7, #4]
 801d974:	4613      	mov	r3, r2
 801d976:	005b      	lsls	r3, r3, #1
 801d978:	4413      	add	r3, r2
 801d97a:	00db      	lsls	r3, r3, #3
 801d97c:	440b      	add	r3, r1
 801d97e:	3314      	adds	r3, #20
 801d980:	2204      	movs	r2, #4
 801d982:	701a      	strb	r2, [r3, #0]
 801d984:	e034      	b.n	801d9f0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801d986:	4920      	ldr	r1, [pc, #128]	; (801da08 <etharp_tmr+0x14c>)
 801d988:	687a      	ldr	r2, [r7, #4]
 801d98a:	4613      	mov	r3, r2
 801d98c:	005b      	lsls	r3, r3, #1
 801d98e:	4413      	add	r3, r2
 801d990:	00db      	lsls	r3, r3, #3
 801d992:	440b      	add	r3, r1
 801d994:	3314      	adds	r3, #20
 801d996:	781b      	ldrb	r3, [r3, #0]
 801d998:	2b04      	cmp	r3, #4
 801d99a:	d10a      	bne.n	801d9b2 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801d99c:	491a      	ldr	r1, [pc, #104]	; (801da08 <etharp_tmr+0x14c>)
 801d99e:	687a      	ldr	r2, [r7, #4]
 801d9a0:	4613      	mov	r3, r2
 801d9a2:	005b      	lsls	r3, r3, #1
 801d9a4:	4413      	add	r3, r2
 801d9a6:	00db      	lsls	r3, r3, #3
 801d9a8:	440b      	add	r3, r1
 801d9aa:	3314      	adds	r3, #20
 801d9ac:	2202      	movs	r2, #2
 801d9ae:	701a      	strb	r2, [r3, #0]
 801d9b0:	e01e      	b.n	801d9f0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801d9b2:	4915      	ldr	r1, [pc, #84]	; (801da08 <etharp_tmr+0x14c>)
 801d9b4:	687a      	ldr	r2, [r7, #4]
 801d9b6:	4613      	mov	r3, r2
 801d9b8:	005b      	lsls	r3, r3, #1
 801d9ba:	4413      	add	r3, r2
 801d9bc:	00db      	lsls	r3, r3, #3
 801d9be:	440b      	add	r3, r1
 801d9c0:	3314      	adds	r3, #20
 801d9c2:	781b      	ldrb	r3, [r3, #0]
 801d9c4:	2b01      	cmp	r3, #1
 801d9c6:	d113      	bne.n	801d9f0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801d9c8:	490f      	ldr	r1, [pc, #60]	; (801da08 <etharp_tmr+0x14c>)
 801d9ca:	687a      	ldr	r2, [r7, #4]
 801d9cc:	4613      	mov	r3, r2
 801d9ce:	005b      	lsls	r3, r3, #1
 801d9d0:	4413      	add	r3, r2
 801d9d2:	00db      	lsls	r3, r3, #3
 801d9d4:	440b      	add	r3, r1
 801d9d6:	3308      	adds	r3, #8
 801d9d8:	6818      	ldr	r0, [r3, #0]
 801d9da:	687a      	ldr	r2, [r7, #4]
 801d9dc:	4613      	mov	r3, r2
 801d9de:	005b      	lsls	r3, r3, #1
 801d9e0:	4413      	add	r3, r2
 801d9e2:	00db      	lsls	r3, r3, #3
 801d9e4:	4a08      	ldr	r2, [pc, #32]	; (801da08 <etharp_tmr+0x14c>)
 801d9e6:	4413      	add	r3, r2
 801d9e8:	3304      	adds	r3, #4
 801d9ea:	4619      	mov	r1, r3
 801d9ec:	f000 fe6e 	bl	801e6cc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d9f0:	687b      	ldr	r3, [r7, #4]
 801d9f2:	3301      	adds	r3, #1
 801d9f4:	607b      	str	r3, [r7, #4]
 801d9f6:	687b      	ldr	r3, [r7, #4]
 801d9f8:	2b09      	cmp	r3, #9
 801d9fa:	f77f af65 	ble.w	801d8c8 <etharp_tmr+0xc>
      }
    }
  }
}
 801d9fe:	bf00      	nop
 801da00:	bf00      	nop
 801da02:	3708      	adds	r7, #8
 801da04:	46bd      	mov	sp, r7
 801da06:	bd80      	pop	{r7, pc}
 801da08:	200229a8 	.word	0x200229a8

0801da0c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801da0c:	b580      	push	{r7, lr}
 801da0e:	b08a      	sub	sp, #40	; 0x28
 801da10:	af00      	add	r7, sp, #0
 801da12:	60f8      	str	r0, [r7, #12]
 801da14:	460b      	mov	r3, r1
 801da16:	607a      	str	r2, [r7, #4]
 801da18:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801da1a:	230a      	movs	r3, #10
 801da1c:	84fb      	strh	r3, [r7, #38]	; 0x26
 801da1e:	230a      	movs	r3, #10
 801da20:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801da22:	230a      	movs	r3, #10
 801da24:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801da26:	2300      	movs	r3, #0
 801da28:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801da2a:	230a      	movs	r3, #10
 801da2c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801da2e:	2300      	movs	r3, #0
 801da30:	83bb      	strh	r3, [r7, #28]
 801da32:	2300      	movs	r3, #0
 801da34:	837b      	strh	r3, [r7, #26]
 801da36:	2300      	movs	r3, #0
 801da38:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801da3a:	2300      	movs	r3, #0
 801da3c:	843b      	strh	r3, [r7, #32]
 801da3e:	e0ae      	b.n	801db9e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801da40:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801da44:	49a6      	ldr	r1, [pc, #664]	; (801dce0 <etharp_find_entry+0x2d4>)
 801da46:	4613      	mov	r3, r2
 801da48:	005b      	lsls	r3, r3, #1
 801da4a:	4413      	add	r3, r2
 801da4c:	00db      	lsls	r3, r3, #3
 801da4e:	440b      	add	r3, r1
 801da50:	3314      	adds	r3, #20
 801da52:	781b      	ldrb	r3, [r3, #0]
 801da54:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801da56:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801da5a:	2b0a      	cmp	r3, #10
 801da5c:	d105      	bne.n	801da6a <etharp_find_entry+0x5e>
 801da5e:	7dfb      	ldrb	r3, [r7, #23]
 801da60:	2b00      	cmp	r3, #0
 801da62:	d102      	bne.n	801da6a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801da64:	8c3b      	ldrh	r3, [r7, #32]
 801da66:	847b      	strh	r3, [r7, #34]	; 0x22
 801da68:	e095      	b.n	801db96 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801da6a:	7dfb      	ldrb	r3, [r7, #23]
 801da6c:	2b00      	cmp	r3, #0
 801da6e:	f000 8092 	beq.w	801db96 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801da72:	7dfb      	ldrb	r3, [r7, #23]
 801da74:	2b01      	cmp	r3, #1
 801da76:	d009      	beq.n	801da8c <etharp_find_entry+0x80>
 801da78:	7dfb      	ldrb	r3, [r7, #23]
 801da7a:	2b01      	cmp	r3, #1
 801da7c:	d806      	bhi.n	801da8c <etharp_find_entry+0x80>
 801da7e:	4b99      	ldr	r3, [pc, #612]	; (801dce4 <etharp_find_entry+0x2d8>)
 801da80:	f240 1223 	movw	r2, #291	; 0x123
 801da84:	4998      	ldr	r1, [pc, #608]	; (801dce8 <etharp_find_entry+0x2dc>)
 801da86:	4899      	ldr	r0, [pc, #612]	; (801dcec <etharp_find_entry+0x2e0>)
 801da88:	f003 f978 	bl	8020d7c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801da8c:	68fb      	ldr	r3, [r7, #12]
 801da8e:	2b00      	cmp	r3, #0
 801da90:	d020      	beq.n	801dad4 <etharp_find_entry+0xc8>
 801da92:	68fb      	ldr	r3, [r7, #12]
 801da94:	6819      	ldr	r1, [r3, #0]
 801da96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801da9a:	4891      	ldr	r0, [pc, #580]	; (801dce0 <etharp_find_entry+0x2d4>)
 801da9c:	4613      	mov	r3, r2
 801da9e:	005b      	lsls	r3, r3, #1
 801daa0:	4413      	add	r3, r2
 801daa2:	00db      	lsls	r3, r3, #3
 801daa4:	4403      	add	r3, r0
 801daa6:	3304      	adds	r3, #4
 801daa8:	681b      	ldr	r3, [r3, #0]
 801daaa:	4299      	cmp	r1, r3
 801daac:	d112      	bne.n	801dad4 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801daae:	687b      	ldr	r3, [r7, #4]
 801dab0:	2b00      	cmp	r3, #0
 801dab2:	d00c      	beq.n	801dace <etharp_find_entry+0xc2>
 801dab4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801dab8:	4989      	ldr	r1, [pc, #548]	; (801dce0 <etharp_find_entry+0x2d4>)
 801daba:	4613      	mov	r3, r2
 801dabc:	005b      	lsls	r3, r3, #1
 801dabe:	4413      	add	r3, r2
 801dac0:	00db      	lsls	r3, r3, #3
 801dac2:	440b      	add	r3, r1
 801dac4:	3308      	adds	r3, #8
 801dac6:	681b      	ldr	r3, [r3, #0]
 801dac8:	687a      	ldr	r2, [r7, #4]
 801daca:	429a      	cmp	r2, r3
 801dacc:	d102      	bne.n	801dad4 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801dace:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801dad2:	e100      	b.n	801dcd6 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801dad4:	7dfb      	ldrb	r3, [r7, #23]
 801dad6:	2b01      	cmp	r3, #1
 801dad8:	d140      	bne.n	801db5c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801dada:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801dade:	4980      	ldr	r1, [pc, #512]	; (801dce0 <etharp_find_entry+0x2d4>)
 801dae0:	4613      	mov	r3, r2
 801dae2:	005b      	lsls	r3, r3, #1
 801dae4:	4413      	add	r3, r2
 801dae6:	00db      	lsls	r3, r3, #3
 801dae8:	440b      	add	r3, r1
 801daea:	681b      	ldr	r3, [r3, #0]
 801daec:	2b00      	cmp	r3, #0
 801daee:	d01a      	beq.n	801db26 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801daf0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801daf4:	497a      	ldr	r1, [pc, #488]	; (801dce0 <etharp_find_entry+0x2d4>)
 801daf6:	4613      	mov	r3, r2
 801daf8:	005b      	lsls	r3, r3, #1
 801dafa:	4413      	add	r3, r2
 801dafc:	00db      	lsls	r3, r3, #3
 801dafe:	440b      	add	r3, r1
 801db00:	3312      	adds	r3, #18
 801db02:	881b      	ldrh	r3, [r3, #0]
 801db04:	8bba      	ldrh	r2, [r7, #28]
 801db06:	429a      	cmp	r2, r3
 801db08:	d845      	bhi.n	801db96 <etharp_find_entry+0x18a>
            old_queue = i;
 801db0a:	8c3b      	ldrh	r3, [r7, #32]
 801db0c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801db0e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801db12:	4973      	ldr	r1, [pc, #460]	; (801dce0 <etharp_find_entry+0x2d4>)
 801db14:	4613      	mov	r3, r2
 801db16:	005b      	lsls	r3, r3, #1
 801db18:	4413      	add	r3, r2
 801db1a:	00db      	lsls	r3, r3, #3
 801db1c:	440b      	add	r3, r1
 801db1e:	3312      	adds	r3, #18
 801db20:	881b      	ldrh	r3, [r3, #0]
 801db22:	83bb      	strh	r3, [r7, #28]
 801db24:	e037      	b.n	801db96 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801db26:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801db2a:	496d      	ldr	r1, [pc, #436]	; (801dce0 <etharp_find_entry+0x2d4>)
 801db2c:	4613      	mov	r3, r2
 801db2e:	005b      	lsls	r3, r3, #1
 801db30:	4413      	add	r3, r2
 801db32:	00db      	lsls	r3, r3, #3
 801db34:	440b      	add	r3, r1
 801db36:	3312      	adds	r3, #18
 801db38:	881b      	ldrh	r3, [r3, #0]
 801db3a:	8b7a      	ldrh	r2, [r7, #26]
 801db3c:	429a      	cmp	r2, r3
 801db3e:	d82a      	bhi.n	801db96 <etharp_find_entry+0x18a>
            old_pending = i;
 801db40:	8c3b      	ldrh	r3, [r7, #32]
 801db42:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801db44:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801db48:	4965      	ldr	r1, [pc, #404]	; (801dce0 <etharp_find_entry+0x2d4>)
 801db4a:	4613      	mov	r3, r2
 801db4c:	005b      	lsls	r3, r3, #1
 801db4e:	4413      	add	r3, r2
 801db50:	00db      	lsls	r3, r3, #3
 801db52:	440b      	add	r3, r1
 801db54:	3312      	adds	r3, #18
 801db56:	881b      	ldrh	r3, [r3, #0]
 801db58:	837b      	strh	r3, [r7, #26]
 801db5a:	e01c      	b.n	801db96 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801db5c:	7dfb      	ldrb	r3, [r7, #23]
 801db5e:	2b01      	cmp	r3, #1
 801db60:	d919      	bls.n	801db96 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801db62:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801db66:	495e      	ldr	r1, [pc, #376]	; (801dce0 <etharp_find_entry+0x2d4>)
 801db68:	4613      	mov	r3, r2
 801db6a:	005b      	lsls	r3, r3, #1
 801db6c:	4413      	add	r3, r2
 801db6e:	00db      	lsls	r3, r3, #3
 801db70:	440b      	add	r3, r1
 801db72:	3312      	adds	r3, #18
 801db74:	881b      	ldrh	r3, [r3, #0]
 801db76:	8b3a      	ldrh	r2, [r7, #24]
 801db78:	429a      	cmp	r2, r3
 801db7a:	d80c      	bhi.n	801db96 <etharp_find_entry+0x18a>
            old_stable = i;
 801db7c:	8c3b      	ldrh	r3, [r7, #32]
 801db7e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801db80:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801db84:	4956      	ldr	r1, [pc, #344]	; (801dce0 <etharp_find_entry+0x2d4>)
 801db86:	4613      	mov	r3, r2
 801db88:	005b      	lsls	r3, r3, #1
 801db8a:	4413      	add	r3, r2
 801db8c:	00db      	lsls	r3, r3, #3
 801db8e:	440b      	add	r3, r1
 801db90:	3312      	adds	r3, #18
 801db92:	881b      	ldrh	r3, [r3, #0]
 801db94:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801db96:	8c3b      	ldrh	r3, [r7, #32]
 801db98:	3301      	adds	r3, #1
 801db9a:	b29b      	uxth	r3, r3
 801db9c:	843b      	strh	r3, [r7, #32]
 801db9e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801dba2:	2b09      	cmp	r3, #9
 801dba4:	f77f af4c 	ble.w	801da40 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801dba8:	7afb      	ldrb	r3, [r7, #11]
 801dbaa:	f003 0302 	and.w	r3, r3, #2
 801dbae:	2b00      	cmp	r3, #0
 801dbb0:	d108      	bne.n	801dbc4 <etharp_find_entry+0x1b8>
 801dbb2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801dbb6:	2b0a      	cmp	r3, #10
 801dbb8:	d107      	bne.n	801dbca <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801dbba:	7afb      	ldrb	r3, [r7, #11]
 801dbbc:	f003 0301 	and.w	r3, r3, #1
 801dbc0:	2b00      	cmp	r3, #0
 801dbc2:	d102      	bne.n	801dbca <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801dbc4:	f04f 33ff 	mov.w	r3, #4294967295
 801dbc8:	e085      	b.n	801dcd6 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801dbca:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801dbce:	2b09      	cmp	r3, #9
 801dbd0:	dc02      	bgt.n	801dbd8 <etharp_find_entry+0x1cc>
    i = empty;
 801dbd2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801dbd4:	843b      	strh	r3, [r7, #32]
 801dbd6:	e039      	b.n	801dc4c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801dbd8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801dbdc:	2b09      	cmp	r3, #9
 801dbde:	dc14      	bgt.n	801dc0a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801dbe0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801dbe2:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801dbe4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801dbe8:	493d      	ldr	r1, [pc, #244]	; (801dce0 <etharp_find_entry+0x2d4>)
 801dbea:	4613      	mov	r3, r2
 801dbec:	005b      	lsls	r3, r3, #1
 801dbee:	4413      	add	r3, r2
 801dbf0:	00db      	lsls	r3, r3, #3
 801dbf2:	440b      	add	r3, r1
 801dbf4:	681b      	ldr	r3, [r3, #0]
 801dbf6:	2b00      	cmp	r3, #0
 801dbf8:	d018      	beq.n	801dc2c <etharp_find_entry+0x220>
 801dbfa:	4b3a      	ldr	r3, [pc, #232]	; (801dce4 <etharp_find_entry+0x2d8>)
 801dbfc:	f240 126d 	movw	r2, #365	; 0x16d
 801dc00:	493b      	ldr	r1, [pc, #236]	; (801dcf0 <etharp_find_entry+0x2e4>)
 801dc02:	483a      	ldr	r0, [pc, #232]	; (801dcec <etharp_find_entry+0x2e0>)
 801dc04:	f003 f8ba 	bl	8020d7c <iprintf>
 801dc08:	e010      	b.n	801dc2c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801dc0a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801dc0e:	2b09      	cmp	r3, #9
 801dc10:	dc02      	bgt.n	801dc18 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801dc12:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801dc14:	843b      	strh	r3, [r7, #32]
 801dc16:	e009      	b.n	801dc2c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801dc18:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801dc1c:	2b09      	cmp	r3, #9
 801dc1e:	dc02      	bgt.n	801dc26 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801dc20:	8bfb      	ldrh	r3, [r7, #30]
 801dc22:	843b      	strh	r3, [r7, #32]
 801dc24:	e002      	b.n	801dc2c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801dc26:	f04f 33ff 	mov.w	r3, #4294967295
 801dc2a:	e054      	b.n	801dcd6 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801dc2c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801dc30:	2b09      	cmp	r3, #9
 801dc32:	dd06      	ble.n	801dc42 <etharp_find_entry+0x236>
 801dc34:	4b2b      	ldr	r3, [pc, #172]	; (801dce4 <etharp_find_entry+0x2d8>)
 801dc36:	f240 127f 	movw	r2, #383	; 0x17f
 801dc3a:	492e      	ldr	r1, [pc, #184]	; (801dcf4 <etharp_find_entry+0x2e8>)
 801dc3c:	482b      	ldr	r0, [pc, #172]	; (801dcec <etharp_find_entry+0x2e0>)
 801dc3e:	f003 f89d 	bl	8020d7c <iprintf>
    etharp_free_entry(i);
 801dc42:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801dc46:	4618      	mov	r0, r3
 801dc48:	f7ff fe06 	bl	801d858 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801dc4c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801dc50:	2b09      	cmp	r3, #9
 801dc52:	dd06      	ble.n	801dc62 <etharp_find_entry+0x256>
 801dc54:	4b23      	ldr	r3, [pc, #140]	; (801dce4 <etharp_find_entry+0x2d8>)
 801dc56:	f240 1283 	movw	r2, #387	; 0x183
 801dc5a:	4926      	ldr	r1, [pc, #152]	; (801dcf4 <etharp_find_entry+0x2e8>)
 801dc5c:	4823      	ldr	r0, [pc, #140]	; (801dcec <etharp_find_entry+0x2e0>)
 801dc5e:	f003 f88d 	bl	8020d7c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801dc62:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801dc66:	491e      	ldr	r1, [pc, #120]	; (801dce0 <etharp_find_entry+0x2d4>)
 801dc68:	4613      	mov	r3, r2
 801dc6a:	005b      	lsls	r3, r3, #1
 801dc6c:	4413      	add	r3, r2
 801dc6e:	00db      	lsls	r3, r3, #3
 801dc70:	440b      	add	r3, r1
 801dc72:	3314      	adds	r3, #20
 801dc74:	781b      	ldrb	r3, [r3, #0]
 801dc76:	2b00      	cmp	r3, #0
 801dc78:	d006      	beq.n	801dc88 <etharp_find_entry+0x27c>
 801dc7a:	4b1a      	ldr	r3, [pc, #104]	; (801dce4 <etharp_find_entry+0x2d8>)
 801dc7c:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801dc80:	491d      	ldr	r1, [pc, #116]	; (801dcf8 <etharp_find_entry+0x2ec>)
 801dc82:	481a      	ldr	r0, [pc, #104]	; (801dcec <etharp_find_entry+0x2e0>)
 801dc84:	f003 f87a 	bl	8020d7c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801dc88:	68fb      	ldr	r3, [r7, #12]
 801dc8a:	2b00      	cmp	r3, #0
 801dc8c:	d00b      	beq.n	801dca6 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801dc8e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801dc92:	68fb      	ldr	r3, [r7, #12]
 801dc94:	6819      	ldr	r1, [r3, #0]
 801dc96:	4812      	ldr	r0, [pc, #72]	; (801dce0 <etharp_find_entry+0x2d4>)
 801dc98:	4613      	mov	r3, r2
 801dc9a:	005b      	lsls	r3, r3, #1
 801dc9c:	4413      	add	r3, r2
 801dc9e:	00db      	lsls	r3, r3, #3
 801dca0:	4403      	add	r3, r0
 801dca2:	3304      	adds	r3, #4
 801dca4:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801dca6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801dcaa:	490d      	ldr	r1, [pc, #52]	; (801dce0 <etharp_find_entry+0x2d4>)
 801dcac:	4613      	mov	r3, r2
 801dcae:	005b      	lsls	r3, r3, #1
 801dcb0:	4413      	add	r3, r2
 801dcb2:	00db      	lsls	r3, r3, #3
 801dcb4:	440b      	add	r3, r1
 801dcb6:	3312      	adds	r3, #18
 801dcb8:	2200      	movs	r2, #0
 801dcba:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801dcbc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801dcc0:	4907      	ldr	r1, [pc, #28]	; (801dce0 <etharp_find_entry+0x2d4>)
 801dcc2:	4613      	mov	r3, r2
 801dcc4:	005b      	lsls	r3, r3, #1
 801dcc6:	4413      	add	r3, r2
 801dcc8:	00db      	lsls	r3, r3, #3
 801dcca:	440b      	add	r3, r1
 801dccc:	3308      	adds	r3, #8
 801dcce:	687a      	ldr	r2, [r7, #4]
 801dcd0:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801dcd2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801dcd6:	4618      	mov	r0, r3
 801dcd8:	3728      	adds	r7, #40	; 0x28
 801dcda:	46bd      	mov	sp, r7
 801dcdc:	bd80      	pop	{r7, pc}
 801dcde:	bf00      	nop
 801dce0:	200229a8 	.word	0x200229a8
 801dce4:	080266a8 	.word	0x080266a8
 801dce8:	080266e0 	.word	0x080266e0
 801dcec:	08026720 	.word	0x08026720
 801dcf0:	08026748 	.word	0x08026748
 801dcf4:	08026760 	.word	0x08026760
 801dcf8:	08026774 	.word	0x08026774

0801dcfc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801dcfc:	b580      	push	{r7, lr}
 801dcfe:	b088      	sub	sp, #32
 801dd00:	af02      	add	r7, sp, #8
 801dd02:	60f8      	str	r0, [r7, #12]
 801dd04:	60b9      	str	r1, [r7, #8]
 801dd06:	607a      	str	r2, [r7, #4]
 801dd08:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801dd0a:	68fb      	ldr	r3, [r7, #12]
 801dd0c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801dd10:	2b06      	cmp	r3, #6
 801dd12:	d006      	beq.n	801dd22 <etharp_update_arp_entry+0x26>
 801dd14:	4b48      	ldr	r3, [pc, #288]	; (801de38 <etharp_update_arp_entry+0x13c>)
 801dd16:	f240 12a9 	movw	r2, #425	; 0x1a9
 801dd1a:	4948      	ldr	r1, [pc, #288]	; (801de3c <etharp_update_arp_entry+0x140>)
 801dd1c:	4848      	ldr	r0, [pc, #288]	; (801de40 <etharp_update_arp_entry+0x144>)
 801dd1e:	f003 f82d 	bl	8020d7c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801dd22:	68bb      	ldr	r3, [r7, #8]
 801dd24:	2b00      	cmp	r3, #0
 801dd26:	d012      	beq.n	801dd4e <etharp_update_arp_entry+0x52>
 801dd28:	68bb      	ldr	r3, [r7, #8]
 801dd2a:	681b      	ldr	r3, [r3, #0]
 801dd2c:	2b00      	cmp	r3, #0
 801dd2e:	d00e      	beq.n	801dd4e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801dd30:	68bb      	ldr	r3, [r7, #8]
 801dd32:	681b      	ldr	r3, [r3, #0]
 801dd34:	68f9      	ldr	r1, [r7, #12]
 801dd36:	4618      	mov	r0, r3
 801dd38:	f001 f8fe 	bl	801ef38 <ip4_addr_isbroadcast_u32>
 801dd3c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801dd3e:	2b00      	cmp	r3, #0
 801dd40:	d105      	bne.n	801dd4e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801dd42:	68bb      	ldr	r3, [r7, #8]
 801dd44:	681b      	ldr	r3, [r3, #0]
 801dd46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801dd4a:	2be0      	cmp	r3, #224	; 0xe0
 801dd4c:	d102      	bne.n	801dd54 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801dd4e:	f06f 030f 	mvn.w	r3, #15
 801dd52:	e06c      	b.n	801de2e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801dd54:	78fb      	ldrb	r3, [r7, #3]
 801dd56:	68fa      	ldr	r2, [r7, #12]
 801dd58:	4619      	mov	r1, r3
 801dd5a:	68b8      	ldr	r0, [r7, #8]
 801dd5c:	f7ff fe56 	bl	801da0c <etharp_find_entry>
 801dd60:	4603      	mov	r3, r0
 801dd62:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801dd64:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801dd68:	2b00      	cmp	r3, #0
 801dd6a:	da02      	bge.n	801dd72 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801dd6c:	8afb      	ldrh	r3, [r7, #22]
 801dd6e:	b25b      	sxtb	r3, r3
 801dd70:	e05d      	b.n	801de2e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801dd72:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801dd76:	4933      	ldr	r1, [pc, #204]	; (801de44 <etharp_update_arp_entry+0x148>)
 801dd78:	4613      	mov	r3, r2
 801dd7a:	005b      	lsls	r3, r3, #1
 801dd7c:	4413      	add	r3, r2
 801dd7e:	00db      	lsls	r3, r3, #3
 801dd80:	440b      	add	r3, r1
 801dd82:	3314      	adds	r3, #20
 801dd84:	2202      	movs	r2, #2
 801dd86:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801dd88:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801dd8c:	492d      	ldr	r1, [pc, #180]	; (801de44 <etharp_update_arp_entry+0x148>)
 801dd8e:	4613      	mov	r3, r2
 801dd90:	005b      	lsls	r3, r3, #1
 801dd92:	4413      	add	r3, r2
 801dd94:	00db      	lsls	r3, r3, #3
 801dd96:	440b      	add	r3, r1
 801dd98:	3308      	adds	r3, #8
 801dd9a:	68fa      	ldr	r2, [r7, #12]
 801dd9c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801dd9e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801dda2:	4613      	mov	r3, r2
 801dda4:	005b      	lsls	r3, r3, #1
 801dda6:	4413      	add	r3, r2
 801dda8:	00db      	lsls	r3, r3, #3
 801ddaa:	3308      	adds	r3, #8
 801ddac:	4a25      	ldr	r2, [pc, #148]	; (801de44 <etharp_update_arp_entry+0x148>)
 801ddae:	4413      	add	r3, r2
 801ddb0:	3304      	adds	r3, #4
 801ddb2:	2206      	movs	r2, #6
 801ddb4:	6879      	ldr	r1, [r7, #4]
 801ddb6:	4618      	mov	r0, r3
 801ddb8:	f002 fa9c 	bl	80202f4 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801ddbc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ddc0:	4920      	ldr	r1, [pc, #128]	; (801de44 <etharp_update_arp_entry+0x148>)
 801ddc2:	4613      	mov	r3, r2
 801ddc4:	005b      	lsls	r3, r3, #1
 801ddc6:	4413      	add	r3, r2
 801ddc8:	00db      	lsls	r3, r3, #3
 801ddca:	440b      	add	r3, r1
 801ddcc:	3312      	adds	r3, #18
 801ddce:	2200      	movs	r2, #0
 801ddd0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801ddd2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ddd6:	491b      	ldr	r1, [pc, #108]	; (801de44 <etharp_update_arp_entry+0x148>)
 801ddd8:	4613      	mov	r3, r2
 801ddda:	005b      	lsls	r3, r3, #1
 801dddc:	4413      	add	r3, r2
 801ddde:	00db      	lsls	r3, r3, #3
 801dde0:	440b      	add	r3, r1
 801dde2:	681b      	ldr	r3, [r3, #0]
 801dde4:	2b00      	cmp	r3, #0
 801dde6:	d021      	beq.n	801de2c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801dde8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ddec:	4915      	ldr	r1, [pc, #84]	; (801de44 <etharp_update_arp_entry+0x148>)
 801ddee:	4613      	mov	r3, r2
 801ddf0:	005b      	lsls	r3, r3, #1
 801ddf2:	4413      	add	r3, r2
 801ddf4:	00db      	lsls	r3, r3, #3
 801ddf6:	440b      	add	r3, r1
 801ddf8:	681b      	ldr	r3, [r3, #0]
 801ddfa:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801ddfc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801de00:	4910      	ldr	r1, [pc, #64]	; (801de44 <etharp_update_arp_entry+0x148>)
 801de02:	4613      	mov	r3, r2
 801de04:	005b      	lsls	r3, r3, #1
 801de06:	4413      	add	r3, r2
 801de08:	00db      	lsls	r3, r3, #3
 801de0a:	440b      	add	r3, r1
 801de0c:	2200      	movs	r2, #0
 801de0e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801de10:	68fb      	ldr	r3, [r7, #12]
 801de12:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801de16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801de1a:	9300      	str	r3, [sp, #0]
 801de1c:	687b      	ldr	r3, [r7, #4]
 801de1e:	6939      	ldr	r1, [r7, #16]
 801de20:	68f8      	ldr	r0, [r7, #12]
 801de22:	f002 f823 	bl	801fe6c <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801de26:	6938      	ldr	r0, [r7, #16]
 801de28:	f7f8 ff82 	bl	8016d30 <pbuf_free>
  }
  return ERR_OK;
 801de2c:	2300      	movs	r3, #0
}
 801de2e:	4618      	mov	r0, r3
 801de30:	3718      	adds	r7, #24
 801de32:	46bd      	mov	sp, r7
 801de34:	bd80      	pop	{r7, pc}
 801de36:	bf00      	nop
 801de38:	080266a8 	.word	0x080266a8
 801de3c:	080267a0 	.word	0x080267a0
 801de40:	08026720 	.word	0x08026720
 801de44:	200229a8 	.word	0x200229a8

0801de48 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801de48:	b580      	push	{r7, lr}
 801de4a:	b084      	sub	sp, #16
 801de4c:	af00      	add	r7, sp, #0
 801de4e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801de50:	2300      	movs	r3, #0
 801de52:	60fb      	str	r3, [r7, #12]
 801de54:	e01e      	b.n	801de94 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801de56:	4913      	ldr	r1, [pc, #76]	; (801dea4 <etharp_cleanup_netif+0x5c>)
 801de58:	68fa      	ldr	r2, [r7, #12]
 801de5a:	4613      	mov	r3, r2
 801de5c:	005b      	lsls	r3, r3, #1
 801de5e:	4413      	add	r3, r2
 801de60:	00db      	lsls	r3, r3, #3
 801de62:	440b      	add	r3, r1
 801de64:	3314      	adds	r3, #20
 801de66:	781b      	ldrb	r3, [r3, #0]
 801de68:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801de6a:	7afb      	ldrb	r3, [r7, #11]
 801de6c:	2b00      	cmp	r3, #0
 801de6e:	d00e      	beq.n	801de8e <etharp_cleanup_netif+0x46>
 801de70:	490c      	ldr	r1, [pc, #48]	; (801dea4 <etharp_cleanup_netif+0x5c>)
 801de72:	68fa      	ldr	r2, [r7, #12]
 801de74:	4613      	mov	r3, r2
 801de76:	005b      	lsls	r3, r3, #1
 801de78:	4413      	add	r3, r2
 801de7a:	00db      	lsls	r3, r3, #3
 801de7c:	440b      	add	r3, r1
 801de7e:	3308      	adds	r3, #8
 801de80:	681b      	ldr	r3, [r3, #0]
 801de82:	687a      	ldr	r2, [r7, #4]
 801de84:	429a      	cmp	r2, r3
 801de86:	d102      	bne.n	801de8e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801de88:	68f8      	ldr	r0, [r7, #12]
 801de8a:	f7ff fce5 	bl	801d858 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801de8e:	68fb      	ldr	r3, [r7, #12]
 801de90:	3301      	adds	r3, #1
 801de92:	60fb      	str	r3, [r7, #12]
 801de94:	68fb      	ldr	r3, [r7, #12]
 801de96:	2b09      	cmp	r3, #9
 801de98:	dddd      	ble.n	801de56 <etharp_cleanup_netif+0xe>
    }
  }
}
 801de9a:	bf00      	nop
 801de9c:	bf00      	nop
 801de9e:	3710      	adds	r7, #16
 801dea0:	46bd      	mov	sp, r7
 801dea2:	bd80      	pop	{r7, pc}
 801dea4:	200229a8 	.word	0x200229a8

0801dea8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801dea8:	b5b0      	push	{r4, r5, r7, lr}
 801deaa:	b08a      	sub	sp, #40	; 0x28
 801deac:	af04      	add	r7, sp, #16
 801deae:	6078      	str	r0, [r7, #4]
 801deb0:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801deb2:	683b      	ldr	r3, [r7, #0]
 801deb4:	2b00      	cmp	r3, #0
 801deb6:	d107      	bne.n	801dec8 <etharp_input+0x20>
 801deb8:	4b3d      	ldr	r3, [pc, #244]	; (801dfb0 <etharp_input+0x108>)
 801deba:	f240 228a 	movw	r2, #650	; 0x28a
 801debe:	493d      	ldr	r1, [pc, #244]	; (801dfb4 <etharp_input+0x10c>)
 801dec0:	483d      	ldr	r0, [pc, #244]	; (801dfb8 <etharp_input+0x110>)
 801dec2:	f002 ff5b 	bl	8020d7c <iprintf>
 801dec6:	e06f      	b.n	801dfa8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801dec8:	687b      	ldr	r3, [r7, #4]
 801deca:	685b      	ldr	r3, [r3, #4]
 801decc:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801dece:	693b      	ldr	r3, [r7, #16]
 801ded0:	881b      	ldrh	r3, [r3, #0]
 801ded2:	b29b      	uxth	r3, r3
 801ded4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ded8:	d10c      	bne.n	801def4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801deda:	693b      	ldr	r3, [r7, #16]
 801dedc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801dede:	2b06      	cmp	r3, #6
 801dee0:	d108      	bne.n	801def4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801dee2:	693b      	ldr	r3, [r7, #16]
 801dee4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801dee6:	2b04      	cmp	r3, #4
 801dee8:	d104      	bne.n	801def4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801deea:	693b      	ldr	r3, [r7, #16]
 801deec:	885b      	ldrh	r3, [r3, #2]
 801deee:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801def0:	2b08      	cmp	r3, #8
 801def2:	d003      	beq.n	801defc <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801def4:	6878      	ldr	r0, [r7, #4]
 801def6:	f7f8 ff1b 	bl	8016d30 <pbuf_free>
    return;
 801defa:	e055      	b.n	801dfa8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801defc:	693b      	ldr	r3, [r7, #16]
 801defe:	330e      	adds	r3, #14
 801df00:	681b      	ldr	r3, [r3, #0]
 801df02:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801df04:	693b      	ldr	r3, [r7, #16]
 801df06:	3318      	adds	r3, #24
 801df08:	681b      	ldr	r3, [r3, #0]
 801df0a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801df0c:	683b      	ldr	r3, [r7, #0]
 801df0e:	3304      	adds	r3, #4
 801df10:	681b      	ldr	r3, [r3, #0]
 801df12:	2b00      	cmp	r3, #0
 801df14:	d102      	bne.n	801df1c <etharp_input+0x74>
    for_us = 0;
 801df16:	2300      	movs	r3, #0
 801df18:	75fb      	strb	r3, [r7, #23]
 801df1a:	e009      	b.n	801df30 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801df1c:	68ba      	ldr	r2, [r7, #8]
 801df1e:	683b      	ldr	r3, [r7, #0]
 801df20:	3304      	adds	r3, #4
 801df22:	681b      	ldr	r3, [r3, #0]
 801df24:	429a      	cmp	r2, r3
 801df26:	bf0c      	ite	eq
 801df28:	2301      	moveq	r3, #1
 801df2a:	2300      	movne	r3, #0
 801df2c:	b2db      	uxtb	r3, r3
 801df2e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801df30:	693b      	ldr	r3, [r7, #16]
 801df32:	f103 0208 	add.w	r2, r3, #8
 801df36:	7dfb      	ldrb	r3, [r7, #23]
 801df38:	2b00      	cmp	r3, #0
 801df3a:	d001      	beq.n	801df40 <etharp_input+0x98>
 801df3c:	2301      	movs	r3, #1
 801df3e:	e000      	b.n	801df42 <etharp_input+0x9a>
 801df40:	2302      	movs	r3, #2
 801df42:	f107 010c 	add.w	r1, r7, #12
 801df46:	6838      	ldr	r0, [r7, #0]
 801df48:	f7ff fed8 	bl	801dcfc <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801df4c:	693b      	ldr	r3, [r7, #16]
 801df4e:	88db      	ldrh	r3, [r3, #6]
 801df50:	b29b      	uxth	r3, r3
 801df52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801df56:	d003      	beq.n	801df60 <etharp_input+0xb8>
 801df58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801df5c:	d01e      	beq.n	801df9c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801df5e:	e020      	b.n	801dfa2 <etharp_input+0xfa>
      if (for_us) {
 801df60:	7dfb      	ldrb	r3, [r7, #23]
 801df62:	2b00      	cmp	r3, #0
 801df64:	d01c      	beq.n	801dfa0 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801df66:	683b      	ldr	r3, [r7, #0]
 801df68:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801df6c:	693b      	ldr	r3, [r7, #16]
 801df6e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801df72:	683b      	ldr	r3, [r7, #0]
 801df74:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 801df78:	683b      	ldr	r3, [r7, #0]
 801df7a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801df7c:	693a      	ldr	r2, [r7, #16]
 801df7e:	3208      	adds	r2, #8
        etharp_raw(netif,
 801df80:	2102      	movs	r1, #2
 801df82:	9103      	str	r1, [sp, #12]
 801df84:	f107 010c 	add.w	r1, r7, #12
 801df88:	9102      	str	r1, [sp, #8]
 801df8a:	9201      	str	r2, [sp, #4]
 801df8c:	9300      	str	r3, [sp, #0]
 801df8e:	462b      	mov	r3, r5
 801df90:	4622      	mov	r2, r4
 801df92:	4601      	mov	r1, r0
 801df94:	6838      	ldr	r0, [r7, #0]
 801df96:	f000 faeb 	bl	801e570 <etharp_raw>
      break;
 801df9a:	e001      	b.n	801dfa0 <etharp_input+0xf8>
      break;
 801df9c:	bf00      	nop
 801df9e:	e000      	b.n	801dfa2 <etharp_input+0xfa>
      break;
 801dfa0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801dfa2:	6878      	ldr	r0, [r7, #4]
 801dfa4:	f7f8 fec4 	bl	8016d30 <pbuf_free>
}
 801dfa8:	3718      	adds	r7, #24
 801dfaa:	46bd      	mov	sp, r7
 801dfac:	bdb0      	pop	{r4, r5, r7, pc}
 801dfae:	bf00      	nop
 801dfb0:	080266a8 	.word	0x080266a8
 801dfb4:	080267f8 	.word	0x080267f8
 801dfb8:	08026720 	.word	0x08026720

0801dfbc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801dfbc:	b580      	push	{r7, lr}
 801dfbe:	b086      	sub	sp, #24
 801dfc0:	af02      	add	r7, sp, #8
 801dfc2:	60f8      	str	r0, [r7, #12]
 801dfc4:	60b9      	str	r1, [r7, #8]
 801dfc6:	4613      	mov	r3, r2
 801dfc8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801dfca:	79fa      	ldrb	r2, [r7, #7]
 801dfcc:	4944      	ldr	r1, [pc, #272]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801dfce:	4613      	mov	r3, r2
 801dfd0:	005b      	lsls	r3, r3, #1
 801dfd2:	4413      	add	r3, r2
 801dfd4:	00db      	lsls	r3, r3, #3
 801dfd6:	440b      	add	r3, r1
 801dfd8:	3314      	adds	r3, #20
 801dfda:	781b      	ldrb	r3, [r3, #0]
 801dfdc:	2b01      	cmp	r3, #1
 801dfde:	d806      	bhi.n	801dfee <etharp_output_to_arp_index+0x32>
 801dfe0:	4b40      	ldr	r3, [pc, #256]	; (801e0e4 <etharp_output_to_arp_index+0x128>)
 801dfe2:	f240 22ee 	movw	r2, #750	; 0x2ee
 801dfe6:	4940      	ldr	r1, [pc, #256]	; (801e0e8 <etharp_output_to_arp_index+0x12c>)
 801dfe8:	4840      	ldr	r0, [pc, #256]	; (801e0ec <etharp_output_to_arp_index+0x130>)
 801dfea:	f002 fec7 	bl	8020d7c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801dfee:	79fa      	ldrb	r2, [r7, #7]
 801dff0:	493b      	ldr	r1, [pc, #236]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801dff2:	4613      	mov	r3, r2
 801dff4:	005b      	lsls	r3, r3, #1
 801dff6:	4413      	add	r3, r2
 801dff8:	00db      	lsls	r3, r3, #3
 801dffa:	440b      	add	r3, r1
 801dffc:	3314      	adds	r3, #20
 801dffe:	781b      	ldrb	r3, [r3, #0]
 801e000:	2b02      	cmp	r3, #2
 801e002:	d153      	bne.n	801e0ac <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801e004:	79fa      	ldrb	r2, [r7, #7]
 801e006:	4936      	ldr	r1, [pc, #216]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801e008:	4613      	mov	r3, r2
 801e00a:	005b      	lsls	r3, r3, #1
 801e00c:	4413      	add	r3, r2
 801e00e:	00db      	lsls	r3, r3, #3
 801e010:	440b      	add	r3, r1
 801e012:	3312      	adds	r3, #18
 801e014:	881b      	ldrh	r3, [r3, #0]
 801e016:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801e01a:	d919      	bls.n	801e050 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801e01c:	79fa      	ldrb	r2, [r7, #7]
 801e01e:	4613      	mov	r3, r2
 801e020:	005b      	lsls	r3, r3, #1
 801e022:	4413      	add	r3, r2
 801e024:	00db      	lsls	r3, r3, #3
 801e026:	4a2e      	ldr	r2, [pc, #184]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801e028:	4413      	add	r3, r2
 801e02a:	3304      	adds	r3, #4
 801e02c:	4619      	mov	r1, r3
 801e02e:	68f8      	ldr	r0, [r7, #12]
 801e030:	f000 fb4c 	bl	801e6cc <etharp_request>
 801e034:	4603      	mov	r3, r0
 801e036:	2b00      	cmp	r3, #0
 801e038:	d138      	bne.n	801e0ac <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801e03a:	79fa      	ldrb	r2, [r7, #7]
 801e03c:	4928      	ldr	r1, [pc, #160]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801e03e:	4613      	mov	r3, r2
 801e040:	005b      	lsls	r3, r3, #1
 801e042:	4413      	add	r3, r2
 801e044:	00db      	lsls	r3, r3, #3
 801e046:	440b      	add	r3, r1
 801e048:	3314      	adds	r3, #20
 801e04a:	2203      	movs	r2, #3
 801e04c:	701a      	strb	r2, [r3, #0]
 801e04e:	e02d      	b.n	801e0ac <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801e050:	79fa      	ldrb	r2, [r7, #7]
 801e052:	4923      	ldr	r1, [pc, #140]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801e054:	4613      	mov	r3, r2
 801e056:	005b      	lsls	r3, r3, #1
 801e058:	4413      	add	r3, r2
 801e05a:	00db      	lsls	r3, r3, #3
 801e05c:	440b      	add	r3, r1
 801e05e:	3312      	adds	r3, #18
 801e060:	881b      	ldrh	r3, [r3, #0]
 801e062:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801e066:	d321      	bcc.n	801e0ac <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801e068:	79fa      	ldrb	r2, [r7, #7]
 801e06a:	4613      	mov	r3, r2
 801e06c:	005b      	lsls	r3, r3, #1
 801e06e:	4413      	add	r3, r2
 801e070:	00db      	lsls	r3, r3, #3
 801e072:	4a1b      	ldr	r2, [pc, #108]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801e074:	4413      	add	r3, r2
 801e076:	1d19      	adds	r1, r3, #4
 801e078:	79fa      	ldrb	r2, [r7, #7]
 801e07a:	4613      	mov	r3, r2
 801e07c:	005b      	lsls	r3, r3, #1
 801e07e:	4413      	add	r3, r2
 801e080:	00db      	lsls	r3, r3, #3
 801e082:	3308      	adds	r3, #8
 801e084:	4a16      	ldr	r2, [pc, #88]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801e086:	4413      	add	r3, r2
 801e088:	3304      	adds	r3, #4
 801e08a:	461a      	mov	r2, r3
 801e08c:	68f8      	ldr	r0, [r7, #12]
 801e08e:	f000 fafb 	bl	801e688 <etharp_request_dst>
 801e092:	4603      	mov	r3, r0
 801e094:	2b00      	cmp	r3, #0
 801e096:	d109      	bne.n	801e0ac <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801e098:	79fa      	ldrb	r2, [r7, #7]
 801e09a:	4911      	ldr	r1, [pc, #68]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801e09c:	4613      	mov	r3, r2
 801e09e:	005b      	lsls	r3, r3, #1
 801e0a0:	4413      	add	r3, r2
 801e0a2:	00db      	lsls	r3, r3, #3
 801e0a4:	440b      	add	r3, r1
 801e0a6:	3314      	adds	r3, #20
 801e0a8:	2203      	movs	r2, #3
 801e0aa:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801e0ac:	68fb      	ldr	r3, [r7, #12]
 801e0ae:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 801e0b2:	79fa      	ldrb	r2, [r7, #7]
 801e0b4:	4613      	mov	r3, r2
 801e0b6:	005b      	lsls	r3, r3, #1
 801e0b8:	4413      	add	r3, r2
 801e0ba:	00db      	lsls	r3, r3, #3
 801e0bc:	3308      	adds	r3, #8
 801e0be:	4a08      	ldr	r2, [pc, #32]	; (801e0e0 <etharp_output_to_arp_index+0x124>)
 801e0c0:	4413      	add	r3, r2
 801e0c2:	3304      	adds	r3, #4
 801e0c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801e0c8:	9200      	str	r2, [sp, #0]
 801e0ca:	460a      	mov	r2, r1
 801e0cc:	68b9      	ldr	r1, [r7, #8]
 801e0ce:	68f8      	ldr	r0, [r7, #12]
 801e0d0:	f001 fecc 	bl	801fe6c <ethernet_output>
 801e0d4:	4603      	mov	r3, r0
}
 801e0d6:	4618      	mov	r0, r3
 801e0d8:	3710      	adds	r7, #16
 801e0da:	46bd      	mov	sp, r7
 801e0dc:	bd80      	pop	{r7, pc}
 801e0de:	bf00      	nop
 801e0e0:	200229a8 	.word	0x200229a8
 801e0e4:	080266a8 	.word	0x080266a8
 801e0e8:	08026818 	.word	0x08026818
 801e0ec:	08026720 	.word	0x08026720

0801e0f0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801e0f0:	b580      	push	{r7, lr}
 801e0f2:	b08a      	sub	sp, #40	; 0x28
 801e0f4:	af02      	add	r7, sp, #8
 801e0f6:	60f8      	str	r0, [r7, #12]
 801e0f8:	60b9      	str	r1, [r7, #8]
 801e0fa:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801e0fc:	687b      	ldr	r3, [r7, #4]
 801e0fe:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801e100:	68fb      	ldr	r3, [r7, #12]
 801e102:	2b00      	cmp	r3, #0
 801e104:	d106      	bne.n	801e114 <etharp_output+0x24>
 801e106:	4b73      	ldr	r3, [pc, #460]	; (801e2d4 <etharp_output+0x1e4>)
 801e108:	f240 321e 	movw	r2, #798	; 0x31e
 801e10c:	4972      	ldr	r1, [pc, #456]	; (801e2d8 <etharp_output+0x1e8>)
 801e10e:	4873      	ldr	r0, [pc, #460]	; (801e2dc <etharp_output+0x1ec>)
 801e110:	f002 fe34 	bl	8020d7c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801e114:	68bb      	ldr	r3, [r7, #8]
 801e116:	2b00      	cmp	r3, #0
 801e118:	d106      	bne.n	801e128 <etharp_output+0x38>
 801e11a:	4b6e      	ldr	r3, [pc, #440]	; (801e2d4 <etharp_output+0x1e4>)
 801e11c:	f240 321f 	movw	r2, #799	; 0x31f
 801e120:	496f      	ldr	r1, [pc, #444]	; (801e2e0 <etharp_output+0x1f0>)
 801e122:	486e      	ldr	r0, [pc, #440]	; (801e2dc <etharp_output+0x1ec>)
 801e124:	f002 fe2a 	bl	8020d7c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801e128:	687b      	ldr	r3, [r7, #4]
 801e12a:	2b00      	cmp	r3, #0
 801e12c:	d106      	bne.n	801e13c <etharp_output+0x4c>
 801e12e:	4b69      	ldr	r3, [pc, #420]	; (801e2d4 <etharp_output+0x1e4>)
 801e130:	f44f 7248 	mov.w	r2, #800	; 0x320
 801e134:	496b      	ldr	r1, [pc, #428]	; (801e2e4 <etharp_output+0x1f4>)
 801e136:	4869      	ldr	r0, [pc, #420]	; (801e2dc <etharp_output+0x1ec>)
 801e138:	f002 fe20 	bl	8020d7c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801e13c:	687b      	ldr	r3, [r7, #4]
 801e13e:	681b      	ldr	r3, [r3, #0]
 801e140:	68f9      	ldr	r1, [r7, #12]
 801e142:	4618      	mov	r0, r3
 801e144:	f000 fef8 	bl	801ef38 <ip4_addr_isbroadcast_u32>
 801e148:	4603      	mov	r3, r0
 801e14a:	2b00      	cmp	r3, #0
 801e14c:	d002      	beq.n	801e154 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801e14e:	4b66      	ldr	r3, [pc, #408]	; (801e2e8 <etharp_output+0x1f8>)
 801e150:	61fb      	str	r3, [r7, #28]
 801e152:	e0af      	b.n	801e2b4 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801e154:	687b      	ldr	r3, [r7, #4]
 801e156:	681b      	ldr	r3, [r3, #0]
 801e158:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801e15c:	2be0      	cmp	r3, #224	; 0xe0
 801e15e:	d118      	bne.n	801e192 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801e160:	2301      	movs	r3, #1
 801e162:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801e164:	2300      	movs	r3, #0
 801e166:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801e168:	235e      	movs	r3, #94	; 0x5e
 801e16a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801e16c:	687b      	ldr	r3, [r7, #4]
 801e16e:	3301      	adds	r3, #1
 801e170:	781b      	ldrb	r3, [r3, #0]
 801e172:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801e176:	b2db      	uxtb	r3, r3
 801e178:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801e17a:	687b      	ldr	r3, [r7, #4]
 801e17c:	3302      	adds	r3, #2
 801e17e:	781b      	ldrb	r3, [r3, #0]
 801e180:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801e182:	687b      	ldr	r3, [r7, #4]
 801e184:	3303      	adds	r3, #3
 801e186:	781b      	ldrb	r3, [r3, #0]
 801e188:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801e18a:	f107 0310 	add.w	r3, r7, #16
 801e18e:	61fb      	str	r3, [r7, #28]
 801e190:	e090      	b.n	801e2b4 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801e192:	687b      	ldr	r3, [r7, #4]
 801e194:	681a      	ldr	r2, [r3, #0]
 801e196:	68fb      	ldr	r3, [r7, #12]
 801e198:	3304      	adds	r3, #4
 801e19a:	681b      	ldr	r3, [r3, #0]
 801e19c:	405a      	eors	r2, r3
 801e19e:	68fb      	ldr	r3, [r7, #12]
 801e1a0:	3308      	adds	r3, #8
 801e1a2:	681b      	ldr	r3, [r3, #0]
 801e1a4:	4013      	ands	r3, r2
 801e1a6:	2b00      	cmp	r3, #0
 801e1a8:	d012      	beq.n	801e1d0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801e1aa:	687b      	ldr	r3, [r7, #4]
 801e1ac:	681b      	ldr	r3, [r3, #0]
 801e1ae:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801e1b0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801e1b4:	4293      	cmp	r3, r2
 801e1b6:	d00b      	beq.n	801e1d0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801e1b8:	68fb      	ldr	r3, [r7, #12]
 801e1ba:	330c      	adds	r3, #12
 801e1bc:	681b      	ldr	r3, [r3, #0]
 801e1be:	2b00      	cmp	r3, #0
 801e1c0:	d003      	beq.n	801e1ca <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801e1c2:	68fb      	ldr	r3, [r7, #12]
 801e1c4:	330c      	adds	r3, #12
 801e1c6:	61bb      	str	r3, [r7, #24]
 801e1c8:	e002      	b.n	801e1d0 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801e1ca:	f06f 0303 	mvn.w	r3, #3
 801e1ce:	e07d      	b.n	801e2cc <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801e1d0:	4b46      	ldr	r3, [pc, #280]	; (801e2ec <etharp_output+0x1fc>)
 801e1d2:	781b      	ldrb	r3, [r3, #0]
 801e1d4:	4619      	mov	r1, r3
 801e1d6:	4a46      	ldr	r2, [pc, #280]	; (801e2f0 <etharp_output+0x200>)
 801e1d8:	460b      	mov	r3, r1
 801e1da:	005b      	lsls	r3, r3, #1
 801e1dc:	440b      	add	r3, r1
 801e1de:	00db      	lsls	r3, r3, #3
 801e1e0:	4413      	add	r3, r2
 801e1e2:	3314      	adds	r3, #20
 801e1e4:	781b      	ldrb	r3, [r3, #0]
 801e1e6:	2b01      	cmp	r3, #1
 801e1e8:	d925      	bls.n	801e236 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801e1ea:	4b40      	ldr	r3, [pc, #256]	; (801e2ec <etharp_output+0x1fc>)
 801e1ec:	781b      	ldrb	r3, [r3, #0]
 801e1ee:	4619      	mov	r1, r3
 801e1f0:	4a3f      	ldr	r2, [pc, #252]	; (801e2f0 <etharp_output+0x200>)
 801e1f2:	460b      	mov	r3, r1
 801e1f4:	005b      	lsls	r3, r3, #1
 801e1f6:	440b      	add	r3, r1
 801e1f8:	00db      	lsls	r3, r3, #3
 801e1fa:	4413      	add	r3, r2
 801e1fc:	3308      	adds	r3, #8
 801e1fe:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801e200:	68fa      	ldr	r2, [r7, #12]
 801e202:	429a      	cmp	r2, r3
 801e204:	d117      	bne.n	801e236 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801e206:	69bb      	ldr	r3, [r7, #24]
 801e208:	681a      	ldr	r2, [r3, #0]
 801e20a:	4b38      	ldr	r3, [pc, #224]	; (801e2ec <etharp_output+0x1fc>)
 801e20c:	781b      	ldrb	r3, [r3, #0]
 801e20e:	4618      	mov	r0, r3
 801e210:	4937      	ldr	r1, [pc, #220]	; (801e2f0 <etharp_output+0x200>)
 801e212:	4603      	mov	r3, r0
 801e214:	005b      	lsls	r3, r3, #1
 801e216:	4403      	add	r3, r0
 801e218:	00db      	lsls	r3, r3, #3
 801e21a:	440b      	add	r3, r1
 801e21c:	3304      	adds	r3, #4
 801e21e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801e220:	429a      	cmp	r2, r3
 801e222:	d108      	bne.n	801e236 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801e224:	4b31      	ldr	r3, [pc, #196]	; (801e2ec <etharp_output+0x1fc>)
 801e226:	781b      	ldrb	r3, [r3, #0]
 801e228:	461a      	mov	r2, r3
 801e22a:	68b9      	ldr	r1, [r7, #8]
 801e22c:	68f8      	ldr	r0, [r7, #12]
 801e22e:	f7ff fec5 	bl	801dfbc <etharp_output_to_arp_index>
 801e232:	4603      	mov	r3, r0
 801e234:	e04a      	b.n	801e2cc <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801e236:	2300      	movs	r3, #0
 801e238:	75fb      	strb	r3, [r7, #23]
 801e23a:	e031      	b.n	801e2a0 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801e23c:	7dfa      	ldrb	r2, [r7, #23]
 801e23e:	492c      	ldr	r1, [pc, #176]	; (801e2f0 <etharp_output+0x200>)
 801e240:	4613      	mov	r3, r2
 801e242:	005b      	lsls	r3, r3, #1
 801e244:	4413      	add	r3, r2
 801e246:	00db      	lsls	r3, r3, #3
 801e248:	440b      	add	r3, r1
 801e24a:	3314      	adds	r3, #20
 801e24c:	781b      	ldrb	r3, [r3, #0]
 801e24e:	2b01      	cmp	r3, #1
 801e250:	d923      	bls.n	801e29a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801e252:	7dfa      	ldrb	r2, [r7, #23]
 801e254:	4926      	ldr	r1, [pc, #152]	; (801e2f0 <etharp_output+0x200>)
 801e256:	4613      	mov	r3, r2
 801e258:	005b      	lsls	r3, r3, #1
 801e25a:	4413      	add	r3, r2
 801e25c:	00db      	lsls	r3, r3, #3
 801e25e:	440b      	add	r3, r1
 801e260:	3308      	adds	r3, #8
 801e262:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801e264:	68fa      	ldr	r2, [r7, #12]
 801e266:	429a      	cmp	r2, r3
 801e268:	d117      	bne.n	801e29a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801e26a:	69bb      	ldr	r3, [r7, #24]
 801e26c:	6819      	ldr	r1, [r3, #0]
 801e26e:	7dfa      	ldrb	r2, [r7, #23]
 801e270:	481f      	ldr	r0, [pc, #124]	; (801e2f0 <etharp_output+0x200>)
 801e272:	4613      	mov	r3, r2
 801e274:	005b      	lsls	r3, r3, #1
 801e276:	4413      	add	r3, r2
 801e278:	00db      	lsls	r3, r3, #3
 801e27a:	4403      	add	r3, r0
 801e27c:	3304      	adds	r3, #4
 801e27e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801e280:	4299      	cmp	r1, r3
 801e282:	d10a      	bne.n	801e29a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801e284:	4a19      	ldr	r2, [pc, #100]	; (801e2ec <etharp_output+0x1fc>)
 801e286:	7dfb      	ldrb	r3, [r7, #23]
 801e288:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801e28a:	7dfb      	ldrb	r3, [r7, #23]
 801e28c:	461a      	mov	r2, r3
 801e28e:	68b9      	ldr	r1, [r7, #8]
 801e290:	68f8      	ldr	r0, [r7, #12]
 801e292:	f7ff fe93 	bl	801dfbc <etharp_output_to_arp_index>
 801e296:	4603      	mov	r3, r0
 801e298:	e018      	b.n	801e2cc <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801e29a:	7dfb      	ldrb	r3, [r7, #23]
 801e29c:	3301      	adds	r3, #1
 801e29e:	75fb      	strb	r3, [r7, #23]
 801e2a0:	7dfb      	ldrb	r3, [r7, #23]
 801e2a2:	2b09      	cmp	r3, #9
 801e2a4:	d9ca      	bls.n	801e23c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801e2a6:	68ba      	ldr	r2, [r7, #8]
 801e2a8:	69b9      	ldr	r1, [r7, #24]
 801e2aa:	68f8      	ldr	r0, [r7, #12]
 801e2ac:	f000 f822 	bl	801e2f4 <etharp_query>
 801e2b0:	4603      	mov	r3, r0
 801e2b2:	e00b      	b.n	801e2cc <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801e2b4:	68fb      	ldr	r3, [r7, #12]
 801e2b6:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801e2ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801e2be:	9300      	str	r3, [sp, #0]
 801e2c0:	69fb      	ldr	r3, [r7, #28]
 801e2c2:	68b9      	ldr	r1, [r7, #8]
 801e2c4:	68f8      	ldr	r0, [r7, #12]
 801e2c6:	f001 fdd1 	bl	801fe6c <ethernet_output>
 801e2ca:	4603      	mov	r3, r0
}
 801e2cc:	4618      	mov	r0, r3
 801e2ce:	3720      	adds	r7, #32
 801e2d0:	46bd      	mov	sp, r7
 801e2d2:	bd80      	pop	{r7, pc}
 801e2d4:	080266a8 	.word	0x080266a8
 801e2d8:	080267f8 	.word	0x080267f8
 801e2dc:	08026720 	.word	0x08026720
 801e2e0:	08026848 	.word	0x08026848
 801e2e4:	080267e8 	.word	0x080267e8
 801e2e8:	0802d08c 	.word	0x0802d08c
 801e2ec:	20022a98 	.word	0x20022a98
 801e2f0:	200229a8 	.word	0x200229a8

0801e2f4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801e2f4:	b580      	push	{r7, lr}
 801e2f6:	b08c      	sub	sp, #48	; 0x30
 801e2f8:	af02      	add	r7, sp, #8
 801e2fa:	60f8      	str	r0, [r7, #12]
 801e2fc:	60b9      	str	r1, [r7, #8]
 801e2fe:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801e300:	68fb      	ldr	r3, [r7, #12]
 801e302:	332a      	adds	r3, #42	; 0x2a
 801e304:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801e306:	23ff      	movs	r3, #255	; 0xff
 801e308:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801e30c:	2300      	movs	r3, #0
 801e30e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801e310:	68bb      	ldr	r3, [r7, #8]
 801e312:	681b      	ldr	r3, [r3, #0]
 801e314:	68f9      	ldr	r1, [r7, #12]
 801e316:	4618      	mov	r0, r3
 801e318:	f000 fe0e 	bl	801ef38 <ip4_addr_isbroadcast_u32>
 801e31c:	4603      	mov	r3, r0
 801e31e:	2b00      	cmp	r3, #0
 801e320:	d10c      	bne.n	801e33c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801e322:	68bb      	ldr	r3, [r7, #8]
 801e324:	681b      	ldr	r3, [r3, #0]
 801e326:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801e32a:	2be0      	cmp	r3, #224	; 0xe0
 801e32c:	d006      	beq.n	801e33c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801e32e:	68bb      	ldr	r3, [r7, #8]
 801e330:	2b00      	cmp	r3, #0
 801e332:	d003      	beq.n	801e33c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801e334:	68bb      	ldr	r3, [r7, #8]
 801e336:	681b      	ldr	r3, [r3, #0]
 801e338:	2b00      	cmp	r3, #0
 801e33a:	d102      	bne.n	801e342 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801e33c:	f06f 030f 	mvn.w	r3, #15
 801e340:	e101      	b.n	801e546 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801e342:	68fa      	ldr	r2, [r7, #12]
 801e344:	2101      	movs	r1, #1
 801e346:	68b8      	ldr	r0, [r7, #8]
 801e348:	f7ff fb60 	bl	801da0c <etharp_find_entry>
 801e34c:	4603      	mov	r3, r0
 801e34e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801e350:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801e354:	2b00      	cmp	r3, #0
 801e356:	da02      	bge.n	801e35e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801e358:	8a7b      	ldrh	r3, [r7, #18]
 801e35a:	b25b      	sxtb	r3, r3
 801e35c:	e0f3      	b.n	801e546 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801e35e:	8a7b      	ldrh	r3, [r7, #18]
 801e360:	2b7e      	cmp	r3, #126	; 0x7e
 801e362:	d906      	bls.n	801e372 <etharp_query+0x7e>
 801e364:	4b7a      	ldr	r3, [pc, #488]	; (801e550 <etharp_query+0x25c>)
 801e366:	f240 32c1 	movw	r2, #961	; 0x3c1
 801e36a:	497a      	ldr	r1, [pc, #488]	; (801e554 <etharp_query+0x260>)
 801e36c:	487a      	ldr	r0, [pc, #488]	; (801e558 <etharp_query+0x264>)
 801e36e:	f002 fd05 	bl	8020d7c <iprintf>
  i = (netif_addr_idx_t)i_err;
 801e372:	8a7b      	ldrh	r3, [r7, #18]
 801e374:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801e376:	7c7a      	ldrb	r2, [r7, #17]
 801e378:	4978      	ldr	r1, [pc, #480]	; (801e55c <etharp_query+0x268>)
 801e37a:	4613      	mov	r3, r2
 801e37c:	005b      	lsls	r3, r3, #1
 801e37e:	4413      	add	r3, r2
 801e380:	00db      	lsls	r3, r3, #3
 801e382:	440b      	add	r3, r1
 801e384:	3314      	adds	r3, #20
 801e386:	781b      	ldrb	r3, [r3, #0]
 801e388:	2b00      	cmp	r3, #0
 801e38a:	d115      	bne.n	801e3b8 <etharp_query+0xc4>
    is_new_entry = 1;
 801e38c:	2301      	movs	r3, #1
 801e38e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801e390:	7c7a      	ldrb	r2, [r7, #17]
 801e392:	4972      	ldr	r1, [pc, #456]	; (801e55c <etharp_query+0x268>)
 801e394:	4613      	mov	r3, r2
 801e396:	005b      	lsls	r3, r3, #1
 801e398:	4413      	add	r3, r2
 801e39a:	00db      	lsls	r3, r3, #3
 801e39c:	440b      	add	r3, r1
 801e39e:	3314      	adds	r3, #20
 801e3a0:	2201      	movs	r2, #1
 801e3a2:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801e3a4:	7c7a      	ldrb	r2, [r7, #17]
 801e3a6:	496d      	ldr	r1, [pc, #436]	; (801e55c <etharp_query+0x268>)
 801e3a8:	4613      	mov	r3, r2
 801e3aa:	005b      	lsls	r3, r3, #1
 801e3ac:	4413      	add	r3, r2
 801e3ae:	00db      	lsls	r3, r3, #3
 801e3b0:	440b      	add	r3, r1
 801e3b2:	3308      	adds	r3, #8
 801e3b4:	68fa      	ldr	r2, [r7, #12]
 801e3b6:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801e3b8:	7c7a      	ldrb	r2, [r7, #17]
 801e3ba:	4968      	ldr	r1, [pc, #416]	; (801e55c <etharp_query+0x268>)
 801e3bc:	4613      	mov	r3, r2
 801e3be:	005b      	lsls	r3, r3, #1
 801e3c0:	4413      	add	r3, r2
 801e3c2:	00db      	lsls	r3, r3, #3
 801e3c4:	440b      	add	r3, r1
 801e3c6:	3314      	adds	r3, #20
 801e3c8:	781b      	ldrb	r3, [r3, #0]
 801e3ca:	2b01      	cmp	r3, #1
 801e3cc:	d011      	beq.n	801e3f2 <etharp_query+0xfe>
 801e3ce:	7c7a      	ldrb	r2, [r7, #17]
 801e3d0:	4962      	ldr	r1, [pc, #392]	; (801e55c <etharp_query+0x268>)
 801e3d2:	4613      	mov	r3, r2
 801e3d4:	005b      	lsls	r3, r3, #1
 801e3d6:	4413      	add	r3, r2
 801e3d8:	00db      	lsls	r3, r3, #3
 801e3da:	440b      	add	r3, r1
 801e3dc:	3314      	adds	r3, #20
 801e3de:	781b      	ldrb	r3, [r3, #0]
 801e3e0:	2b01      	cmp	r3, #1
 801e3e2:	d806      	bhi.n	801e3f2 <etharp_query+0xfe>
 801e3e4:	4b5a      	ldr	r3, [pc, #360]	; (801e550 <etharp_query+0x25c>)
 801e3e6:	f240 32cd 	movw	r2, #973	; 0x3cd
 801e3ea:	495d      	ldr	r1, [pc, #372]	; (801e560 <etharp_query+0x26c>)
 801e3ec:	485a      	ldr	r0, [pc, #360]	; (801e558 <etharp_query+0x264>)
 801e3ee:	f002 fcc5 	bl	8020d7c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801e3f2:	6a3b      	ldr	r3, [r7, #32]
 801e3f4:	2b00      	cmp	r3, #0
 801e3f6:	d102      	bne.n	801e3fe <etharp_query+0x10a>
 801e3f8:	687b      	ldr	r3, [r7, #4]
 801e3fa:	2b00      	cmp	r3, #0
 801e3fc:	d10c      	bne.n	801e418 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801e3fe:	68b9      	ldr	r1, [r7, #8]
 801e400:	68f8      	ldr	r0, [r7, #12]
 801e402:	f000 f963 	bl	801e6cc <etharp_request>
 801e406:	4603      	mov	r3, r0
 801e408:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801e40c:	687b      	ldr	r3, [r7, #4]
 801e40e:	2b00      	cmp	r3, #0
 801e410:	d102      	bne.n	801e418 <etharp_query+0x124>
      return result;
 801e412:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801e416:	e096      	b.n	801e546 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801e418:	687b      	ldr	r3, [r7, #4]
 801e41a:	2b00      	cmp	r3, #0
 801e41c:	d106      	bne.n	801e42c <etharp_query+0x138>
 801e41e:	4b4c      	ldr	r3, [pc, #304]	; (801e550 <etharp_query+0x25c>)
 801e420:	f240 32e1 	movw	r2, #993	; 0x3e1
 801e424:	494f      	ldr	r1, [pc, #316]	; (801e564 <etharp_query+0x270>)
 801e426:	484c      	ldr	r0, [pc, #304]	; (801e558 <etharp_query+0x264>)
 801e428:	f002 fca8 	bl	8020d7c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801e42c:	7c7a      	ldrb	r2, [r7, #17]
 801e42e:	494b      	ldr	r1, [pc, #300]	; (801e55c <etharp_query+0x268>)
 801e430:	4613      	mov	r3, r2
 801e432:	005b      	lsls	r3, r3, #1
 801e434:	4413      	add	r3, r2
 801e436:	00db      	lsls	r3, r3, #3
 801e438:	440b      	add	r3, r1
 801e43a:	3314      	adds	r3, #20
 801e43c:	781b      	ldrb	r3, [r3, #0]
 801e43e:	2b01      	cmp	r3, #1
 801e440:	d917      	bls.n	801e472 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801e442:	4a49      	ldr	r2, [pc, #292]	; (801e568 <etharp_query+0x274>)
 801e444:	7c7b      	ldrb	r3, [r7, #17]
 801e446:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801e448:	7c7a      	ldrb	r2, [r7, #17]
 801e44a:	4613      	mov	r3, r2
 801e44c:	005b      	lsls	r3, r3, #1
 801e44e:	4413      	add	r3, r2
 801e450:	00db      	lsls	r3, r3, #3
 801e452:	3308      	adds	r3, #8
 801e454:	4a41      	ldr	r2, [pc, #260]	; (801e55c <etharp_query+0x268>)
 801e456:	4413      	add	r3, r2
 801e458:	3304      	adds	r3, #4
 801e45a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801e45e:	9200      	str	r2, [sp, #0]
 801e460:	697a      	ldr	r2, [r7, #20]
 801e462:	6879      	ldr	r1, [r7, #4]
 801e464:	68f8      	ldr	r0, [r7, #12]
 801e466:	f001 fd01 	bl	801fe6c <ethernet_output>
 801e46a:	4603      	mov	r3, r0
 801e46c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801e470:	e067      	b.n	801e542 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801e472:	7c7a      	ldrb	r2, [r7, #17]
 801e474:	4939      	ldr	r1, [pc, #228]	; (801e55c <etharp_query+0x268>)
 801e476:	4613      	mov	r3, r2
 801e478:	005b      	lsls	r3, r3, #1
 801e47a:	4413      	add	r3, r2
 801e47c:	00db      	lsls	r3, r3, #3
 801e47e:	440b      	add	r3, r1
 801e480:	3314      	adds	r3, #20
 801e482:	781b      	ldrb	r3, [r3, #0]
 801e484:	2b01      	cmp	r3, #1
 801e486:	d15c      	bne.n	801e542 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801e488:	2300      	movs	r3, #0
 801e48a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801e48c:	687b      	ldr	r3, [r7, #4]
 801e48e:	61fb      	str	r3, [r7, #28]
    while (p) {
 801e490:	e01c      	b.n	801e4cc <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801e492:	69fb      	ldr	r3, [r7, #28]
 801e494:	895a      	ldrh	r2, [r3, #10]
 801e496:	69fb      	ldr	r3, [r7, #28]
 801e498:	891b      	ldrh	r3, [r3, #8]
 801e49a:	429a      	cmp	r2, r3
 801e49c:	d10a      	bne.n	801e4b4 <etharp_query+0x1c0>
 801e49e:	69fb      	ldr	r3, [r7, #28]
 801e4a0:	681b      	ldr	r3, [r3, #0]
 801e4a2:	2b00      	cmp	r3, #0
 801e4a4:	d006      	beq.n	801e4b4 <etharp_query+0x1c0>
 801e4a6:	4b2a      	ldr	r3, [pc, #168]	; (801e550 <etharp_query+0x25c>)
 801e4a8:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801e4ac:	492f      	ldr	r1, [pc, #188]	; (801e56c <etharp_query+0x278>)
 801e4ae:	482a      	ldr	r0, [pc, #168]	; (801e558 <etharp_query+0x264>)
 801e4b0:	f002 fc64 	bl	8020d7c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801e4b4:	69fb      	ldr	r3, [r7, #28]
 801e4b6:	7b1b      	ldrb	r3, [r3, #12]
 801e4b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801e4bc:	2b00      	cmp	r3, #0
 801e4be:	d002      	beq.n	801e4c6 <etharp_query+0x1d2>
        copy_needed = 1;
 801e4c0:	2301      	movs	r3, #1
 801e4c2:	61bb      	str	r3, [r7, #24]
        break;
 801e4c4:	e005      	b.n	801e4d2 <etharp_query+0x1de>
      }
      p = p->next;
 801e4c6:	69fb      	ldr	r3, [r7, #28]
 801e4c8:	681b      	ldr	r3, [r3, #0]
 801e4ca:	61fb      	str	r3, [r7, #28]
    while (p) {
 801e4cc:	69fb      	ldr	r3, [r7, #28]
 801e4ce:	2b00      	cmp	r3, #0
 801e4d0:	d1df      	bne.n	801e492 <etharp_query+0x19e>
    }
    if (copy_needed) {
 801e4d2:	69bb      	ldr	r3, [r7, #24]
 801e4d4:	2b00      	cmp	r3, #0
 801e4d6:	d007      	beq.n	801e4e8 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801e4d8:	687a      	ldr	r2, [r7, #4]
 801e4da:	f44f 7120 	mov.w	r1, #640	; 0x280
 801e4de:	200e      	movs	r0, #14
 801e4e0:	f7f8 fe9e 	bl	8017220 <pbuf_clone>
 801e4e4:	61f8      	str	r0, [r7, #28]
 801e4e6:	e004      	b.n	801e4f2 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801e4e8:	687b      	ldr	r3, [r7, #4]
 801e4ea:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801e4ec:	69f8      	ldr	r0, [r7, #28]
 801e4ee:	f7f8 fcc5 	bl	8016e7c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801e4f2:	69fb      	ldr	r3, [r7, #28]
 801e4f4:	2b00      	cmp	r3, #0
 801e4f6:	d021      	beq.n	801e53c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801e4f8:	7c7a      	ldrb	r2, [r7, #17]
 801e4fa:	4918      	ldr	r1, [pc, #96]	; (801e55c <etharp_query+0x268>)
 801e4fc:	4613      	mov	r3, r2
 801e4fe:	005b      	lsls	r3, r3, #1
 801e500:	4413      	add	r3, r2
 801e502:	00db      	lsls	r3, r3, #3
 801e504:	440b      	add	r3, r1
 801e506:	681b      	ldr	r3, [r3, #0]
 801e508:	2b00      	cmp	r3, #0
 801e50a:	d00a      	beq.n	801e522 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801e50c:	7c7a      	ldrb	r2, [r7, #17]
 801e50e:	4913      	ldr	r1, [pc, #76]	; (801e55c <etharp_query+0x268>)
 801e510:	4613      	mov	r3, r2
 801e512:	005b      	lsls	r3, r3, #1
 801e514:	4413      	add	r3, r2
 801e516:	00db      	lsls	r3, r3, #3
 801e518:	440b      	add	r3, r1
 801e51a:	681b      	ldr	r3, [r3, #0]
 801e51c:	4618      	mov	r0, r3
 801e51e:	f7f8 fc07 	bl	8016d30 <pbuf_free>
      }
      arp_table[i].q = p;
 801e522:	7c7a      	ldrb	r2, [r7, #17]
 801e524:	490d      	ldr	r1, [pc, #52]	; (801e55c <etharp_query+0x268>)
 801e526:	4613      	mov	r3, r2
 801e528:	005b      	lsls	r3, r3, #1
 801e52a:	4413      	add	r3, r2
 801e52c:	00db      	lsls	r3, r3, #3
 801e52e:	440b      	add	r3, r1
 801e530:	69fa      	ldr	r2, [r7, #28]
 801e532:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801e534:	2300      	movs	r3, #0
 801e536:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801e53a:	e002      	b.n	801e542 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801e53c:	23ff      	movs	r3, #255	; 0xff
 801e53e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801e542:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801e546:	4618      	mov	r0, r3
 801e548:	3728      	adds	r7, #40	; 0x28
 801e54a:	46bd      	mov	sp, r7
 801e54c:	bd80      	pop	{r7, pc}
 801e54e:	bf00      	nop
 801e550:	080266a8 	.word	0x080266a8
 801e554:	08026854 	.word	0x08026854
 801e558:	08026720 	.word	0x08026720
 801e55c:	200229a8 	.word	0x200229a8
 801e560:	08026864 	.word	0x08026864
 801e564:	08026848 	.word	0x08026848
 801e568:	20022a98 	.word	0x20022a98
 801e56c:	0802688c 	.word	0x0802688c

0801e570 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801e570:	b580      	push	{r7, lr}
 801e572:	b08a      	sub	sp, #40	; 0x28
 801e574:	af02      	add	r7, sp, #8
 801e576:	60f8      	str	r0, [r7, #12]
 801e578:	60b9      	str	r1, [r7, #8]
 801e57a:	607a      	str	r2, [r7, #4]
 801e57c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801e57e:	2300      	movs	r3, #0
 801e580:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801e582:	68fb      	ldr	r3, [r7, #12]
 801e584:	2b00      	cmp	r3, #0
 801e586:	d106      	bne.n	801e596 <etharp_raw+0x26>
 801e588:	4b3a      	ldr	r3, [pc, #232]	; (801e674 <etharp_raw+0x104>)
 801e58a:	f240 4257 	movw	r2, #1111	; 0x457
 801e58e:	493a      	ldr	r1, [pc, #232]	; (801e678 <etharp_raw+0x108>)
 801e590:	483a      	ldr	r0, [pc, #232]	; (801e67c <etharp_raw+0x10c>)
 801e592:	f002 fbf3 	bl	8020d7c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801e596:	f44f 7220 	mov.w	r2, #640	; 0x280
 801e59a:	211c      	movs	r1, #28
 801e59c:	200e      	movs	r0, #14
 801e59e:	f7f8 f8b3 	bl	8016708 <pbuf_alloc>
 801e5a2:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801e5a4:	69bb      	ldr	r3, [r7, #24]
 801e5a6:	2b00      	cmp	r3, #0
 801e5a8:	d102      	bne.n	801e5b0 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801e5aa:	f04f 33ff 	mov.w	r3, #4294967295
 801e5ae:	e05d      	b.n	801e66c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801e5b0:	69bb      	ldr	r3, [r7, #24]
 801e5b2:	895b      	ldrh	r3, [r3, #10]
 801e5b4:	2b1b      	cmp	r3, #27
 801e5b6:	d806      	bhi.n	801e5c6 <etharp_raw+0x56>
 801e5b8:	4b2e      	ldr	r3, [pc, #184]	; (801e674 <etharp_raw+0x104>)
 801e5ba:	f240 4262 	movw	r2, #1122	; 0x462
 801e5be:	4930      	ldr	r1, [pc, #192]	; (801e680 <etharp_raw+0x110>)
 801e5c0:	482e      	ldr	r0, [pc, #184]	; (801e67c <etharp_raw+0x10c>)
 801e5c2:	f002 fbdb 	bl	8020d7c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801e5c6:	69bb      	ldr	r3, [r7, #24]
 801e5c8:	685b      	ldr	r3, [r3, #4]
 801e5ca:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801e5cc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e5ce:	4618      	mov	r0, r3
 801e5d0:	f7f6 ffd8 	bl	8015584 <lwip_htons>
 801e5d4:	4603      	mov	r3, r0
 801e5d6:	461a      	mov	r2, r3
 801e5d8:	697b      	ldr	r3, [r7, #20]
 801e5da:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801e5dc:	68fb      	ldr	r3, [r7, #12]
 801e5de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e5e2:	2b06      	cmp	r3, #6
 801e5e4:	d006      	beq.n	801e5f4 <etharp_raw+0x84>
 801e5e6:	4b23      	ldr	r3, [pc, #140]	; (801e674 <etharp_raw+0x104>)
 801e5e8:	f240 4269 	movw	r2, #1129	; 0x469
 801e5ec:	4925      	ldr	r1, [pc, #148]	; (801e684 <etharp_raw+0x114>)
 801e5ee:	4823      	ldr	r0, [pc, #140]	; (801e67c <etharp_raw+0x10c>)
 801e5f0:	f002 fbc4 	bl	8020d7c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801e5f4:	697b      	ldr	r3, [r7, #20]
 801e5f6:	3308      	adds	r3, #8
 801e5f8:	2206      	movs	r2, #6
 801e5fa:	6839      	ldr	r1, [r7, #0]
 801e5fc:	4618      	mov	r0, r3
 801e5fe:	f001 fe79 	bl	80202f4 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801e602:	697b      	ldr	r3, [r7, #20]
 801e604:	3312      	adds	r3, #18
 801e606:	2206      	movs	r2, #6
 801e608:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801e60a:	4618      	mov	r0, r3
 801e60c:	f001 fe72 	bl	80202f4 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801e610:	697b      	ldr	r3, [r7, #20]
 801e612:	330e      	adds	r3, #14
 801e614:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801e616:	6812      	ldr	r2, [r2, #0]
 801e618:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801e61a:	697b      	ldr	r3, [r7, #20]
 801e61c:	3318      	adds	r3, #24
 801e61e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801e620:	6812      	ldr	r2, [r2, #0]
 801e622:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801e624:	697b      	ldr	r3, [r7, #20]
 801e626:	2200      	movs	r2, #0
 801e628:	701a      	strb	r2, [r3, #0]
 801e62a:	2200      	movs	r2, #0
 801e62c:	f042 0201 	orr.w	r2, r2, #1
 801e630:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801e632:	697b      	ldr	r3, [r7, #20]
 801e634:	2200      	movs	r2, #0
 801e636:	f042 0208 	orr.w	r2, r2, #8
 801e63a:	709a      	strb	r2, [r3, #2]
 801e63c:	2200      	movs	r2, #0
 801e63e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801e640:	697b      	ldr	r3, [r7, #20]
 801e642:	2206      	movs	r2, #6
 801e644:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801e646:	697b      	ldr	r3, [r7, #20]
 801e648:	2204      	movs	r2, #4
 801e64a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801e64c:	f640 0306 	movw	r3, #2054	; 0x806
 801e650:	9300      	str	r3, [sp, #0]
 801e652:	687b      	ldr	r3, [r7, #4]
 801e654:	68ba      	ldr	r2, [r7, #8]
 801e656:	69b9      	ldr	r1, [r7, #24]
 801e658:	68f8      	ldr	r0, [r7, #12]
 801e65a:	f001 fc07 	bl	801fe6c <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801e65e:	69b8      	ldr	r0, [r7, #24]
 801e660:	f7f8 fb66 	bl	8016d30 <pbuf_free>
  p = NULL;
 801e664:	2300      	movs	r3, #0
 801e666:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801e668:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801e66c:	4618      	mov	r0, r3
 801e66e:	3720      	adds	r7, #32
 801e670:	46bd      	mov	sp, r7
 801e672:	bd80      	pop	{r7, pc}
 801e674:	080266a8 	.word	0x080266a8
 801e678:	080267f8 	.word	0x080267f8
 801e67c:	08026720 	.word	0x08026720
 801e680:	080268a8 	.word	0x080268a8
 801e684:	080268dc 	.word	0x080268dc

0801e688 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801e688:	b580      	push	{r7, lr}
 801e68a:	b088      	sub	sp, #32
 801e68c:	af04      	add	r7, sp, #16
 801e68e:	60f8      	str	r0, [r7, #12]
 801e690:	60b9      	str	r1, [r7, #8]
 801e692:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801e694:	68fb      	ldr	r3, [r7, #12]
 801e696:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801e69a:	68fb      	ldr	r3, [r7, #12]
 801e69c:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801e6a0:	68fb      	ldr	r3, [r7, #12]
 801e6a2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801e6a4:	2201      	movs	r2, #1
 801e6a6:	9203      	str	r2, [sp, #12]
 801e6a8:	68ba      	ldr	r2, [r7, #8]
 801e6aa:	9202      	str	r2, [sp, #8]
 801e6ac:	4a06      	ldr	r2, [pc, #24]	; (801e6c8 <etharp_request_dst+0x40>)
 801e6ae:	9201      	str	r2, [sp, #4]
 801e6b0:	9300      	str	r3, [sp, #0]
 801e6b2:	4603      	mov	r3, r0
 801e6b4:	687a      	ldr	r2, [r7, #4]
 801e6b6:	68f8      	ldr	r0, [r7, #12]
 801e6b8:	f7ff ff5a 	bl	801e570 <etharp_raw>
 801e6bc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801e6be:	4618      	mov	r0, r3
 801e6c0:	3710      	adds	r7, #16
 801e6c2:	46bd      	mov	sp, r7
 801e6c4:	bd80      	pop	{r7, pc}
 801e6c6:	bf00      	nop
 801e6c8:	0802d094 	.word	0x0802d094

0801e6cc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801e6cc:	b580      	push	{r7, lr}
 801e6ce:	b082      	sub	sp, #8
 801e6d0:	af00      	add	r7, sp, #0
 801e6d2:	6078      	str	r0, [r7, #4]
 801e6d4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801e6d6:	4a05      	ldr	r2, [pc, #20]	; (801e6ec <etharp_request+0x20>)
 801e6d8:	6839      	ldr	r1, [r7, #0]
 801e6da:	6878      	ldr	r0, [r7, #4]
 801e6dc:	f7ff ffd4 	bl	801e688 <etharp_request_dst>
 801e6e0:	4603      	mov	r3, r0
}
 801e6e2:	4618      	mov	r0, r3
 801e6e4:	3708      	adds	r7, #8
 801e6e6:	46bd      	mov	sp, r7
 801e6e8:	bd80      	pop	{r7, pc}
 801e6ea:	bf00      	nop
 801e6ec:	0802d08c 	.word	0x0802d08c

0801e6f0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801e6f0:	b580      	push	{r7, lr}
 801e6f2:	b08e      	sub	sp, #56	; 0x38
 801e6f4:	af04      	add	r7, sp, #16
 801e6f6:	6078      	str	r0, [r7, #4]
 801e6f8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801e6fa:	4b79      	ldr	r3, [pc, #484]	; (801e8e0 <icmp_input+0x1f0>)
 801e6fc:	689b      	ldr	r3, [r3, #8]
 801e6fe:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801e700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e702:	781b      	ldrb	r3, [r3, #0]
 801e704:	f003 030f 	and.w	r3, r3, #15
 801e708:	b2db      	uxtb	r3, r3
 801e70a:	009b      	lsls	r3, r3, #2
 801e70c:	b2db      	uxtb	r3, r3
 801e70e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801e710:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801e712:	2b13      	cmp	r3, #19
 801e714:	f240 80cd 	bls.w	801e8b2 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801e718:	687b      	ldr	r3, [r7, #4]
 801e71a:	895b      	ldrh	r3, [r3, #10]
 801e71c:	2b03      	cmp	r3, #3
 801e71e:	f240 80ca 	bls.w	801e8b6 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801e722:	687b      	ldr	r3, [r7, #4]
 801e724:	685b      	ldr	r3, [r3, #4]
 801e726:	781b      	ldrb	r3, [r3, #0]
 801e728:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801e72c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801e730:	2b00      	cmp	r3, #0
 801e732:	f000 80b7 	beq.w	801e8a4 <icmp_input+0x1b4>
 801e736:	2b08      	cmp	r3, #8
 801e738:	f040 80b7 	bne.w	801e8aa <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801e73c:	4b69      	ldr	r3, [pc, #420]	; (801e8e4 <icmp_input+0x1f4>)
 801e73e:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e740:	4b67      	ldr	r3, [pc, #412]	; (801e8e0 <icmp_input+0x1f0>)
 801e742:	695b      	ldr	r3, [r3, #20]
 801e744:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801e748:	2be0      	cmp	r3, #224	; 0xe0
 801e74a:	f000 80bb 	beq.w	801e8c4 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801e74e:	4b64      	ldr	r3, [pc, #400]	; (801e8e0 <icmp_input+0x1f0>)
 801e750:	695b      	ldr	r3, [r3, #20]
 801e752:	4a63      	ldr	r2, [pc, #396]	; (801e8e0 <icmp_input+0x1f0>)
 801e754:	6812      	ldr	r2, [r2, #0]
 801e756:	4611      	mov	r1, r2
 801e758:	4618      	mov	r0, r3
 801e75a:	f000 fbed 	bl	801ef38 <ip4_addr_isbroadcast_u32>
 801e75e:	4603      	mov	r3, r0
 801e760:	2b00      	cmp	r3, #0
 801e762:	f040 80b1 	bne.w	801e8c8 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801e766:	687b      	ldr	r3, [r7, #4]
 801e768:	891b      	ldrh	r3, [r3, #8]
 801e76a:	2b07      	cmp	r3, #7
 801e76c:	f240 80a5 	bls.w	801e8ba <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801e770:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801e772:	330e      	adds	r3, #14
 801e774:	4619      	mov	r1, r3
 801e776:	6878      	ldr	r0, [r7, #4]
 801e778:	f7f8 fa12 	bl	8016ba0 <pbuf_add_header>
 801e77c:	4603      	mov	r3, r0
 801e77e:	2b00      	cmp	r3, #0
 801e780:	d04b      	beq.n	801e81a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801e782:	687b      	ldr	r3, [r7, #4]
 801e784:	891a      	ldrh	r2, [r3, #8]
 801e786:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801e788:	4413      	add	r3, r2
 801e78a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801e78c:	687b      	ldr	r3, [r7, #4]
 801e78e:	891b      	ldrh	r3, [r3, #8]
 801e790:	8b7a      	ldrh	r2, [r7, #26]
 801e792:	429a      	cmp	r2, r3
 801e794:	f0c0 809a 	bcc.w	801e8cc <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801e798:	8b7b      	ldrh	r3, [r7, #26]
 801e79a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801e79e:	4619      	mov	r1, r3
 801e7a0:	200e      	movs	r0, #14
 801e7a2:	f7f7 ffb1 	bl	8016708 <pbuf_alloc>
 801e7a6:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801e7a8:	697b      	ldr	r3, [r7, #20]
 801e7aa:	2b00      	cmp	r3, #0
 801e7ac:	f000 8090 	beq.w	801e8d0 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801e7b0:	697b      	ldr	r3, [r7, #20]
 801e7b2:	895b      	ldrh	r3, [r3, #10]
 801e7b4:	461a      	mov	r2, r3
 801e7b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801e7b8:	3308      	adds	r3, #8
 801e7ba:	429a      	cmp	r2, r3
 801e7bc:	d203      	bcs.n	801e7c6 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801e7be:	6978      	ldr	r0, [r7, #20]
 801e7c0:	f7f8 fab6 	bl	8016d30 <pbuf_free>
          goto icmperr;
 801e7c4:	e085      	b.n	801e8d2 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801e7c6:	697b      	ldr	r3, [r7, #20]
 801e7c8:	685b      	ldr	r3, [r3, #4]
 801e7ca:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801e7cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801e7ce:	4618      	mov	r0, r3
 801e7d0:	f001 fd90 	bl	80202f4 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801e7d4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801e7d6:	4619      	mov	r1, r3
 801e7d8:	6978      	ldr	r0, [r7, #20]
 801e7da:	f7f8 f9f1 	bl	8016bc0 <pbuf_remove_header>
 801e7de:	4603      	mov	r3, r0
 801e7e0:	2b00      	cmp	r3, #0
 801e7e2:	d009      	beq.n	801e7f8 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801e7e4:	4b40      	ldr	r3, [pc, #256]	; (801e8e8 <icmp_input+0x1f8>)
 801e7e6:	22b6      	movs	r2, #182	; 0xb6
 801e7e8:	4940      	ldr	r1, [pc, #256]	; (801e8ec <icmp_input+0x1fc>)
 801e7ea:	4841      	ldr	r0, [pc, #260]	; (801e8f0 <icmp_input+0x200>)
 801e7ec:	f002 fac6 	bl	8020d7c <iprintf>
          pbuf_free(r);
 801e7f0:	6978      	ldr	r0, [r7, #20]
 801e7f2:	f7f8 fa9d 	bl	8016d30 <pbuf_free>
          goto icmperr;
 801e7f6:	e06c      	b.n	801e8d2 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801e7f8:	6879      	ldr	r1, [r7, #4]
 801e7fa:	6978      	ldr	r0, [r7, #20]
 801e7fc:	f7f8 fbcc 	bl	8016f98 <pbuf_copy>
 801e800:	4603      	mov	r3, r0
 801e802:	2b00      	cmp	r3, #0
 801e804:	d003      	beq.n	801e80e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801e806:	6978      	ldr	r0, [r7, #20]
 801e808:	f7f8 fa92 	bl	8016d30 <pbuf_free>
          goto icmperr;
 801e80c:	e061      	b.n	801e8d2 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801e80e:	6878      	ldr	r0, [r7, #4]
 801e810:	f7f8 fa8e 	bl	8016d30 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801e814:	697b      	ldr	r3, [r7, #20]
 801e816:	607b      	str	r3, [r7, #4]
 801e818:	e00f      	b.n	801e83a <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801e81a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801e81c:	330e      	adds	r3, #14
 801e81e:	4619      	mov	r1, r3
 801e820:	6878      	ldr	r0, [r7, #4]
 801e822:	f7f8 f9cd 	bl	8016bc0 <pbuf_remove_header>
 801e826:	4603      	mov	r3, r0
 801e828:	2b00      	cmp	r3, #0
 801e82a:	d006      	beq.n	801e83a <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801e82c:	4b2e      	ldr	r3, [pc, #184]	; (801e8e8 <icmp_input+0x1f8>)
 801e82e:	22c7      	movs	r2, #199	; 0xc7
 801e830:	4930      	ldr	r1, [pc, #192]	; (801e8f4 <icmp_input+0x204>)
 801e832:	482f      	ldr	r0, [pc, #188]	; (801e8f0 <icmp_input+0x200>)
 801e834:	f002 faa2 	bl	8020d7c <iprintf>
          goto icmperr;
 801e838:	e04b      	b.n	801e8d2 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801e83a:	687b      	ldr	r3, [r7, #4]
 801e83c:	685b      	ldr	r3, [r3, #4]
 801e83e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801e840:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801e842:	4619      	mov	r1, r3
 801e844:	6878      	ldr	r0, [r7, #4]
 801e846:	f7f8 f9ab 	bl	8016ba0 <pbuf_add_header>
 801e84a:	4603      	mov	r3, r0
 801e84c:	2b00      	cmp	r3, #0
 801e84e:	d12b      	bne.n	801e8a8 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801e850:	687b      	ldr	r3, [r7, #4]
 801e852:	685b      	ldr	r3, [r3, #4]
 801e854:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801e856:	69fb      	ldr	r3, [r7, #28]
 801e858:	681a      	ldr	r2, [r3, #0]
 801e85a:	68fb      	ldr	r3, [r7, #12]
 801e85c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801e85e:	4b20      	ldr	r3, [pc, #128]	; (801e8e0 <icmp_input+0x1f0>)
 801e860:	691a      	ldr	r2, [r3, #16]
 801e862:	68fb      	ldr	r3, [r7, #12]
 801e864:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801e866:	693b      	ldr	r3, [r7, #16]
 801e868:	2200      	movs	r2, #0
 801e86a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801e86c:	693b      	ldr	r3, [r7, #16]
 801e86e:	2200      	movs	r2, #0
 801e870:	709a      	strb	r2, [r3, #2]
 801e872:	2200      	movs	r2, #0
 801e874:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801e876:	68fb      	ldr	r3, [r7, #12]
 801e878:	22ff      	movs	r2, #255	; 0xff
 801e87a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801e87c:	68fb      	ldr	r3, [r7, #12]
 801e87e:	2200      	movs	r2, #0
 801e880:	729a      	strb	r2, [r3, #10]
 801e882:	2200      	movs	r2, #0
 801e884:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801e886:	683b      	ldr	r3, [r7, #0]
 801e888:	9302      	str	r3, [sp, #8]
 801e88a:	2301      	movs	r3, #1
 801e88c:	9301      	str	r3, [sp, #4]
 801e88e:	2300      	movs	r3, #0
 801e890:	9300      	str	r3, [sp, #0]
 801e892:	23ff      	movs	r3, #255	; 0xff
 801e894:	2200      	movs	r2, #0
 801e896:	69f9      	ldr	r1, [r7, #28]
 801e898:	6878      	ldr	r0, [r7, #4]
 801e89a:	f000 fa75 	bl	801ed88 <ip4_output_if>
 801e89e:	4603      	mov	r3, r0
 801e8a0:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801e8a2:	e001      	b.n	801e8a8 <icmp_input+0x1b8>
      break;
 801e8a4:	bf00      	nop
 801e8a6:	e000      	b.n	801e8aa <icmp_input+0x1ba>
      break;
 801e8a8:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801e8aa:	6878      	ldr	r0, [r7, #4]
 801e8ac:	f7f8 fa40 	bl	8016d30 <pbuf_free>
  return;
 801e8b0:	e013      	b.n	801e8da <icmp_input+0x1ea>
    goto lenerr;
 801e8b2:	bf00      	nop
 801e8b4:	e002      	b.n	801e8bc <icmp_input+0x1cc>
    goto lenerr;
 801e8b6:	bf00      	nop
 801e8b8:	e000      	b.n	801e8bc <icmp_input+0x1cc>
        goto lenerr;
 801e8ba:	bf00      	nop
lenerr:
  pbuf_free(p);
 801e8bc:	6878      	ldr	r0, [r7, #4]
 801e8be:	f7f8 fa37 	bl	8016d30 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801e8c2:	e00a      	b.n	801e8da <icmp_input+0x1ea>
        goto icmperr;
 801e8c4:	bf00      	nop
 801e8c6:	e004      	b.n	801e8d2 <icmp_input+0x1e2>
        goto icmperr;
 801e8c8:	bf00      	nop
 801e8ca:	e002      	b.n	801e8d2 <icmp_input+0x1e2>
          goto icmperr;
 801e8cc:	bf00      	nop
 801e8ce:	e000      	b.n	801e8d2 <icmp_input+0x1e2>
          goto icmperr;
 801e8d0:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801e8d2:	6878      	ldr	r0, [r7, #4]
 801e8d4:	f7f8 fa2c 	bl	8016d30 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801e8d8:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801e8da:	3728      	adds	r7, #40	; 0x28
 801e8dc:	46bd      	mov	sp, r7
 801e8de:	bd80      	pop	{r7, pc}
 801e8e0:	20026078 	.word	0x20026078
 801e8e4:	2002608c 	.word	0x2002608c
 801e8e8:	08026920 	.word	0x08026920
 801e8ec:	08026958 	.word	0x08026958
 801e8f0:	08026990 	.word	0x08026990
 801e8f4:	080269b8 	.word	0x080269b8

0801e8f8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801e8f8:	b580      	push	{r7, lr}
 801e8fa:	b082      	sub	sp, #8
 801e8fc:	af00      	add	r7, sp, #0
 801e8fe:	6078      	str	r0, [r7, #4]
 801e900:	460b      	mov	r3, r1
 801e902:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801e904:	78fb      	ldrb	r3, [r7, #3]
 801e906:	461a      	mov	r2, r3
 801e908:	2103      	movs	r1, #3
 801e90a:	6878      	ldr	r0, [r7, #4]
 801e90c:	f000 f814 	bl	801e938 <icmp_send_response>
}
 801e910:	bf00      	nop
 801e912:	3708      	adds	r7, #8
 801e914:	46bd      	mov	sp, r7
 801e916:	bd80      	pop	{r7, pc}

0801e918 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801e918:	b580      	push	{r7, lr}
 801e91a:	b082      	sub	sp, #8
 801e91c:	af00      	add	r7, sp, #0
 801e91e:	6078      	str	r0, [r7, #4]
 801e920:	460b      	mov	r3, r1
 801e922:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801e924:	78fb      	ldrb	r3, [r7, #3]
 801e926:	461a      	mov	r2, r3
 801e928:	210b      	movs	r1, #11
 801e92a:	6878      	ldr	r0, [r7, #4]
 801e92c:	f000 f804 	bl	801e938 <icmp_send_response>
}
 801e930:	bf00      	nop
 801e932:	3708      	adds	r7, #8
 801e934:	46bd      	mov	sp, r7
 801e936:	bd80      	pop	{r7, pc}

0801e938 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801e938:	b580      	push	{r7, lr}
 801e93a:	b08c      	sub	sp, #48	; 0x30
 801e93c:	af04      	add	r7, sp, #16
 801e93e:	6078      	str	r0, [r7, #4]
 801e940:	460b      	mov	r3, r1
 801e942:	70fb      	strb	r3, [r7, #3]
 801e944:	4613      	mov	r3, r2
 801e946:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801e948:	f44f 7220 	mov.w	r2, #640	; 0x280
 801e94c:	2124      	movs	r1, #36	; 0x24
 801e94e:	2022      	movs	r0, #34	; 0x22
 801e950:	f7f7 feda 	bl	8016708 <pbuf_alloc>
 801e954:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801e956:	69fb      	ldr	r3, [r7, #28]
 801e958:	2b00      	cmp	r3, #0
 801e95a:	d04c      	beq.n	801e9f6 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801e95c:	69fb      	ldr	r3, [r7, #28]
 801e95e:	895b      	ldrh	r3, [r3, #10]
 801e960:	2b23      	cmp	r3, #35	; 0x23
 801e962:	d806      	bhi.n	801e972 <icmp_send_response+0x3a>
 801e964:	4b26      	ldr	r3, [pc, #152]	; (801ea00 <icmp_send_response+0xc8>)
 801e966:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801e96a:	4926      	ldr	r1, [pc, #152]	; (801ea04 <icmp_send_response+0xcc>)
 801e96c:	4826      	ldr	r0, [pc, #152]	; (801ea08 <icmp_send_response+0xd0>)
 801e96e:	f002 fa05 	bl	8020d7c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801e972:	687b      	ldr	r3, [r7, #4]
 801e974:	685b      	ldr	r3, [r3, #4]
 801e976:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801e978:	69fb      	ldr	r3, [r7, #28]
 801e97a:	685b      	ldr	r3, [r3, #4]
 801e97c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801e97e:	697b      	ldr	r3, [r7, #20]
 801e980:	78fa      	ldrb	r2, [r7, #3]
 801e982:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801e984:	697b      	ldr	r3, [r7, #20]
 801e986:	78ba      	ldrb	r2, [r7, #2]
 801e988:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801e98a:	697b      	ldr	r3, [r7, #20]
 801e98c:	2200      	movs	r2, #0
 801e98e:	711a      	strb	r2, [r3, #4]
 801e990:	2200      	movs	r2, #0
 801e992:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801e994:	697b      	ldr	r3, [r7, #20]
 801e996:	2200      	movs	r2, #0
 801e998:	719a      	strb	r2, [r3, #6]
 801e99a:	2200      	movs	r2, #0
 801e99c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801e99e:	69fb      	ldr	r3, [r7, #28]
 801e9a0:	685b      	ldr	r3, [r3, #4]
 801e9a2:	f103 0008 	add.w	r0, r3, #8
 801e9a6:	687b      	ldr	r3, [r7, #4]
 801e9a8:	685b      	ldr	r3, [r3, #4]
 801e9aa:	221c      	movs	r2, #28
 801e9ac:	4619      	mov	r1, r3
 801e9ae:	f001 fca1 	bl	80202f4 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801e9b2:	69bb      	ldr	r3, [r7, #24]
 801e9b4:	68db      	ldr	r3, [r3, #12]
 801e9b6:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801e9b8:	f107 030c 	add.w	r3, r7, #12
 801e9bc:	4618      	mov	r0, r3
 801e9be:	f000 f825 	bl	801ea0c <ip4_route>
 801e9c2:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801e9c4:	693b      	ldr	r3, [r7, #16]
 801e9c6:	2b00      	cmp	r3, #0
 801e9c8:	d011      	beq.n	801e9ee <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801e9ca:	697b      	ldr	r3, [r7, #20]
 801e9cc:	2200      	movs	r2, #0
 801e9ce:	709a      	strb	r2, [r3, #2]
 801e9d0:	2200      	movs	r2, #0
 801e9d2:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801e9d4:	f107 020c 	add.w	r2, r7, #12
 801e9d8:	693b      	ldr	r3, [r7, #16]
 801e9da:	9302      	str	r3, [sp, #8]
 801e9dc:	2301      	movs	r3, #1
 801e9de:	9301      	str	r3, [sp, #4]
 801e9e0:	2300      	movs	r3, #0
 801e9e2:	9300      	str	r3, [sp, #0]
 801e9e4:	23ff      	movs	r3, #255	; 0xff
 801e9e6:	2100      	movs	r1, #0
 801e9e8:	69f8      	ldr	r0, [r7, #28]
 801e9ea:	f000 f9cd 	bl	801ed88 <ip4_output_if>
  }
  pbuf_free(q);
 801e9ee:	69f8      	ldr	r0, [r7, #28]
 801e9f0:	f7f8 f99e 	bl	8016d30 <pbuf_free>
 801e9f4:	e000      	b.n	801e9f8 <icmp_send_response+0xc0>
    return;
 801e9f6:	bf00      	nop
}
 801e9f8:	3720      	adds	r7, #32
 801e9fa:	46bd      	mov	sp, r7
 801e9fc:	bd80      	pop	{r7, pc}
 801e9fe:	bf00      	nop
 801ea00:	08026920 	.word	0x08026920
 801ea04:	080269ec 	.word	0x080269ec
 801ea08:	08026990 	.word	0x08026990

0801ea0c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801ea0c:	b480      	push	{r7}
 801ea0e:	b085      	sub	sp, #20
 801ea10:	af00      	add	r7, sp, #0
 801ea12:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801ea14:	4b33      	ldr	r3, [pc, #204]	; (801eae4 <ip4_route+0xd8>)
 801ea16:	681b      	ldr	r3, [r3, #0]
 801ea18:	60fb      	str	r3, [r7, #12]
 801ea1a:	e036      	b.n	801ea8a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801ea1c:	68fb      	ldr	r3, [r7, #12]
 801ea1e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ea22:	f003 0301 	and.w	r3, r3, #1
 801ea26:	b2db      	uxtb	r3, r3
 801ea28:	2b00      	cmp	r3, #0
 801ea2a:	d02b      	beq.n	801ea84 <ip4_route+0x78>
 801ea2c:	68fb      	ldr	r3, [r7, #12]
 801ea2e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ea32:	089b      	lsrs	r3, r3, #2
 801ea34:	f003 0301 	and.w	r3, r3, #1
 801ea38:	b2db      	uxtb	r3, r3
 801ea3a:	2b00      	cmp	r3, #0
 801ea3c:	d022      	beq.n	801ea84 <ip4_route+0x78>
 801ea3e:	68fb      	ldr	r3, [r7, #12]
 801ea40:	3304      	adds	r3, #4
 801ea42:	681b      	ldr	r3, [r3, #0]
 801ea44:	2b00      	cmp	r3, #0
 801ea46:	d01d      	beq.n	801ea84 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801ea48:	687b      	ldr	r3, [r7, #4]
 801ea4a:	681a      	ldr	r2, [r3, #0]
 801ea4c:	68fb      	ldr	r3, [r7, #12]
 801ea4e:	3304      	adds	r3, #4
 801ea50:	681b      	ldr	r3, [r3, #0]
 801ea52:	405a      	eors	r2, r3
 801ea54:	68fb      	ldr	r3, [r7, #12]
 801ea56:	3308      	adds	r3, #8
 801ea58:	681b      	ldr	r3, [r3, #0]
 801ea5a:	4013      	ands	r3, r2
 801ea5c:	2b00      	cmp	r3, #0
 801ea5e:	d101      	bne.n	801ea64 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801ea60:	68fb      	ldr	r3, [r7, #12]
 801ea62:	e038      	b.n	801ead6 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801ea64:	68fb      	ldr	r3, [r7, #12]
 801ea66:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ea6a:	f003 0302 	and.w	r3, r3, #2
 801ea6e:	2b00      	cmp	r3, #0
 801ea70:	d108      	bne.n	801ea84 <ip4_route+0x78>
 801ea72:	687b      	ldr	r3, [r7, #4]
 801ea74:	681a      	ldr	r2, [r3, #0]
 801ea76:	68fb      	ldr	r3, [r7, #12]
 801ea78:	330c      	adds	r3, #12
 801ea7a:	681b      	ldr	r3, [r3, #0]
 801ea7c:	429a      	cmp	r2, r3
 801ea7e:	d101      	bne.n	801ea84 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801ea80:	68fb      	ldr	r3, [r7, #12]
 801ea82:	e028      	b.n	801ead6 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801ea84:	68fb      	ldr	r3, [r7, #12]
 801ea86:	681b      	ldr	r3, [r3, #0]
 801ea88:	60fb      	str	r3, [r7, #12]
 801ea8a:	68fb      	ldr	r3, [r7, #12]
 801ea8c:	2b00      	cmp	r3, #0
 801ea8e:	d1c5      	bne.n	801ea1c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801ea90:	4b15      	ldr	r3, [pc, #84]	; (801eae8 <ip4_route+0xdc>)
 801ea92:	681b      	ldr	r3, [r3, #0]
 801ea94:	2b00      	cmp	r3, #0
 801ea96:	d01a      	beq.n	801eace <ip4_route+0xc2>
 801ea98:	4b13      	ldr	r3, [pc, #76]	; (801eae8 <ip4_route+0xdc>)
 801ea9a:	681b      	ldr	r3, [r3, #0]
 801ea9c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801eaa0:	f003 0301 	and.w	r3, r3, #1
 801eaa4:	2b00      	cmp	r3, #0
 801eaa6:	d012      	beq.n	801eace <ip4_route+0xc2>
 801eaa8:	4b0f      	ldr	r3, [pc, #60]	; (801eae8 <ip4_route+0xdc>)
 801eaaa:	681b      	ldr	r3, [r3, #0]
 801eaac:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801eab0:	f003 0304 	and.w	r3, r3, #4
 801eab4:	2b00      	cmp	r3, #0
 801eab6:	d00a      	beq.n	801eace <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801eab8:	4b0b      	ldr	r3, [pc, #44]	; (801eae8 <ip4_route+0xdc>)
 801eaba:	681b      	ldr	r3, [r3, #0]
 801eabc:	3304      	adds	r3, #4
 801eabe:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801eac0:	2b00      	cmp	r3, #0
 801eac2:	d004      	beq.n	801eace <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801eac4:	687b      	ldr	r3, [r7, #4]
 801eac6:	681b      	ldr	r3, [r3, #0]
 801eac8:	b2db      	uxtb	r3, r3
 801eaca:	2b7f      	cmp	r3, #127	; 0x7f
 801eacc:	d101      	bne.n	801ead2 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801eace:	2300      	movs	r3, #0
 801ead0:	e001      	b.n	801ead6 <ip4_route+0xca>
  }

  return netif_default;
 801ead2:	4b05      	ldr	r3, [pc, #20]	; (801eae8 <ip4_route+0xdc>)
 801ead4:	681b      	ldr	r3, [r3, #0]
}
 801ead6:	4618      	mov	r0, r3
 801ead8:	3714      	adds	r7, #20
 801eada:	46bd      	mov	sp, r7
 801eadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eae0:	4770      	bx	lr
 801eae2:	bf00      	nop
 801eae4:	20029768 	.word	0x20029768
 801eae8:	2002976c 	.word	0x2002976c

0801eaec <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801eaec:	b580      	push	{r7, lr}
 801eaee:	b082      	sub	sp, #8
 801eaf0:	af00      	add	r7, sp, #0
 801eaf2:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801eaf4:	687b      	ldr	r3, [r7, #4]
 801eaf6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801eafa:	f003 0301 	and.w	r3, r3, #1
 801eafe:	b2db      	uxtb	r3, r3
 801eb00:	2b00      	cmp	r3, #0
 801eb02:	d016      	beq.n	801eb32 <ip4_input_accept+0x46>
 801eb04:	687b      	ldr	r3, [r7, #4]
 801eb06:	3304      	adds	r3, #4
 801eb08:	681b      	ldr	r3, [r3, #0]
 801eb0a:	2b00      	cmp	r3, #0
 801eb0c:	d011      	beq.n	801eb32 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801eb0e:	4b0b      	ldr	r3, [pc, #44]	; (801eb3c <ip4_input_accept+0x50>)
 801eb10:	695a      	ldr	r2, [r3, #20]
 801eb12:	687b      	ldr	r3, [r7, #4]
 801eb14:	3304      	adds	r3, #4
 801eb16:	681b      	ldr	r3, [r3, #0]
 801eb18:	429a      	cmp	r2, r3
 801eb1a:	d008      	beq.n	801eb2e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801eb1c:	4b07      	ldr	r3, [pc, #28]	; (801eb3c <ip4_input_accept+0x50>)
 801eb1e:	695b      	ldr	r3, [r3, #20]
 801eb20:	6879      	ldr	r1, [r7, #4]
 801eb22:	4618      	mov	r0, r3
 801eb24:	f000 fa08 	bl	801ef38 <ip4_addr_isbroadcast_u32>
 801eb28:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801eb2a:	2b00      	cmp	r3, #0
 801eb2c:	d001      	beq.n	801eb32 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801eb2e:	2301      	movs	r3, #1
 801eb30:	e000      	b.n	801eb34 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801eb32:	2300      	movs	r3, #0
}
 801eb34:	4618      	mov	r0, r3
 801eb36:	3708      	adds	r7, #8
 801eb38:	46bd      	mov	sp, r7
 801eb3a:	bd80      	pop	{r7, pc}
 801eb3c:	20026078 	.word	0x20026078

0801eb40 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801eb40:	b580      	push	{r7, lr}
 801eb42:	b086      	sub	sp, #24
 801eb44:	af00      	add	r7, sp, #0
 801eb46:	6078      	str	r0, [r7, #4]
 801eb48:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801eb4a:	687b      	ldr	r3, [r7, #4]
 801eb4c:	685b      	ldr	r3, [r3, #4]
 801eb4e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801eb50:	697b      	ldr	r3, [r7, #20]
 801eb52:	781b      	ldrb	r3, [r3, #0]
 801eb54:	091b      	lsrs	r3, r3, #4
 801eb56:	b2db      	uxtb	r3, r3
 801eb58:	2b04      	cmp	r3, #4
 801eb5a:	d004      	beq.n	801eb66 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801eb5c:	6878      	ldr	r0, [r7, #4]
 801eb5e:	f7f8 f8e7 	bl	8016d30 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801eb62:	2300      	movs	r3, #0
 801eb64:	e107      	b.n	801ed76 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801eb66:	697b      	ldr	r3, [r7, #20]
 801eb68:	781b      	ldrb	r3, [r3, #0]
 801eb6a:	f003 030f 	and.w	r3, r3, #15
 801eb6e:	b2db      	uxtb	r3, r3
 801eb70:	009b      	lsls	r3, r3, #2
 801eb72:	b2db      	uxtb	r3, r3
 801eb74:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801eb76:	697b      	ldr	r3, [r7, #20]
 801eb78:	885b      	ldrh	r3, [r3, #2]
 801eb7a:	b29b      	uxth	r3, r3
 801eb7c:	4618      	mov	r0, r3
 801eb7e:	f7f6 fd01 	bl	8015584 <lwip_htons>
 801eb82:	4603      	mov	r3, r0
 801eb84:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801eb86:	687b      	ldr	r3, [r7, #4]
 801eb88:	891b      	ldrh	r3, [r3, #8]
 801eb8a:	89ba      	ldrh	r2, [r7, #12]
 801eb8c:	429a      	cmp	r2, r3
 801eb8e:	d204      	bcs.n	801eb9a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801eb90:	89bb      	ldrh	r3, [r7, #12]
 801eb92:	4619      	mov	r1, r3
 801eb94:	6878      	ldr	r0, [r7, #4]
 801eb96:	f7f7 ff13 	bl	80169c0 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801eb9a:	687b      	ldr	r3, [r7, #4]
 801eb9c:	895b      	ldrh	r3, [r3, #10]
 801eb9e:	89fa      	ldrh	r2, [r7, #14]
 801eba0:	429a      	cmp	r2, r3
 801eba2:	d807      	bhi.n	801ebb4 <ip4_input+0x74>
 801eba4:	687b      	ldr	r3, [r7, #4]
 801eba6:	891b      	ldrh	r3, [r3, #8]
 801eba8:	89ba      	ldrh	r2, [r7, #12]
 801ebaa:	429a      	cmp	r2, r3
 801ebac:	d802      	bhi.n	801ebb4 <ip4_input+0x74>
 801ebae:	89fb      	ldrh	r3, [r7, #14]
 801ebb0:	2b13      	cmp	r3, #19
 801ebb2:	d804      	bhi.n	801ebbe <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801ebb4:	6878      	ldr	r0, [r7, #4]
 801ebb6:	f7f8 f8bb 	bl	8016d30 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801ebba:	2300      	movs	r3, #0
 801ebbc:	e0db      	b.n	801ed76 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801ebbe:	697b      	ldr	r3, [r7, #20]
 801ebc0:	691b      	ldr	r3, [r3, #16]
 801ebc2:	4a6f      	ldr	r2, [pc, #444]	; (801ed80 <ip4_input+0x240>)
 801ebc4:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801ebc6:	697b      	ldr	r3, [r7, #20]
 801ebc8:	68db      	ldr	r3, [r3, #12]
 801ebca:	4a6d      	ldr	r2, [pc, #436]	; (801ed80 <ip4_input+0x240>)
 801ebcc:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ebce:	4b6c      	ldr	r3, [pc, #432]	; (801ed80 <ip4_input+0x240>)
 801ebd0:	695b      	ldr	r3, [r3, #20]
 801ebd2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801ebd6:	2be0      	cmp	r3, #224	; 0xe0
 801ebd8:	d112      	bne.n	801ec00 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801ebda:	683b      	ldr	r3, [r7, #0]
 801ebdc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ebe0:	f003 0301 	and.w	r3, r3, #1
 801ebe4:	b2db      	uxtb	r3, r3
 801ebe6:	2b00      	cmp	r3, #0
 801ebe8:	d007      	beq.n	801ebfa <ip4_input+0xba>
 801ebea:	683b      	ldr	r3, [r7, #0]
 801ebec:	3304      	adds	r3, #4
 801ebee:	681b      	ldr	r3, [r3, #0]
 801ebf0:	2b00      	cmp	r3, #0
 801ebf2:	d002      	beq.n	801ebfa <ip4_input+0xba>
      netif = inp;
 801ebf4:	683b      	ldr	r3, [r7, #0]
 801ebf6:	613b      	str	r3, [r7, #16]
 801ebf8:	e02a      	b.n	801ec50 <ip4_input+0x110>
    } else {
      netif = NULL;
 801ebfa:	2300      	movs	r3, #0
 801ebfc:	613b      	str	r3, [r7, #16]
 801ebfe:	e027      	b.n	801ec50 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801ec00:	6838      	ldr	r0, [r7, #0]
 801ec02:	f7ff ff73 	bl	801eaec <ip4_input_accept>
 801ec06:	4603      	mov	r3, r0
 801ec08:	2b00      	cmp	r3, #0
 801ec0a:	d002      	beq.n	801ec12 <ip4_input+0xd2>
      netif = inp;
 801ec0c:	683b      	ldr	r3, [r7, #0]
 801ec0e:	613b      	str	r3, [r7, #16]
 801ec10:	e01e      	b.n	801ec50 <ip4_input+0x110>
    } else {
      netif = NULL;
 801ec12:	2300      	movs	r3, #0
 801ec14:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801ec16:	4b5a      	ldr	r3, [pc, #360]	; (801ed80 <ip4_input+0x240>)
 801ec18:	695b      	ldr	r3, [r3, #20]
 801ec1a:	b2db      	uxtb	r3, r3
 801ec1c:	2b7f      	cmp	r3, #127	; 0x7f
 801ec1e:	d017      	beq.n	801ec50 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801ec20:	4b58      	ldr	r3, [pc, #352]	; (801ed84 <ip4_input+0x244>)
 801ec22:	681b      	ldr	r3, [r3, #0]
 801ec24:	613b      	str	r3, [r7, #16]
 801ec26:	e00e      	b.n	801ec46 <ip4_input+0x106>
          if (netif == inp) {
 801ec28:	693a      	ldr	r2, [r7, #16]
 801ec2a:	683b      	ldr	r3, [r7, #0]
 801ec2c:	429a      	cmp	r2, r3
 801ec2e:	d006      	beq.n	801ec3e <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801ec30:	6938      	ldr	r0, [r7, #16]
 801ec32:	f7ff ff5b 	bl	801eaec <ip4_input_accept>
 801ec36:	4603      	mov	r3, r0
 801ec38:	2b00      	cmp	r3, #0
 801ec3a:	d108      	bne.n	801ec4e <ip4_input+0x10e>
 801ec3c:	e000      	b.n	801ec40 <ip4_input+0x100>
            continue;
 801ec3e:	bf00      	nop
        NETIF_FOREACH(netif) {
 801ec40:	693b      	ldr	r3, [r7, #16]
 801ec42:	681b      	ldr	r3, [r3, #0]
 801ec44:	613b      	str	r3, [r7, #16]
 801ec46:	693b      	ldr	r3, [r7, #16]
 801ec48:	2b00      	cmp	r3, #0
 801ec4a:	d1ed      	bne.n	801ec28 <ip4_input+0xe8>
 801ec4c:	e000      	b.n	801ec50 <ip4_input+0x110>
            break;
 801ec4e:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801ec50:	4b4b      	ldr	r3, [pc, #300]	; (801ed80 <ip4_input+0x240>)
 801ec52:	691b      	ldr	r3, [r3, #16]
 801ec54:	6839      	ldr	r1, [r7, #0]
 801ec56:	4618      	mov	r0, r3
 801ec58:	f000 f96e 	bl	801ef38 <ip4_addr_isbroadcast_u32>
 801ec5c:	4603      	mov	r3, r0
 801ec5e:	2b00      	cmp	r3, #0
 801ec60:	d105      	bne.n	801ec6e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801ec62:	4b47      	ldr	r3, [pc, #284]	; (801ed80 <ip4_input+0x240>)
 801ec64:	691b      	ldr	r3, [r3, #16]
 801ec66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801ec6a:	2be0      	cmp	r3, #224	; 0xe0
 801ec6c:	d104      	bne.n	801ec78 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801ec6e:	6878      	ldr	r0, [r7, #4]
 801ec70:	f7f8 f85e 	bl	8016d30 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801ec74:	2300      	movs	r3, #0
 801ec76:	e07e      	b.n	801ed76 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801ec78:	693b      	ldr	r3, [r7, #16]
 801ec7a:	2b00      	cmp	r3, #0
 801ec7c:	d104      	bne.n	801ec88 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801ec7e:	6878      	ldr	r0, [r7, #4]
 801ec80:	f7f8 f856 	bl	8016d30 <pbuf_free>
    return ERR_OK;
 801ec84:	2300      	movs	r3, #0
 801ec86:	e076      	b.n	801ed76 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801ec88:	697b      	ldr	r3, [r7, #20]
 801ec8a:	88db      	ldrh	r3, [r3, #6]
 801ec8c:	b29b      	uxth	r3, r3
 801ec8e:	461a      	mov	r2, r3
 801ec90:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801ec94:	4013      	ands	r3, r2
 801ec96:	2b00      	cmp	r3, #0
 801ec98:	d00b      	beq.n	801ecb2 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801ec9a:	6878      	ldr	r0, [r7, #4]
 801ec9c:	f000 fd24 	bl	801f6e8 <ip4_reass>
 801eca0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801eca2:	687b      	ldr	r3, [r7, #4]
 801eca4:	2b00      	cmp	r3, #0
 801eca6:	d101      	bne.n	801ecac <ip4_input+0x16c>
      return ERR_OK;
 801eca8:	2300      	movs	r3, #0
 801ecaa:	e064      	b.n	801ed76 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801ecac:	687b      	ldr	r3, [r7, #4]
 801ecae:	685b      	ldr	r3, [r3, #4]
 801ecb0:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801ecb2:	4a33      	ldr	r2, [pc, #204]	; (801ed80 <ip4_input+0x240>)
 801ecb4:	693b      	ldr	r3, [r7, #16]
 801ecb6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801ecb8:	4a31      	ldr	r2, [pc, #196]	; (801ed80 <ip4_input+0x240>)
 801ecba:	683b      	ldr	r3, [r7, #0]
 801ecbc:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801ecbe:	4a30      	ldr	r2, [pc, #192]	; (801ed80 <ip4_input+0x240>)
 801ecc0:	697b      	ldr	r3, [r7, #20]
 801ecc2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801ecc4:	697b      	ldr	r3, [r7, #20]
 801ecc6:	781b      	ldrb	r3, [r3, #0]
 801ecc8:	f003 030f 	and.w	r3, r3, #15
 801eccc:	b2db      	uxtb	r3, r3
 801ecce:	009b      	lsls	r3, r3, #2
 801ecd0:	b2db      	uxtb	r3, r3
 801ecd2:	b29a      	uxth	r2, r3
 801ecd4:	4b2a      	ldr	r3, [pc, #168]	; (801ed80 <ip4_input+0x240>)
 801ecd6:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801ecd8:	89fb      	ldrh	r3, [r7, #14]
 801ecda:	4619      	mov	r1, r3
 801ecdc:	6878      	ldr	r0, [r7, #4]
 801ecde:	f7f7 ff6f 	bl	8016bc0 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801ece2:	697b      	ldr	r3, [r7, #20]
 801ece4:	7a5b      	ldrb	r3, [r3, #9]
 801ece6:	2b11      	cmp	r3, #17
 801ece8:	d006      	beq.n	801ecf8 <ip4_input+0x1b8>
 801ecea:	2b11      	cmp	r3, #17
 801ecec:	dc13      	bgt.n	801ed16 <ip4_input+0x1d6>
 801ecee:	2b01      	cmp	r3, #1
 801ecf0:	d00c      	beq.n	801ed0c <ip4_input+0x1cc>
 801ecf2:	2b06      	cmp	r3, #6
 801ecf4:	d005      	beq.n	801ed02 <ip4_input+0x1c2>
 801ecf6:	e00e      	b.n	801ed16 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801ecf8:	6839      	ldr	r1, [r7, #0]
 801ecfa:	6878      	ldr	r0, [r7, #4]
 801ecfc:	f7fe f956 	bl	801cfac <udp_input>
        break;
 801ed00:	e026      	b.n	801ed50 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801ed02:	6839      	ldr	r1, [r7, #0]
 801ed04:	6878      	ldr	r0, [r7, #4]
 801ed06:	f7fa f8cd 	bl	8018ea4 <tcp_input>
        break;
 801ed0a:	e021      	b.n	801ed50 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801ed0c:	6839      	ldr	r1, [r7, #0]
 801ed0e:	6878      	ldr	r0, [r7, #4]
 801ed10:	f7ff fcee 	bl	801e6f0 <icmp_input>
        break;
 801ed14:	e01c      	b.n	801ed50 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ed16:	4b1a      	ldr	r3, [pc, #104]	; (801ed80 <ip4_input+0x240>)
 801ed18:	695b      	ldr	r3, [r3, #20]
 801ed1a:	6939      	ldr	r1, [r7, #16]
 801ed1c:	4618      	mov	r0, r3
 801ed1e:	f000 f90b 	bl	801ef38 <ip4_addr_isbroadcast_u32>
 801ed22:	4603      	mov	r3, r0
 801ed24:	2b00      	cmp	r3, #0
 801ed26:	d10f      	bne.n	801ed48 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ed28:	4b15      	ldr	r3, [pc, #84]	; (801ed80 <ip4_input+0x240>)
 801ed2a:	695b      	ldr	r3, [r3, #20]
 801ed2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ed30:	2be0      	cmp	r3, #224	; 0xe0
 801ed32:	d009      	beq.n	801ed48 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801ed34:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801ed38:	4619      	mov	r1, r3
 801ed3a:	6878      	ldr	r0, [r7, #4]
 801ed3c:	f7f7 ffb3 	bl	8016ca6 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801ed40:	2102      	movs	r1, #2
 801ed42:	6878      	ldr	r0, [r7, #4]
 801ed44:	f7ff fdd8 	bl	801e8f8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801ed48:	6878      	ldr	r0, [r7, #4]
 801ed4a:	f7f7 fff1 	bl	8016d30 <pbuf_free>
        break;
 801ed4e:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801ed50:	4b0b      	ldr	r3, [pc, #44]	; (801ed80 <ip4_input+0x240>)
 801ed52:	2200      	movs	r2, #0
 801ed54:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801ed56:	4b0a      	ldr	r3, [pc, #40]	; (801ed80 <ip4_input+0x240>)
 801ed58:	2200      	movs	r2, #0
 801ed5a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801ed5c:	4b08      	ldr	r3, [pc, #32]	; (801ed80 <ip4_input+0x240>)
 801ed5e:	2200      	movs	r2, #0
 801ed60:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801ed62:	4b07      	ldr	r3, [pc, #28]	; (801ed80 <ip4_input+0x240>)
 801ed64:	2200      	movs	r2, #0
 801ed66:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801ed68:	4b05      	ldr	r3, [pc, #20]	; (801ed80 <ip4_input+0x240>)
 801ed6a:	2200      	movs	r2, #0
 801ed6c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801ed6e:	4b04      	ldr	r3, [pc, #16]	; (801ed80 <ip4_input+0x240>)
 801ed70:	2200      	movs	r2, #0
 801ed72:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801ed74:	2300      	movs	r3, #0
}
 801ed76:	4618      	mov	r0, r3
 801ed78:	3718      	adds	r7, #24
 801ed7a:	46bd      	mov	sp, r7
 801ed7c:	bd80      	pop	{r7, pc}
 801ed7e:	bf00      	nop
 801ed80:	20026078 	.word	0x20026078
 801ed84:	20029768 	.word	0x20029768

0801ed88 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801ed88:	b580      	push	{r7, lr}
 801ed8a:	b08a      	sub	sp, #40	; 0x28
 801ed8c:	af04      	add	r7, sp, #16
 801ed8e:	60f8      	str	r0, [r7, #12]
 801ed90:	60b9      	str	r1, [r7, #8]
 801ed92:	607a      	str	r2, [r7, #4]
 801ed94:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801ed96:	68bb      	ldr	r3, [r7, #8]
 801ed98:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801ed9a:	687b      	ldr	r3, [r7, #4]
 801ed9c:	2b00      	cmp	r3, #0
 801ed9e:	d009      	beq.n	801edb4 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801eda0:	68bb      	ldr	r3, [r7, #8]
 801eda2:	2b00      	cmp	r3, #0
 801eda4:	d003      	beq.n	801edae <ip4_output_if+0x26>
 801eda6:	68bb      	ldr	r3, [r7, #8]
 801eda8:	681b      	ldr	r3, [r3, #0]
 801edaa:	2b00      	cmp	r3, #0
 801edac:	d102      	bne.n	801edb4 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801edae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801edb0:	3304      	adds	r3, #4
 801edb2:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801edb4:	78fa      	ldrb	r2, [r7, #3]
 801edb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801edb8:	9302      	str	r3, [sp, #8]
 801edba:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801edbe:	9301      	str	r3, [sp, #4]
 801edc0:	f897 3020 	ldrb.w	r3, [r7, #32]
 801edc4:	9300      	str	r3, [sp, #0]
 801edc6:	4613      	mov	r3, r2
 801edc8:	687a      	ldr	r2, [r7, #4]
 801edca:	6979      	ldr	r1, [r7, #20]
 801edcc:	68f8      	ldr	r0, [r7, #12]
 801edce:	f000 f805 	bl	801eddc <ip4_output_if_src>
 801edd2:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801edd4:	4618      	mov	r0, r3
 801edd6:	3718      	adds	r7, #24
 801edd8:	46bd      	mov	sp, r7
 801edda:	bd80      	pop	{r7, pc}

0801eddc <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801eddc:	b580      	push	{r7, lr}
 801edde:	b088      	sub	sp, #32
 801ede0:	af00      	add	r7, sp, #0
 801ede2:	60f8      	str	r0, [r7, #12]
 801ede4:	60b9      	str	r1, [r7, #8]
 801ede6:	607a      	str	r2, [r7, #4]
 801ede8:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801edea:	68fb      	ldr	r3, [r7, #12]
 801edec:	7b9b      	ldrb	r3, [r3, #14]
 801edee:	2b01      	cmp	r3, #1
 801edf0:	d006      	beq.n	801ee00 <ip4_output_if_src+0x24>
 801edf2:	4b4b      	ldr	r3, [pc, #300]	; (801ef20 <ip4_output_if_src+0x144>)
 801edf4:	f44f 7255 	mov.w	r2, #852	; 0x354
 801edf8:	494a      	ldr	r1, [pc, #296]	; (801ef24 <ip4_output_if_src+0x148>)
 801edfa:	484b      	ldr	r0, [pc, #300]	; (801ef28 <ip4_output_if_src+0x14c>)
 801edfc:	f001 ffbe 	bl	8020d7c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801ee00:	687b      	ldr	r3, [r7, #4]
 801ee02:	2b00      	cmp	r3, #0
 801ee04:	d060      	beq.n	801eec8 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801ee06:	2314      	movs	r3, #20
 801ee08:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801ee0a:	2114      	movs	r1, #20
 801ee0c:	68f8      	ldr	r0, [r7, #12]
 801ee0e:	f7f7 fec7 	bl	8016ba0 <pbuf_add_header>
 801ee12:	4603      	mov	r3, r0
 801ee14:	2b00      	cmp	r3, #0
 801ee16:	d002      	beq.n	801ee1e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801ee18:	f06f 0301 	mvn.w	r3, #1
 801ee1c:	e07c      	b.n	801ef18 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801ee1e:	68fb      	ldr	r3, [r7, #12]
 801ee20:	685b      	ldr	r3, [r3, #4]
 801ee22:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801ee24:	68fb      	ldr	r3, [r7, #12]
 801ee26:	895b      	ldrh	r3, [r3, #10]
 801ee28:	2b13      	cmp	r3, #19
 801ee2a:	d806      	bhi.n	801ee3a <ip4_output_if_src+0x5e>
 801ee2c:	4b3c      	ldr	r3, [pc, #240]	; (801ef20 <ip4_output_if_src+0x144>)
 801ee2e:	f44f 7262 	mov.w	r2, #904	; 0x388
 801ee32:	493e      	ldr	r1, [pc, #248]	; (801ef2c <ip4_output_if_src+0x150>)
 801ee34:	483c      	ldr	r0, [pc, #240]	; (801ef28 <ip4_output_if_src+0x14c>)
 801ee36:	f001 ffa1 	bl	8020d7c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801ee3a:	69fb      	ldr	r3, [r7, #28]
 801ee3c:	78fa      	ldrb	r2, [r7, #3]
 801ee3e:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801ee40:	69fb      	ldr	r3, [r7, #28]
 801ee42:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801ee46:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801ee48:	687b      	ldr	r3, [r7, #4]
 801ee4a:	681a      	ldr	r2, [r3, #0]
 801ee4c:	69fb      	ldr	r3, [r7, #28]
 801ee4e:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801ee50:	8b7b      	ldrh	r3, [r7, #26]
 801ee52:	089b      	lsrs	r3, r3, #2
 801ee54:	b29b      	uxth	r3, r3
 801ee56:	b2db      	uxtb	r3, r3
 801ee58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ee5c:	b2da      	uxtb	r2, r3
 801ee5e:	69fb      	ldr	r3, [r7, #28]
 801ee60:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801ee62:	69fb      	ldr	r3, [r7, #28]
 801ee64:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801ee68:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801ee6a:	68fb      	ldr	r3, [r7, #12]
 801ee6c:	891b      	ldrh	r3, [r3, #8]
 801ee6e:	4618      	mov	r0, r3
 801ee70:	f7f6 fb88 	bl	8015584 <lwip_htons>
 801ee74:	4603      	mov	r3, r0
 801ee76:	461a      	mov	r2, r3
 801ee78:	69fb      	ldr	r3, [r7, #28]
 801ee7a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801ee7c:	69fb      	ldr	r3, [r7, #28]
 801ee7e:	2200      	movs	r2, #0
 801ee80:	719a      	strb	r2, [r3, #6]
 801ee82:	2200      	movs	r2, #0
 801ee84:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801ee86:	4b2a      	ldr	r3, [pc, #168]	; (801ef30 <ip4_output_if_src+0x154>)
 801ee88:	881b      	ldrh	r3, [r3, #0]
 801ee8a:	4618      	mov	r0, r3
 801ee8c:	f7f6 fb7a 	bl	8015584 <lwip_htons>
 801ee90:	4603      	mov	r3, r0
 801ee92:	461a      	mov	r2, r3
 801ee94:	69fb      	ldr	r3, [r7, #28]
 801ee96:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801ee98:	4b25      	ldr	r3, [pc, #148]	; (801ef30 <ip4_output_if_src+0x154>)
 801ee9a:	881b      	ldrh	r3, [r3, #0]
 801ee9c:	3301      	adds	r3, #1
 801ee9e:	b29a      	uxth	r2, r3
 801eea0:	4b23      	ldr	r3, [pc, #140]	; (801ef30 <ip4_output_if_src+0x154>)
 801eea2:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801eea4:	68bb      	ldr	r3, [r7, #8]
 801eea6:	2b00      	cmp	r3, #0
 801eea8:	d104      	bne.n	801eeb4 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801eeaa:	4b22      	ldr	r3, [pc, #136]	; (801ef34 <ip4_output_if_src+0x158>)
 801eeac:	681a      	ldr	r2, [r3, #0]
 801eeae:	69fb      	ldr	r3, [r7, #28]
 801eeb0:	60da      	str	r2, [r3, #12]
 801eeb2:	e003      	b.n	801eebc <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801eeb4:	68bb      	ldr	r3, [r7, #8]
 801eeb6:	681a      	ldr	r2, [r3, #0]
 801eeb8:	69fb      	ldr	r3, [r7, #28]
 801eeba:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801eebc:	69fb      	ldr	r3, [r7, #28]
 801eebe:	2200      	movs	r2, #0
 801eec0:	729a      	strb	r2, [r3, #10]
 801eec2:	2200      	movs	r2, #0
 801eec4:	72da      	strb	r2, [r3, #11]
 801eec6:	e00f      	b.n	801eee8 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801eec8:	68fb      	ldr	r3, [r7, #12]
 801eeca:	895b      	ldrh	r3, [r3, #10]
 801eecc:	2b13      	cmp	r3, #19
 801eece:	d802      	bhi.n	801eed6 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801eed0:	f06f 0301 	mvn.w	r3, #1
 801eed4:	e020      	b.n	801ef18 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801eed6:	68fb      	ldr	r3, [r7, #12]
 801eed8:	685b      	ldr	r3, [r3, #4]
 801eeda:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801eedc:	69fb      	ldr	r3, [r7, #28]
 801eede:	691b      	ldr	r3, [r3, #16]
 801eee0:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801eee2:	f107 0314 	add.w	r3, r7, #20
 801eee6:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801eee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801eeea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801eeec:	2b00      	cmp	r3, #0
 801eeee:	d00c      	beq.n	801ef0a <ip4_output_if_src+0x12e>
 801eef0:	68fb      	ldr	r3, [r7, #12]
 801eef2:	891a      	ldrh	r2, [r3, #8]
 801eef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801eef6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801eef8:	429a      	cmp	r2, r3
 801eefa:	d906      	bls.n	801ef0a <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801eefc:	687a      	ldr	r2, [r7, #4]
 801eefe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801ef00:	68f8      	ldr	r0, [r7, #12]
 801ef02:	f000 fddf 	bl	801fac4 <ip4_frag>
 801ef06:	4603      	mov	r3, r0
 801ef08:	e006      	b.n	801ef18 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801ef0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ef0c:	695b      	ldr	r3, [r3, #20]
 801ef0e:	687a      	ldr	r2, [r7, #4]
 801ef10:	68f9      	ldr	r1, [r7, #12]
 801ef12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ef14:	4798      	blx	r3
 801ef16:	4603      	mov	r3, r0
}
 801ef18:	4618      	mov	r0, r3
 801ef1a:	3720      	adds	r7, #32
 801ef1c:	46bd      	mov	sp, r7
 801ef1e:	bd80      	pop	{r7, pc}
 801ef20:	08026a18 	.word	0x08026a18
 801ef24:	08026a4c 	.word	0x08026a4c
 801ef28:	08026a58 	.word	0x08026a58
 801ef2c:	08026a80 	.word	0x08026a80
 801ef30:	20022a9a 	.word	0x20022a9a
 801ef34:	0802d088 	.word	0x0802d088

0801ef38 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801ef38:	b480      	push	{r7}
 801ef3a:	b085      	sub	sp, #20
 801ef3c:	af00      	add	r7, sp, #0
 801ef3e:	6078      	str	r0, [r7, #4]
 801ef40:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801ef42:	687b      	ldr	r3, [r7, #4]
 801ef44:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801ef46:	687b      	ldr	r3, [r7, #4]
 801ef48:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ef4c:	d002      	beq.n	801ef54 <ip4_addr_isbroadcast_u32+0x1c>
 801ef4e:	687b      	ldr	r3, [r7, #4]
 801ef50:	2b00      	cmp	r3, #0
 801ef52:	d101      	bne.n	801ef58 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801ef54:	2301      	movs	r3, #1
 801ef56:	e02a      	b.n	801efae <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801ef58:	683b      	ldr	r3, [r7, #0]
 801ef5a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801ef5e:	f003 0302 	and.w	r3, r3, #2
 801ef62:	2b00      	cmp	r3, #0
 801ef64:	d101      	bne.n	801ef6a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801ef66:	2300      	movs	r3, #0
 801ef68:	e021      	b.n	801efae <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801ef6a:	683b      	ldr	r3, [r7, #0]
 801ef6c:	3304      	adds	r3, #4
 801ef6e:	681b      	ldr	r3, [r3, #0]
 801ef70:	687a      	ldr	r2, [r7, #4]
 801ef72:	429a      	cmp	r2, r3
 801ef74:	d101      	bne.n	801ef7a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801ef76:	2300      	movs	r3, #0
 801ef78:	e019      	b.n	801efae <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801ef7a:	68fa      	ldr	r2, [r7, #12]
 801ef7c:	683b      	ldr	r3, [r7, #0]
 801ef7e:	3304      	adds	r3, #4
 801ef80:	681b      	ldr	r3, [r3, #0]
 801ef82:	405a      	eors	r2, r3
 801ef84:	683b      	ldr	r3, [r7, #0]
 801ef86:	3308      	adds	r3, #8
 801ef88:	681b      	ldr	r3, [r3, #0]
 801ef8a:	4013      	ands	r3, r2
 801ef8c:	2b00      	cmp	r3, #0
 801ef8e:	d10d      	bne.n	801efac <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801ef90:	683b      	ldr	r3, [r7, #0]
 801ef92:	3308      	adds	r3, #8
 801ef94:	681b      	ldr	r3, [r3, #0]
 801ef96:	43da      	mvns	r2, r3
 801ef98:	687b      	ldr	r3, [r7, #4]
 801ef9a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801ef9c:	683b      	ldr	r3, [r7, #0]
 801ef9e:	3308      	adds	r3, #8
 801efa0:	681b      	ldr	r3, [r3, #0]
 801efa2:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801efa4:	429a      	cmp	r2, r3
 801efa6:	d101      	bne.n	801efac <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801efa8:	2301      	movs	r3, #1
 801efaa:	e000      	b.n	801efae <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801efac:	2300      	movs	r3, #0
  }
}
 801efae:	4618      	mov	r0, r3
 801efb0:	3714      	adds	r7, #20
 801efb2:	46bd      	mov	sp, r7
 801efb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801efb8:	4770      	bx	lr
	...

0801efbc <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 801efbc:	b580      	push	{r7, lr}
 801efbe:	b082      	sub	sp, #8
 801efc0:	af00      	add	r7, sp, #0
 801efc2:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801efc4:	2210      	movs	r2, #16
 801efc6:	4904      	ldr	r1, [pc, #16]	; (801efd8 <ip4addr_ntoa+0x1c>)
 801efc8:	6878      	ldr	r0, [r7, #4]
 801efca:	f000 f807 	bl	801efdc <ip4addr_ntoa_r>
 801efce:	4603      	mov	r3, r0
}
 801efd0:	4618      	mov	r0, r3
 801efd2:	3708      	adds	r7, #8
 801efd4:	46bd      	mov	sp, r7
 801efd6:	bd80      	pop	{r7, pc}
 801efd8:	20022a9c 	.word	0x20022a9c

0801efdc <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 801efdc:	b480      	push	{r7}
 801efde:	b08d      	sub	sp, #52	; 0x34
 801efe0:	af00      	add	r7, sp, #0
 801efe2:	60f8      	str	r0, [r7, #12]
 801efe4:	60b9      	str	r1, [r7, #8]
 801efe6:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 801efe8:	2300      	movs	r3, #0
 801efea:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 801efec:	68fb      	ldr	r3, [r7, #12]
 801efee:	681b      	ldr	r3, [r3, #0]
 801eff0:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801eff2:	68bb      	ldr	r3, [r7, #8]
 801eff4:	62fb      	str	r3, [r7, #44]	; 0x2c
  ap = (u8_t *)&s_addr;
 801eff6:	f107 0318 	add.w	r3, r7, #24
 801effa:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 801effc:	2300      	movs	r3, #0
 801effe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801f002:	e059      	b.n	801f0b8 <ip4addr_ntoa_r+0xdc>
    i = 0;
 801f004:	2300      	movs	r3, #0
 801f006:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    do {
      rem = *ap % (u8_t)10;
 801f00a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f00c:	781a      	ldrb	r2, [r3, #0]
 801f00e:	4b33      	ldr	r3, [pc, #204]	; (801f0dc <ip4addr_ntoa_r+0x100>)
 801f010:	fba3 1302 	umull	r1, r3, r3, r2
 801f014:	08d9      	lsrs	r1, r3, #3
 801f016:	460b      	mov	r3, r1
 801f018:	009b      	lsls	r3, r3, #2
 801f01a:	440b      	add	r3, r1
 801f01c:	005b      	lsls	r3, r3, #1
 801f01e:	1ad3      	subs	r3, r2, r3
 801f020:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801f022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f024:	781b      	ldrb	r3, [r3, #0]
 801f026:	4a2d      	ldr	r2, [pc, #180]	; (801f0dc <ip4addr_ntoa_r+0x100>)
 801f028:	fba2 2303 	umull	r2, r3, r2, r3
 801f02c:	08db      	lsrs	r3, r3, #3
 801f02e:	b2da      	uxtb	r2, r3
 801f030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f032:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 801f034:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801f038:	1c5a      	adds	r2, r3, #1
 801f03a:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 801f03e:	4619      	mov	r1, r3
 801f040:	7ffb      	ldrb	r3, [r7, #31]
 801f042:	3330      	adds	r3, #48	; 0x30
 801f044:	b2da      	uxtb	r2, r3
 801f046:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801f04a:	440b      	add	r3, r1
 801f04c:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 801f050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f052:	781b      	ldrb	r3, [r3, #0]
 801f054:	2b00      	cmp	r3, #0
 801f056:	d1d8      	bne.n	801f00a <ip4addr_ntoa_r+0x2e>
    while (i--) {
 801f058:	e012      	b.n	801f080 <ip4addr_ntoa_r+0xa4>
      if (len++ >= buflen) {
 801f05a:	6a3b      	ldr	r3, [r7, #32]
 801f05c:	1c5a      	adds	r2, r3, #1
 801f05e:	623a      	str	r2, [r7, #32]
 801f060:	687a      	ldr	r2, [r7, #4]
 801f062:	429a      	cmp	r2, r3
 801f064:	dc01      	bgt.n	801f06a <ip4addr_ntoa_r+0x8e>
        return NULL;
 801f066:	2300      	movs	r3, #0
 801f068:	e031      	b.n	801f0ce <ip4addr_ntoa_r+0xf2>
      }
      *rp++ = inv[i];
 801f06a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801f06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f070:	1c59      	adds	r1, r3, #1
 801f072:	62f9      	str	r1, [r7, #44]	; 0x2c
 801f074:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801f078:	440a      	add	r2, r1
 801f07a:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 801f07e:	701a      	strb	r2, [r3, #0]
    while (i--) {
 801f080:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801f084:	1e5a      	subs	r2, r3, #1
 801f086:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 801f08a:	2b00      	cmp	r3, #0
 801f08c:	d1e5      	bne.n	801f05a <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 801f08e:	6a3b      	ldr	r3, [r7, #32]
 801f090:	1c5a      	adds	r2, r3, #1
 801f092:	623a      	str	r2, [r7, #32]
 801f094:	687a      	ldr	r2, [r7, #4]
 801f096:	429a      	cmp	r2, r3
 801f098:	dc01      	bgt.n	801f09e <ip4addr_ntoa_r+0xc2>
      return NULL;
 801f09a:	2300      	movs	r3, #0
 801f09c:	e017      	b.n	801f0ce <ip4addr_ntoa_r+0xf2>
    }
    *rp++ = '.';
 801f09e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f0a0:	1c5a      	adds	r2, r3, #1
 801f0a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 801f0a4:	222e      	movs	r2, #46	; 0x2e
 801f0a6:	701a      	strb	r2, [r3, #0]
    ap++;
 801f0a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f0aa:	3301      	adds	r3, #1
 801f0ac:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 801f0ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801f0b2:	3301      	adds	r3, #1
 801f0b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801f0b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801f0bc:	2b03      	cmp	r3, #3
 801f0be:	d9a1      	bls.n	801f004 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801f0c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f0c2:	3b01      	subs	r3, #1
 801f0c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f0c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f0c8:	2200      	movs	r2, #0
 801f0ca:	701a      	strb	r2, [r3, #0]
  return buf;
 801f0cc:	68bb      	ldr	r3, [r7, #8]
}
 801f0ce:	4618      	mov	r0, r3
 801f0d0:	3734      	adds	r7, #52	; 0x34
 801f0d2:	46bd      	mov	sp, r7
 801f0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f0d8:	4770      	bx	lr
 801f0da:	bf00      	nop
 801f0dc:	cccccccd 	.word	0xcccccccd

0801f0e0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801f0e0:	b580      	push	{r7, lr}
 801f0e2:	b084      	sub	sp, #16
 801f0e4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801f0e6:	2300      	movs	r3, #0
 801f0e8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801f0ea:	4b12      	ldr	r3, [pc, #72]	; (801f134 <ip_reass_tmr+0x54>)
 801f0ec:	681b      	ldr	r3, [r3, #0]
 801f0ee:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801f0f0:	e018      	b.n	801f124 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801f0f2:	68fb      	ldr	r3, [r7, #12]
 801f0f4:	7fdb      	ldrb	r3, [r3, #31]
 801f0f6:	2b00      	cmp	r3, #0
 801f0f8:	d00b      	beq.n	801f112 <ip_reass_tmr+0x32>
      r->timer--;
 801f0fa:	68fb      	ldr	r3, [r7, #12]
 801f0fc:	7fdb      	ldrb	r3, [r3, #31]
 801f0fe:	3b01      	subs	r3, #1
 801f100:	b2da      	uxtb	r2, r3
 801f102:	68fb      	ldr	r3, [r7, #12]
 801f104:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801f106:	68fb      	ldr	r3, [r7, #12]
 801f108:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801f10a:	68fb      	ldr	r3, [r7, #12]
 801f10c:	681b      	ldr	r3, [r3, #0]
 801f10e:	60fb      	str	r3, [r7, #12]
 801f110:	e008      	b.n	801f124 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801f112:	68fb      	ldr	r3, [r7, #12]
 801f114:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801f116:	68fb      	ldr	r3, [r7, #12]
 801f118:	681b      	ldr	r3, [r3, #0]
 801f11a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801f11c:	68b9      	ldr	r1, [r7, #8]
 801f11e:	6878      	ldr	r0, [r7, #4]
 801f120:	f000 f80a 	bl	801f138 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801f124:	68fb      	ldr	r3, [r7, #12]
 801f126:	2b00      	cmp	r3, #0
 801f128:	d1e3      	bne.n	801f0f2 <ip_reass_tmr+0x12>
    }
  }
}
 801f12a:	bf00      	nop
 801f12c:	bf00      	nop
 801f12e:	3710      	adds	r7, #16
 801f130:	46bd      	mov	sp, r7
 801f132:	bd80      	pop	{r7, pc}
 801f134:	20022aac 	.word	0x20022aac

0801f138 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801f138:	b580      	push	{r7, lr}
 801f13a:	b088      	sub	sp, #32
 801f13c:	af00      	add	r7, sp, #0
 801f13e:	6078      	str	r0, [r7, #4]
 801f140:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801f142:	2300      	movs	r3, #0
 801f144:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801f146:	683a      	ldr	r2, [r7, #0]
 801f148:	687b      	ldr	r3, [r7, #4]
 801f14a:	429a      	cmp	r2, r3
 801f14c:	d105      	bne.n	801f15a <ip_reass_free_complete_datagram+0x22>
 801f14e:	4b45      	ldr	r3, [pc, #276]	; (801f264 <ip_reass_free_complete_datagram+0x12c>)
 801f150:	22ab      	movs	r2, #171	; 0xab
 801f152:	4945      	ldr	r1, [pc, #276]	; (801f268 <ip_reass_free_complete_datagram+0x130>)
 801f154:	4845      	ldr	r0, [pc, #276]	; (801f26c <ip_reass_free_complete_datagram+0x134>)
 801f156:	f001 fe11 	bl	8020d7c <iprintf>
  if (prev != NULL) {
 801f15a:	683b      	ldr	r3, [r7, #0]
 801f15c:	2b00      	cmp	r3, #0
 801f15e:	d00a      	beq.n	801f176 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801f160:	683b      	ldr	r3, [r7, #0]
 801f162:	681b      	ldr	r3, [r3, #0]
 801f164:	687a      	ldr	r2, [r7, #4]
 801f166:	429a      	cmp	r2, r3
 801f168:	d005      	beq.n	801f176 <ip_reass_free_complete_datagram+0x3e>
 801f16a:	4b3e      	ldr	r3, [pc, #248]	; (801f264 <ip_reass_free_complete_datagram+0x12c>)
 801f16c:	22ad      	movs	r2, #173	; 0xad
 801f16e:	4940      	ldr	r1, [pc, #256]	; (801f270 <ip_reass_free_complete_datagram+0x138>)
 801f170:	483e      	ldr	r0, [pc, #248]	; (801f26c <ip_reass_free_complete_datagram+0x134>)
 801f172:	f001 fe03 	bl	8020d7c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801f176:	687b      	ldr	r3, [r7, #4]
 801f178:	685b      	ldr	r3, [r3, #4]
 801f17a:	685b      	ldr	r3, [r3, #4]
 801f17c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801f17e:	697b      	ldr	r3, [r7, #20]
 801f180:	889b      	ldrh	r3, [r3, #4]
 801f182:	b29b      	uxth	r3, r3
 801f184:	2b00      	cmp	r3, #0
 801f186:	d12a      	bne.n	801f1de <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801f188:	687b      	ldr	r3, [r7, #4]
 801f18a:	685b      	ldr	r3, [r3, #4]
 801f18c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801f18e:	697b      	ldr	r3, [r7, #20]
 801f190:	681a      	ldr	r2, [r3, #0]
 801f192:	687b      	ldr	r3, [r7, #4]
 801f194:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801f196:	69bb      	ldr	r3, [r7, #24]
 801f198:	6858      	ldr	r0, [r3, #4]
 801f19a:	687b      	ldr	r3, [r7, #4]
 801f19c:	3308      	adds	r3, #8
 801f19e:	2214      	movs	r2, #20
 801f1a0:	4619      	mov	r1, r3
 801f1a2:	f001 f8a7 	bl	80202f4 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801f1a6:	2101      	movs	r1, #1
 801f1a8:	69b8      	ldr	r0, [r7, #24]
 801f1aa:	f7ff fbb5 	bl	801e918 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801f1ae:	69b8      	ldr	r0, [r7, #24]
 801f1b0:	f7f7 fe4c 	bl	8016e4c <pbuf_clen>
 801f1b4:	4603      	mov	r3, r0
 801f1b6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801f1b8:	8bfa      	ldrh	r2, [r7, #30]
 801f1ba:	8a7b      	ldrh	r3, [r7, #18]
 801f1bc:	4413      	add	r3, r2
 801f1be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801f1c2:	db05      	blt.n	801f1d0 <ip_reass_free_complete_datagram+0x98>
 801f1c4:	4b27      	ldr	r3, [pc, #156]	; (801f264 <ip_reass_free_complete_datagram+0x12c>)
 801f1c6:	22bc      	movs	r2, #188	; 0xbc
 801f1c8:	492a      	ldr	r1, [pc, #168]	; (801f274 <ip_reass_free_complete_datagram+0x13c>)
 801f1ca:	4828      	ldr	r0, [pc, #160]	; (801f26c <ip_reass_free_complete_datagram+0x134>)
 801f1cc:	f001 fdd6 	bl	8020d7c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801f1d0:	8bfa      	ldrh	r2, [r7, #30]
 801f1d2:	8a7b      	ldrh	r3, [r7, #18]
 801f1d4:	4413      	add	r3, r2
 801f1d6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801f1d8:	69b8      	ldr	r0, [r7, #24]
 801f1da:	f7f7 fda9 	bl	8016d30 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801f1de:	687b      	ldr	r3, [r7, #4]
 801f1e0:	685b      	ldr	r3, [r3, #4]
 801f1e2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801f1e4:	e01f      	b.n	801f226 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801f1e6:	69bb      	ldr	r3, [r7, #24]
 801f1e8:	685b      	ldr	r3, [r3, #4]
 801f1ea:	617b      	str	r3, [r7, #20]
    pcur = p;
 801f1ec:	69bb      	ldr	r3, [r7, #24]
 801f1ee:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801f1f0:	697b      	ldr	r3, [r7, #20]
 801f1f2:	681b      	ldr	r3, [r3, #0]
 801f1f4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801f1f6:	68f8      	ldr	r0, [r7, #12]
 801f1f8:	f7f7 fe28 	bl	8016e4c <pbuf_clen>
 801f1fc:	4603      	mov	r3, r0
 801f1fe:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801f200:	8bfa      	ldrh	r2, [r7, #30]
 801f202:	8a7b      	ldrh	r3, [r7, #18]
 801f204:	4413      	add	r3, r2
 801f206:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801f20a:	db05      	blt.n	801f218 <ip_reass_free_complete_datagram+0xe0>
 801f20c:	4b15      	ldr	r3, [pc, #84]	; (801f264 <ip_reass_free_complete_datagram+0x12c>)
 801f20e:	22cc      	movs	r2, #204	; 0xcc
 801f210:	4918      	ldr	r1, [pc, #96]	; (801f274 <ip_reass_free_complete_datagram+0x13c>)
 801f212:	4816      	ldr	r0, [pc, #88]	; (801f26c <ip_reass_free_complete_datagram+0x134>)
 801f214:	f001 fdb2 	bl	8020d7c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801f218:	8bfa      	ldrh	r2, [r7, #30]
 801f21a:	8a7b      	ldrh	r3, [r7, #18]
 801f21c:	4413      	add	r3, r2
 801f21e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801f220:	68f8      	ldr	r0, [r7, #12]
 801f222:	f7f7 fd85 	bl	8016d30 <pbuf_free>
  while (p != NULL) {
 801f226:	69bb      	ldr	r3, [r7, #24]
 801f228:	2b00      	cmp	r3, #0
 801f22a:	d1dc      	bne.n	801f1e6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801f22c:	6839      	ldr	r1, [r7, #0]
 801f22e:	6878      	ldr	r0, [r7, #4]
 801f230:	f000 f8c2 	bl	801f3b8 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801f234:	4b10      	ldr	r3, [pc, #64]	; (801f278 <ip_reass_free_complete_datagram+0x140>)
 801f236:	881b      	ldrh	r3, [r3, #0]
 801f238:	8bfa      	ldrh	r2, [r7, #30]
 801f23a:	429a      	cmp	r2, r3
 801f23c:	d905      	bls.n	801f24a <ip_reass_free_complete_datagram+0x112>
 801f23e:	4b09      	ldr	r3, [pc, #36]	; (801f264 <ip_reass_free_complete_datagram+0x12c>)
 801f240:	22d2      	movs	r2, #210	; 0xd2
 801f242:	490e      	ldr	r1, [pc, #56]	; (801f27c <ip_reass_free_complete_datagram+0x144>)
 801f244:	4809      	ldr	r0, [pc, #36]	; (801f26c <ip_reass_free_complete_datagram+0x134>)
 801f246:	f001 fd99 	bl	8020d7c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801f24a:	4b0b      	ldr	r3, [pc, #44]	; (801f278 <ip_reass_free_complete_datagram+0x140>)
 801f24c:	881a      	ldrh	r2, [r3, #0]
 801f24e:	8bfb      	ldrh	r3, [r7, #30]
 801f250:	1ad3      	subs	r3, r2, r3
 801f252:	b29a      	uxth	r2, r3
 801f254:	4b08      	ldr	r3, [pc, #32]	; (801f278 <ip_reass_free_complete_datagram+0x140>)
 801f256:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801f258:	8bfb      	ldrh	r3, [r7, #30]
}
 801f25a:	4618      	mov	r0, r3
 801f25c:	3720      	adds	r7, #32
 801f25e:	46bd      	mov	sp, r7
 801f260:	bd80      	pop	{r7, pc}
 801f262:	bf00      	nop
 801f264:	08026ab0 	.word	0x08026ab0
 801f268:	08026aec 	.word	0x08026aec
 801f26c:	08026af8 	.word	0x08026af8
 801f270:	08026b20 	.word	0x08026b20
 801f274:	08026b34 	.word	0x08026b34
 801f278:	20022ab0 	.word	0x20022ab0
 801f27c:	08026b54 	.word	0x08026b54

0801f280 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801f280:	b580      	push	{r7, lr}
 801f282:	b08a      	sub	sp, #40	; 0x28
 801f284:	af00      	add	r7, sp, #0
 801f286:	6078      	str	r0, [r7, #4]
 801f288:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801f28a:	2300      	movs	r3, #0
 801f28c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801f28e:	2300      	movs	r3, #0
 801f290:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801f292:	2300      	movs	r3, #0
 801f294:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801f296:	2300      	movs	r3, #0
 801f298:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801f29a:	2300      	movs	r3, #0
 801f29c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801f29e:	4b28      	ldr	r3, [pc, #160]	; (801f340 <ip_reass_remove_oldest_datagram+0xc0>)
 801f2a0:	681b      	ldr	r3, [r3, #0]
 801f2a2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801f2a4:	e030      	b.n	801f308 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801f2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f2a8:	695a      	ldr	r2, [r3, #20]
 801f2aa:	687b      	ldr	r3, [r7, #4]
 801f2ac:	68db      	ldr	r3, [r3, #12]
 801f2ae:	429a      	cmp	r2, r3
 801f2b0:	d10c      	bne.n	801f2cc <ip_reass_remove_oldest_datagram+0x4c>
 801f2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f2b4:	699a      	ldr	r2, [r3, #24]
 801f2b6:	687b      	ldr	r3, [r7, #4]
 801f2b8:	691b      	ldr	r3, [r3, #16]
 801f2ba:	429a      	cmp	r2, r3
 801f2bc:	d106      	bne.n	801f2cc <ip_reass_remove_oldest_datagram+0x4c>
 801f2be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f2c0:	899a      	ldrh	r2, [r3, #12]
 801f2c2:	687b      	ldr	r3, [r7, #4]
 801f2c4:	889b      	ldrh	r3, [r3, #4]
 801f2c6:	b29b      	uxth	r3, r3
 801f2c8:	429a      	cmp	r2, r3
 801f2ca:	d014      	beq.n	801f2f6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801f2cc:	693b      	ldr	r3, [r7, #16]
 801f2ce:	3301      	adds	r3, #1
 801f2d0:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801f2d2:	6a3b      	ldr	r3, [r7, #32]
 801f2d4:	2b00      	cmp	r3, #0
 801f2d6:	d104      	bne.n	801f2e2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801f2d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f2da:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801f2dc:	69fb      	ldr	r3, [r7, #28]
 801f2de:	61bb      	str	r3, [r7, #24]
 801f2e0:	e009      	b.n	801f2f6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801f2e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f2e4:	7fda      	ldrb	r2, [r3, #31]
 801f2e6:	6a3b      	ldr	r3, [r7, #32]
 801f2e8:	7fdb      	ldrb	r3, [r3, #31]
 801f2ea:	429a      	cmp	r2, r3
 801f2ec:	d803      	bhi.n	801f2f6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801f2ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f2f0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801f2f2:	69fb      	ldr	r3, [r7, #28]
 801f2f4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801f2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f2f8:	681b      	ldr	r3, [r3, #0]
 801f2fa:	2b00      	cmp	r3, #0
 801f2fc:	d001      	beq.n	801f302 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801f2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f300:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801f302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f304:	681b      	ldr	r3, [r3, #0]
 801f306:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801f308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f30a:	2b00      	cmp	r3, #0
 801f30c:	d1cb      	bne.n	801f2a6 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801f30e:	6a3b      	ldr	r3, [r7, #32]
 801f310:	2b00      	cmp	r3, #0
 801f312:	d008      	beq.n	801f326 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801f314:	69b9      	ldr	r1, [r7, #24]
 801f316:	6a38      	ldr	r0, [r7, #32]
 801f318:	f7ff ff0e 	bl	801f138 <ip_reass_free_complete_datagram>
 801f31c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801f31e:	697a      	ldr	r2, [r7, #20]
 801f320:	68fb      	ldr	r3, [r7, #12]
 801f322:	4413      	add	r3, r2
 801f324:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801f326:	697a      	ldr	r2, [r7, #20]
 801f328:	683b      	ldr	r3, [r7, #0]
 801f32a:	429a      	cmp	r2, r3
 801f32c:	da02      	bge.n	801f334 <ip_reass_remove_oldest_datagram+0xb4>
 801f32e:	693b      	ldr	r3, [r7, #16]
 801f330:	2b01      	cmp	r3, #1
 801f332:	dcac      	bgt.n	801f28e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801f334:	697b      	ldr	r3, [r7, #20]
}
 801f336:	4618      	mov	r0, r3
 801f338:	3728      	adds	r7, #40	; 0x28
 801f33a:	46bd      	mov	sp, r7
 801f33c:	bd80      	pop	{r7, pc}
 801f33e:	bf00      	nop
 801f340:	20022aac 	.word	0x20022aac

0801f344 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801f344:	b580      	push	{r7, lr}
 801f346:	b084      	sub	sp, #16
 801f348:	af00      	add	r7, sp, #0
 801f34a:	6078      	str	r0, [r7, #4]
 801f34c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801f34e:	2004      	movs	r0, #4
 801f350:	f7f6 fdce 	bl	8015ef0 <memp_malloc>
 801f354:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801f356:	68fb      	ldr	r3, [r7, #12]
 801f358:	2b00      	cmp	r3, #0
 801f35a:	d110      	bne.n	801f37e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801f35c:	6839      	ldr	r1, [r7, #0]
 801f35e:	6878      	ldr	r0, [r7, #4]
 801f360:	f7ff ff8e 	bl	801f280 <ip_reass_remove_oldest_datagram>
 801f364:	4602      	mov	r2, r0
 801f366:	683b      	ldr	r3, [r7, #0]
 801f368:	4293      	cmp	r3, r2
 801f36a:	dc03      	bgt.n	801f374 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801f36c:	2004      	movs	r0, #4
 801f36e:	f7f6 fdbf 	bl	8015ef0 <memp_malloc>
 801f372:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801f374:	68fb      	ldr	r3, [r7, #12]
 801f376:	2b00      	cmp	r3, #0
 801f378:	d101      	bne.n	801f37e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801f37a:	2300      	movs	r3, #0
 801f37c:	e016      	b.n	801f3ac <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801f37e:	2220      	movs	r2, #32
 801f380:	2100      	movs	r1, #0
 801f382:	68f8      	ldr	r0, [r7, #12]
 801f384:	f000 ffde 	bl	8020344 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801f388:	68fb      	ldr	r3, [r7, #12]
 801f38a:	220f      	movs	r2, #15
 801f38c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801f38e:	4b09      	ldr	r3, [pc, #36]	; (801f3b4 <ip_reass_enqueue_new_datagram+0x70>)
 801f390:	681a      	ldr	r2, [r3, #0]
 801f392:	68fb      	ldr	r3, [r7, #12]
 801f394:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801f396:	4a07      	ldr	r2, [pc, #28]	; (801f3b4 <ip_reass_enqueue_new_datagram+0x70>)
 801f398:	68fb      	ldr	r3, [r7, #12]
 801f39a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801f39c:	68fb      	ldr	r3, [r7, #12]
 801f39e:	3308      	adds	r3, #8
 801f3a0:	2214      	movs	r2, #20
 801f3a2:	6879      	ldr	r1, [r7, #4]
 801f3a4:	4618      	mov	r0, r3
 801f3a6:	f000 ffa5 	bl	80202f4 <memcpy>
  return ipr;
 801f3aa:	68fb      	ldr	r3, [r7, #12]
}
 801f3ac:	4618      	mov	r0, r3
 801f3ae:	3710      	adds	r7, #16
 801f3b0:	46bd      	mov	sp, r7
 801f3b2:	bd80      	pop	{r7, pc}
 801f3b4:	20022aac 	.word	0x20022aac

0801f3b8 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801f3b8:	b580      	push	{r7, lr}
 801f3ba:	b082      	sub	sp, #8
 801f3bc:	af00      	add	r7, sp, #0
 801f3be:	6078      	str	r0, [r7, #4]
 801f3c0:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801f3c2:	4b10      	ldr	r3, [pc, #64]	; (801f404 <ip_reass_dequeue_datagram+0x4c>)
 801f3c4:	681b      	ldr	r3, [r3, #0]
 801f3c6:	687a      	ldr	r2, [r7, #4]
 801f3c8:	429a      	cmp	r2, r3
 801f3ca:	d104      	bne.n	801f3d6 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801f3cc:	687b      	ldr	r3, [r7, #4]
 801f3ce:	681b      	ldr	r3, [r3, #0]
 801f3d0:	4a0c      	ldr	r2, [pc, #48]	; (801f404 <ip_reass_dequeue_datagram+0x4c>)
 801f3d2:	6013      	str	r3, [r2, #0]
 801f3d4:	e00d      	b.n	801f3f2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801f3d6:	683b      	ldr	r3, [r7, #0]
 801f3d8:	2b00      	cmp	r3, #0
 801f3da:	d106      	bne.n	801f3ea <ip_reass_dequeue_datagram+0x32>
 801f3dc:	4b0a      	ldr	r3, [pc, #40]	; (801f408 <ip_reass_dequeue_datagram+0x50>)
 801f3de:	f240 1245 	movw	r2, #325	; 0x145
 801f3e2:	490a      	ldr	r1, [pc, #40]	; (801f40c <ip_reass_dequeue_datagram+0x54>)
 801f3e4:	480a      	ldr	r0, [pc, #40]	; (801f410 <ip_reass_dequeue_datagram+0x58>)
 801f3e6:	f001 fcc9 	bl	8020d7c <iprintf>
    prev->next = ipr->next;
 801f3ea:	687b      	ldr	r3, [r7, #4]
 801f3ec:	681a      	ldr	r2, [r3, #0]
 801f3ee:	683b      	ldr	r3, [r7, #0]
 801f3f0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801f3f2:	6879      	ldr	r1, [r7, #4]
 801f3f4:	2004      	movs	r0, #4
 801f3f6:	f7f6 fdcd 	bl	8015f94 <memp_free>
}
 801f3fa:	bf00      	nop
 801f3fc:	3708      	adds	r7, #8
 801f3fe:	46bd      	mov	sp, r7
 801f400:	bd80      	pop	{r7, pc}
 801f402:	bf00      	nop
 801f404:	20022aac 	.word	0x20022aac
 801f408:	08026ab0 	.word	0x08026ab0
 801f40c:	08026b78 	.word	0x08026b78
 801f410:	08026af8 	.word	0x08026af8

0801f414 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801f414:	b580      	push	{r7, lr}
 801f416:	b08c      	sub	sp, #48	; 0x30
 801f418:	af00      	add	r7, sp, #0
 801f41a:	60f8      	str	r0, [r7, #12]
 801f41c:	60b9      	str	r1, [r7, #8]
 801f41e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801f420:	2300      	movs	r3, #0
 801f422:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801f424:	2301      	movs	r3, #1
 801f426:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801f428:	68bb      	ldr	r3, [r7, #8]
 801f42a:	685b      	ldr	r3, [r3, #4]
 801f42c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801f42e:	69fb      	ldr	r3, [r7, #28]
 801f430:	885b      	ldrh	r3, [r3, #2]
 801f432:	b29b      	uxth	r3, r3
 801f434:	4618      	mov	r0, r3
 801f436:	f7f6 f8a5 	bl	8015584 <lwip_htons>
 801f43a:	4603      	mov	r3, r0
 801f43c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801f43e:	69fb      	ldr	r3, [r7, #28]
 801f440:	781b      	ldrb	r3, [r3, #0]
 801f442:	f003 030f 	and.w	r3, r3, #15
 801f446:	b2db      	uxtb	r3, r3
 801f448:	009b      	lsls	r3, r3, #2
 801f44a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801f44c:	7e7b      	ldrb	r3, [r7, #25]
 801f44e:	b29b      	uxth	r3, r3
 801f450:	8b7a      	ldrh	r2, [r7, #26]
 801f452:	429a      	cmp	r2, r3
 801f454:	d202      	bcs.n	801f45c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f456:	f04f 33ff 	mov.w	r3, #4294967295
 801f45a:	e135      	b.n	801f6c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801f45c:	7e7b      	ldrb	r3, [r7, #25]
 801f45e:	b29b      	uxth	r3, r3
 801f460:	8b7a      	ldrh	r2, [r7, #26]
 801f462:	1ad3      	subs	r3, r2, r3
 801f464:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801f466:	69fb      	ldr	r3, [r7, #28]
 801f468:	88db      	ldrh	r3, [r3, #6]
 801f46a:	b29b      	uxth	r3, r3
 801f46c:	4618      	mov	r0, r3
 801f46e:	f7f6 f889 	bl	8015584 <lwip_htons>
 801f472:	4603      	mov	r3, r0
 801f474:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f478:	b29b      	uxth	r3, r3
 801f47a:	00db      	lsls	r3, r3, #3
 801f47c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801f47e:	68bb      	ldr	r3, [r7, #8]
 801f480:	685b      	ldr	r3, [r3, #4]
 801f482:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801f484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f486:	2200      	movs	r2, #0
 801f488:	701a      	strb	r2, [r3, #0]
 801f48a:	2200      	movs	r2, #0
 801f48c:	705a      	strb	r2, [r3, #1]
 801f48e:	2200      	movs	r2, #0
 801f490:	709a      	strb	r2, [r3, #2]
 801f492:	2200      	movs	r2, #0
 801f494:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801f496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f498:	8afa      	ldrh	r2, [r7, #22]
 801f49a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801f49c:	8afa      	ldrh	r2, [r7, #22]
 801f49e:	8b7b      	ldrh	r3, [r7, #26]
 801f4a0:	4413      	add	r3, r2
 801f4a2:	b29a      	uxth	r2, r3
 801f4a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f4a6:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801f4a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f4aa:	88db      	ldrh	r3, [r3, #6]
 801f4ac:	b29b      	uxth	r3, r3
 801f4ae:	8afa      	ldrh	r2, [r7, #22]
 801f4b0:	429a      	cmp	r2, r3
 801f4b2:	d902      	bls.n	801f4ba <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f4b4:	f04f 33ff 	mov.w	r3, #4294967295
 801f4b8:	e106      	b.n	801f6c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801f4ba:	68fb      	ldr	r3, [r7, #12]
 801f4bc:	685b      	ldr	r3, [r3, #4]
 801f4be:	627b      	str	r3, [r7, #36]	; 0x24
 801f4c0:	e068      	b.n	801f594 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801f4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f4c4:	685b      	ldr	r3, [r3, #4]
 801f4c6:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801f4c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f4ca:	889b      	ldrh	r3, [r3, #4]
 801f4cc:	b29a      	uxth	r2, r3
 801f4ce:	693b      	ldr	r3, [r7, #16]
 801f4d0:	889b      	ldrh	r3, [r3, #4]
 801f4d2:	b29b      	uxth	r3, r3
 801f4d4:	429a      	cmp	r2, r3
 801f4d6:	d235      	bcs.n	801f544 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801f4d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f4da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801f4dc:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801f4de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f4e0:	2b00      	cmp	r3, #0
 801f4e2:	d020      	beq.n	801f526 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801f4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f4e6:	889b      	ldrh	r3, [r3, #4]
 801f4e8:	b29a      	uxth	r2, r3
 801f4ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f4ec:	88db      	ldrh	r3, [r3, #6]
 801f4ee:	b29b      	uxth	r3, r3
 801f4f0:	429a      	cmp	r2, r3
 801f4f2:	d307      	bcc.n	801f504 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801f4f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f4f6:	88db      	ldrh	r3, [r3, #6]
 801f4f8:	b29a      	uxth	r2, r3
 801f4fa:	693b      	ldr	r3, [r7, #16]
 801f4fc:	889b      	ldrh	r3, [r3, #4]
 801f4fe:	b29b      	uxth	r3, r3
 801f500:	429a      	cmp	r2, r3
 801f502:	d902      	bls.n	801f50a <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f504:	f04f 33ff 	mov.w	r3, #4294967295
 801f508:	e0de      	b.n	801f6c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801f50a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f50c:	68ba      	ldr	r2, [r7, #8]
 801f50e:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801f510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f512:	88db      	ldrh	r3, [r3, #6]
 801f514:	b29a      	uxth	r2, r3
 801f516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f518:	889b      	ldrh	r3, [r3, #4]
 801f51a:	b29b      	uxth	r3, r3
 801f51c:	429a      	cmp	r2, r3
 801f51e:	d03d      	beq.n	801f59c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801f520:	2300      	movs	r3, #0
 801f522:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801f524:	e03a      	b.n	801f59c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801f526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f528:	88db      	ldrh	r3, [r3, #6]
 801f52a:	b29a      	uxth	r2, r3
 801f52c:	693b      	ldr	r3, [r7, #16]
 801f52e:	889b      	ldrh	r3, [r3, #4]
 801f530:	b29b      	uxth	r3, r3
 801f532:	429a      	cmp	r2, r3
 801f534:	d902      	bls.n	801f53c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f536:	f04f 33ff 	mov.w	r3, #4294967295
 801f53a:	e0c5      	b.n	801f6c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801f53c:	68fb      	ldr	r3, [r7, #12]
 801f53e:	68ba      	ldr	r2, [r7, #8]
 801f540:	605a      	str	r2, [r3, #4]
      break;
 801f542:	e02b      	b.n	801f59c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801f544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f546:	889b      	ldrh	r3, [r3, #4]
 801f548:	b29a      	uxth	r2, r3
 801f54a:	693b      	ldr	r3, [r7, #16]
 801f54c:	889b      	ldrh	r3, [r3, #4]
 801f54e:	b29b      	uxth	r3, r3
 801f550:	429a      	cmp	r2, r3
 801f552:	d102      	bne.n	801f55a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f554:	f04f 33ff 	mov.w	r3, #4294967295
 801f558:	e0b6      	b.n	801f6c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801f55a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f55c:	889b      	ldrh	r3, [r3, #4]
 801f55e:	b29a      	uxth	r2, r3
 801f560:	693b      	ldr	r3, [r7, #16]
 801f562:	88db      	ldrh	r3, [r3, #6]
 801f564:	b29b      	uxth	r3, r3
 801f566:	429a      	cmp	r2, r3
 801f568:	d202      	bcs.n	801f570 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801f56a:	f04f 33ff 	mov.w	r3, #4294967295
 801f56e:	e0ab      	b.n	801f6c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801f570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f572:	2b00      	cmp	r3, #0
 801f574:	d009      	beq.n	801f58a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801f576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f578:	88db      	ldrh	r3, [r3, #6]
 801f57a:	b29a      	uxth	r2, r3
 801f57c:	693b      	ldr	r3, [r7, #16]
 801f57e:	889b      	ldrh	r3, [r3, #4]
 801f580:	b29b      	uxth	r3, r3
 801f582:	429a      	cmp	r2, r3
 801f584:	d001      	beq.n	801f58a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801f586:	2300      	movs	r3, #0
 801f588:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801f58a:	693b      	ldr	r3, [r7, #16]
 801f58c:	681b      	ldr	r3, [r3, #0]
 801f58e:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801f590:	693b      	ldr	r3, [r7, #16]
 801f592:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801f594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f596:	2b00      	cmp	r3, #0
 801f598:	d193      	bne.n	801f4c2 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801f59a:	e000      	b.n	801f59e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801f59c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801f59e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f5a0:	2b00      	cmp	r3, #0
 801f5a2:	d12d      	bne.n	801f600 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801f5a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f5a6:	2b00      	cmp	r3, #0
 801f5a8:	d01c      	beq.n	801f5e4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801f5aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f5ac:	88db      	ldrh	r3, [r3, #6]
 801f5ae:	b29a      	uxth	r2, r3
 801f5b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f5b2:	889b      	ldrh	r3, [r3, #4]
 801f5b4:	b29b      	uxth	r3, r3
 801f5b6:	429a      	cmp	r2, r3
 801f5b8:	d906      	bls.n	801f5c8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801f5ba:	4b45      	ldr	r3, [pc, #276]	; (801f6d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801f5bc:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801f5c0:	4944      	ldr	r1, [pc, #272]	; (801f6d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801f5c2:	4845      	ldr	r0, [pc, #276]	; (801f6d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801f5c4:	f001 fbda 	bl	8020d7c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801f5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f5ca:	68ba      	ldr	r2, [r7, #8]
 801f5cc:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801f5ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f5d0:	88db      	ldrh	r3, [r3, #6]
 801f5d2:	b29a      	uxth	r2, r3
 801f5d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f5d6:	889b      	ldrh	r3, [r3, #4]
 801f5d8:	b29b      	uxth	r3, r3
 801f5da:	429a      	cmp	r2, r3
 801f5dc:	d010      	beq.n	801f600 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801f5de:	2300      	movs	r3, #0
 801f5e0:	623b      	str	r3, [r7, #32]
 801f5e2:	e00d      	b.n	801f600 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801f5e4:	68fb      	ldr	r3, [r7, #12]
 801f5e6:	685b      	ldr	r3, [r3, #4]
 801f5e8:	2b00      	cmp	r3, #0
 801f5ea:	d006      	beq.n	801f5fa <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801f5ec:	4b38      	ldr	r3, [pc, #224]	; (801f6d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801f5ee:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801f5f2:	493a      	ldr	r1, [pc, #232]	; (801f6dc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801f5f4:	4838      	ldr	r0, [pc, #224]	; (801f6d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801f5f6:	f001 fbc1 	bl	8020d7c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801f5fa:	68fb      	ldr	r3, [r7, #12]
 801f5fc:	68ba      	ldr	r2, [r7, #8]
 801f5fe:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801f600:	687b      	ldr	r3, [r7, #4]
 801f602:	2b00      	cmp	r3, #0
 801f604:	d105      	bne.n	801f612 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801f606:	68fb      	ldr	r3, [r7, #12]
 801f608:	7f9b      	ldrb	r3, [r3, #30]
 801f60a:	f003 0301 	and.w	r3, r3, #1
 801f60e:	2b00      	cmp	r3, #0
 801f610:	d059      	beq.n	801f6c6 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801f612:	6a3b      	ldr	r3, [r7, #32]
 801f614:	2b00      	cmp	r3, #0
 801f616:	d04f      	beq.n	801f6b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801f618:	68fb      	ldr	r3, [r7, #12]
 801f61a:	685b      	ldr	r3, [r3, #4]
 801f61c:	2b00      	cmp	r3, #0
 801f61e:	d006      	beq.n	801f62e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801f620:	68fb      	ldr	r3, [r7, #12]
 801f622:	685b      	ldr	r3, [r3, #4]
 801f624:	685b      	ldr	r3, [r3, #4]
 801f626:	889b      	ldrh	r3, [r3, #4]
 801f628:	b29b      	uxth	r3, r3
 801f62a:	2b00      	cmp	r3, #0
 801f62c:	d002      	beq.n	801f634 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801f62e:	2300      	movs	r3, #0
 801f630:	623b      	str	r3, [r7, #32]
 801f632:	e041      	b.n	801f6b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801f634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f636:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801f638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f63a:	681b      	ldr	r3, [r3, #0]
 801f63c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801f63e:	e012      	b.n	801f666 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801f640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f642:	685b      	ldr	r3, [r3, #4]
 801f644:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801f646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f648:	88db      	ldrh	r3, [r3, #6]
 801f64a:	b29a      	uxth	r2, r3
 801f64c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f64e:	889b      	ldrh	r3, [r3, #4]
 801f650:	b29b      	uxth	r3, r3
 801f652:	429a      	cmp	r2, r3
 801f654:	d002      	beq.n	801f65c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801f656:	2300      	movs	r3, #0
 801f658:	623b      	str	r3, [r7, #32]
            break;
 801f65a:	e007      	b.n	801f66c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801f65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f65e:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801f660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f662:	681b      	ldr	r3, [r3, #0]
 801f664:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801f666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f668:	2b00      	cmp	r3, #0
 801f66a:	d1e9      	bne.n	801f640 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801f66c:	6a3b      	ldr	r3, [r7, #32]
 801f66e:	2b00      	cmp	r3, #0
 801f670:	d022      	beq.n	801f6b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801f672:	68fb      	ldr	r3, [r7, #12]
 801f674:	685b      	ldr	r3, [r3, #4]
 801f676:	2b00      	cmp	r3, #0
 801f678:	d106      	bne.n	801f688 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801f67a:	4b15      	ldr	r3, [pc, #84]	; (801f6d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801f67c:	f240 12df 	movw	r2, #479	; 0x1df
 801f680:	4917      	ldr	r1, [pc, #92]	; (801f6e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801f682:	4815      	ldr	r0, [pc, #84]	; (801f6d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801f684:	f001 fb7a 	bl	8020d7c <iprintf>
          LWIP_ASSERT("sanity check",
 801f688:	68fb      	ldr	r3, [r7, #12]
 801f68a:	685b      	ldr	r3, [r3, #4]
 801f68c:	685b      	ldr	r3, [r3, #4]
 801f68e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f690:	429a      	cmp	r2, r3
 801f692:	d106      	bne.n	801f6a2 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801f694:	4b0e      	ldr	r3, [pc, #56]	; (801f6d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801f696:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801f69a:	4911      	ldr	r1, [pc, #68]	; (801f6e0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801f69c:	480e      	ldr	r0, [pc, #56]	; (801f6d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801f69e:	f001 fb6d 	bl	8020d7c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801f6a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f6a4:	681b      	ldr	r3, [r3, #0]
 801f6a6:	2b00      	cmp	r3, #0
 801f6a8:	d006      	beq.n	801f6b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801f6aa:	4b09      	ldr	r3, [pc, #36]	; (801f6d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801f6ac:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801f6b0:	490c      	ldr	r1, [pc, #48]	; (801f6e4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801f6b2:	4809      	ldr	r0, [pc, #36]	; (801f6d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801f6b4:	f001 fb62 	bl	8020d7c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801f6b8:	6a3b      	ldr	r3, [r7, #32]
 801f6ba:	2b00      	cmp	r3, #0
 801f6bc:	bf14      	ite	ne
 801f6be:	2301      	movne	r3, #1
 801f6c0:	2300      	moveq	r3, #0
 801f6c2:	b2db      	uxtb	r3, r3
 801f6c4:	e000      	b.n	801f6c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801f6c6:	2300      	movs	r3, #0
}
 801f6c8:	4618      	mov	r0, r3
 801f6ca:	3730      	adds	r7, #48	; 0x30
 801f6cc:	46bd      	mov	sp, r7
 801f6ce:	bd80      	pop	{r7, pc}
 801f6d0:	08026ab0 	.word	0x08026ab0
 801f6d4:	08026b94 	.word	0x08026b94
 801f6d8:	08026af8 	.word	0x08026af8
 801f6dc:	08026bb4 	.word	0x08026bb4
 801f6e0:	08026bec 	.word	0x08026bec
 801f6e4:	08026bfc 	.word	0x08026bfc

0801f6e8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801f6e8:	b580      	push	{r7, lr}
 801f6ea:	b08e      	sub	sp, #56	; 0x38
 801f6ec:	af00      	add	r7, sp, #0
 801f6ee:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801f6f0:	687b      	ldr	r3, [r7, #4]
 801f6f2:	685b      	ldr	r3, [r3, #4]
 801f6f4:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801f6f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f6f8:	781b      	ldrb	r3, [r3, #0]
 801f6fa:	f003 030f 	and.w	r3, r3, #15
 801f6fe:	b2db      	uxtb	r3, r3
 801f700:	009b      	lsls	r3, r3, #2
 801f702:	b2db      	uxtb	r3, r3
 801f704:	2b14      	cmp	r3, #20
 801f706:	f040 8167 	bne.w	801f9d8 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801f70a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f70c:	88db      	ldrh	r3, [r3, #6]
 801f70e:	b29b      	uxth	r3, r3
 801f710:	4618      	mov	r0, r3
 801f712:	f7f5 ff37 	bl	8015584 <lwip_htons>
 801f716:	4603      	mov	r3, r0
 801f718:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f71c:	b29b      	uxth	r3, r3
 801f71e:	00db      	lsls	r3, r3, #3
 801f720:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801f722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f724:	885b      	ldrh	r3, [r3, #2]
 801f726:	b29b      	uxth	r3, r3
 801f728:	4618      	mov	r0, r3
 801f72a:	f7f5 ff2b 	bl	8015584 <lwip_htons>
 801f72e:	4603      	mov	r3, r0
 801f730:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801f732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f734:	781b      	ldrb	r3, [r3, #0]
 801f736:	f003 030f 	and.w	r3, r3, #15
 801f73a:	b2db      	uxtb	r3, r3
 801f73c:	009b      	lsls	r3, r3, #2
 801f73e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801f742:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801f746:	b29b      	uxth	r3, r3
 801f748:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801f74a:	429a      	cmp	r2, r3
 801f74c:	f0c0 8146 	bcc.w	801f9dc <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801f750:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801f754:	b29b      	uxth	r3, r3
 801f756:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801f758:	1ad3      	subs	r3, r2, r3
 801f75a:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801f75c:	6878      	ldr	r0, [r7, #4]
 801f75e:	f7f7 fb75 	bl	8016e4c <pbuf_clen>
 801f762:	4603      	mov	r3, r0
 801f764:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801f766:	4b9f      	ldr	r3, [pc, #636]	; (801f9e4 <ip4_reass+0x2fc>)
 801f768:	881b      	ldrh	r3, [r3, #0]
 801f76a:	461a      	mov	r2, r3
 801f76c:	8c3b      	ldrh	r3, [r7, #32]
 801f76e:	4413      	add	r3, r2
 801f770:	2b0a      	cmp	r3, #10
 801f772:	dd10      	ble.n	801f796 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801f774:	8c3b      	ldrh	r3, [r7, #32]
 801f776:	4619      	mov	r1, r3
 801f778:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801f77a:	f7ff fd81 	bl	801f280 <ip_reass_remove_oldest_datagram>
 801f77e:	4603      	mov	r3, r0
 801f780:	2b00      	cmp	r3, #0
 801f782:	f000 812d 	beq.w	801f9e0 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801f786:	4b97      	ldr	r3, [pc, #604]	; (801f9e4 <ip4_reass+0x2fc>)
 801f788:	881b      	ldrh	r3, [r3, #0]
 801f78a:	461a      	mov	r2, r3
 801f78c:	8c3b      	ldrh	r3, [r7, #32]
 801f78e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801f790:	2b0a      	cmp	r3, #10
 801f792:	f300 8125 	bgt.w	801f9e0 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801f796:	4b94      	ldr	r3, [pc, #592]	; (801f9e8 <ip4_reass+0x300>)
 801f798:	681b      	ldr	r3, [r3, #0]
 801f79a:	633b      	str	r3, [r7, #48]	; 0x30
 801f79c:	e015      	b.n	801f7ca <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801f79e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7a0:	695a      	ldr	r2, [r3, #20]
 801f7a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f7a4:	68db      	ldr	r3, [r3, #12]
 801f7a6:	429a      	cmp	r2, r3
 801f7a8:	d10c      	bne.n	801f7c4 <ip4_reass+0xdc>
 801f7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7ac:	699a      	ldr	r2, [r3, #24]
 801f7ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f7b0:	691b      	ldr	r3, [r3, #16]
 801f7b2:	429a      	cmp	r2, r3
 801f7b4:	d106      	bne.n	801f7c4 <ip4_reass+0xdc>
 801f7b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7b8:	899a      	ldrh	r2, [r3, #12]
 801f7ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f7bc:	889b      	ldrh	r3, [r3, #4]
 801f7be:	b29b      	uxth	r3, r3
 801f7c0:	429a      	cmp	r2, r3
 801f7c2:	d006      	beq.n	801f7d2 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801f7c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7c6:	681b      	ldr	r3, [r3, #0]
 801f7c8:	633b      	str	r3, [r7, #48]	; 0x30
 801f7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7cc:	2b00      	cmp	r3, #0
 801f7ce:	d1e6      	bne.n	801f79e <ip4_reass+0xb6>
 801f7d0:	e000      	b.n	801f7d4 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801f7d2:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801f7d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7d6:	2b00      	cmp	r3, #0
 801f7d8:	d109      	bne.n	801f7ee <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801f7da:	8c3b      	ldrh	r3, [r7, #32]
 801f7dc:	4619      	mov	r1, r3
 801f7de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801f7e0:	f7ff fdb0 	bl	801f344 <ip_reass_enqueue_new_datagram>
 801f7e4:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801f7e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7e8:	2b00      	cmp	r3, #0
 801f7ea:	d11c      	bne.n	801f826 <ip4_reass+0x13e>
      goto nullreturn;
 801f7ec:	e109      	b.n	801fa02 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801f7ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f7f0:	88db      	ldrh	r3, [r3, #6]
 801f7f2:	b29b      	uxth	r3, r3
 801f7f4:	4618      	mov	r0, r3
 801f7f6:	f7f5 fec5 	bl	8015584 <lwip_htons>
 801f7fa:	4603      	mov	r3, r0
 801f7fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f800:	2b00      	cmp	r3, #0
 801f802:	d110      	bne.n	801f826 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801f804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f806:	89db      	ldrh	r3, [r3, #14]
 801f808:	4618      	mov	r0, r3
 801f80a:	f7f5 febb 	bl	8015584 <lwip_htons>
 801f80e:	4603      	mov	r3, r0
 801f810:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801f814:	2b00      	cmp	r3, #0
 801f816:	d006      	beq.n	801f826 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801f818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f81a:	3308      	adds	r3, #8
 801f81c:	2214      	movs	r2, #20
 801f81e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801f820:	4618      	mov	r0, r3
 801f822:	f000 fd67 	bl	80202f4 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801f826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f828:	88db      	ldrh	r3, [r3, #6]
 801f82a:	b29b      	uxth	r3, r3
 801f82c:	f003 0320 	and.w	r3, r3, #32
 801f830:	2b00      	cmp	r3, #0
 801f832:	bf0c      	ite	eq
 801f834:	2301      	moveq	r3, #1
 801f836:	2300      	movne	r3, #0
 801f838:	b2db      	uxtb	r3, r3
 801f83a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801f83c:	69fb      	ldr	r3, [r7, #28]
 801f83e:	2b00      	cmp	r3, #0
 801f840:	d00e      	beq.n	801f860 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801f842:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801f844:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801f846:	4413      	add	r3, r2
 801f848:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801f84a:	8b7a      	ldrh	r2, [r7, #26]
 801f84c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801f84e:	429a      	cmp	r2, r3
 801f850:	f0c0 80a0 	bcc.w	801f994 <ip4_reass+0x2ac>
 801f854:	8b7b      	ldrh	r3, [r7, #26]
 801f856:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801f85a:	4293      	cmp	r3, r2
 801f85c:	f200 809a 	bhi.w	801f994 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801f860:	69fa      	ldr	r2, [r7, #28]
 801f862:	6879      	ldr	r1, [r7, #4]
 801f864:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801f866:	f7ff fdd5 	bl	801f414 <ip_reass_chain_frag_into_datagram_and_validate>
 801f86a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801f86c:	697b      	ldr	r3, [r7, #20]
 801f86e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f872:	f000 8091 	beq.w	801f998 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801f876:	4b5b      	ldr	r3, [pc, #364]	; (801f9e4 <ip4_reass+0x2fc>)
 801f878:	881a      	ldrh	r2, [r3, #0]
 801f87a:	8c3b      	ldrh	r3, [r7, #32]
 801f87c:	4413      	add	r3, r2
 801f87e:	b29a      	uxth	r2, r3
 801f880:	4b58      	ldr	r3, [pc, #352]	; (801f9e4 <ip4_reass+0x2fc>)
 801f882:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801f884:	69fb      	ldr	r3, [r7, #28]
 801f886:	2b00      	cmp	r3, #0
 801f888:	d00d      	beq.n	801f8a6 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801f88a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801f88c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801f88e:	4413      	add	r3, r2
 801f890:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801f892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f894:	8a7a      	ldrh	r2, [r7, #18]
 801f896:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801f898:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f89a:	7f9b      	ldrb	r3, [r3, #30]
 801f89c:	f043 0301 	orr.w	r3, r3, #1
 801f8a0:	b2da      	uxtb	r2, r3
 801f8a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f8a4:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801f8a6:	697b      	ldr	r3, [r7, #20]
 801f8a8:	2b01      	cmp	r3, #1
 801f8aa:	d171      	bne.n	801f990 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801f8ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f8ae:	8b9b      	ldrh	r3, [r3, #28]
 801f8b0:	3314      	adds	r3, #20
 801f8b2:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801f8b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f8b6:	685b      	ldr	r3, [r3, #4]
 801f8b8:	685b      	ldr	r3, [r3, #4]
 801f8ba:	681b      	ldr	r3, [r3, #0]
 801f8bc:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801f8be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f8c0:	685b      	ldr	r3, [r3, #4]
 801f8c2:	685b      	ldr	r3, [r3, #4]
 801f8c4:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801f8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f8c8:	3308      	adds	r3, #8
 801f8ca:	2214      	movs	r2, #20
 801f8cc:	4619      	mov	r1, r3
 801f8ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801f8d0:	f000 fd10 	bl	80202f4 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801f8d4:	8a3b      	ldrh	r3, [r7, #16]
 801f8d6:	4618      	mov	r0, r3
 801f8d8:	f7f5 fe54 	bl	8015584 <lwip_htons>
 801f8dc:	4603      	mov	r3, r0
 801f8de:	461a      	mov	r2, r3
 801f8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f8e2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801f8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f8e6:	2200      	movs	r2, #0
 801f8e8:	719a      	strb	r2, [r3, #6]
 801f8ea:	2200      	movs	r2, #0
 801f8ec:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801f8ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f8f0:	2200      	movs	r2, #0
 801f8f2:	729a      	strb	r2, [r3, #10]
 801f8f4:	2200      	movs	r2, #0
 801f8f6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801f8f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f8fa:	685b      	ldr	r3, [r3, #4]
 801f8fc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801f8fe:	e00d      	b.n	801f91c <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801f900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f902:	685b      	ldr	r3, [r3, #4]
 801f904:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801f906:	2114      	movs	r1, #20
 801f908:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801f90a:	f7f7 f959 	bl	8016bc0 <pbuf_remove_header>
      pbuf_cat(p, r);
 801f90e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801f910:	6878      	ldr	r0, [r7, #4]
 801f912:	f7f7 fadb 	bl	8016ecc <pbuf_cat>
      r = iprh->next_pbuf;
 801f916:	68fb      	ldr	r3, [r7, #12]
 801f918:	681b      	ldr	r3, [r3, #0]
 801f91a:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801f91c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f91e:	2b00      	cmp	r3, #0
 801f920:	d1ee      	bne.n	801f900 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801f922:	4b31      	ldr	r3, [pc, #196]	; (801f9e8 <ip4_reass+0x300>)
 801f924:	681b      	ldr	r3, [r3, #0]
 801f926:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801f928:	429a      	cmp	r2, r3
 801f92a:	d102      	bne.n	801f932 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801f92c:	2300      	movs	r3, #0
 801f92e:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f930:	e010      	b.n	801f954 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801f932:	4b2d      	ldr	r3, [pc, #180]	; (801f9e8 <ip4_reass+0x300>)
 801f934:	681b      	ldr	r3, [r3, #0]
 801f936:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f938:	e007      	b.n	801f94a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801f93a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f93c:	681b      	ldr	r3, [r3, #0]
 801f93e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801f940:	429a      	cmp	r2, r3
 801f942:	d006      	beq.n	801f952 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801f944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f946:	681b      	ldr	r3, [r3, #0]
 801f948:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f94a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f94c:	2b00      	cmp	r3, #0
 801f94e:	d1f4      	bne.n	801f93a <ip4_reass+0x252>
 801f950:	e000      	b.n	801f954 <ip4_reass+0x26c>
          break;
 801f952:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801f954:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801f956:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801f958:	f7ff fd2e 	bl	801f3b8 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801f95c:	6878      	ldr	r0, [r7, #4]
 801f95e:	f7f7 fa75 	bl	8016e4c <pbuf_clen>
 801f962:	4603      	mov	r3, r0
 801f964:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801f966:	4b1f      	ldr	r3, [pc, #124]	; (801f9e4 <ip4_reass+0x2fc>)
 801f968:	881b      	ldrh	r3, [r3, #0]
 801f96a:	8c3a      	ldrh	r2, [r7, #32]
 801f96c:	429a      	cmp	r2, r3
 801f96e:	d906      	bls.n	801f97e <ip4_reass+0x296>
 801f970:	4b1e      	ldr	r3, [pc, #120]	; (801f9ec <ip4_reass+0x304>)
 801f972:	f240 229b 	movw	r2, #667	; 0x29b
 801f976:	491e      	ldr	r1, [pc, #120]	; (801f9f0 <ip4_reass+0x308>)
 801f978:	481e      	ldr	r0, [pc, #120]	; (801f9f4 <ip4_reass+0x30c>)
 801f97a:	f001 f9ff 	bl	8020d7c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801f97e:	4b19      	ldr	r3, [pc, #100]	; (801f9e4 <ip4_reass+0x2fc>)
 801f980:	881a      	ldrh	r2, [r3, #0]
 801f982:	8c3b      	ldrh	r3, [r7, #32]
 801f984:	1ad3      	subs	r3, r2, r3
 801f986:	b29a      	uxth	r2, r3
 801f988:	4b16      	ldr	r3, [pc, #88]	; (801f9e4 <ip4_reass+0x2fc>)
 801f98a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801f98c:	687b      	ldr	r3, [r7, #4]
 801f98e:	e03c      	b.n	801fa0a <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801f990:	2300      	movs	r3, #0
 801f992:	e03a      	b.n	801fa0a <ip4_reass+0x322>
      goto nullreturn_ipr;
 801f994:	bf00      	nop
 801f996:	e000      	b.n	801f99a <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801f998:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801f99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f99c:	2b00      	cmp	r3, #0
 801f99e:	d106      	bne.n	801f9ae <ip4_reass+0x2c6>
 801f9a0:	4b12      	ldr	r3, [pc, #72]	; (801f9ec <ip4_reass+0x304>)
 801f9a2:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801f9a6:	4914      	ldr	r1, [pc, #80]	; (801f9f8 <ip4_reass+0x310>)
 801f9a8:	4812      	ldr	r0, [pc, #72]	; (801f9f4 <ip4_reass+0x30c>)
 801f9aa:	f001 f9e7 	bl	8020d7c <iprintf>
  if (ipr->p == NULL) {
 801f9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f9b0:	685b      	ldr	r3, [r3, #4]
 801f9b2:	2b00      	cmp	r3, #0
 801f9b4:	d124      	bne.n	801fa00 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801f9b6:	4b0c      	ldr	r3, [pc, #48]	; (801f9e8 <ip4_reass+0x300>)
 801f9b8:	681b      	ldr	r3, [r3, #0]
 801f9ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801f9bc:	429a      	cmp	r2, r3
 801f9be:	d006      	beq.n	801f9ce <ip4_reass+0x2e6>
 801f9c0:	4b0a      	ldr	r3, [pc, #40]	; (801f9ec <ip4_reass+0x304>)
 801f9c2:	f240 22ab 	movw	r2, #683	; 0x2ab
 801f9c6:	490d      	ldr	r1, [pc, #52]	; (801f9fc <ip4_reass+0x314>)
 801f9c8:	480a      	ldr	r0, [pc, #40]	; (801f9f4 <ip4_reass+0x30c>)
 801f9ca:	f001 f9d7 	bl	8020d7c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801f9ce:	2100      	movs	r1, #0
 801f9d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801f9d2:	f7ff fcf1 	bl	801f3b8 <ip_reass_dequeue_datagram>
 801f9d6:	e014      	b.n	801fa02 <ip4_reass+0x31a>
    goto nullreturn;
 801f9d8:	bf00      	nop
 801f9da:	e012      	b.n	801fa02 <ip4_reass+0x31a>
    goto nullreturn;
 801f9dc:	bf00      	nop
 801f9de:	e010      	b.n	801fa02 <ip4_reass+0x31a>
      goto nullreturn;
 801f9e0:	bf00      	nop
 801f9e2:	e00e      	b.n	801fa02 <ip4_reass+0x31a>
 801f9e4:	20022ab0 	.word	0x20022ab0
 801f9e8:	20022aac 	.word	0x20022aac
 801f9ec:	08026ab0 	.word	0x08026ab0
 801f9f0:	08026c20 	.word	0x08026c20
 801f9f4:	08026af8 	.word	0x08026af8
 801f9f8:	08026c3c 	.word	0x08026c3c
 801f9fc:	08026c48 	.word	0x08026c48
  }

nullreturn:
 801fa00:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801fa02:	6878      	ldr	r0, [r7, #4]
 801fa04:	f7f7 f994 	bl	8016d30 <pbuf_free>
  return NULL;
 801fa08:	2300      	movs	r3, #0
}
 801fa0a:	4618      	mov	r0, r3
 801fa0c:	3738      	adds	r7, #56	; 0x38
 801fa0e:	46bd      	mov	sp, r7
 801fa10:	bd80      	pop	{r7, pc}
 801fa12:	bf00      	nop

0801fa14 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801fa14:	b580      	push	{r7, lr}
 801fa16:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801fa18:	2005      	movs	r0, #5
 801fa1a:	f7f6 fa69 	bl	8015ef0 <memp_malloc>
 801fa1e:	4603      	mov	r3, r0
}
 801fa20:	4618      	mov	r0, r3
 801fa22:	bd80      	pop	{r7, pc}

0801fa24 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801fa24:	b580      	push	{r7, lr}
 801fa26:	b082      	sub	sp, #8
 801fa28:	af00      	add	r7, sp, #0
 801fa2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801fa2c:	687b      	ldr	r3, [r7, #4]
 801fa2e:	2b00      	cmp	r3, #0
 801fa30:	d106      	bne.n	801fa40 <ip_frag_free_pbuf_custom_ref+0x1c>
 801fa32:	4b07      	ldr	r3, [pc, #28]	; (801fa50 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801fa34:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801fa38:	4906      	ldr	r1, [pc, #24]	; (801fa54 <ip_frag_free_pbuf_custom_ref+0x30>)
 801fa3a:	4807      	ldr	r0, [pc, #28]	; (801fa58 <ip_frag_free_pbuf_custom_ref+0x34>)
 801fa3c:	f001 f99e 	bl	8020d7c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801fa40:	6879      	ldr	r1, [r7, #4]
 801fa42:	2005      	movs	r0, #5
 801fa44:	f7f6 faa6 	bl	8015f94 <memp_free>
}
 801fa48:	bf00      	nop
 801fa4a:	3708      	adds	r7, #8
 801fa4c:	46bd      	mov	sp, r7
 801fa4e:	bd80      	pop	{r7, pc}
 801fa50:	08026ab0 	.word	0x08026ab0
 801fa54:	08026c68 	.word	0x08026c68
 801fa58:	08026af8 	.word	0x08026af8

0801fa5c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801fa5c:	b580      	push	{r7, lr}
 801fa5e:	b084      	sub	sp, #16
 801fa60:	af00      	add	r7, sp, #0
 801fa62:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801fa64:	687b      	ldr	r3, [r7, #4]
 801fa66:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801fa68:	68fb      	ldr	r3, [r7, #12]
 801fa6a:	2b00      	cmp	r3, #0
 801fa6c:	d106      	bne.n	801fa7c <ipfrag_free_pbuf_custom+0x20>
 801fa6e:	4b11      	ldr	r3, [pc, #68]	; (801fab4 <ipfrag_free_pbuf_custom+0x58>)
 801fa70:	f240 22ce 	movw	r2, #718	; 0x2ce
 801fa74:	4910      	ldr	r1, [pc, #64]	; (801fab8 <ipfrag_free_pbuf_custom+0x5c>)
 801fa76:	4811      	ldr	r0, [pc, #68]	; (801fabc <ipfrag_free_pbuf_custom+0x60>)
 801fa78:	f001 f980 	bl	8020d7c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801fa7c:	68fa      	ldr	r2, [r7, #12]
 801fa7e:	687b      	ldr	r3, [r7, #4]
 801fa80:	429a      	cmp	r2, r3
 801fa82:	d006      	beq.n	801fa92 <ipfrag_free_pbuf_custom+0x36>
 801fa84:	4b0b      	ldr	r3, [pc, #44]	; (801fab4 <ipfrag_free_pbuf_custom+0x58>)
 801fa86:	f240 22cf 	movw	r2, #719	; 0x2cf
 801fa8a:	490d      	ldr	r1, [pc, #52]	; (801fac0 <ipfrag_free_pbuf_custom+0x64>)
 801fa8c:	480b      	ldr	r0, [pc, #44]	; (801fabc <ipfrag_free_pbuf_custom+0x60>)
 801fa8e:	f001 f975 	bl	8020d7c <iprintf>
  if (pcr->original != NULL) {
 801fa92:	68fb      	ldr	r3, [r7, #12]
 801fa94:	695b      	ldr	r3, [r3, #20]
 801fa96:	2b00      	cmp	r3, #0
 801fa98:	d004      	beq.n	801faa4 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801fa9a:	68fb      	ldr	r3, [r7, #12]
 801fa9c:	695b      	ldr	r3, [r3, #20]
 801fa9e:	4618      	mov	r0, r3
 801faa0:	f7f7 f946 	bl	8016d30 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801faa4:	68f8      	ldr	r0, [r7, #12]
 801faa6:	f7ff ffbd 	bl	801fa24 <ip_frag_free_pbuf_custom_ref>
}
 801faaa:	bf00      	nop
 801faac:	3710      	adds	r7, #16
 801faae:	46bd      	mov	sp, r7
 801fab0:	bd80      	pop	{r7, pc}
 801fab2:	bf00      	nop
 801fab4:	08026ab0 	.word	0x08026ab0
 801fab8:	08026c74 	.word	0x08026c74
 801fabc:	08026af8 	.word	0x08026af8
 801fac0:	08026c80 	.word	0x08026c80

0801fac4 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801fac4:	b580      	push	{r7, lr}
 801fac6:	b094      	sub	sp, #80	; 0x50
 801fac8:	af02      	add	r7, sp, #8
 801faca:	60f8      	str	r0, [r7, #12]
 801facc:	60b9      	str	r1, [r7, #8]
 801face:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801fad0:	2300      	movs	r3, #0
 801fad2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801fad6:	68bb      	ldr	r3, [r7, #8]
 801fad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801fada:	3b14      	subs	r3, #20
 801fadc:	2b00      	cmp	r3, #0
 801fade:	da00      	bge.n	801fae2 <ip4_frag+0x1e>
 801fae0:	3307      	adds	r3, #7
 801fae2:	10db      	asrs	r3, r3, #3
 801fae4:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801fae6:	2314      	movs	r3, #20
 801fae8:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801faea:	68fb      	ldr	r3, [r7, #12]
 801faec:	685b      	ldr	r3, [r3, #4]
 801faee:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801faf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801faf2:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801faf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801faf6:	781b      	ldrb	r3, [r3, #0]
 801faf8:	f003 030f 	and.w	r3, r3, #15
 801fafc:	b2db      	uxtb	r3, r3
 801fafe:	009b      	lsls	r3, r3, #2
 801fb00:	b2db      	uxtb	r3, r3
 801fb02:	2b14      	cmp	r3, #20
 801fb04:	d002      	beq.n	801fb0c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801fb06:	f06f 0305 	mvn.w	r3, #5
 801fb0a:	e110      	b.n	801fd2e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801fb0c:	68fb      	ldr	r3, [r7, #12]
 801fb0e:	895b      	ldrh	r3, [r3, #10]
 801fb10:	2b13      	cmp	r3, #19
 801fb12:	d809      	bhi.n	801fb28 <ip4_frag+0x64>
 801fb14:	4b88      	ldr	r3, [pc, #544]	; (801fd38 <ip4_frag+0x274>)
 801fb16:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801fb1a:	4988      	ldr	r1, [pc, #544]	; (801fd3c <ip4_frag+0x278>)
 801fb1c:	4888      	ldr	r0, [pc, #544]	; (801fd40 <ip4_frag+0x27c>)
 801fb1e:	f001 f92d 	bl	8020d7c <iprintf>
 801fb22:	f06f 0305 	mvn.w	r3, #5
 801fb26:	e102      	b.n	801fd2e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801fb28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fb2a:	88db      	ldrh	r3, [r3, #6]
 801fb2c:	b29b      	uxth	r3, r3
 801fb2e:	4618      	mov	r0, r3
 801fb30:	f7f5 fd28 	bl	8015584 <lwip_htons>
 801fb34:	4603      	mov	r3, r0
 801fb36:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801fb38:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801fb3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801fb3e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801fb42:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801fb44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801fb48:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801fb4a:	68fb      	ldr	r3, [r7, #12]
 801fb4c:	891b      	ldrh	r3, [r3, #8]
 801fb4e:	3b14      	subs	r3, #20
 801fb50:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801fb54:	e0e1      	b.n	801fd1a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801fb56:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801fb58:	00db      	lsls	r3, r3, #3
 801fb5a:	b29b      	uxth	r3, r3
 801fb5c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801fb60:	4293      	cmp	r3, r2
 801fb62:	bf28      	it	cs
 801fb64:	4613      	movcs	r3, r2
 801fb66:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801fb68:	f44f 7220 	mov.w	r2, #640	; 0x280
 801fb6c:	2114      	movs	r1, #20
 801fb6e:	200e      	movs	r0, #14
 801fb70:	f7f6 fdca 	bl	8016708 <pbuf_alloc>
 801fb74:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801fb76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fb78:	2b00      	cmp	r3, #0
 801fb7a:	f000 80d5 	beq.w	801fd28 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801fb7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fb80:	895b      	ldrh	r3, [r3, #10]
 801fb82:	2b13      	cmp	r3, #19
 801fb84:	d806      	bhi.n	801fb94 <ip4_frag+0xd0>
 801fb86:	4b6c      	ldr	r3, [pc, #432]	; (801fd38 <ip4_frag+0x274>)
 801fb88:	f44f 7249 	mov.w	r2, #804	; 0x324
 801fb8c:	496d      	ldr	r1, [pc, #436]	; (801fd44 <ip4_frag+0x280>)
 801fb8e:	486c      	ldr	r0, [pc, #432]	; (801fd40 <ip4_frag+0x27c>)
 801fb90:	f001 f8f4 	bl	8020d7c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801fb94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fb96:	685b      	ldr	r3, [r3, #4]
 801fb98:	2214      	movs	r2, #20
 801fb9a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801fb9c:	4618      	mov	r0, r3
 801fb9e:	f000 fba9 	bl	80202f4 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801fba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801fba4:	685b      	ldr	r3, [r3, #4]
 801fba6:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801fba8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801fbaa:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801fbae:	e064      	b.n	801fc7a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801fbb0:	68fb      	ldr	r3, [r7, #12]
 801fbb2:	895a      	ldrh	r2, [r3, #10]
 801fbb4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801fbb6:	1ad3      	subs	r3, r2, r3
 801fbb8:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801fbba:	68fb      	ldr	r3, [r7, #12]
 801fbbc:	895b      	ldrh	r3, [r3, #10]
 801fbbe:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801fbc0:	429a      	cmp	r2, r3
 801fbc2:	d906      	bls.n	801fbd2 <ip4_frag+0x10e>
 801fbc4:	4b5c      	ldr	r3, [pc, #368]	; (801fd38 <ip4_frag+0x274>)
 801fbc6:	f240 322d 	movw	r2, #813	; 0x32d
 801fbca:	495f      	ldr	r1, [pc, #380]	; (801fd48 <ip4_frag+0x284>)
 801fbcc:	485c      	ldr	r0, [pc, #368]	; (801fd40 <ip4_frag+0x27c>)
 801fbce:	f001 f8d5 	bl	8020d7c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801fbd2:	8bfa      	ldrh	r2, [r7, #30]
 801fbd4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801fbd8:	4293      	cmp	r3, r2
 801fbda:	bf28      	it	cs
 801fbdc:	4613      	movcs	r3, r2
 801fbde:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801fbe2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801fbe6:	2b00      	cmp	r3, #0
 801fbe8:	d105      	bne.n	801fbf6 <ip4_frag+0x132>
        poff = 0;
 801fbea:	2300      	movs	r3, #0
 801fbec:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801fbee:	68fb      	ldr	r3, [r7, #12]
 801fbf0:	681b      	ldr	r3, [r3, #0]
 801fbf2:	60fb      	str	r3, [r7, #12]
        continue;
 801fbf4:	e041      	b.n	801fc7a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801fbf6:	f7ff ff0d 	bl	801fa14 <ip_frag_alloc_pbuf_custom_ref>
 801fbfa:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801fbfc:	69bb      	ldr	r3, [r7, #24]
 801fbfe:	2b00      	cmp	r3, #0
 801fc00:	d103      	bne.n	801fc0a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801fc02:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801fc04:	f7f7 f894 	bl	8016d30 <pbuf_free>
        goto memerr;
 801fc08:	e08f      	b.n	801fd2a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801fc0a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801fc0c:	68fb      	ldr	r3, [r7, #12]
 801fc0e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801fc10:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801fc12:	4413      	add	r3, r2
 801fc14:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801fc18:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801fc1c:	9201      	str	r2, [sp, #4]
 801fc1e:	9300      	str	r3, [sp, #0]
 801fc20:	4603      	mov	r3, r0
 801fc22:	2241      	movs	r2, #65	; 0x41
 801fc24:	2000      	movs	r0, #0
 801fc26:	f7f6 fe97 	bl	8016958 <pbuf_alloced_custom>
 801fc2a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801fc2c:	697b      	ldr	r3, [r7, #20]
 801fc2e:	2b00      	cmp	r3, #0
 801fc30:	d106      	bne.n	801fc40 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801fc32:	69b8      	ldr	r0, [r7, #24]
 801fc34:	f7ff fef6 	bl	801fa24 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801fc38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801fc3a:	f7f7 f879 	bl	8016d30 <pbuf_free>
        goto memerr;
 801fc3e:	e074      	b.n	801fd2a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801fc40:	68f8      	ldr	r0, [r7, #12]
 801fc42:	f7f7 f91b 	bl	8016e7c <pbuf_ref>
      pcr->original = p;
 801fc46:	69bb      	ldr	r3, [r7, #24]
 801fc48:	68fa      	ldr	r2, [r7, #12]
 801fc4a:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801fc4c:	69bb      	ldr	r3, [r7, #24]
 801fc4e:	4a3f      	ldr	r2, [pc, #252]	; (801fd4c <ip4_frag+0x288>)
 801fc50:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801fc52:	6979      	ldr	r1, [r7, #20]
 801fc54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801fc56:	f7f7 f939 	bl	8016ecc <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801fc5a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801fc5e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801fc62:	1ad3      	subs	r3, r2, r3
 801fc64:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801fc68:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801fc6c:	2b00      	cmp	r3, #0
 801fc6e:	d004      	beq.n	801fc7a <ip4_frag+0x1b6>
        poff = 0;
 801fc70:	2300      	movs	r3, #0
 801fc72:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801fc74:	68fb      	ldr	r3, [r7, #12]
 801fc76:	681b      	ldr	r3, [r3, #0]
 801fc78:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801fc7a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801fc7e:	2b00      	cmp	r3, #0
 801fc80:	d196      	bne.n	801fbb0 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801fc82:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801fc84:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801fc88:	4413      	add	r3, r2
 801fc8a:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801fc8c:	68bb      	ldr	r3, [r7, #8]
 801fc8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801fc90:	f1a3 0213 	sub.w	r2, r3, #19
 801fc94:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801fc98:	429a      	cmp	r2, r3
 801fc9a:	bfcc      	ite	gt
 801fc9c:	2301      	movgt	r3, #1
 801fc9e:	2300      	movle	r3, #0
 801fca0:	b2db      	uxtb	r3, r3
 801fca2:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801fca4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801fca8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801fcac:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801fcae:	6a3b      	ldr	r3, [r7, #32]
 801fcb0:	2b00      	cmp	r3, #0
 801fcb2:	d002      	beq.n	801fcba <ip4_frag+0x1f6>
 801fcb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801fcb6:	2b00      	cmp	r3, #0
 801fcb8:	d003      	beq.n	801fcc2 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801fcba:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801fcbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801fcc0:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801fcc2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801fcc4:	4618      	mov	r0, r3
 801fcc6:	f7f5 fc5d 	bl	8015584 <lwip_htons>
 801fcca:	4603      	mov	r3, r0
 801fccc:	461a      	mov	r2, r3
 801fcce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fcd0:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801fcd2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801fcd4:	3314      	adds	r3, #20
 801fcd6:	b29b      	uxth	r3, r3
 801fcd8:	4618      	mov	r0, r3
 801fcda:	f7f5 fc53 	bl	8015584 <lwip_htons>
 801fcde:	4603      	mov	r3, r0
 801fce0:	461a      	mov	r2, r3
 801fce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fce4:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801fce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fce8:	2200      	movs	r2, #0
 801fcea:	729a      	strb	r2, [r3, #10]
 801fcec:	2200      	movs	r2, #0
 801fcee:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801fcf0:	68bb      	ldr	r3, [r7, #8]
 801fcf2:	695b      	ldr	r3, [r3, #20]
 801fcf4:	687a      	ldr	r2, [r7, #4]
 801fcf6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801fcf8:	68b8      	ldr	r0, [r7, #8]
 801fcfa:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801fcfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801fcfe:	f7f7 f817 	bl	8016d30 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801fd02:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801fd06:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801fd08:	1ad3      	subs	r3, r2, r3
 801fd0a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801fd0e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801fd12:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801fd14:	4413      	add	r3, r2
 801fd16:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801fd1a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801fd1e:	2b00      	cmp	r3, #0
 801fd20:	f47f af19 	bne.w	801fb56 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801fd24:	2300      	movs	r3, #0
 801fd26:	e002      	b.n	801fd2e <ip4_frag+0x26a>
      goto memerr;
 801fd28:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801fd2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801fd2e:	4618      	mov	r0, r3
 801fd30:	3748      	adds	r7, #72	; 0x48
 801fd32:	46bd      	mov	sp, r7
 801fd34:	bd80      	pop	{r7, pc}
 801fd36:	bf00      	nop
 801fd38:	08026ab0 	.word	0x08026ab0
 801fd3c:	08026c8c 	.word	0x08026c8c
 801fd40:	08026af8 	.word	0x08026af8
 801fd44:	08026ca8 	.word	0x08026ca8
 801fd48:	08026cc8 	.word	0x08026cc8
 801fd4c:	0801fa5d 	.word	0x0801fa5d

0801fd50 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801fd50:	b580      	push	{r7, lr}
 801fd52:	b086      	sub	sp, #24
 801fd54:	af00      	add	r7, sp, #0
 801fd56:	6078      	str	r0, [r7, #4]
 801fd58:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801fd5a:	230e      	movs	r3, #14
 801fd5c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801fd5e:	687b      	ldr	r3, [r7, #4]
 801fd60:	895b      	ldrh	r3, [r3, #10]
 801fd62:	2b0e      	cmp	r3, #14
 801fd64:	d96e      	bls.n	801fe44 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801fd66:	687b      	ldr	r3, [r7, #4]
 801fd68:	7bdb      	ldrb	r3, [r3, #15]
 801fd6a:	2b00      	cmp	r3, #0
 801fd6c:	d106      	bne.n	801fd7c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801fd6e:	683b      	ldr	r3, [r7, #0]
 801fd70:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801fd74:	3301      	adds	r3, #1
 801fd76:	b2da      	uxtb	r2, r3
 801fd78:	687b      	ldr	r3, [r7, #4]
 801fd7a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801fd7c:	687b      	ldr	r3, [r7, #4]
 801fd7e:	685b      	ldr	r3, [r3, #4]
 801fd80:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801fd82:	693b      	ldr	r3, [r7, #16]
 801fd84:	7b1a      	ldrb	r2, [r3, #12]
 801fd86:	7b5b      	ldrb	r3, [r3, #13]
 801fd88:	021b      	lsls	r3, r3, #8
 801fd8a:	4313      	orrs	r3, r2
 801fd8c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801fd8e:	693b      	ldr	r3, [r7, #16]
 801fd90:	781b      	ldrb	r3, [r3, #0]
 801fd92:	f003 0301 	and.w	r3, r3, #1
 801fd96:	2b00      	cmp	r3, #0
 801fd98:	d023      	beq.n	801fde2 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801fd9a:	693b      	ldr	r3, [r7, #16]
 801fd9c:	781b      	ldrb	r3, [r3, #0]
 801fd9e:	2b01      	cmp	r3, #1
 801fda0:	d10f      	bne.n	801fdc2 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801fda2:	693b      	ldr	r3, [r7, #16]
 801fda4:	785b      	ldrb	r3, [r3, #1]
 801fda6:	2b00      	cmp	r3, #0
 801fda8:	d11b      	bne.n	801fde2 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801fdaa:	693b      	ldr	r3, [r7, #16]
 801fdac:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801fdae:	2b5e      	cmp	r3, #94	; 0x5e
 801fdb0:	d117      	bne.n	801fde2 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801fdb2:	687b      	ldr	r3, [r7, #4]
 801fdb4:	7b5b      	ldrb	r3, [r3, #13]
 801fdb6:	f043 0310 	orr.w	r3, r3, #16
 801fdba:	b2da      	uxtb	r2, r3
 801fdbc:	687b      	ldr	r3, [r7, #4]
 801fdbe:	735a      	strb	r2, [r3, #13]
 801fdc0:	e00f      	b.n	801fde2 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801fdc2:	693b      	ldr	r3, [r7, #16]
 801fdc4:	2206      	movs	r2, #6
 801fdc6:	4928      	ldr	r1, [pc, #160]	; (801fe68 <ethernet_input+0x118>)
 801fdc8:	4618      	mov	r0, r3
 801fdca:	f000 fa85 	bl	80202d8 <memcmp>
 801fdce:	4603      	mov	r3, r0
 801fdd0:	2b00      	cmp	r3, #0
 801fdd2:	d106      	bne.n	801fde2 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801fdd4:	687b      	ldr	r3, [r7, #4]
 801fdd6:	7b5b      	ldrb	r3, [r3, #13]
 801fdd8:	f043 0308 	orr.w	r3, r3, #8
 801fddc:	b2da      	uxtb	r2, r3
 801fdde:	687b      	ldr	r3, [r7, #4]
 801fde0:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801fde2:	89fb      	ldrh	r3, [r7, #14]
 801fde4:	2b08      	cmp	r3, #8
 801fde6:	d003      	beq.n	801fdf0 <ethernet_input+0xa0>
 801fde8:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801fdec:	d014      	beq.n	801fe18 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801fdee:	e032      	b.n	801fe56 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801fdf0:	683b      	ldr	r3, [r7, #0]
 801fdf2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801fdf6:	f003 0308 	and.w	r3, r3, #8
 801fdfa:	2b00      	cmp	r3, #0
 801fdfc:	d024      	beq.n	801fe48 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801fdfe:	8afb      	ldrh	r3, [r7, #22]
 801fe00:	4619      	mov	r1, r3
 801fe02:	6878      	ldr	r0, [r7, #4]
 801fe04:	f7f6 fedc 	bl	8016bc0 <pbuf_remove_header>
 801fe08:	4603      	mov	r3, r0
 801fe0a:	2b00      	cmp	r3, #0
 801fe0c:	d11e      	bne.n	801fe4c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801fe0e:	6839      	ldr	r1, [r7, #0]
 801fe10:	6878      	ldr	r0, [r7, #4]
 801fe12:	f7fe fe95 	bl	801eb40 <ip4_input>
      break;
 801fe16:	e013      	b.n	801fe40 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801fe18:	683b      	ldr	r3, [r7, #0]
 801fe1a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801fe1e:	f003 0308 	and.w	r3, r3, #8
 801fe22:	2b00      	cmp	r3, #0
 801fe24:	d014      	beq.n	801fe50 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801fe26:	8afb      	ldrh	r3, [r7, #22]
 801fe28:	4619      	mov	r1, r3
 801fe2a:	6878      	ldr	r0, [r7, #4]
 801fe2c:	f7f6 fec8 	bl	8016bc0 <pbuf_remove_header>
 801fe30:	4603      	mov	r3, r0
 801fe32:	2b00      	cmp	r3, #0
 801fe34:	d10e      	bne.n	801fe54 <ethernet_input+0x104>
        etharp_input(p, netif);
 801fe36:	6839      	ldr	r1, [r7, #0]
 801fe38:	6878      	ldr	r0, [r7, #4]
 801fe3a:	f7fe f835 	bl	801dea8 <etharp_input>
      break;
 801fe3e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801fe40:	2300      	movs	r3, #0
 801fe42:	e00c      	b.n	801fe5e <ethernet_input+0x10e>
    goto free_and_return;
 801fe44:	bf00      	nop
 801fe46:	e006      	b.n	801fe56 <ethernet_input+0x106>
        goto free_and_return;
 801fe48:	bf00      	nop
 801fe4a:	e004      	b.n	801fe56 <ethernet_input+0x106>
        goto free_and_return;
 801fe4c:	bf00      	nop
 801fe4e:	e002      	b.n	801fe56 <ethernet_input+0x106>
        goto free_and_return;
 801fe50:	bf00      	nop
 801fe52:	e000      	b.n	801fe56 <ethernet_input+0x106>
        goto free_and_return;
 801fe54:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801fe56:	6878      	ldr	r0, [r7, #4]
 801fe58:	f7f6 ff6a 	bl	8016d30 <pbuf_free>
  return ERR_OK;
 801fe5c:	2300      	movs	r3, #0
}
 801fe5e:	4618      	mov	r0, r3
 801fe60:	3718      	adds	r7, #24
 801fe62:	46bd      	mov	sp, r7
 801fe64:	bd80      	pop	{r7, pc}
 801fe66:	bf00      	nop
 801fe68:	0802d08c 	.word	0x0802d08c

0801fe6c <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801fe6c:	b580      	push	{r7, lr}
 801fe6e:	b086      	sub	sp, #24
 801fe70:	af00      	add	r7, sp, #0
 801fe72:	60f8      	str	r0, [r7, #12]
 801fe74:	60b9      	str	r1, [r7, #8]
 801fe76:	607a      	str	r2, [r7, #4]
 801fe78:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801fe7a:	8c3b      	ldrh	r3, [r7, #32]
 801fe7c:	4618      	mov	r0, r3
 801fe7e:	f7f5 fb81 	bl	8015584 <lwip_htons>
 801fe82:	4603      	mov	r3, r0
 801fe84:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801fe86:	210e      	movs	r1, #14
 801fe88:	68b8      	ldr	r0, [r7, #8]
 801fe8a:	f7f6 fe89 	bl	8016ba0 <pbuf_add_header>
 801fe8e:	4603      	mov	r3, r0
 801fe90:	2b00      	cmp	r3, #0
 801fe92:	d125      	bne.n	801fee0 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801fe94:	68bb      	ldr	r3, [r7, #8]
 801fe96:	685b      	ldr	r3, [r3, #4]
 801fe98:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801fe9a:	693b      	ldr	r3, [r7, #16]
 801fe9c:	8afa      	ldrh	r2, [r7, #22]
 801fe9e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801fea0:	693b      	ldr	r3, [r7, #16]
 801fea2:	2206      	movs	r2, #6
 801fea4:	6839      	ldr	r1, [r7, #0]
 801fea6:	4618      	mov	r0, r3
 801fea8:	f000 fa24 	bl	80202f4 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801feac:	693b      	ldr	r3, [r7, #16]
 801feae:	3306      	adds	r3, #6
 801feb0:	2206      	movs	r2, #6
 801feb2:	6879      	ldr	r1, [r7, #4]
 801feb4:	4618      	mov	r0, r3
 801feb6:	f000 fa1d 	bl	80202f4 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801feba:	68fb      	ldr	r3, [r7, #12]
 801febc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801fec0:	2b06      	cmp	r3, #6
 801fec2:	d006      	beq.n	801fed2 <ethernet_output+0x66>
 801fec4:	4b0a      	ldr	r3, [pc, #40]	; (801fef0 <ethernet_output+0x84>)
 801fec6:	f44f 7299 	mov.w	r2, #306	; 0x132
 801feca:	490a      	ldr	r1, [pc, #40]	; (801fef4 <ethernet_output+0x88>)
 801fecc:	480a      	ldr	r0, [pc, #40]	; (801fef8 <ethernet_output+0x8c>)
 801fece:	f000 ff55 	bl	8020d7c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801fed2:	68fb      	ldr	r3, [r7, #12]
 801fed4:	699b      	ldr	r3, [r3, #24]
 801fed6:	68b9      	ldr	r1, [r7, #8]
 801fed8:	68f8      	ldr	r0, [r7, #12]
 801feda:	4798      	blx	r3
 801fedc:	4603      	mov	r3, r0
 801fede:	e002      	b.n	801fee6 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801fee0:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801fee2:	f06f 0301 	mvn.w	r3, #1
}
 801fee6:	4618      	mov	r0, r3
 801fee8:	3718      	adds	r7, #24
 801feea:	46bd      	mov	sp, r7
 801feec:	bd80      	pop	{r7, pc}
 801feee:	bf00      	nop
 801fef0:	08026cd8 	.word	0x08026cd8
 801fef4:	08026d10 	.word	0x08026d10
 801fef8:	08026d44 	.word	0x08026d44

0801fefc <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801fefc:	b580      	push	{r7, lr}
 801fefe:	b082      	sub	sp, #8
 801ff00:	af00      	add	r7, sp, #0
 801ff02:	6078      	str	r0, [r7, #4]
 801ff04:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801ff06:	683b      	ldr	r3, [r7, #0]
 801ff08:	2200      	movs	r2, #0
 801ff0a:	2104      	movs	r1, #4
 801ff0c:	4618      	mov	r0, r3
 801ff0e:	f7ed fff1 	bl	800def4 <osMessageQueueNew>
 801ff12:	4602      	mov	r2, r0
 801ff14:	687b      	ldr	r3, [r7, #4]
 801ff16:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801ff18:	687b      	ldr	r3, [r7, #4]
 801ff1a:	681b      	ldr	r3, [r3, #0]
 801ff1c:	2b00      	cmp	r3, #0
 801ff1e:	d102      	bne.n	801ff26 <sys_mbox_new+0x2a>
    return ERR_MEM;
 801ff20:	f04f 33ff 	mov.w	r3, #4294967295
 801ff24:	e000      	b.n	801ff28 <sys_mbox_new+0x2c>

  return ERR_OK;
 801ff26:	2300      	movs	r3, #0
}
 801ff28:	4618      	mov	r0, r3
 801ff2a:	3708      	adds	r7, #8
 801ff2c:	46bd      	mov	sp, r7
 801ff2e:	bd80      	pop	{r7, pc}

0801ff30 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801ff30:	b580      	push	{r7, lr}
 801ff32:	b082      	sub	sp, #8
 801ff34:	af00      	add	r7, sp, #0
 801ff36:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
#else
  if(osMessageQueueGetCount(*mbox))
 801ff38:	687b      	ldr	r3, [r7, #4]
 801ff3a:	681b      	ldr	r3, [r3, #0]
 801ff3c:	4618      	mov	r0, r3
 801ff3e:	f7ee f90b 	bl	800e158 <osMessageQueueGetCount>

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
#else
  osMessageQueueDelete(*mbox);
 801ff42:	687b      	ldr	r3, [r7, #4]
 801ff44:	681b      	ldr	r3, [r3, #0]
 801ff46:	4618      	mov	r0, r3
 801ff48:	f7ee f926 	bl	800e198 <osMessageQueueDelete>
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801ff4c:	bf00      	nop
 801ff4e:	3708      	adds	r7, #8
 801ff50:	46bd      	mov	sp, r7
 801ff52:	bd80      	pop	{r7, pc}

0801ff54 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801ff54:	b580      	push	{r7, lr}
 801ff56:	b084      	sub	sp, #16
 801ff58:	af00      	add	r7, sp, #0
 801ff5a:	6078      	str	r0, [r7, #4]
 801ff5c:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801ff5e:	687b      	ldr	r3, [r7, #4]
 801ff60:	6818      	ldr	r0, [r3, #0]
 801ff62:	4639      	mov	r1, r7
 801ff64:	2300      	movs	r3, #0
 801ff66:	2200      	movs	r2, #0
 801ff68:	f7ee f838 	bl	800dfdc <osMessageQueuePut>
 801ff6c:	4603      	mov	r3, r0
 801ff6e:	2b00      	cmp	r3, #0
 801ff70:	d102      	bne.n	801ff78 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801ff72:	2300      	movs	r3, #0
 801ff74:	73fb      	strb	r3, [r7, #15]
 801ff76:	e001      	b.n	801ff7c <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801ff78:	23ff      	movs	r3, #255	; 0xff
 801ff7a:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801ff7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801ff80:	4618      	mov	r0, r3
 801ff82:	3710      	adds	r7, #16
 801ff84:	46bd      	mov	sp, r7
 801ff86:	bd80      	pop	{r7, pc}

0801ff88 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801ff88:	b580      	push	{r7, lr}
 801ff8a:	b086      	sub	sp, #24
 801ff8c:	af00      	add	r7, sp, #0
 801ff8e:	60f8      	str	r0, [r7, #12]
 801ff90:	60b9      	str	r1, [r7, #8]
 801ff92:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801ff94:	f7ed fc9a 	bl	800d8cc <osKernelGetTickCount>
 801ff98:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801ff9a:	687b      	ldr	r3, [r7, #4]
 801ff9c:	2b00      	cmp	r3, #0
 801ff9e:	d013      	beq.n	801ffc8 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801ffa0:	68fb      	ldr	r3, [r7, #12]
 801ffa2:	6818      	ldr	r0, [r3, #0]
 801ffa4:	687b      	ldr	r3, [r7, #4]
 801ffa6:	2200      	movs	r2, #0
 801ffa8:	68b9      	ldr	r1, [r7, #8]
 801ffaa:	f7ee f877 	bl	800e09c <osMessageQueueGet>
 801ffae:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801ffb0:	693b      	ldr	r3, [r7, #16]
 801ffb2:	2b00      	cmp	r3, #0
 801ffb4:	d105      	bne.n	801ffc2 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801ffb6:	f7ed fc89 	bl	800d8cc <osKernelGetTickCount>
 801ffba:	4602      	mov	r2, r0
 801ffbc:	697b      	ldr	r3, [r7, #20]
 801ffbe:	1ad3      	subs	r3, r2, r3
 801ffc0:	e00f      	b.n	801ffe2 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801ffc2:	f04f 33ff 	mov.w	r3, #4294967295
 801ffc6:	e00c      	b.n	801ffe2 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801ffc8:	68fb      	ldr	r3, [r7, #12]
 801ffca:	6818      	ldr	r0, [r3, #0]
 801ffcc:	f04f 33ff 	mov.w	r3, #4294967295
 801ffd0:	2200      	movs	r2, #0
 801ffd2:	68b9      	ldr	r1, [r7, #8]
 801ffd4:	f7ee f862 	bl	800e09c <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801ffd8:	f7ed fc78 	bl	800d8cc <osKernelGetTickCount>
 801ffdc:	4602      	mov	r2, r0
 801ffde:	697b      	ldr	r3, [r7, #20]
 801ffe0:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801ffe2:	4618      	mov	r0, r3
 801ffe4:	3718      	adds	r7, #24
 801ffe6:	46bd      	mov	sp, r7
 801ffe8:	bd80      	pop	{r7, pc}

0801ffea <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801ffea:	b580      	push	{r7, lr}
 801ffec:	b082      	sub	sp, #8
 801ffee:	af00      	add	r7, sp, #0
 801fff0:	6078      	str	r0, [r7, #4]
 801fff2:	6039      	str	r1, [r7, #0]

  if(event.status == osEventMessage)
  {
    *msg = (void *)event.value.v;
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
 801fff4:	687b      	ldr	r3, [r7, #4]
 801fff6:	6818      	ldr	r0, [r3, #0]
 801fff8:	2300      	movs	r3, #0
 801fffa:	2200      	movs	r2, #0
 801fffc:	6839      	ldr	r1, [r7, #0]
 801fffe:	f7ee f84d 	bl	800e09c <osMessageQueueGet>
 8020002:	4603      	mov	r3, r0
 8020004:	2b00      	cmp	r3, #0
 8020006:	d101      	bne.n	802000c <sys_arch_mbox_tryfetch+0x22>
  {
#endif
    return ERR_OK;
 8020008:	2300      	movs	r3, #0
 802000a:	e001      	b.n	8020010 <sys_arch_mbox_tryfetch+0x26>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 802000c:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8020010:	4618      	mov	r0, r3
 8020012:	3708      	adds	r7, #8
 8020014:	46bd      	mov	sp, r7
 8020016:	bd80      	pop	{r7, pc}

08020018 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8020018:	b480      	push	{r7}
 802001a:	b083      	sub	sp, #12
 802001c:	af00      	add	r7, sp, #0
 802001e:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8020020:	687b      	ldr	r3, [r7, #4]
 8020022:	681b      	ldr	r3, [r3, #0]
 8020024:	2b00      	cmp	r3, #0
 8020026:	d101      	bne.n	802002c <sys_mbox_valid+0x14>
    return 0;
 8020028:	2300      	movs	r3, #0
 802002a:	e000      	b.n	802002e <sys_mbox_valid+0x16>
  else
    return 1;
 802002c:	2301      	movs	r3, #1
}
 802002e:	4618      	mov	r0, r3
 8020030:	370c      	adds	r7, #12
 8020032:	46bd      	mov	sp, r7
 8020034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020038:	4770      	bx	lr

0802003a <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 802003a:	b480      	push	{r7}
 802003c:	b083      	sub	sp, #12
 802003e:	af00      	add	r7, sp, #0
 8020040:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 8020042:	687b      	ldr	r3, [r7, #4]
 8020044:	2200      	movs	r2, #0
 8020046:	601a      	str	r2, [r3, #0]
}
 8020048:	bf00      	nop
 802004a:	370c      	adds	r7, #12
 802004c:	46bd      	mov	sp, r7
 802004e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020052:	4770      	bx	lr

08020054 <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 8020054:	b580      	push	{r7, lr}
 8020056:	b082      	sub	sp, #8
 8020058:	af00      	add	r7, sp, #0
 802005a:	6078      	str	r0, [r7, #4]
 802005c:	460b      	mov	r3, r1
 802005e:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
 8020060:	78fb      	ldrb	r3, [r7, #3]
 8020062:	2200      	movs	r2, #0
 8020064:	4619      	mov	r1, r3
 8020066:	f64f 70ff 	movw	r0, #65535	; 0xffff
 802006a:	f7ed fdff 	bl	800dc6c <osSemaphoreNew>
 802006e:	4602      	mov	r2, r0
 8020070:	687b      	ldr	r3, [r7, #4]
 8020072:	601a      	str	r2, [r3, #0]
#endif

  if(*sem == NULL)
 8020074:	687b      	ldr	r3, [r7, #4]
 8020076:	681b      	ldr	r3, [r3, #0]
 8020078:	2b00      	cmp	r3, #0
 802007a:	d102      	bne.n	8020082 <sys_sem_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 802007c:	f04f 33ff 	mov.w	r3, #4294967295
 8020080:	e009      	b.n	8020096 <sys_sem_new+0x42>
  }

  if(count == 0)	// Means it can't be taken
 8020082:	78fb      	ldrb	r3, [r7, #3]
 8020084:	2b00      	cmp	r3, #0
 8020086:	d105      	bne.n	8020094 <sys_sem_new+0x40>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
#else
    osSemaphoreAcquire(*sem, 0);
 8020088:	687b      	ldr	r3, [r7, #4]
 802008a:	681b      	ldr	r3, [r3, #0]
 802008c:	2100      	movs	r1, #0
 802008e:	4618      	mov	r0, r3
 8020090:	f7ed fe76 	bl	800dd80 <osSemaphoreAcquire>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 8020094:	2300      	movs	r3, #0
}
 8020096:	4618      	mov	r0, r3
 8020098:	3708      	adds	r7, #8
 802009a:	46bd      	mov	sp, r7
 802009c:	bd80      	pop	{r7, pc}

0802009e <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 802009e:	b580      	push	{r7, lr}
 80200a0:	b084      	sub	sp, #16
 80200a2:	af00      	add	r7, sp, #0
 80200a4:	6078      	str	r0, [r7, #4]
 80200a6:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
#else
  uint32_t starttime = osKernelGetTickCount();
 80200a8:	f7ed fc10 	bl	800d8cc <osKernelGetTickCount>
 80200ac:	60f8      	str	r0, [r7, #12]
#endif
  if(timeout != 0)
 80200ae:	683b      	ldr	r3, [r7, #0]
 80200b0:	2b00      	cmp	r3, #0
 80200b2:	d011      	beq.n	80200d8 <sys_arch_sem_wait+0x3a>
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
    {
      return (osKernelSysTick() - starttime);
#else
    if(osSemaphoreAcquire(*sem, timeout) == osOK)
 80200b4:	687b      	ldr	r3, [r7, #4]
 80200b6:	681b      	ldr	r3, [r3, #0]
 80200b8:	6839      	ldr	r1, [r7, #0]
 80200ba:	4618      	mov	r0, r3
 80200bc:	f7ed fe60 	bl	800dd80 <osSemaphoreAcquire>
 80200c0:	4603      	mov	r3, r0
 80200c2:	2b00      	cmp	r3, #0
 80200c4:	d105      	bne.n	80200d2 <sys_arch_sem_wait+0x34>
    {
        return (osKernelGetTickCount() - starttime);
 80200c6:	f7ed fc01 	bl	800d8cc <osKernelGetTickCount>
 80200ca:	4602      	mov	r2, r0
 80200cc:	68fb      	ldr	r3, [r7, #12]
 80200ce:	1ad3      	subs	r3, r2, r3
 80200d0:	e012      	b.n	80200f8 <sys_arch_sem_wait+0x5a>
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 80200d2:	f04f 33ff 	mov.w	r3, #4294967295
 80200d6:	e00f      	b.n	80200f8 <sys_arch_sem_wait+0x5a>
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
    return (osKernelSysTick() - starttime);
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
 80200d8:	bf00      	nop
 80200da:	687b      	ldr	r3, [r7, #4]
 80200dc:	681b      	ldr	r3, [r3, #0]
 80200de:	f04f 31ff 	mov.w	r1, #4294967295
 80200e2:	4618      	mov	r0, r3
 80200e4:	f7ed fe4c 	bl	800dd80 <osSemaphoreAcquire>
 80200e8:	4603      	mov	r3, r0
 80200ea:	2b00      	cmp	r3, #0
 80200ec:	d1f5      	bne.n	80200da <sys_arch_sem_wait+0x3c>
    return (osKernelGetTickCount() - starttime);
 80200ee:	f7ed fbed 	bl	800d8cc <osKernelGetTickCount>
 80200f2:	4602      	mov	r2, r0
 80200f4:	68fb      	ldr	r3, [r7, #12]
 80200f6:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 80200f8:	4618      	mov	r0, r3
 80200fa:	3710      	adds	r7, #16
 80200fc:	46bd      	mov	sp, r7
 80200fe:	bd80      	pop	{r7, pc}

08020100 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 8020100:	b580      	push	{r7, lr}
 8020102:	b082      	sub	sp, #8
 8020104:	af00      	add	r7, sp, #0
 8020106:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 8020108:	687b      	ldr	r3, [r7, #4]
 802010a:	681b      	ldr	r3, [r3, #0]
 802010c:	4618      	mov	r0, r3
 802010e:	f7ed fe89 	bl	800de24 <osSemaphoreRelease>
}
 8020112:	bf00      	nop
 8020114:	3708      	adds	r7, #8
 8020116:	46bd      	mov	sp, r7
 8020118:	bd80      	pop	{r7, pc}

0802011a <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 802011a:	b580      	push	{r7, lr}
 802011c:	b082      	sub	sp, #8
 802011e:	af00      	add	r7, sp, #0
 8020120:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 8020122:	687b      	ldr	r3, [r7, #4]
 8020124:	681b      	ldr	r3, [r3, #0]
 8020126:	4618      	mov	r0, r3
 8020128:	f7ed fec0 	bl	800deac <osSemaphoreDelete>
}
 802012c:	bf00      	nop
 802012e:	3708      	adds	r7, #8
 8020130:	46bd      	mov	sp, r7
 8020132:	bd80      	pop	{r7, pc}

08020134 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 8020134:	b480      	push	{r7}
 8020136:	b083      	sub	sp, #12
 8020138:	af00      	add	r7, sp, #0
 802013a:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 802013c:	687b      	ldr	r3, [r7, #4]
 802013e:	681b      	ldr	r3, [r3, #0]
 8020140:	2b00      	cmp	r3, #0
 8020142:	d101      	bne.n	8020148 <sys_sem_valid+0x14>
    return 0;
 8020144:	2300      	movs	r3, #0
 8020146:	e000      	b.n	802014a <sys_sem_valid+0x16>
  else
    return 1;
 8020148:	2301      	movs	r3, #1
}
 802014a:	4618      	mov	r0, r3
 802014c:	370c      	adds	r7, #12
 802014e:	46bd      	mov	sp, r7
 8020150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020154:	4770      	bx	lr

08020156 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 8020156:	b480      	push	{r7}
 8020158:	b083      	sub	sp, #12
 802015a:	af00      	add	r7, sp, #0
 802015c:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 802015e:	687b      	ldr	r3, [r7, #4]
 8020160:	2200      	movs	r2, #0
 8020162:	601a      	str	r2, [r3, #0]
}
 8020164:	bf00      	nop
 8020166:	370c      	adds	r7, #12
 8020168:	46bd      	mov	sp, r7
 802016a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802016e:	4770      	bx	lr

08020170 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8020170:	b580      	push	{r7, lr}
 8020172:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8020174:	2000      	movs	r0, #0
 8020176:	f7ed fc6b 	bl	800da50 <osMutexNew>
 802017a:	4603      	mov	r3, r0
 802017c:	4a01      	ldr	r2, [pc, #4]	; (8020184 <sys_init+0x14>)
 802017e:	6013      	str	r3, [r2, #0]
#endif
}
 8020180:	bf00      	nop
 8020182:	bd80      	pop	{r7, pc}
 8020184:	20029794 	.word	0x20029794

08020188 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8020188:	b580      	push	{r7, lr}
 802018a:	b082      	sub	sp, #8
 802018c:	af00      	add	r7, sp, #0
 802018e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8020190:	2000      	movs	r0, #0
 8020192:	f7ed fc5d 	bl	800da50 <osMutexNew>
 8020196:	4602      	mov	r2, r0
 8020198:	687b      	ldr	r3, [r7, #4]
 802019a:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 802019c:	687b      	ldr	r3, [r7, #4]
 802019e:	681b      	ldr	r3, [r3, #0]
 80201a0:	2b00      	cmp	r3, #0
 80201a2:	d102      	bne.n	80201aa <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 80201a4:	f04f 33ff 	mov.w	r3, #4294967295
 80201a8:	e000      	b.n	80201ac <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 80201aa:	2300      	movs	r3, #0
}
 80201ac:	4618      	mov	r0, r3
 80201ae:	3708      	adds	r7, #8
 80201b0:	46bd      	mov	sp, r7
 80201b2:	bd80      	pop	{r7, pc}

080201b4 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80201b4:	b580      	push	{r7, lr}
 80201b6:	b082      	sub	sp, #8
 80201b8:	af00      	add	r7, sp, #0
 80201ba:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 80201bc:	687b      	ldr	r3, [r7, #4]
 80201be:	681b      	ldr	r3, [r3, #0]
 80201c0:	f04f 31ff 	mov.w	r1, #4294967295
 80201c4:	4618      	mov	r0, r3
 80201c6:	f7ed fcc9 	bl	800db5c <osMutexAcquire>
#endif
}
 80201ca:	bf00      	nop
 80201cc:	3708      	adds	r7, #8
 80201ce:	46bd      	mov	sp, r7
 80201d0:	bd80      	pop	{r7, pc}

080201d2 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 80201d2:	b580      	push	{r7, lr}
 80201d4:	b082      	sub	sp, #8
 80201d6:	af00      	add	r7, sp, #0
 80201d8:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 80201da:	687b      	ldr	r3, [r7, #4]
 80201dc:	681b      	ldr	r3, [r3, #0]
 80201de:	4618      	mov	r0, r3
 80201e0:	f7ed fd07 	bl	800dbf2 <osMutexRelease>
}
 80201e4:	bf00      	nop
 80201e6:	3708      	adds	r7, #8
 80201e8:	46bd      	mov	sp, r7
 80201ea:	bd80      	pop	{r7, pc}

080201ec <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 80201ec:	b580      	push	{r7, lr}
 80201ee:	b08e      	sub	sp, #56	; 0x38
 80201f0:	af00      	add	r7, sp, #0
 80201f2:	60f8      	str	r0, [r7, #12]
 80201f4:	60b9      	str	r1, [r7, #8]
 80201f6:	607a      	str	r2, [r7, #4]
 80201f8:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 80201fa:	f107 0314 	add.w	r3, r7, #20
 80201fe:	2224      	movs	r2, #36	; 0x24
 8020200:	2100      	movs	r1, #0
 8020202:	4618      	mov	r0, r3
 8020204:	f000 f89e 	bl	8020344 <memset>
 8020208:	68fb      	ldr	r3, [r7, #12]
 802020a:	617b      	str	r3, [r7, #20]
 802020c:	683b      	ldr	r3, [r7, #0]
 802020e:	62bb      	str	r3, [r7, #40]	; 0x28
 8020210:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8020212:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8020214:	f107 0314 	add.w	r3, r7, #20
 8020218:	461a      	mov	r2, r3
 802021a:	6879      	ldr	r1, [r7, #4]
 802021c:	68b8      	ldr	r0, [r7, #8]
 802021e:	f7ed fb6a 	bl	800d8f6 <osThreadNew>
 8020222:	4603      	mov	r3, r0
#endif
}
 8020224:	4618      	mov	r0, r3
 8020226:	3738      	adds	r7, #56	; 0x38
 8020228:	46bd      	mov	sp, r7
 802022a:	bd80      	pop	{r7, pc}

0802022c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 802022c:	b580      	push	{r7, lr}
 802022e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8020230:	4b04      	ldr	r3, [pc, #16]	; (8020244 <sys_arch_protect+0x18>)
 8020232:	681b      	ldr	r3, [r3, #0]
 8020234:	f04f 31ff 	mov.w	r1, #4294967295
 8020238:	4618      	mov	r0, r3
 802023a:	f7ed fc8f 	bl	800db5c <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 802023e:	2301      	movs	r3, #1
}
 8020240:	4618      	mov	r0, r3
 8020242:	bd80      	pop	{r7, pc}
 8020244:	20029794 	.word	0x20029794

08020248 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8020248:	b580      	push	{r7, lr}
 802024a:	b082      	sub	sp, #8
 802024c:	af00      	add	r7, sp, #0
 802024e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8020250:	4b04      	ldr	r3, [pc, #16]	; (8020264 <sys_arch_unprotect+0x1c>)
 8020252:	681b      	ldr	r3, [r3, #0]
 8020254:	4618      	mov	r0, r3
 8020256:	f7ed fccc 	bl	800dbf2 <osMutexRelease>
}
 802025a:	bf00      	nop
 802025c:	3708      	adds	r7, #8
 802025e:	46bd      	mov	sp, r7
 8020260:	bd80      	pop	{r7, pc}
 8020262:	bf00      	nop
 8020264:	20029794 	.word	0x20029794

08020268 <atoi>:
 8020268:	220a      	movs	r2, #10
 802026a:	2100      	movs	r1, #0
 802026c:	f000 bf08 	b.w	8021080 <strtol>

08020270 <__libc_init_array>:
 8020270:	b570      	push	{r4, r5, r6, lr}
 8020272:	4d0d      	ldr	r5, [pc, #52]	; (80202a8 <__libc_init_array+0x38>)
 8020274:	4c0d      	ldr	r4, [pc, #52]	; (80202ac <__libc_init_array+0x3c>)
 8020276:	1b64      	subs	r4, r4, r5
 8020278:	10a4      	asrs	r4, r4, #2
 802027a:	2600      	movs	r6, #0
 802027c:	42a6      	cmp	r6, r4
 802027e:	d109      	bne.n	8020294 <__libc_init_array+0x24>
 8020280:	4d0b      	ldr	r5, [pc, #44]	; (80202b0 <__libc_init_array+0x40>)
 8020282:	4c0c      	ldr	r4, [pc, #48]	; (80202b4 <__libc_init_array+0x44>)
 8020284:	f003 f82c 	bl	80232e0 <_init>
 8020288:	1b64      	subs	r4, r4, r5
 802028a:	10a4      	asrs	r4, r4, #2
 802028c:	2600      	movs	r6, #0
 802028e:	42a6      	cmp	r6, r4
 8020290:	d105      	bne.n	802029e <__libc_init_array+0x2e>
 8020292:	bd70      	pop	{r4, r5, r6, pc}
 8020294:	f855 3b04 	ldr.w	r3, [r5], #4
 8020298:	4798      	blx	r3
 802029a:	3601      	adds	r6, #1
 802029c:	e7ee      	b.n	802027c <__libc_init_array+0xc>
 802029e:	f855 3b04 	ldr.w	r3, [r5], #4
 80202a2:	4798      	blx	r3
 80202a4:	3601      	adds	r6, #1
 80202a6:	e7f2      	b.n	802028e <__libc_init_array+0x1e>
 80202a8:	0802d4e8 	.word	0x0802d4e8
 80202ac:	0802d4e8 	.word	0x0802d4e8
 80202b0:	0802d4e8 	.word	0x0802d4e8
 80202b4:	0802d4ec 	.word	0x0802d4ec

080202b8 <malloc>:
 80202b8:	4b02      	ldr	r3, [pc, #8]	; (80202c4 <malloc+0xc>)
 80202ba:	4601      	mov	r1, r0
 80202bc:	6818      	ldr	r0, [r3, #0]
 80202be:	f000 b899 	b.w	80203f4 <_malloc_r>
 80202c2:	bf00      	nop
 80202c4:	20000024 	.word	0x20000024

080202c8 <free>:
 80202c8:	4b02      	ldr	r3, [pc, #8]	; (80202d4 <free+0xc>)
 80202ca:	4601      	mov	r1, r0
 80202cc:	6818      	ldr	r0, [r3, #0]
 80202ce:	f000 b841 	b.w	8020354 <_free_r>
 80202d2:	bf00      	nop
 80202d4:	20000024 	.word	0x20000024

080202d8 <memcmp>:
 80202d8:	b530      	push	{r4, r5, lr}
 80202da:	3901      	subs	r1, #1
 80202dc:	2400      	movs	r4, #0
 80202de:	42a2      	cmp	r2, r4
 80202e0:	d101      	bne.n	80202e6 <memcmp+0xe>
 80202e2:	2000      	movs	r0, #0
 80202e4:	e005      	b.n	80202f2 <memcmp+0x1a>
 80202e6:	5d03      	ldrb	r3, [r0, r4]
 80202e8:	3401      	adds	r4, #1
 80202ea:	5d0d      	ldrb	r5, [r1, r4]
 80202ec:	42ab      	cmp	r3, r5
 80202ee:	d0f6      	beq.n	80202de <memcmp+0x6>
 80202f0:	1b58      	subs	r0, r3, r5
 80202f2:	bd30      	pop	{r4, r5, pc}

080202f4 <memcpy>:
 80202f4:	440a      	add	r2, r1
 80202f6:	4291      	cmp	r1, r2
 80202f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80202fc:	d100      	bne.n	8020300 <memcpy+0xc>
 80202fe:	4770      	bx	lr
 8020300:	b510      	push	{r4, lr}
 8020302:	f811 4b01 	ldrb.w	r4, [r1], #1
 8020306:	f803 4f01 	strb.w	r4, [r3, #1]!
 802030a:	4291      	cmp	r1, r2
 802030c:	d1f9      	bne.n	8020302 <memcpy+0xe>
 802030e:	bd10      	pop	{r4, pc}

08020310 <memmove>:
 8020310:	4288      	cmp	r0, r1
 8020312:	b510      	push	{r4, lr}
 8020314:	eb01 0402 	add.w	r4, r1, r2
 8020318:	d902      	bls.n	8020320 <memmove+0x10>
 802031a:	4284      	cmp	r4, r0
 802031c:	4623      	mov	r3, r4
 802031e:	d807      	bhi.n	8020330 <memmove+0x20>
 8020320:	1e43      	subs	r3, r0, #1
 8020322:	42a1      	cmp	r1, r4
 8020324:	d008      	beq.n	8020338 <memmove+0x28>
 8020326:	f811 2b01 	ldrb.w	r2, [r1], #1
 802032a:	f803 2f01 	strb.w	r2, [r3, #1]!
 802032e:	e7f8      	b.n	8020322 <memmove+0x12>
 8020330:	4402      	add	r2, r0
 8020332:	4601      	mov	r1, r0
 8020334:	428a      	cmp	r2, r1
 8020336:	d100      	bne.n	802033a <memmove+0x2a>
 8020338:	bd10      	pop	{r4, pc}
 802033a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802033e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8020342:	e7f7      	b.n	8020334 <memmove+0x24>

08020344 <memset>:
 8020344:	4402      	add	r2, r0
 8020346:	4603      	mov	r3, r0
 8020348:	4293      	cmp	r3, r2
 802034a:	d100      	bne.n	802034e <memset+0xa>
 802034c:	4770      	bx	lr
 802034e:	f803 1b01 	strb.w	r1, [r3], #1
 8020352:	e7f9      	b.n	8020348 <memset+0x4>

08020354 <_free_r>:
 8020354:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8020356:	2900      	cmp	r1, #0
 8020358:	d048      	beq.n	80203ec <_free_r+0x98>
 802035a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802035e:	9001      	str	r0, [sp, #4]
 8020360:	2b00      	cmp	r3, #0
 8020362:	f1a1 0404 	sub.w	r4, r1, #4
 8020366:	bfb8      	it	lt
 8020368:	18e4      	addlt	r4, r4, r3
 802036a:	f002 f825 	bl	80223b8 <__malloc_lock>
 802036e:	4a20      	ldr	r2, [pc, #128]	; (80203f0 <_free_r+0x9c>)
 8020370:	9801      	ldr	r0, [sp, #4]
 8020372:	6813      	ldr	r3, [r2, #0]
 8020374:	4615      	mov	r5, r2
 8020376:	b933      	cbnz	r3, 8020386 <_free_r+0x32>
 8020378:	6063      	str	r3, [r4, #4]
 802037a:	6014      	str	r4, [r2, #0]
 802037c:	b003      	add	sp, #12
 802037e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8020382:	f002 b81f 	b.w	80223c4 <__malloc_unlock>
 8020386:	42a3      	cmp	r3, r4
 8020388:	d90b      	bls.n	80203a2 <_free_r+0x4e>
 802038a:	6821      	ldr	r1, [r4, #0]
 802038c:	1862      	adds	r2, r4, r1
 802038e:	4293      	cmp	r3, r2
 8020390:	bf04      	itt	eq
 8020392:	681a      	ldreq	r2, [r3, #0]
 8020394:	685b      	ldreq	r3, [r3, #4]
 8020396:	6063      	str	r3, [r4, #4]
 8020398:	bf04      	itt	eq
 802039a:	1852      	addeq	r2, r2, r1
 802039c:	6022      	streq	r2, [r4, #0]
 802039e:	602c      	str	r4, [r5, #0]
 80203a0:	e7ec      	b.n	802037c <_free_r+0x28>
 80203a2:	461a      	mov	r2, r3
 80203a4:	685b      	ldr	r3, [r3, #4]
 80203a6:	b10b      	cbz	r3, 80203ac <_free_r+0x58>
 80203a8:	42a3      	cmp	r3, r4
 80203aa:	d9fa      	bls.n	80203a2 <_free_r+0x4e>
 80203ac:	6811      	ldr	r1, [r2, #0]
 80203ae:	1855      	adds	r5, r2, r1
 80203b0:	42a5      	cmp	r5, r4
 80203b2:	d10b      	bne.n	80203cc <_free_r+0x78>
 80203b4:	6824      	ldr	r4, [r4, #0]
 80203b6:	4421      	add	r1, r4
 80203b8:	1854      	adds	r4, r2, r1
 80203ba:	42a3      	cmp	r3, r4
 80203bc:	6011      	str	r1, [r2, #0]
 80203be:	d1dd      	bne.n	802037c <_free_r+0x28>
 80203c0:	681c      	ldr	r4, [r3, #0]
 80203c2:	685b      	ldr	r3, [r3, #4]
 80203c4:	6053      	str	r3, [r2, #4]
 80203c6:	4421      	add	r1, r4
 80203c8:	6011      	str	r1, [r2, #0]
 80203ca:	e7d7      	b.n	802037c <_free_r+0x28>
 80203cc:	d902      	bls.n	80203d4 <_free_r+0x80>
 80203ce:	230c      	movs	r3, #12
 80203d0:	6003      	str	r3, [r0, #0]
 80203d2:	e7d3      	b.n	802037c <_free_r+0x28>
 80203d4:	6825      	ldr	r5, [r4, #0]
 80203d6:	1961      	adds	r1, r4, r5
 80203d8:	428b      	cmp	r3, r1
 80203da:	bf04      	itt	eq
 80203dc:	6819      	ldreq	r1, [r3, #0]
 80203de:	685b      	ldreq	r3, [r3, #4]
 80203e0:	6063      	str	r3, [r4, #4]
 80203e2:	bf04      	itt	eq
 80203e4:	1949      	addeq	r1, r1, r5
 80203e6:	6021      	streq	r1, [r4, #0]
 80203e8:	6054      	str	r4, [r2, #4]
 80203ea:	e7c7      	b.n	802037c <_free_r+0x28>
 80203ec:	b003      	add	sp, #12
 80203ee:	bd30      	pop	{r4, r5, pc}
 80203f0:	20022ab4 	.word	0x20022ab4

080203f4 <_malloc_r>:
 80203f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80203f6:	1ccd      	adds	r5, r1, #3
 80203f8:	f025 0503 	bic.w	r5, r5, #3
 80203fc:	3508      	adds	r5, #8
 80203fe:	2d0c      	cmp	r5, #12
 8020400:	bf38      	it	cc
 8020402:	250c      	movcc	r5, #12
 8020404:	2d00      	cmp	r5, #0
 8020406:	4606      	mov	r6, r0
 8020408:	db01      	blt.n	802040e <_malloc_r+0x1a>
 802040a:	42a9      	cmp	r1, r5
 802040c:	d903      	bls.n	8020416 <_malloc_r+0x22>
 802040e:	230c      	movs	r3, #12
 8020410:	6033      	str	r3, [r6, #0]
 8020412:	2000      	movs	r0, #0
 8020414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020416:	f001 ffcf 	bl	80223b8 <__malloc_lock>
 802041a:	4921      	ldr	r1, [pc, #132]	; (80204a0 <_malloc_r+0xac>)
 802041c:	680a      	ldr	r2, [r1, #0]
 802041e:	4614      	mov	r4, r2
 8020420:	b99c      	cbnz	r4, 802044a <_malloc_r+0x56>
 8020422:	4f20      	ldr	r7, [pc, #128]	; (80204a4 <_malloc_r+0xb0>)
 8020424:	683b      	ldr	r3, [r7, #0]
 8020426:	b923      	cbnz	r3, 8020432 <_malloc_r+0x3e>
 8020428:	4621      	mov	r1, r4
 802042a:	4630      	mov	r0, r6
 802042c:	f000 fd74 	bl	8020f18 <_sbrk_r>
 8020430:	6038      	str	r0, [r7, #0]
 8020432:	4629      	mov	r1, r5
 8020434:	4630      	mov	r0, r6
 8020436:	f000 fd6f 	bl	8020f18 <_sbrk_r>
 802043a:	1c43      	adds	r3, r0, #1
 802043c:	d123      	bne.n	8020486 <_malloc_r+0x92>
 802043e:	230c      	movs	r3, #12
 8020440:	6033      	str	r3, [r6, #0]
 8020442:	4630      	mov	r0, r6
 8020444:	f001 ffbe 	bl	80223c4 <__malloc_unlock>
 8020448:	e7e3      	b.n	8020412 <_malloc_r+0x1e>
 802044a:	6823      	ldr	r3, [r4, #0]
 802044c:	1b5b      	subs	r3, r3, r5
 802044e:	d417      	bmi.n	8020480 <_malloc_r+0x8c>
 8020450:	2b0b      	cmp	r3, #11
 8020452:	d903      	bls.n	802045c <_malloc_r+0x68>
 8020454:	6023      	str	r3, [r4, #0]
 8020456:	441c      	add	r4, r3
 8020458:	6025      	str	r5, [r4, #0]
 802045a:	e004      	b.n	8020466 <_malloc_r+0x72>
 802045c:	6863      	ldr	r3, [r4, #4]
 802045e:	42a2      	cmp	r2, r4
 8020460:	bf0c      	ite	eq
 8020462:	600b      	streq	r3, [r1, #0]
 8020464:	6053      	strne	r3, [r2, #4]
 8020466:	4630      	mov	r0, r6
 8020468:	f001 ffac 	bl	80223c4 <__malloc_unlock>
 802046c:	f104 000b 	add.w	r0, r4, #11
 8020470:	1d23      	adds	r3, r4, #4
 8020472:	f020 0007 	bic.w	r0, r0, #7
 8020476:	1ac2      	subs	r2, r0, r3
 8020478:	d0cc      	beq.n	8020414 <_malloc_r+0x20>
 802047a:	1a1b      	subs	r3, r3, r0
 802047c:	50a3      	str	r3, [r4, r2]
 802047e:	e7c9      	b.n	8020414 <_malloc_r+0x20>
 8020480:	4622      	mov	r2, r4
 8020482:	6864      	ldr	r4, [r4, #4]
 8020484:	e7cc      	b.n	8020420 <_malloc_r+0x2c>
 8020486:	1cc4      	adds	r4, r0, #3
 8020488:	f024 0403 	bic.w	r4, r4, #3
 802048c:	42a0      	cmp	r0, r4
 802048e:	d0e3      	beq.n	8020458 <_malloc_r+0x64>
 8020490:	1a21      	subs	r1, r4, r0
 8020492:	4630      	mov	r0, r6
 8020494:	f000 fd40 	bl	8020f18 <_sbrk_r>
 8020498:	3001      	adds	r0, #1
 802049a:	d1dd      	bne.n	8020458 <_malloc_r+0x64>
 802049c:	e7cf      	b.n	802043e <_malloc_r+0x4a>
 802049e:	bf00      	nop
 80204a0:	20022ab4 	.word	0x20022ab4
 80204a4:	20022ab8 	.word	0x20022ab8

080204a8 <__cvt>:
 80204a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80204ac:	ec55 4b10 	vmov	r4, r5, d0
 80204b0:	2d00      	cmp	r5, #0
 80204b2:	460e      	mov	r6, r1
 80204b4:	4619      	mov	r1, r3
 80204b6:	462b      	mov	r3, r5
 80204b8:	bfbb      	ittet	lt
 80204ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80204be:	461d      	movlt	r5, r3
 80204c0:	2300      	movge	r3, #0
 80204c2:	232d      	movlt	r3, #45	; 0x2d
 80204c4:	700b      	strb	r3, [r1, #0]
 80204c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80204c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80204cc:	4691      	mov	r9, r2
 80204ce:	f023 0820 	bic.w	r8, r3, #32
 80204d2:	bfbc      	itt	lt
 80204d4:	4622      	movlt	r2, r4
 80204d6:	4614      	movlt	r4, r2
 80204d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80204dc:	d005      	beq.n	80204ea <__cvt+0x42>
 80204de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80204e2:	d100      	bne.n	80204e6 <__cvt+0x3e>
 80204e4:	3601      	adds	r6, #1
 80204e6:	2102      	movs	r1, #2
 80204e8:	e000      	b.n	80204ec <__cvt+0x44>
 80204ea:	2103      	movs	r1, #3
 80204ec:	ab03      	add	r3, sp, #12
 80204ee:	9301      	str	r3, [sp, #4]
 80204f0:	ab02      	add	r3, sp, #8
 80204f2:	9300      	str	r3, [sp, #0]
 80204f4:	ec45 4b10 	vmov	d0, r4, r5
 80204f8:	4653      	mov	r3, sl
 80204fa:	4632      	mov	r2, r6
 80204fc:	f000 ff34 	bl	8021368 <_dtoa_r>
 8020500:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8020504:	4607      	mov	r7, r0
 8020506:	d102      	bne.n	802050e <__cvt+0x66>
 8020508:	f019 0f01 	tst.w	r9, #1
 802050c:	d022      	beq.n	8020554 <__cvt+0xac>
 802050e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8020512:	eb07 0906 	add.w	r9, r7, r6
 8020516:	d110      	bne.n	802053a <__cvt+0x92>
 8020518:	783b      	ldrb	r3, [r7, #0]
 802051a:	2b30      	cmp	r3, #48	; 0x30
 802051c:	d10a      	bne.n	8020534 <__cvt+0x8c>
 802051e:	2200      	movs	r2, #0
 8020520:	2300      	movs	r3, #0
 8020522:	4620      	mov	r0, r4
 8020524:	4629      	mov	r1, r5
 8020526:	f7e0 fadf 	bl	8000ae8 <__aeabi_dcmpeq>
 802052a:	b918      	cbnz	r0, 8020534 <__cvt+0x8c>
 802052c:	f1c6 0601 	rsb	r6, r6, #1
 8020530:	f8ca 6000 	str.w	r6, [sl]
 8020534:	f8da 3000 	ldr.w	r3, [sl]
 8020538:	4499      	add	r9, r3
 802053a:	2200      	movs	r2, #0
 802053c:	2300      	movs	r3, #0
 802053e:	4620      	mov	r0, r4
 8020540:	4629      	mov	r1, r5
 8020542:	f7e0 fad1 	bl	8000ae8 <__aeabi_dcmpeq>
 8020546:	b108      	cbz	r0, 802054c <__cvt+0xa4>
 8020548:	f8cd 900c 	str.w	r9, [sp, #12]
 802054c:	2230      	movs	r2, #48	; 0x30
 802054e:	9b03      	ldr	r3, [sp, #12]
 8020550:	454b      	cmp	r3, r9
 8020552:	d307      	bcc.n	8020564 <__cvt+0xbc>
 8020554:	9b03      	ldr	r3, [sp, #12]
 8020556:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8020558:	1bdb      	subs	r3, r3, r7
 802055a:	4638      	mov	r0, r7
 802055c:	6013      	str	r3, [r2, #0]
 802055e:	b004      	add	sp, #16
 8020560:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020564:	1c59      	adds	r1, r3, #1
 8020566:	9103      	str	r1, [sp, #12]
 8020568:	701a      	strb	r2, [r3, #0]
 802056a:	e7f0      	b.n	802054e <__cvt+0xa6>

0802056c <__exponent>:
 802056c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802056e:	4603      	mov	r3, r0
 8020570:	2900      	cmp	r1, #0
 8020572:	bfb8      	it	lt
 8020574:	4249      	neglt	r1, r1
 8020576:	f803 2b02 	strb.w	r2, [r3], #2
 802057a:	bfb4      	ite	lt
 802057c:	222d      	movlt	r2, #45	; 0x2d
 802057e:	222b      	movge	r2, #43	; 0x2b
 8020580:	2909      	cmp	r1, #9
 8020582:	7042      	strb	r2, [r0, #1]
 8020584:	dd2a      	ble.n	80205dc <__exponent+0x70>
 8020586:	f10d 0407 	add.w	r4, sp, #7
 802058a:	46a4      	mov	ip, r4
 802058c:	270a      	movs	r7, #10
 802058e:	46a6      	mov	lr, r4
 8020590:	460a      	mov	r2, r1
 8020592:	fb91 f6f7 	sdiv	r6, r1, r7
 8020596:	fb07 1516 	mls	r5, r7, r6, r1
 802059a:	3530      	adds	r5, #48	; 0x30
 802059c:	2a63      	cmp	r2, #99	; 0x63
 802059e:	f104 34ff 	add.w	r4, r4, #4294967295
 80205a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80205a6:	4631      	mov	r1, r6
 80205a8:	dcf1      	bgt.n	802058e <__exponent+0x22>
 80205aa:	3130      	adds	r1, #48	; 0x30
 80205ac:	f1ae 0502 	sub.w	r5, lr, #2
 80205b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80205b4:	1c44      	adds	r4, r0, #1
 80205b6:	4629      	mov	r1, r5
 80205b8:	4561      	cmp	r1, ip
 80205ba:	d30a      	bcc.n	80205d2 <__exponent+0x66>
 80205bc:	f10d 0209 	add.w	r2, sp, #9
 80205c0:	eba2 020e 	sub.w	r2, r2, lr
 80205c4:	4565      	cmp	r5, ip
 80205c6:	bf88      	it	hi
 80205c8:	2200      	movhi	r2, #0
 80205ca:	4413      	add	r3, r2
 80205cc:	1a18      	subs	r0, r3, r0
 80205ce:	b003      	add	sp, #12
 80205d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80205d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80205d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80205da:	e7ed      	b.n	80205b8 <__exponent+0x4c>
 80205dc:	2330      	movs	r3, #48	; 0x30
 80205de:	3130      	adds	r1, #48	; 0x30
 80205e0:	7083      	strb	r3, [r0, #2]
 80205e2:	70c1      	strb	r1, [r0, #3]
 80205e4:	1d03      	adds	r3, r0, #4
 80205e6:	e7f1      	b.n	80205cc <__exponent+0x60>

080205e8 <_printf_float>:
 80205e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80205ec:	ed2d 8b02 	vpush	{d8}
 80205f0:	b08d      	sub	sp, #52	; 0x34
 80205f2:	460c      	mov	r4, r1
 80205f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80205f8:	4616      	mov	r6, r2
 80205fa:	461f      	mov	r7, r3
 80205fc:	4605      	mov	r5, r0
 80205fe:	f001 fe6f 	bl	80222e0 <_localeconv_r>
 8020602:	f8d0 a000 	ldr.w	sl, [r0]
 8020606:	4650      	mov	r0, sl
 8020608:	f7df fdf2 	bl	80001f0 <strlen>
 802060c:	2300      	movs	r3, #0
 802060e:	930a      	str	r3, [sp, #40]	; 0x28
 8020610:	6823      	ldr	r3, [r4, #0]
 8020612:	9305      	str	r3, [sp, #20]
 8020614:	f8d8 3000 	ldr.w	r3, [r8]
 8020618:	f894 b018 	ldrb.w	fp, [r4, #24]
 802061c:	3307      	adds	r3, #7
 802061e:	f023 0307 	bic.w	r3, r3, #7
 8020622:	f103 0208 	add.w	r2, r3, #8
 8020626:	f8c8 2000 	str.w	r2, [r8]
 802062a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802062e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8020632:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8020636:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 802063a:	9307      	str	r3, [sp, #28]
 802063c:	f8cd 8018 	str.w	r8, [sp, #24]
 8020640:	ee08 0a10 	vmov	s16, r0
 8020644:	4b9f      	ldr	r3, [pc, #636]	; (80208c4 <_printf_float+0x2dc>)
 8020646:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802064a:	f04f 32ff 	mov.w	r2, #4294967295
 802064e:	f7e0 fa7d 	bl	8000b4c <__aeabi_dcmpun>
 8020652:	bb88      	cbnz	r0, 80206b8 <_printf_float+0xd0>
 8020654:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8020658:	4b9a      	ldr	r3, [pc, #616]	; (80208c4 <_printf_float+0x2dc>)
 802065a:	f04f 32ff 	mov.w	r2, #4294967295
 802065e:	f7e0 fa57 	bl	8000b10 <__aeabi_dcmple>
 8020662:	bb48      	cbnz	r0, 80206b8 <_printf_float+0xd0>
 8020664:	2200      	movs	r2, #0
 8020666:	2300      	movs	r3, #0
 8020668:	4640      	mov	r0, r8
 802066a:	4649      	mov	r1, r9
 802066c:	f7e0 fa46 	bl	8000afc <__aeabi_dcmplt>
 8020670:	b110      	cbz	r0, 8020678 <_printf_float+0x90>
 8020672:	232d      	movs	r3, #45	; 0x2d
 8020674:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020678:	4b93      	ldr	r3, [pc, #588]	; (80208c8 <_printf_float+0x2e0>)
 802067a:	4894      	ldr	r0, [pc, #592]	; (80208cc <_printf_float+0x2e4>)
 802067c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8020680:	bf94      	ite	ls
 8020682:	4698      	movls	r8, r3
 8020684:	4680      	movhi	r8, r0
 8020686:	2303      	movs	r3, #3
 8020688:	6123      	str	r3, [r4, #16]
 802068a:	9b05      	ldr	r3, [sp, #20]
 802068c:	f023 0204 	bic.w	r2, r3, #4
 8020690:	6022      	str	r2, [r4, #0]
 8020692:	f04f 0900 	mov.w	r9, #0
 8020696:	9700      	str	r7, [sp, #0]
 8020698:	4633      	mov	r3, r6
 802069a:	aa0b      	add	r2, sp, #44	; 0x2c
 802069c:	4621      	mov	r1, r4
 802069e:	4628      	mov	r0, r5
 80206a0:	f000 f9d8 	bl	8020a54 <_printf_common>
 80206a4:	3001      	adds	r0, #1
 80206a6:	f040 8090 	bne.w	80207ca <_printf_float+0x1e2>
 80206aa:	f04f 30ff 	mov.w	r0, #4294967295
 80206ae:	b00d      	add	sp, #52	; 0x34
 80206b0:	ecbd 8b02 	vpop	{d8}
 80206b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80206b8:	4642      	mov	r2, r8
 80206ba:	464b      	mov	r3, r9
 80206bc:	4640      	mov	r0, r8
 80206be:	4649      	mov	r1, r9
 80206c0:	f7e0 fa44 	bl	8000b4c <__aeabi_dcmpun>
 80206c4:	b140      	cbz	r0, 80206d8 <_printf_float+0xf0>
 80206c6:	464b      	mov	r3, r9
 80206c8:	2b00      	cmp	r3, #0
 80206ca:	bfbc      	itt	lt
 80206cc:	232d      	movlt	r3, #45	; 0x2d
 80206ce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80206d2:	487f      	ldr	r0, [pc, #508]	; (80208d0 <_printf_float+0x2e8>)
 80206d4:	4b7f      	ldr	r3, [pc, #508]	; (80208d4 <_printf_float+0x2ec>)
 80206d6:	e7d1      	b.n	802067c <_printf_float+0x94>
 80206d8:	6863      	ldr	r3, [r4, #4]
 80206da:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80206de:	9206      	str	r2, [sp, #24]
 80206e0:	1c5a      	adds	r2, r3, #1
 80206e2:	d13f      	bne.n	8020764 <_printf_float+0x17c>
 80206e4:	2306      	movs	r3, #6
 80206e6:	6063      	str	r3, [r4, #4]
 80206e8:	9b05      	ldr	r3, [sp, #20]
 80206ea:	6861      	ldr	r1, [r4, #4]
 80206ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80206f0:	2300      	movs	r3, #0
 80206f2:	9303      	str	r3, [sp, #12]
 80206f4:	ab0a      	add	r3, sp, #40	; 0x28
 80206f6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80206fa:	ab09      	add	r3, sp, #36	; 0x24
 80206fc:	ec49 8b10 	vmov	d0, r8, r9
 8020700:	9300      	str	r3, [sp, #0]
 8020702:	6022      	str	r2, [r4, #0]
 8020704:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8020708:	4628      	mov	r0, r5
 802070a:	f7ff fecd 	bl	80204a8 <__cvt>
 802070e:	9b06      	ldr	r3, [sp, #24]
 8020710:	9909      	ldr	r1, [sp, #36]	; 0x24
 8020712:	2b47      	cmp	r3, #71	; 0x47
 8020714:	4680      	mov	r8, r0
 8020716:	d108      	bne.n	802072a <_printf_float+0x142>
 8020718:	1cc8      	adds	r0, r1, #3
 802071a:	db02      	blt.n	8020722 <_printf_float+0x13a>
 802071c:	6863      	ldr	r3, [r4, #4]
 802071e:	4299      	cmp	r1, r3
 8020720:	dd41      	ble.n	80207a6 <_printf_float+0x1be>
 8020722:	f1ab 0b02 	sub.w	fp, fp, #2
 8020726:	fa5f fb8b 	uxtb.w	fp, fp
 802072a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 802072e:	d820      	bhi.n	8020772 <_printf_float+0x18a>
 8020730:	3901      	subs	r1, #1
 8020732:	465a      	mov	r2, fp
 8020734:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8020738:	9109      	str	r1, [sp, #36]	; 0x24
 802073a:	f7ff ff17 	bl	802056c <__exponent>
 802073e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8020740:	1813      	adds	r3, r2, r0
 8020742:	2a01      	cmp	r2, #1
 8020744:	4681      	mov	r9, r0
 8020746:	6123      	str	r3, [r4, #16]
 8020748:	dc02      	bgt.n	8020750 <_printf_float+0x168>
 802074a:	6822      	ldr	r2, [r4, #0]
 802074c:	07d2      	lsls	r2, r2, #31
 802074e:	d501      	bpl.n	8020754 <_printf_float+0x16c>
 8020750:	3301      	adds	r3, #1
 8020752:	6123      	str	r3, [r4, #16]
 8020754:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8020758:	2b00      	cmp	r3, #0
 802075a:	d09c      	beq.n	8020696 <_printf_float+0xae>
 802075c:	232d      	movs	r3, #45	; 0x2d
 802075e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020762:	e798      	b.n	8020696 <_printf_float+0xae>
 8020764:	9a06      	ldr	r2, [sp, #24]
 8020766:	2a47      	cmp	r2, #71	; 0x47
 8020768:	d1be      	bne.n	80206e8 <_printf_float+0x100>
 802076a:	2b00      	cmp	r3, #0
 802076c:	d1bc      	bne.n	80206e8 <_printf_float+0x100>
 802076e:	2301      	movs	r3, #1
 8020770:	e7b9      	b.n	80206e6 <_printf_float+0xfe>
 8020772:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8020776:	d118      	bne.n	80207aa <_printf_float+0x1c2>
 8020778:	2900      	cmp	r1, #0
 802077a:	6863      	ldr	r3, [r4, #4]
 802077c:	dd0b      	ble.n	8020796 <_printf_float+0x1ae>
 802077e:	6121      	str	r1, [r4, #16]
 8020780:	b913      	cbnz	r3, 8020788 <_printf_float+0x1a0>
 8020782:	6822      	ldr	r2, [r4, #0]
 8020784:	07d0      	lsls	r0, r2, #31
 8020786:	d502      	bpl.n	802078e <_printf_float+0x1a6>
 8020788:	3301      	adds	r3, #1
 802078a:	440b      	add	r3, r1
 802078c:	6123      	str	r3, [r4, #16]
 802078e:	65a1      	str	r1, [r4, #88]	; 0x58
 8020790:	f04f 0900 	mov.w	r9, #0
 8020794:	e7de      	b.n	8020754 <_printf_float+0x16c>
 8020796:	b913      	cbnz	r3, 802079e <_printf_float+0x1b6>
 8020798:	6822      	ldr	r2, [r4, #0]
 802079a:	07d2      	lsls	r2, r2, #31
 802079c:	d501      	bpl.n	80207a2 <_printf_float+0x1ba>
 802079e:	3302      	adds	r3, #2
 80207a0:	e7f4      	b.n	802078c <_printf_float+0x1a4>
 80207a2:	2301      	movs	r3, #1
 80207a4:	e7f2      	b.n	802078c <_printf_float+0x1a4>
 80207a6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80207aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80207ac:	4299      	cmp	r1, r3
 80207ae:	db05      	blt.n	80207bc <_printf_float+0x1d4>
 80207b0:	6823      	ldr	r3, [r4, #0]
 80207b2:	6121      	str	r1, [r4, #16]
 80207b4:	07d8      	lsls	r0, r3, #31
 80207b6:	d5ea      	bpl.n	802078e <_printf_float+0x1a6>
 80207b8:	1c4b      	adds	r3, r1, #1
 80207ba:	e7e7      	b.n	802078c <_printf_float+0x1a4>
 80207bc:	2900      	cmp	r1, #0
 80207be:	bfd4      	ite	le
 80207c0:	f1c1 0202 	rsble	r2, r1, #2
 80207c4:	2201      	movgt	r2, #1
 80207c6:	4413      	add	r3, r2
 80207c8:	e7e0      	b.n	802078c <_printf_float+0x1a4>
 80207ca:	6823      	ldr	r3, [r4, #0]
 80207cc:	055a      	lsls	r2, r3, #21
 80207ce:	d407      	bmi.n	80207e0 <_printf_float+0x1f8>
 80207d0:	6923      	ldr	r3, [r4, #16]
 80207d2:	4642      	mov	r2, r8
 80207d4:	4631      	mov	r1, r6
 80207d6:	4628      	mov	r0, r5
 80207d8:	47b8      	blx	r7
 80207da:	3001      	adds	r0, #1
 80207dc:	d12c      	bne.n	8020838 <_printf_float+0x250>
 80207de:	e764      	b.n	80206aa <_printf_float+0xc2>
 80207e0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80207e4:	f240 80e0 	bls.w	80209a8 <_printf_float+0x3c0>
 80207e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80207ec:	2200      	movs	r2, #0
 80207ee:	2300      	movs	r3, #0
 80207f0:	f7e0 f97a 	bl	8000ae8 <__aeabi_dcmpeq>
 80207f4:	2800      	cmp	r0, #0
 80207f6:	d034      	beq.n	8020862 <_printf_float+0x27a>
 80207f8:	4a37      	ldr	r2, [pc, #220]	; (80208d8 <_printf_float+0x2f0>)
 80207fa:	2301      	movs	r3, #1
 80207fc:	4631      	mov	r1, r6
 80207fe:	4628      	mov	r0, r5
 8020800:	47b8      	blx	r7
 8020802:	3001      	adds	r0, #1
 8020804:	f43f af51 	beq.w	80206aa <_printf_float+0xc2>
 8020808:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802080c:	429a      	cmp	r2, r3
 802080e:	db02      	blt.n	8020816 <_printf_float+0x22e>
 8020810:	6823      	ldr	r3, [r4, #0]
 8020812:	07d8      	lsls	r0, r3, #31
 8020814:	d510      	bpl.n	8020838 <_printf_float+0x250>
 8020816:	ee18 3a10 	vmov	r3, s16
 802081a:	4652      	mov	r2, sl
 802081c:	4631      	mov	r1, r6
 802081e:	4628      	mov	r0, r5
 8020820:	47b8      	blx	r7
 8020822:	3001      	adds	r0, #1
 8020824:	f43f af41 	beq.w	80206aa <_printf_float+0xc2>
 8020828:	f04f 0800 	mov.w	r8, #0
 802082c:	f104 091a 	add.w	r9, r4, #26
 8020830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020832:	3b01      	subs	r3, #1
 8020834:	4543      	cmp	r3, r8
 8020836:	dc09      	bgt.n	802084c <_printf_float+0x264>
 8020838:	6823      	ldr	r3, [r4, #0]
 802083a:	079b      	lsls	r3, r3, #30
 802083c:	f100 8105 	bmi.w	8020a4a <_printf_float+0x462>
 8020840:	68e0      	ldr	r0, [r4, #12]
 8020842:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8020844:	4298      	cmp	r0, r3
 8020846:	bfb8      	it	lt
 8020848:	4618      	movlt	r0, r3
 802084a:	e730      	b.n	80206ae <_printf_float+0xc6>
 802084c:	2301      	movs	r3, #1
 802084e:	464a      	mov	r2, r9
 8020850:	4631      	mov	r1, r6
 8020852:	4628      	mov	r0, r5
 8020854:	47b8      	blx	r7
 8020856:	3001      	adds	r0, #1
 8020858:	f43f af27 	beq.w	80206aa <_printf_float+0xc2>
 802085c:	f108 0801 	add.w	r8, r8, #1
 8020860:	e7e6      	b.n	8020830 <_printf_float+0x248>
 8020862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020864:	2b00      	cmp	r3, #0
 8020866:	dc39      	bgt.n	80208dc <_printf_float+0x2f4>
 8020868:	4a1b      	ldr	r2, [pc, #108]	; (80208d8 <_printf_float+0x2f0>)
 802086a:	2301      	movs	r3, #1
 802086c:	4631      	mov	r1, r6
 802086e:	4628      	mov	r0, r5
 8020870:	47b8      	blx	r7
 8020872:	3001      	adds	r0, #1
 8020874:	f43f af19 	beq.w	80206aa <_printf_float+0xc2>
 8020878:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802087c:	4313      	orrs	r3, r2
 802087e:	d102      	bne.n	8020886 <_printf_float+0x29e>
 8020880:	6823      	ldr	r3, [r4, #0]
 8020882:	07d9      	lsls	r1, r3, #31
 8020884:	d5d8      	bpl.n	8020838 <_printf_float+0x250>
 8020886:	ee18 3a10 	vmov	r3, s16
 802088a:	4652      	mov	r2, sl
 802088c:	4631      	mov	r1, r6
 802088e:	4628      	mov	r0, r5
 8020890:	47b8      	blx	r7
 8020892:	3001      	adds	r0, #1
 8020894:	f43f af09 	beq.w	80206aa <_printf_float+0xc2>
 8020898:	f04f 0900 	mov.w	r9, #0
 802089c:	f104 0a1a 	add.w	sl, r4, #26
 80208a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80208a2:	425b      	negs	r3, r3
 80208a4:	454b      	cmp	r3, r9
 80208a6:	dc01      	bgt.n	80208ac <_printf_float+0x2c4>
 80208a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80208aa:	e792      	b.n	80207d2 <_printf_float+0x1ea>
 80208ac:	2301      	movs	r3, #1
 80208ae:	4652      	mov	r2, sl
 80208b0:	4631      	mov	r1, r6
 80208b2:	4628      	mov	r0, r5
 80208b4:	47b8      	blx	r7
 80208b6:	3001      	adds	r0, #1
 80208b8:	f43f aef7 	beq.w	80206aa <_printf_float+0xc2>
 80208bc:	f109 0901 	add.w	r9, r9, #1
 80208c0:	e7ee      	b.n	80208a0 <_printf_float+0x2b8>
 80208c2:	bf00      	nop
 80208c4:	7fefffff 	.word	0x7fefffff
 80208c8:	0802d1a0 	.word	0x0802d1a0
 80208cc:	0802d1a4 	.word	0x0802d1a4
 80208d0:	0802d1ac 	.word	0x0802d1ac
 80208d4:	0802d1a8 	.word	0x0802d1a8
 80208d8:	0802d1b0 	.word	0x0802d1b0
 80208dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80208de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80208e0:	429a      	cmp	r2, r3
 80208e2:	bfa8      	it	ge
 80208e4:	461a      	movge	r2, r3
 80208e6:	2a00      	cmp	r2, #0
 80208e8:	4691      	mov	r9, r2
 80208ea:	dc37      	bgt.n	802095c <_printf_float+0x374>
 80208ec:	f04f 0b00 	mov.w	fp, #0
 80208f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80208f4:	f104 021a 	add.w	r2, r4, #26
 80208f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80208fa:	9305      	str	r3, [sp, #20]
 80208fc:	eba3 0309 	sub.w	r3, r3, r9
 8020900:	455b      	cmp	r3, fp
 8020902:	dc33      	bgt.n	802096c <_printf_float+0x384>
 8020904:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8020908:	429a      	cmp	r2, r3
 802090a:	db3b      	blt.n	8020984 <_printf_float+0x39c>
 802090c:	6823      	ldr	r3, [r4, #0]
 802090e:	07da      	lsls	r2, r3, #31
 8020910:	d438      	bmi.n	8020984 <_printf_float+0x39c>
 8020912:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8020914:	9b05      	ldr	r3, [sp, #20]
 8020916:	9909      	ldr	r1, [sp, #36]	; 0x24
 8020918:	1ad3      	subs	r3, r2, r3
 802091a:	eba2 0901 	sub.w	r9, r2, r1
 802091e:	4599      	cmp	r9, r3
 8020920:	bfa8      	it	ge
 8020922:	4699      	movge	r9, r3
 8020924:	f1b9 0f00 	cmp.w	r9, #0
 8020928:	dc35      	bgt.n	8020996 <_printf_float+0x3ae>
 802092a:	f04f 0800 	mov.w	r8, #0
 802092e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8020932:	f104 0a1a 	add.w	sl, r4, #26
 8020936:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802093a:	1a9b      	subs	r3, r3, r2
 802093c:	eba3 0309 	sub.w	r3, r3, r9
 8020940:	4543      	cmp	r3, r8
 8020942:	f77f af79 	ble.w	8020838 <_printf_float+0x250>
 8020946:	2301      	movs	r3, #1
 8020948:	4652      	mov	r2, sl
 802094a:	4631      	mov	r1, r6
 802094c:	4628      	mov	r0, r5
 802094e:	47b8      	blx	r7
 8020950:	3001      	adds	r0, #1
 8020952:	f43f aeaa 	beq.w	80206aa <_printf_float+0xc2>
 8020956:	f108 0801 	add.w	r8, r8, #1
 802095a:	e7ec      	b.n	8020936 <_printf_float+0x34e>
 802095c:	4613      	mov	r3, r2
 802095e:	4631      	mov	r1, r6
 8020960:	4642      	mov	r2, r8
 8020962:	4628      	mov	r0, r5
 8020964:	47b8      	blx	r7
 8020966:	3001      	adds	r0, #1
 8020968:	d1c0      	bne.n	80208ec <_printf_float+0x304>
 802096a:	e69e      	b.n	80206aa <_printf_float+0xc2>
 802096c:	2301      	movs	r3, #1
 802096e:	4631      	mov	r1, r6
 8020970:	4628      	mov	r0, r5
 8020972:	9205      	str	r2, [sp, #20]
 8020974:	47b8      	blx	r7
 8020976:	3001      	adds	r0, #1
 8020978:	f43f ae97 	beq.w	80206aa <_printf_float+0xc2>
 802097c:	9a05      	ldr	r2, [sp, #20]
 802097e:	f10b 0b01 	add.w	fp, fp, #1
 8020982:	e7b9      	b.n	80208f8 <_printf_float+0x310>
 8020984:	ee18 3a10 	vmov	r3, s16
 8020988:	4652      	mov	r2, sl
 802098a:	4631      	mov	r1, r6
 802098c:	4628      	mov	r0, r5
 802098e:	47b8      	blx	r7
 8020990:	3001      	adds	r0, #1
 8020992:	d1be      	bne.n	8020912 <_printf_float+0x32a>
 8020994:	e689      	b.n	80206aa <_printf_float+0xc2>
 8020996:	9a05      	ldr	r2, [sp, #20]
 8020998:	464b      	mov	r3, r9
 802099a:	4442      	add	r2, r8
 802099c:	4631      	mov	r1, r6
 802099e:	4628      	mov	r0, r5
 80209a0:	47b8      	blx	r7
 80209a2:	3001      	adds	r0, #1
 80209a4:	d1c1      	bne.n	802092a <_printf_float+0x342>
 80209a6:	e680      	b.n	80206aa <_printf_float+0xc2>
 80209a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80209aa:	2a01      	cmp	r2, #1
 80209ac:	dc01      	bgt.n	80209b2 <_printf_float+0x3ca>
 80209ae:	07db      	lsls	r3, r3, #31
 80209b0:	d538      	bpl.n	8020a24 <_printf_float+0x43c>
 80209b2:	2301      	movs	r3, #1
 80209b4:	4642      	mov	r2, r8
 80209b6:	4631      	mov	r1, r6
 80209b8:	4628      	mov	r0, r5
 80209ba:	47b8      	blx	r7
 80209bc:	3001      	adds	r0, #1
 80209be:	f43f ae74 	beq.w	80206aa <_printf_float+0xc2>
 80209c2:	ee18 3a10 	vmov	r3, s16
 80209c6:	4652      	mov	r2, sl
 80209c8:	4631      	mov	r1, r6
 80209ca:	4628      	mov	r0, r5
 80209cc:	47b8      	blx	r7
 80209ce:	3001      	adds	r0, #1
 80209d0:	f43f ae6b 	beq.w	80206aa <_printf_float+0xc2>
 80209d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80209d8:	2200      	movs	r2, #0
 80209da:	2300      	movs	r3, #0
 80209dc:	f7e0 f884 	bl	8000ae8 <__aeabi_dcmpeq>
 80209e0:	b9d8      	cbnz	r0, 8020a1a <_printf_float+0x432>
 80209e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80209e4:	f108 0201 	add.w	r2, r8, #1
 80209e8:	3b01      	subs	r3, #1
 80209ea:	4631      	mov	r1, r6
 80209ec:	4628      	mov	r0, r5
 80209ee:	47b8      	blx	r7
 80209f0:	3001      	adds	r0, #1
 80209f2:	d10e      	bne.n	8020a12 <_printf_float+0x42a>
 80209f4:	e659      	b.n	80206aa <_printf_float+0xc2>
 80209f6:	2301      	movs	r3, #1
 80209f8:	4652      	mov	r2, sl
 80209fa:	4631      	mov	r1, r6
 80209fc:	4628      	mov	r0, r5
 80209fe:	47b8      	blx	r7
 8020a00:	3001      	adds	r0, #1
 8020a02:	f43f ae52 	beq.w	80206aa <_printf_float+0xc2>
 8020a06:	f108 0801 	add.w	r8, r8, #1
 8020a0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8020a0c:	3b01      	subs	r3, #1
 8020a0e:	4543      	cmp	r3, r8
 8020a10:	dcf1      	bgt.n	80209f6 <_printf_float+0x40e>
 8020a12:	464b      	mov	r3, r9
 8020a14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8020a18:	e6dc      	b.n	80207d4 <_printf_float+0x1ec>
 8020a1a:	f04f 0800 	mov.w	r8, #0
 8020a1e:	f104 0a1a 	add.w	sl, r4, #26
 8020a22:	e7f2      	b.n	8020a0a <_printf_float+0x422>
 8020a24:	2301      	movs	r3, #1
 8020a26:	4642      	mov	r2, r8
 8020a28:	e7df      	b.n	80209ea <_printf_float+0x402>
 8020a2a:	2301      	movs	r3, #1
 8020a2c:	464a      	mov	r2, r9
 8020a2e:	4631      	mov	r1, r6
 8020a30:	4628      	mov	r0, r5
 8020a32:	47b8      	blx	r7
 8020a34:	3001      	adds	r0, #1
 8020a36:	f43f ae38 	beq.w	80206aa <_printf_float+0xc2>
 8020a3a:	f108 0801 	add.w	r8, r8, #1
 8020a3e:	68e3      	ldr	r3, [r4, #12]
 8020a40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8020a42:	1a5b      	subs	r3, r3, r1
 8020a44:	4543      	cmp	r3, r8
 8020a46:	dcf0      	bgt.n	8020a2a <_printf_float+0x442>
 8020a48:	e6fa      	b.n	8020840 <_printf_float+0x258>
 8020a4a:	f04f 0800 	mov.w	r8, #0
 8020a4e:	f104 0919 	add.w	r9, r4, #25
 8020a52:	e7f4      	b.n	8020a3e <_printf_float+0x456>

08020a54 <_printf_common>:
 8020a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020a58:	4616      	mov	r6, r2
 8020a5a:	4699      	mov	r9, r3
 8020a5c:	688a      	ldr	r2, [r1, #8]
 8020a5e:	690b      	ldr	r3, [r1, #16]
 8020a60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8020a64:	4293      	cmp	r3, r2
 8020a66:	bfb8      	it	lt
 8020a68:	4613      	movlt	r3, r2
 8020a6a:	6033      	str	r3, [r6, #0]
 8020a6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8020a70:	4607      	mov	r7, r0
 8020a72:	460c      	mov	r4, r1
 8020a74:	b10a      	cbz	r2, 8020a7a <_printf_common+0x26>
 8020a76:	3301      	adds	r3, #1
 8020a78:	6033      	str	r3, [r6, #0]
 8020a7a:	6823      	ldr	r3, [r4, #0]
 8020a7c:	0699      	lsls	r1, r3, #26
 8020a7e:	bf42      	ittt	mi
 8020a80:	6833      	ldrmi	r3, [r6, #0]
 8020a82:	3302      	addmi	r3, #2
 8020a84:	6033      	strmi	r3, [r6, #0]
 8020a86:	6825      	ldr	r5, [r4, #0]
 8020a88:	f015 0506 	ands.w	r5, r5, #6
 8020a8c:	d106      	bne.n	8020a9c <_printf_common+0x48>
 8020a8e:	f104 0a19 	add.w	sl, r4, #25
 8020a92:	68e3      	ldr	r3, [r4, #12]
 8020a94:	6832      	ldr	r2, [r6, #0]
 8020a96:	1a9b      	subs	r3, r3, r2
 8020a98:	42ab      	cmp	r3, r5
 8020a9a:	dc26      	bgt.n	8020aea <_printf_common+0x96>
 8020a9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8020aa0:	1e13      	subs	r3, r2, #0
 8020aa2:	6822      	ldr	r2, [r4, #0]
 8020aa4:	bf18      	it	ne
 8020aa6:	2301      	movne	r3, #1
 8020aa8:	0692      	lsls	r2, r2, #26
 8020aaa:	d42b      	bmi.n	8020b04 <_printf_common+0xb0>
 8020aac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8020ab0:	4649      	mov	r1, r9
 8020ab2:	4638      	mov	r0, r7
 8020ab4:	47c0      	blx	r8
 8020ab6:	3001      	adds	r0, #1
 8020ab8:	d01e      	beq.n	8020af8 <_printf_common+0xa4>
 8020aba:	6823      	ldr	r3, [r4, #0]
 8020abc:	68e5      	ldr	r5, [r4, #12]
 8020abe:	6832      	ldr	r2, [r6, #0]
 8020ac0:	f003 0306 	and.w	r3, r3, #6
 8020ac4:	2b04      	cmp	r3, #4
 8020ac6:	bf08      	it	eq
 8020ac8:	1aad      	subeq	r5, r5, r2
 8020aca:	68a3      	ldr	r3, [r4, #8]
 8020acc:	6922      	ldr	r2, [r4, #16]
 8020ace:	bf0c      	ite	eq
 8020ad0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020ad4:	2500      	movne	r5, #0
 8020ad6:	4293      	cmp	r3, r2
 8020ad8:	bfc4      	itt	gt
 8020ada:	1a9b      	subgt	r3, r3, r2
 8020adc:	18ed      	addgt	r5, r5, r3
 8020ade:	2600      	movs	r6, #0
 8020ae0:	341a      	adds	r4, #26
 8020ae2:	42b5      	cmp	r5, r6
 8020ae4:	d11a      	bne.n	8020b1c <_printf_common+0xc8>
 8020ae6:	2000      	movs	r0, #0
 8020ae8:	e008      	b.n	8020afc <_printf_common+0xa8>
 8020aea:	2301      	movs	r3, #1
 8020aec:	4652      	mov	r2, sl
 8020aee:	4649      	mov	r1, r9
 8020af0:	4638      	mov	r0, r7
 8020af2:	47c0      	blx	r8
 8020af4:	3001      	adds	r0, #1
 8020af6:	d103      	bne.n	8020b00 <_printf_common+0xac>
 8020af8:	f04f 30ff 	mov.w	r0, #4294967295
 8020afc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020b00:	3501      	adds	r5, #1
 8020b02:	e7c6      	b.n	8020a92 <_printf_common+0x3e>
 8020b04:	18e1      	adds	r1, r4, r3
 8020b06:	1c5a      	adds	r2, r3, #1
 8020b08:	2030      	movs	r0, #48	; 0x30
 8020b0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8020b0e:	4422      	add	r2, r4
 8020b10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8020b14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8020b18:	3302      	adds	r3, #2
 8020b1a:	e7c7      	b.n	8020aac <_printf_common+0x58>
 8020b1c:	2301      	movs	r3, #1
 8020b1e:	4622      	mov	r2, r4
 8020b20:	4649      	mov	r1, r9
 8020b22:	4638      	mov	r0, r7
 8020b24:	47c0      	blx	r8
 8020b26:	3001      	adds	r0, #1
 8020b28:	d0e6      	beq.n	8020af8 <_printf_common+0xa4>
 8020b2a:	3601      	adds	r6, #1
 8020b2c:	e7d9      	b.n	8020ae2 <_printf_common+0x8e>
	...

08020b30 <_printf_i>:
 8020b30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8020b34:	460c      	mov	r4, r1
 8020b36:	4691      	mov	r9, r2
 8020b38:	7e27      	ldrb	r7, [r4, #24]
 8020b3a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8020b3c:	2f78      	cmp	r7, #120	; 0x78
 8020b3e:	4680      	mov	r8, r0
 8020b40:	469a      	mov	sl, r3
 8020b42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8020b46:	d807      	bhi.n	8020b58 <_printf_i+0x28>
 8020b48:	2f62      	cmp	r7, #98	; 0x62
 8020b4a:	d80a      	bhi.n	8020b62 <_printf_i+0x32>
 8020b4c:	2f00      	cmp	r7, #0
 8020b4e:	f000 80d8 	beq.w	8020d02 <_printf_i+0x1d2>
 8020b52:	2f58      	cmp	r7, #88	; 0x58
 8020b54:	f000 80a3 	beq.w	8020c9e <_printf_i+0x16e>
 8020b58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8020b5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8020b60:	e03a      	b.n	8020bd8 <_printf_i+0xa8>
 8020b62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8020b66:	2b15      	cmp	r3, #21
 8020b68:	d8f6      	bhi.n	8020b58 <_printf_i+0x28>
 8020b6a:	a001      	add	r0, pc, #4	; (adr r0, 8020b70 <_printf_i+0x40>)
 8020b6c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8020b70:	08020bc9 	.word	0x08020bc9
 8020b74:	08020bdd 	.word	0x08020bdd
 8020b78:	08020b59 	.word	0x08020b59
 8020b7c:	08020b59 	.word	0x08020b59
 8020b80:	08020b59 	.word	0x08020b59
 8020b84:	08020b59 	.word	0x08020b59
 8020b88:	08020bdd 	.word	0x08020bdd
 8020b8c:	08020b59 	.word	0x08020b59
 8020b90:	08020b59 	.word	0x08020b59
 8020b94:	08020b59 	.word	0x08020b59
 8020b98:	08020b59 	.word	0x08020b59
 8020b9c:	08020ce9 	.word	0x08020ce9
 8020ba0:	08020c0d 	.word	0x08020c0d
 8020ba4:	08020ccb 	.word	0x08020ccb
 8020ba8:	08020b59 	.word	0x08020b59
 8020bac:	08020b59 	.word	0x08020b59
 8020bb0:	08020d0b 	.word	0x08020d0b
 8020bb4:	08020b59 	.word	0x08020b59
 8020bb8:	08020c0d 	.word	0x08020c0d
 8020bbc:	08020b59 	.word	0x08020b59
 8020bc0:	08020b59 	.word	0x08020b59
 8020bc4:	08020cd3 	.word	0x08020cd3
 8020bc8:	680b      	ldr	r3, [r1, #0]
 8020bca:	1d1a      	adds	r2, r3, #4
 8020bcc:	681b      	ldr	r3, [r3, #0]
 8020bce:	600a      	str	r2, [r1, #0]
 8020bd0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8020bd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020bd8:	2301      	movs	r3, #1
 8020bda:	e0a3      	b.n	8020d24 <_printf_i+0x1f4>
 8020bdc:	6825      	ldr	r5, [r4, #0]
 8020bde:	6808      	ldr	r0, [r1, #0]
 8020be0:	062e      	lsls	r6, r5, #24
 8020be2:	f100 0304 	add.w	r3, r0, #4
 8020be6:	d50a      	bpl.n	8020bfe <_printf_i+0xce>
 8020be8:	6805      	ldr	r5, [r0, #0]
 8020bea:	600b      	str	r3, [r1, #0]
 8020bec:	2d00      	cmp	r5, #0
 8020bee:	da03      	bge.n	8020bf8 <_printf_i+0xc8>
 8020bf0:	232d      	movs	r3, #45	; 0x2d
 8020bf2:	426d      	negs	r5, r5
 8020bf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020bf8:	485e      	ldr	r0, [pc, #376]	; (8020d74 <_printf_i+0x244>)
 8020bfa:	230a      	movs	r3, #10
 8020bfc:	e019      	b.n	8020c32 <_printf_i+0x102>
 8020bfe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8020c02:	6805      	ldr	r5, [r0, #0]
 8020c04:	600b      	str	r3, [r1, #0]
 8020c06:	bf18      	it	ne
 8020c08:	b22d      	sxthne	r5, r5
 8020c0a:	e7ef      	b.n	8020bec <_printf_i+0xbc>
 8020c0c:	680b      	ldr	r3, [r1, #0]
 8020c0e:	6825      	ldr	r5, [r4, #0]
 8020c10:	1d18      	adds	r0, r3, #4
 8020c12:	6008      	str	r0, [r1, #0]
 8020c14:	0628      	lsls	r0, r5, #24
 8020c16:	d501      	bpl.n	8020c1c <_printf_i+0xec>
 8020c18:	681d      	ldr	r5, [r3, #0]
 8020c1a:	e002      	b.n	8020c22 <_printf_i+0xf2>
 8020c1c:	0669      	lsls	r1, r5, #25
 8020c1e:	d5fb      	bpl.n	8020c18 <_printf_i+0xe8>
 8020c20:	881d      	ldrh	r5, [r3, #0]
 8020c22:	4854      	ldr	r0, [pc, #336]	; (8020d74 <_printf_i+0x244>)
 8020c24:	2f6f      	cmp	r7, #111	; 0x6f
 8020c26:	bf0c      	ite	eq
 8020c28:	2308      	moveq	r3, #8
 8020c2a:	230a      	movne	r3, #10
 8020c2c:	2100      	movs	r1, #0
 8020c2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8020c32:	6866      	ldr	r6, [r4, #4]
 8020c34:	60a6      	str	r6, [r4, #8]
 8020c36:	2e00      	cmp	r6, #0
 8020c38:	bfa2      	ittt	ge
 8020c3a:	6821      	ldrge	r1, [r4, #0]
 8020c3c:	f021 0104 	bicge.w	r1, r1, #4
 8020c40:	6021      	strge	r1, [r4, #0]
 8020c42:	b90d      	cbnz	r5, 8020c48 <_printf_i+0x118>
 8020c44:	2e00      	cmp	r6, #0
 8020c46:	d04d      	beq.n	8020ce4 <_printf_i+0x1b4>
 8020c48:	4616      	mov	r6, r2
 8020c4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8020c4e:	fb03 5711 	mls	r7, r3, r1, r5
 8020c52:	5dc7      	ldrb	r7, [r0, r7]
 8020c54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8020c58:	462f      	mov	r7, r5
 8020c5a:	42bb      	cmp	r3, r7
 8020c5c:	460d      	mov	r5, r1
 8020c5e:	d9f4      	bls.n	8020c4a <_printf_i+0x11a>
 8020c60:	2b08      	cmp	r3, #8
 8020c62:	d10b      	bne.n	8020c7c <_printf_i+0x14c>
 8020c64:	6823      	ldr	r3, [r4, #0]
 8020c66:	07df      	lsls	r7, r3, #31
 8020c68:	d508      	bpl.n	8020c7c <_printf_i+0x14c>
 8020c6a:	6923      	ldr	r3, [r4, #16]
 8020c6c:	6861      	ldr	r1, [r4, #4]
 8020c6e:	4299      	cmp	r1, r3
 8020c70:	bfde      	ittt	le
 8020c72:	2330      	movle	r3, #48	; 0x30
 8020c74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8020c78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8020c7c:	1b92      	subs	r2, r2, r6
 8020c7e:	6122      	str	r2, [r4, #16]
 8020c80:	f8cd a000 	str.w	sl, [sp]
 8020c84:	464b      	mov	r3, r9
 8020c86:	aa03      	add	r2, sp, #12
 8020c88:	4621      	mov	r1, r4
 8020c8a:	4640      	mov	r0, r8
 8020c8c:	f7ff fee2 	bl	8020a54 <_printf_common>
 8020c90:	3001      	adds	r0, #1
 8020c92:	d14c      	bne.n	8020d2e <_printf_i+0x1fe>
 8020c94:	f04f 30ff 	mov.w	r0, #4294967295
 8020c98:	b004      	add	sp, #16
 8020c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020c9e:	4835      	ldr	r0, [pc, #212]	; (8020d74 <_printf_i+0x244>)
 8020ca0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8020ca4:	6823      	ldr	r3, [r4, #0]
 8020ca6:	680e      	ldr	r6, [r1, #0]
 8020ca8:	061f      	lsls	r7, r3, #24
 8020caa:	f856 5b04 	ldr.w	r5, [r6], #4
 8020cae:	600e      	str	r6, [r1, #0]
 8020cb0:	d514      	bpl.n	8020cdc <_printf_i+0x1ac>
 8020cb2:	07d9      	lsls	r1, r3, #31
 8020cb4:	bf44      	itt	mi
 8020cb6:	f043 0320 	orrmi.w	r3, r3, #32
 8020cba:	6023      	strmi	r3, [r4, #0]
 8020cbc:	b91d      	cbnz	r5, 8020cc6 <_printf_i+0x196>
 8020cbe:	6823      	ldr	r3, [r4, #0]
 8020cc0:	f023 0320 	bic.w	r3, r3, #32
 8020cc4:	6023      	str	r3, [r4, #0]
 8020cc6:	2310      	movs	r3, #16
 8020cc8:	e7b0      	b.n	8020c2c <_printf_i+0xfc>
 8020cca:	6823      	ldr	r3, [r4, #0]
 8020ccc:	f043 0320 	orr.w	r3, r3, #32
 8020cd0:	6023      	str	r3, [r4, #0]
 8020cd2:	2378      	movs	r3, #120	; 0x78
 8020cd4:	4828      	ldr	r0, [pc, #160]	; (8020d78 <_printf_i+0x248>)
 8020cd6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8020cda:	e7e3      	b.n	8020ca4 <_printf_i+0x174>
 8020cdc:	065e      	lsls	r6, r3, #25
 8020cde:	bf48      	it	mi
 8020ce0:	b2ad      	uxthmi	r5, r5
 8020ce2:	e7e6      	b.n	8020cb2 <_printf_i+0x182>
 8020ce4:	4616      	mov	r6, r2
 8020ce6:	e7bb      	b.n	8020c60 <_printf_i+0x130>
 8020ce8:	680b      	ldr	r3, [r1, #0]
 8020cea:	6826      	ldr	r6, [r4, #0]
 8020cec:	6960      	ldr	r0, [r4, #20]
 8020cee:	1d1d      	adds	r5, r3, #4
 8020cf0:	600d      	str	r5, [r1, #0]
 8020cf2:	0635      	lsls	r5, r6, #24
 8020cf4:	681b      	ldr	r3, [r3, #0]
 8020cf6:	d501      	bpl.n	8020cfc <_printf_i+0x1cc>
 8020cf8:	6018      	str	r0, [r3, #0]
 8020cfa:	e002      	b.n	8020d02 <_printf_i+0x1d2>
 8020cfc:	0671      	lsls	r1, r6, #25
 8020cfe:	d5fb      	bpl.n	8020cf8 <_printf_i+0x1c8>
 8020d00:	8018      	strh	r0, [r3, #0]
 8020d02:	2300      	movs	r3, #0
 8020d04:	6123      	str	r3, [r4, #16]
 8020d06:	4616      	mov	r6, r2
 8020d08:	e7ba      	b.n	8020c80 <_printf_i+0x150>
 8020d0a:	680b      	ldr	r3, [r1, #0]
 8020d0c:	1d1a      	adds	r2, r3, #4
 8020d0e:	600a      	str	r2, [r1, #0]
 8020d10:	681e      	ldr	r6, [r3, #0]
 8020d12:	6862      	ldr	r2, [r4, #4]
 8020d14:	2100      	movs	r1, #0
 8020d16:	4630      	mov	r0, r6
 8020d18:	f7df fa72 	bl	8000200 <memchr>
 8020d1c:	b108      	cbz	r0, 8020d22 <_printf_i+0x1f2>
 8020d1e:	1b80      	subs	r0, r0, r6
 8020d20:	6060      	str	r0, [r4, #4]
 8020d22:	6863      	ldr	r3, [r4, #4]
 8020d24:	6123      	str	r3, [r4, #16]
 8020d26:	2300      	movs	r3, #0
 8020d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020d2c:	e7a8      	b.n	8020c80 <_printf_i+0x150>
 8020d2e:	6923      	ldr	r3, [r4, #16]
 8020d30:	4632      	mov	r2, r6
 8020d32:	4649      	mov	r1, r9
 8020d34:	4640      	mov	r0, r8
 8020d36:	47d0      	blx	sl
 8020d38:	3001      	adds	r0, #1
 8020d3a:	d0ab      	beq.n	8020c94 <_printf_i+0x164>
 8020d3c:	6823      	ldr	r3, [r4, #0]
 8020d3e:	079b      	lsls	r3, r3, #30
 8020d40:	d413      	bmi.n	8020d6a <_printf_i+0x23a>
 8020d42:	68e0      	ldr	r0, [r4, #12]
 8020d44:	9b03      	ldr	r3, [sp, #12]
 8020d46:	4298      	cmp	r0, r3
 8020d48:	bfb8      	it	lt
 8020d4a:	4618      	movlt	r0, r3
 8020d4c:	e7a4      	b.n	8020c98 <_printf_i+0x168>
 8020d4e:	2301      	movs	r3, #1
 8020d50:	4632      	mov	r2, r6
 8020d52:	4649      	mov	r1, r9
 8020d54:	4640      	mov	r0, r8
 8020d56:	47d0      	blx	sl
 8020d58:	3001      	adds	r0, #1
 8020d5a:	d09b      	beq.n	8020c94 <_printf_i+0x164>
 8020d5c:	3501      	adds	r5, #1
 8020d5e:	68e3      	ldr	r3, [r4, #12]
 8020d60:	9903      	ldr	r1, [sp, #12]
 8020d62:	1a5b      	subs	r3, r3, r1
 8020d64:	42ab      	cmp	r3, r5
 8020d66:	dcf2      	bgt.n	8020d4e <_printf_i+0x21e>
 8020d68:	e7eb      	b.n	8020d42 <_printf_i+0x212>
 8020d6a:	2500      	movs	r5, #0
 8020d6c:	f104 0619 	add.w	r6, r4, #25
 8020d70:	e7f5      	b.n	8020d5e <_printf_i+0x22e>
 8020d72:	bf00      	nop
 8020d74:	0802d1b2 	.word	0x0802d1b2
 8020d78:	0802d1c3 	.word	0x0802d1c3

08020d7c <iprintf>:
 8020d7c:	b40f      	push	{r0, r1, r2, r3}
 8020d7e:	4b0a      	ldr	r3, [pc, #40]	; (8020da8 <iprintf+0x2c>)
 8020d80:	b513      	push	{r0, r1, r4, lr}
 8020d82:	681c      	ldr	r4, [r3, #0]
 8020d84:	b124      	cbz	r4, 8020d90 <iprintf+0x14>
 8020d86:	69a3      	ldr	r3, [r4, #24]
 8020d88:	b913      	cbnz	r3, 8020d90 <iprintf+0x14>
 8020d8a:	4620      	mov	r0, r4
 8020d8c:	f001 f9f8 	bl	8022180 <__sinit>
 8020d90:	ab05      	add	r3, sp, #20
 8020d92:	9a04      	ldr	r2, [sp, #16]
 8020d94:	68a1      	ldr	r1, [r4, #8]
 8020d96:	9301      	str	r3, [sp, #4]
 8020d98:	4620      	mov	r0, r4
 8020d9a:	f002 f82b 	bl	8022df4 <_vfiprintf_r>
 8020d9e:	b002      	add	sp, #8
 8020da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020da4:	b004      	add	sp, #16
 8020da6:	4770      	bx	lr
 8020da8:	20000024 	.word	0x20000024

08020dac <_puts_r>:
 8020dac:	b570      	push	{r4, r5, r6, lr}
 8020dae:	460e      	mov	r6, r1
 8020db0:	4605      	mov	r5, r0
 8020db2:	b118      	cbz	r0, 8020dbc <_puts_r+0x10>
 8020db4:	6983      	ldr	r3, [r0, #24]
 8020db6:	b90b      	cbnz	r3, 8020dbc <_puts_r+0x10>
 8020db8:	f001 f9e2 	bl	8022180 <__sinit>
 8020dbc:	69ab      	ldr	r3, [r5, #24]
 8020dbe:	68ac      	ldr	r4, [r5, #8]
 8020dc0:	b913      	cbnz	r3, 8020dc8 <_puts_r+0x1c>
 8020dc2:	4628      	mov	r0, r5
 8020dc4:	f001 f9dc 	bl	8022180 <__sinit>
 8020dc8:	4b2c      	ldr	r3, [pc, #176]	; (8020e7c <_puts_r+0xd0>)
 8020dca:	429c      	cmp	r4, r3
 8020dcc:	d120      	bne.n	8020e10 <_puts_r+0x64>
 8020dce:	686c      	ldr	r4, [r5, #4]
 8020dd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020dd2:	07db      	lsls	r3, r3, #31
 8020dd4:	d405      	bmi.n	8020de2 <_puts_r+0x36>
 8020dd6:	89a3      	ldrh	r3, [r4, #12]
 8020dd8:	0598      	lsls	r0, r3, #22
 8020dda:	d402      	bmi.n	8020de2 <_puts_r+0x36>
 8020ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020dde:	f001 fa84 	bl	80222ea <__retarget_lock_acquire_recursive>
 8020de2:	89a3      	ldrh	r3, [r4, #12]
 8020de4:	0719      	lsls	r1, r3, #28
 8020de6:	d51d      	bpl.n	8020e24 <_puts_r+0x78>
 8020de8:	6923      	ldr	r3, [r4, #16]
 8020dea:	b1db      	cbz	r3, 8020e24 <_puts_r+0x78>
 8020dec:	3e01      	subs	r6, #1
 8020dee:	68a3      	ldr	r3, [r4, #8]
 8020df0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8020df4:	3b01      	subs	r3, #1
 8020df6:	60a3      	str	r3, [r4, #8]
 8020df8:	bb39      	cbnz	r1, 8020e4a <_puts_r+0x9e>
 8020dfa:	2b00      	cmp	r3, #0
 8020dfc:	da38      	bge.n	8020e70 <_puts_r+0xc4>
 8020dfe:	4622      	mov	r2, r4
 8020e00:	210a      	movs	r1, #10
 8020e02:	4628      	mov	r0, r5
 8020e04:	f000 f946 	bl	8021094 <__swbuf_r>
 8020e08:	3001      	adds	r0, #1
 8020e0a:	d011      	beq.n	8020e30 <_puts_r+0x84>
 8020e0c:	250a      	movs	r5, #10
 8020e0e:	e011      	b.n	8020e34 <_puts_r+0x88>
 8020e10:	4b1b      	ldr	r3, [pc, #108]	; (8020e80 <_puts_r+0xd4>)
 8020e12:	429c      	cmp	r4, r3
 8020e14:	d101      	bne.n	8020e1a <_puts_r+0x6e>
 8020e16:	68ac      	ldr	r4, [r5, #8]
 8020e18:	e7da      	b.n	8020dd0 <_puts_r+0x24>
 8020e1a:	4b1a      	ldr	r3, [pc, #104]	; (8020e84 <_puts_r+0xd8>)
 8020e1c:	429c      	cmp	r4, r3
 8020e1e:	bf08      	it	eq
 8020e20:	68ec      	ldreq	r4, [r5, #12]
 8020e22:	e7d5      	b.n	8020dd0 <_puts_r+0x24>
 8020e24:	4621      	mov	r1, r4
 8020e26:	4628      	mov	r0, r5
 8020e28:	f000 f986 	bl	8021138 <__swsetup_r>
 8020e2c:	2800      	cmp	r0, #0
 8020e2e:	d0dd      	beq.n	8020dec <_puts_r+0x40>
 8020e30:	f04f 35ff 	mov.w	r5, #4294967295
 8020e34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020e36:	07da      	lsls	r2, r3, #31
 8020e38:	d405      	bmi.n	8020e46 <_puts_r+0x9a>
 8020e3a:	89a3      	ldrh	r3, [r4, #12]
 8020e3c:	059b      	lsls	r3, r3, #22
 8020e3e:	d402      	bmi.n	8020e46 <_puts_r+0x9a>
 8020e40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020e42:	f001 fa53 	bl	80222ec <__retarget_lock_release_recursive>
 8020e46:	4628      	mov	r0, r5
 8020e48:	bd70      	pop	{r4, r5, r6, pc}
 8020e4a:	2b00      	cmp	r3, #0
 8020e4c:	da04      	bge.n	8020e58 <_puts_r+0xac>
 8020e4e:	69a2      	ldr	r2, [r4, #24]
 8020e50:	429a      	cmp	r2, r3
 8020e52:	dc06      	bgt.n	8020e62 <_puts_r+0xb6>
 8020e54:	290a      	cmp	r1, #10
 8020e56:	d004      	beq.n	8020e62 <_puts_r+0xb6>
 8020e58:	6823      	ldr	r3, [r4, #0]
 8020e5a:	1c5a      	adds	r2, r3, #1
 8020e5c:	6022      	str	r2, [r4, #0]
 8020e5e:	7019      	strb	r1, [r3, #0]
 8020e60:	e7c5      	b.n	8020dee <_puts_r+0x42>
 8020e62:	4622      	mov	r2, r4
 8020e64:	4628      	mov	r0, r5
 8020e66:	f000 f915 	bl	8021094 <__swbuf_r>
 8020e6a:	3001      	adds	r0, #1
 8020e6c:	d1bf      	bne.n	8020dee <_puts_r+0x42>
 8020e6e:	e7df      	b.n	8020e30 <_puts_r+0x84>
 8020e70:	6823      	ldr	r3, [r4, #0]
 8020e72:	250a      	movs	r5, #10
 8020e74:	1c5a      	adds	r2, r3, #1
 8020e76:	6022      	str	r2, [r4, #0]
 8020e78:	701d      	strb	r5, [r3, #0]
 8020e7a:	e7db      	b.n	8020e34 <_puts_r+0x88>
 8020e7c:	0802d324 	.word	0x0802d324
 8020e80:	0802d344 	.word	0x0802d344
 8020e84:	0802d304 	.word	0x0802d304

08020e88 <puts>:
 8020e88:	4b02      	ldr	r3, [pc, #8]	; (8020e94 <puts+0xc>)
 8020e8a:	4601      	mov	r1, r0
 8020e8c:	6818      	ldr	r0, [r3, #0]
 8020e8e:	f7ff bf8d 	b.w	8020dac <_puts_r>
 8020e92:	bf00      	nop
 8020e94:	20000024 	.word	0x20000024

08020e98 <rand>:
 8020e98:	4b17      	ldr	r3, [pc, #92]	; (8020ef8 <rand+0x60>)
 8020e9a:	b510      	push	{r4, lr}
 8020e9c:	681c      	ldr	r4, [r3, #0]
 8020e9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8020ea0:	b9b3      	cbnz	r3, 8020ed0 <rand+0x38>
 8020ea2:	2018      	movs	r0, #24
 8020ea4:	f7ff fa08 	bl	80202b8 <malloc>
 8020ea8:	63a0      	str	r0, [r4, #56]	; 0x38
 8020eaa:	b928      	cbnz	r0, 8020eb8 <rand+0x20>
 8020eac:	4602      	mov	r2, r0
 8020eae:	4b13      	ldr	r3, [pc, #76]	; (8020efc <rand+0x64>)
 8020eb0:	4813      	ldr	r0, [pc, #76]	; (8020f00 <rand+0x68>)
 8020eb2:	214e      	movs	r1, #78	; 0x4e
 8020eb4:	f000 f9ae 	bl	8021214 <__assert_func>
 8020eb8:	4a12      	ldr	r2, [pc, #72]	; (8020f04 <rand+0x6c>)
 8020eba:	4b13      	ldr	r3, [pc, #76]	; (8020f08 <rand+0x70>)
 8020ebc:	e9c0 2300 	strd	r2, r3, [r0]
 8020ec0:	4b12      	ldr	r3, [pc, #72]	; (8020f0c <rand+0x74>)
 8020ec2:	6083      	str	r3, [r0, #8]
 8020ec4:	230b      	movs	r3, #11
 8020ec6:	8183      	strh	r3, [r0, #12]
 8020ec8:	2201      	movs	r2, #1
 8020eca:	2300      	movs	r3, #0
 8020ecc:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8020ed0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8020ed2:	480f      	ldr	r0, [pc, #60]	; (8020f10 <rand+0x78>)
 8020ed4:	690a      	ldr	r2, [r1, #16]
 8020ed6:	694b      	ldr	r3, [r1, #20]
 8020ed8:	4c0e      	ldr	r4, [pc, #56]	; (8020f14 <rand+0x7c>)
 8020eda:	4350      	muls	r0, r2
 8020edc:	fb04 0003 	mla	r0, r4, r3, r0
 8020ee0:	fba2 3404 	umull	r3, r4, r2, r4
 8020ee4:	1c5a      	adds	r2, r3, #1
 8020ee6:	4404      	add	r4, r0
 8020ee8:	f144 0000 	adc.w	r0, r4, #0
 8020eec:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8020ef0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8020ef4:	bd10      	pop	{r4, pc}
 8020ef6:	bf00      	nop
 8020ef8:	20000024 	.word	0x20000024
 8020efc:	0802d1d4 	.word	0x0802d1d4
 8020f00:	0802d1eb 	.word	0x0802d1eb
 8020f04:	abcd330e 	.word	0xabcd330e
 8020f08:	e66d1234 	.word	0xe66d1234
 8020f0c:	0005deec 	.word	0x0005deec
 8020f10:	5851f42d 	.word	0x5851f42d
 8020f14:	4c957f2d 	.word	0x4c957f2d

08020f18 <_sbrk_r>:
 8020f18:	b538      	push	{r3, r4, r5, lr}
 8020f1a:	4d06      	ldr	r5, [pc, #24]	; (8020f34 <_sbrk_r+0x1c>)
 8020f1c:	2300      	movs	r3, #0
 8020f1e:	4604      	mov	r4, r0
 8020f20:	4608      	mov	r0, r1
 8020f22:	602b      	str	r3, [r5, #0]
 8020f24:	f7e4 fee0 	bl	8005ce8 <_sbrk>
 8020f28:	1c43      	adds	r3, r0, #1
 8020f2a:	d102      	bne.n	8020f32 <_sbrk_r+0x1a>
 8020f2c:	682b      	ldr	r3, [r5, #0]
 8020f2e:	b103      	cbz	r3, 8020f32 <_sbrk_r+0x1a>
 8020f30:	6023      	str	r3, [r4, #0]
 8020f32:	bd38      	pop	{r3, r4, r5, pc}
 8020f34:	20029790 	.word	0x20029790

08020f38 <siprintf>:
 8020f38:	b40e      	push	{r1, r2, r3}
 8020f3a:	b500      	push	{lr}
 8020f3c:	b09c      	sub	sp, #112	; 0x70
 8020f3e:	ab1d      	add	r3, sp, #116	; 0x74
 8020f40:	9002      	str	r0, [sp, #8]
 8020f42:	9006      	str	r0, [sp, #24]
 8020f44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8020f48:	4809      	ldr	r0, [pc, #36]	; (8020f70 <siprintf+0x38>)
 8020f4a:	9107      	str	r1, [sp, #28]
 8020f4c:	9104      	str	r1, [sp, #16]
 8020f4e:	4909      	ldr	r1, [pc, #36]	; (8020f74 <siprintf+0x3c>)
 8020f50:	f853 2b04 	ldr.w	r2, [r3], #4
 8020f54:	9105      	str	r1, [sp, #20]
 8020f56:	6800      	ldr	r0, [r0, #0]
 8020f58:	9301      	str	r3, [sp, #4]
 8020f5a:	a902      	add	r1, sp, #8
 8020f5c:	f001 fe20 	bl	8022ba0 <_svfiprintf_r>
 8020f60:	9b02      	ldr	r3, [sp, #8]
 8020f62:	2200      	movs	r2, #0
 8020f64:	701a      	strb	r2, [r3, #0]
 8020f66:	b01c      	add	sp, #112	; 0x70
 8020f68:	f85d eb04 	ldr.w	lr, [sp], #4
 8020f6c:	b003      	add	sp, #12
 8020f6e:	4770      	bx	lr
 8020f70:	20000024 	.word	0x20000024
 8020f74:	ffff0208 	.word	0xffff0208

08020f78 <_strtol_l.isra.0>:
 8020f78:	2b01      	cmp	r3, #1
 8020f7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020f7e:	d001      	beq.n	8020f84 <_strtol_l.isra.0+0xc>
 8020f80:	2b24      	cmp	r3, #36	; 0x24
 8020f82:	d906      	bls.n	8020f92 <_strtol_l.isra.0+0x1a>
 8020f84:	f000 ffdc 	bl	8021f40 <__errno>
 8020f88:	2316      	movs	r3, #22
 8020f8a:	6003      	str	r3, [r0, #0]
 8020f8c:	2000      	movs	r0, #0
 8020f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020f92:	4f3a      	ldr	r7, [pc, #232]	; (802107c <_strtol_l.isra.0+0x104>)
 8020f94:	468e      	mov	lr, r1
 8020f96:	4676      	mov	r6, lr
 8020f98:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8020f9c:	5de5      	ldrb	r5, [r4, r7]
 8020f9e:	f015 0508 	ands.w	r5, r5, #8
 8020fa2:	d1f8      	bne.n	8020f96 <_strtol_l.isra.0+0x1e>
 8020fa4:	2c2d      	cmp	r4, #45	; 0x2d
 8020fa6:	d134      	bne.n	8021012 <_strtol_l.isra.0+0x9a>
 8020fa8:	f89e 4000 	ldrb.w	r4, [lr]
 8020fac:	f04f 0801 	mov.w	r8, #1
 8020fb0:	f106 0e02 	add.w	lr, r6, #2
 8020fb4:	2b00      	cmp	r3, #0
 8020fb6:	d05c      	beq.n	8021072 <_strtol_l.isra.0+0xfa>
 8020fb8:	2b10      	cmp	r3, #16
 8020fba:	d10c      	bne.n	8020fd6 <_strtol_l.isra.0+0x5e>
 8020fbc:	2c30      	cmp	r4, #48	; 0x30
 8020fbe:	d10a      	bne.n	8020fd6 <_strtol_l.isra.0+0x5e>
 8020fc0:	f89e 4000 	ldrb.w	r4, [lr]
 8020fc4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8020fc8:	2c58      	cmp	r4, #88	; 0x58
 8020fca:	d14d      	bne.n	8021068 <_strtol_l.isra.0+0xf0>
 8020fcc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8020fd0:	2310      	movs	r3, #16
 8020fd2:	f10e 0e02 	add.w	lr, lr, #2
 8020fd6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8020fda:	f10c 3cff 	add.w	ip, ip, #4294967295
 8020fde:	2600      	movs	r6, #0
 8020fe0:	fbbc f9f3 	udiv	r9, ip, r3
 8020fe4:	4635      	mov	r5, r6
 8020fe6:	fb03 ca19 	mls	sl, r3, r9, ip
 8020fea:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8020fee:	2f09      	cmp	r7, #9
 8020ff0:	d818      	bhi.n	8021024 <_strtol_l.isra.0+0xac>
 8020ff2:	463c      	mov	r4, r7
 8020ff4:	42a3      	cmp	r3, r4
 8020ff6:	dd24      	ble.n	8021042 <_strtol_l.isra.0+0xca>
 8020ff8:	2e00      	cmp	r6, #0
 8020ffa:	db1f      	blt.n	802103c <_strtol_l.isra.0+0xc4>
 8020ffc:	45a9      	cmp	r9, r5
 8020ffe:	d31d      	bcc.n	802103c <_strtol_l.isra.0+0xc4>
 8021000:	d101      	bne.n	8021006 <_strtol_l.isra.0+0x8e>
 8021002:	45a2      	cmp	sl, r4
 8021004:	db1a      	blt.n	802103c <_strtol_l.isra.0+0xc4>
 8021006:	fb05 4503 	mla	r5, r5, r3, r4
 802100a:	2601      	movs	r6, #1
 802100c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8021010:	e7eb      	b.n	8020fea <_strtol_l.isra.0+0x72>
 8021012:	2c2b      	cmp	r4, #43	; 0x2b
 8021014:	bf08      	it	eq
 8021016:	f89e 4000 	ldrbeq.w	r4, [lr]
 802101a:	46a8      	mov	r8, r5
 802101c:	bf08      	it	eq
 802101e:	f106 0e02 	addeq.w	lr, r6, #2
 8021022:	e7c7      	b.n	8020fb4 <_strtol_l.isra.0+0x3c>
 8021024:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8021028:	2f19      	cmp	r7, #25
 802102a:	d801      	bhi.n	8021030 <_strtol_l.isra.0+0xb8>
 802102c:	3c37      	subs	r4, #55	; 0x37
 802102e:	e7e1      	b.n	8020ff4 <_strtol_l.isra.0+0x7c>
 8021030:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8021034:	2f19      	cmp	r7, #25
 8021036:	d804      	bhi.n	8021042 <_strtol_l.isra.0+0xca>
 8021038:	3c57      	subs	r4, #87	; 0x57
 802103a:	e7db      	b.n	8020ff4 <_strtol_l.isra.0+0x7c>
 802103c:	f04f 36ff 	mov.w	r6, #4294967295
 8021040:	e7e4      	b.n	802100c <_strtol_l.isra.0+0x94>
 8021042:	2e00      	cmp	r6, #0
 8021044:	da05      	bge.n	8021052 <_strtol_l.isra.0+0xda>
 8021046:	2322      	movs	r3, #34	; 0x22
 8021048:	6003      	str	r3, [r0, #0]
 802104a:	4665      	mov	r5, ip
 802104c:	b942      	cbnz	r2, 8021060 <_strtol_l.isra.0+0xe8>
 802104e:	4628      	mov	r0, r5
 8021050:	e79d      	b.n	8020f8e <_strtol_l.isra.0+0x16>
 8021052:	f1b8 0f00 	cmp.w	r8, #0
 8021056:	d000      	beq.n	802105a <_strtol_l.isra.0+0xe2>
 8021058:	426d      	negs	r5, r5
 802105a:	2a00      	cmp	r2, #0
 802105c:	d0f7      	beq.n	802104e <_strtol_l.isra.0+0xd6>
 802105e:	b10e      	cbz	r6, 8021064 <_strtol_l.isra.0+0xec>
 8021060:	f10e 31ff 	add.w	r1, lr, #4294967295
 8021064:	6011      	str	r1, [r2, #0]
 8021066:	e7f2      	b.n	802104e <_strtol_l.isra.0+0xd6>
 8021068:	2430      	movs	r4, #48	; 0x30
 802106a:	2b00      	cmp	r3, #0
 802106c:	d1b3      	bne.n	8020fd6 <_strtol_l.isra.0+0x5e>
 802106e:	2308      	movs	r3, #8
 8021070:	e7b1      	b.n	8020fd6 <_strtol_l.isra.0+0x5e>
 8021072:	2c30      	cmp	r4, #48	; 0x30
 8021074:	d0a4      	beq.n	8020fc0 <_strtol_l.isra.0+0x48>
 8021076:	230a      	movs	r3, #10
 8021078:	e7ad      	b.n	8020fd6 <_strtol_l.isra.0+0x5e>
 802107a:	bf00      	nop
 802107c:	0802d09b 	.word	0x0802d09b

08021080 <strtol>:
 8021080:	4613      	mov	r3, r2
 8021082:	460a      	mov	r2, r1
 8021084:	4601      	mov	r1, r0
 8021086:	4802      	ldr	r0, [pc, #8]	; (8021090 <strtol+0x10>)
 8021088:	6800      	ldr	r0, [r0, #0]
 802108a:	f7ff bf75 	b.w	8020f78 <_strtol_l.isra.0>
 802108e:	bf00      	nop
 8021090:	20000024 	.word	0x20000024

08021094 <__swbuf_r>:
 8021094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021096:	460e      	mov	r6, r1
 8021098:	4614      	mov	r4, r2
 802109a:	4605      	mov	r5, r0
 802109c:	b118      	cbz	r0, 80210a6 <__swbuf_r+0x12>
 802109e:	6983      	ldr	r3, [r0, #24]
 80210a0:	b90b      	cbnz	r3, 80210a6 <__swbuf_r+0x12>
 80210a2:	f001 f86d 	bl	8022180 <__sinit>
 80210a6:	4b21      	ldr	r3, [pc, #132]	; (802112c <__swbuf_r+0x98>)
 80210a8:	429c      	cmp	r4, r3
 80210aa:	d12b      	bne.n	8021104 <__swbuf_r+0x70>
 80210ac:	686c      	ldr	r4, [r5, #4]
 80210ae:	69a3      	ldr	r3, [r4, #24]
 80210b0:	60a3      	str	r3, [r4, #8]
 80210b2:	89a3      	ldrh	r3, [r4, #12]
 80210b4:	071a      	lsls	r2, r3, #28
 80210b6:	d52f      	bpl.n	8021118 <__swbuf_r+0x84>
 80210b8:	6923      	ldr	r3, [r4, #16]
 80210ba:	b36b      	cbz	r3, 8021118 <__swbuf_r+0x84>
 80210bc:	6923      	ldr	r3, [r4, #16]
 80210be:	6820      	ldr	r0, [r4, #0]
 80210c0:	1ac0      	subs	r0, r0, r3
 80210c2:	6963      	ldr	r3, [r4, #20]
 80210c4:	b2f6      	uxtb	r6, r6
 80210c6:	4283      	cmp	r3, r0
 80210c8:	4637      	mov	r7, r6
 80210ca:	dc04      	bgt.n	80210d6 <__swbuf_r+0x42>
 80210cc:	4621      	mov	r1, r4
 80210ce:	4628      	mov	r0, r5
 80210d0:	f000 ffc2 	bl	8022058 <_fflush_r>
 80210d4:	bb30      	cbnz	r0, 8021124 <__swbuf_r+0x90>
 80210d6:	68a3      	ldr	r3, [r4, #8]
 80210d8:	3b01      	subs	r3, #1
 80210da:	60a3      	str	r3, [r4, #8]
 80210dc:	6823      	ldr	r3, [r4, #0]
 80210de:	1c5a      	adds	r2, r3, #1
 80210e0:	6022      	str	r2, [r4, #0]
 80210e2:	701e      	strb	r6, [r3, #0]
 80210e4:	6963      	ldr	r3, [r4, #20]
 80210e6:	3001      	adds	r0, #1
 80210e8:	4283      	cmp	r3, r0
 80210ea:	d004      	beq.n	80210f6 <__swbuf_r+0x62>
 80210ec:	89a3      	ldrh	r3, [r4, #12]
 80210ee:	07db      	lsls	r3, r3, #31
 80210f0:	d506      	bpl.n	8021100 <__swbuf_r+0x6c>
 80210f2:	2e0a      	cmp	r6, #10
 80210f4:	d104      	bne.n	8021100 <__swbuf_r+0x6c>
 80210f6:	4621      	mov	r1, r4
 80210f8:	4628      	mov	r0, r5
 80210fa:	f000 ffad 	bl	8022058 <_fflush_r>
 80210fe:	b988      	cbnz	r0, 8021124 <__swbuf_r+0x90>
 8021100:	4638      	mov	r0, r7
 8021102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021104:	4b0a      	ldr	r3, [pc, #40]	; (8021130 <__swbuf_r+0x9c>)
 8021106:	429c      	cmp	r4, r3
 8021108:	d101      	bne.n	802110e <__swbuf_r+0x7a>
 802110a:	68ac      	ldr	r4, [r5, #8]
 802110c:	e7cf      	b.n	80210ae <__swbuf_r+0x1a>
 802110e:	4b09      	ldr	r3, [pc, #36]	; (8021134 <__swbuf_r+0xa0>)
 8021110:	429c      	cmp	r4, r3
 8021112:	bf08      	it	eq
 8021114:	68ec      	ldreq	r4, [r5, #12]
 8021116:	e7ca      	b.n	80210ae <__swbuf_r+0x1a>
 8021118:	4621      	mov	r1, r4
 802111a:	4628      	mov	r0, r5
 802111c:	f000 f80c 	bl	8021138 <__swsetup_r>
 8021120:	2800      	cmp	r0, #0
 8021122:	d0cb      	beq.n	80210bc <__swbuf_r+0x28>
 8021124:	f04f 37ff 	mov.w	r7, #4294967295
 8021128:	e7ea      	b.n	8021100 <__swbuf_r+0x6c>
 802112a:	bf00      	nop
 802112c:	0802d324 	.word	0x0802d324
 8021130:	0802d344 	.word	0x0802d344
 8021134:	0802d304 	.word	0x0802d304

08021138 <__swsetup_r>:
 8021138:	4b32      	ldr	r3, [pc, #200]	; (8021204 <__swsetup_r+0xcc>)
 802113a:	b570      	push	{r4, r5, r6, lr}
 802113c:	681d      	ldr	r5, [r3, #0]
 802113e:	4606      	mov	r6, r0
 8021140:	460c      	mov	r4, r1
 8021142:	b125      	cbz	r5, 802114e <__swsetup_r+0x16>
 8021144:	69ab      	ldr	r3, [r5, #24]
 8021146:	b913      	cbnz	r3, 802114e <__swsetup_r+0x16>
 8021148:	4628      	mov	r0, r5
 802114a:	f001 f819 	bl	8022180 <__sinit>
 802114e:	4b2e      	ldr	r3, [pc, #184]	; (8021208 <__swsetup_r+0xd0>)
 8021150:	429c      	cmp	r4, r3
 8021152:	d10f      	bne.n	8021174 <__swsetup_r+0x3c>
 8021154:	686c      	ldr	r4, [r5, #4]
 8021156:	89a3      	ldrh	r3, [r4, #12]
 8021158:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 802115c:	0719      	lsls	r1, r3, #28
 802115e:	d42c      	bmi.n	80211ba <__swsetup_r+0x82>
 8021160:	06dd      	lsls	r5, r3, #27
 8021162:	d411      	bmi.n	8021188 <__swsetup_r+0x50>
 8021164:	2309      	movs	r3, #9
 8021166:	6033      	str	r3, [r6, #0]
 8021168:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 802116c:	81a3      	strh	r3, [r4, #12]
 802116e:	f04f 30ff 	mov.w	r0, #4294967295
 8021172:	e03e      	b.n	80211f2 <__swsetup_r+0xba>
 8021174:	4b25      	ldr	r3, [pc, #148]	; (802120c <__swsetup_r+0xd4>)
 8021176:	429c      	cmp	r4, r3
 8021178:	d101      	bne.n	802117e <__swsetup_r+0x46>
 802117a:	68ac      	ldr	r4, [r5, #8]
 802117c:	e7eb      	b.n	8021156 <__swsetup_r+0x1e>
 802117e:	4b24      	ldr	r3, [pc, #144]	; (8021210 <__swsetup_r+0xd8>)
 8021180:	429c      	cmp	r4, r3
 8021182:	bf08      	it	eq
 8021184:	68ec      	ldreq	r4, [r5, #12]
 8021186:	e7e6      	b.n	8021156 <__swsetup_r+0x1e>
 8021188:	0758      	lsls	r0, r3, #29
 802118a:	d512      	bpl.n	80211b2 <__swsetup_r+0x7a>
 802118c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802118e:	b141      	cbz	r1, 80211a2 <__swsetup_r+0x6a>
 8021190:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8021194:	4299      	cmp	r1, r3
 8021196:	d002      	beq.n	802119e <__swsetup_r+0x66>
 8021198:	4630      	mov	r0, r6
 802119a:	f7ff f8db 	bl	8020354 <_free_r>
 802119e:	2300      	movs	r3, #0
 80211a0:	6363      	str	r3, [r4, #52]	; 0x34
 80211a2:	89a3      	ldrh	r3, [r4, #12]
 80211a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80211a8:	81a3      	strh	r3, [r4, #12]
 80211aa:	2300      	movs	r3, #0
 80211ac:	6063      	str	r3, [r4, #4]
 80211ae:	6923      	ldr	r3, [r4, #16]
 80211b0:	6023      	str	r3, [r4, #0]
 80211b2:	89a3      	ldrh	r3, [r4, #12]
 80211b4:	f043 0308 	orr.w	r3, r3, #8
 80211b8:	81a3      	strh	r3, [r4, #12]
 80211ba:	6923      	ldr	r3, [r4, #16]
 80211bc:	b94b      	cbnz	r3, 80211d2 <__swsetup_r+0x9a>
 80211be:	89a3      	ldrh	r3, [r4, #12]
 80211c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80211c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80211c8:	d003      	beq.n	80211d2 <__swsetup_r+0x9a>
 80211ca:	4621      	mov	r1, r4
 80211cc:	4630      	mov	r0, r6
 80211ce:	f001 f8b3 	bl	8022338 <__smakebuf_r>
 80211d2:	89a0      	ldrh	r0, [r4, #12]
 80211d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80211d8:	f010 0301 	ands.w	r3, r0, #1
 80211dc:	d00a      	beq.n	80211f4 <__swsetup_r+0xbc>
 80211de:	2300      	movs	r3, #0
 80211e0:	60a3      	str	r3, [r4, #8]
 80211e2:	6963      	ldr	r3, [r4, #20]
 80211e4:	425b      	negs	r3, r3
 80211e6:	61a3      	str	r3, [r4, #24]
 80211e8:	6923      	ldr	r3, [r4, #16]
 80211ea:	b943      	cbnz	r3, 80211fe <__swsetup_r+0xc6>
 80211ec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80211f0:	d1ba      	bne.n	8021168 <__swsetup_r+0x30>
 80211f2:	bd70      	pop	{r4, r5, r6, pc}
 80211f4:	0781      	lsls	r1, r0, #30
 80211f6:	bf58      	it	pl
 80211f8:	6963      	ldrpl	r3, [r4, #20]
 80211fa:	60a3      	str	r3, [r4, #8]
 80211fc:	e7f4      	b.n	80211e8 <__swsetup_r+0xb0>
 80211fe:	2000      	movs	r0, #0
 8021200:	e7f7      	b.n	80211f2 <__swsetup_r+0xba>
 8021202:	bf00      	nop
 8021204:	20000024 	.word	0x20000024
 8021208:	0802d324 	.word	0x0802d324
 802120c:	0802d344 	.word	0x0802d344
 8021210:	0802d304 	.word	0x0802d304

08021214 <__assert_func>:
 8021214:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8021216:	4614      	mov	r4, r2
 8021218:	461a      	mov	r2, r3
 802121a:	4b09      	ldr	r3, [pc, #36]	; (8021240 <__assert_func+0x2c>)
 802121c:	681b      	ldr	r3, [r3, #0]
 802121e:	4605      	mov	r5, r0
 8021220:	68d8      	ldr	r0, [r3, #12]
 8021222:	b14c      	cbz	r4, 8021238 <__assert_func+0x24>
 8021224:	4b07      	ldr	r3, [pc, #28]	; (8021244 <__assert_func+0x30>)
 8021226:	9100      	str	r1, [sp, #0]
 8021228:	e9cd 3401 	strd	r3, r4, [sp, #4]
 802122c:	4906      	ldr	r1, [pc, #24]	; (8021248 <__assert_func+0x34>)
 802122e:	462b      	mov	r3, r5
 8021230:	f001 f824 	bl	802227c <fiprintf>
 8021234:	f001 ff64 	bl	8023100 <abort>
 8021238:	4b04      	ldr	r3, [pc, #16]	; (802124c <__assert_func+0x38>)
 802123a:	461c      	mov	r4, r3
 802123c:	e7f3      	b.n	8021226 <__assert_func+0x12>
 802123e:	bf00      	nop
 8021240:	20000024 	.word	0x20000024
 8021244:	0802d24a 	.word	0x0802d24a
 8021248:	0802d257 	.word	0x0802d257
 802124c:	0802d285 	.word	0x0802d285

08021250 <quorem>:
 8021250:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021254:	6903      	ldr	r3, [r0, #16]
 8021256:	690c      	ldr	r4, [r1, #16]
 8021258:	42a3      	cmp	r3, r4
 802125a:	4607      	mov	r7, r0
 802125c:	f2c0 8081 	blt.w	8021362 <quorem+0x112>
 8021260:	3c01      	subs	r4, #1
 8021262:	f101 0814 	add.w	r8, r1, #20
 8021266:	f100 0514 	add.w	r5, r0, #20
 802126a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 802126e:	9301      	str	r3, [sp, #4]
 8021270:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8021274:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8021278:	3301      	adds	r3, #1
 802127a:	429a      	cmp	r2, r3
 802127c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8021280:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8021284:	fbb2 f6f3 	udiv	r6, r2, r3
 8021288:	d331      	bcc.n	80212ee <quorem+0x9e>
 802128a:	f04f 0e00 	mov.w	lr, #0
 802128e:	4640      	mov	r0, r8
 8021290:	46ac      	mov	ip, r5
 8021292:	46f2      	mov	sl, lr
 8021294:	f850 2b04 	ldr.w	r2, [r0], #4
 8021298:	b293      	uxth	r3, r2
 802129a:	fb06 e303 	mla	r3, r6, r3, lr
 802129e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80212a2:	b29b      	uxth	r3, r3
 80212a4:	ebaa 0303 	sub.w	r3, sl, r3
 80212a8:	0c12      	lsrs	r2, r2, #16
 80212aa:	f8dc a000 	ldr.w	sl, [ip]
 80212ae:	fb06 e202 	mla	r2, r6, r2, lr
 80212b2:	fa13 f38a 	uxtah	r3, r3, sl
 80212b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80212ba:	fa1f fa82 	uxth.w	sl, r2
 80212be:	f8dc 2000 	ldr.w	r2, [ip]
 80212c2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80212c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80212ca:	b29b      	uxth	r3, r3
 80212cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80212d0:	4581      	cmp	r9, r0
 80212d2:	f84c 3b04 	str.w	r3, [ip], #4
 80212d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80212da:	d2db      	bcs.n	8021294 <quorem+0x44>
 80212dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80212e0:	b92b      	cbnz	r3, 80212ee <quorem+0x9e>
 80212e2:	9b01      	ldr	r3, [sp, #4]
 80212e4:	3b04      	subs	r3, #4
 80212e6:	429d      	cmp	r5, r3
 80212e8:	461a      	mov	r2, r3
 80212ea:	d32e      	bcc.n	802134a <quorem+0xfa>
 80212ec:	613c      	str	r4, [r7, #16]
 80212ee:	4638      	mov	r0, r7
 80212f0:	f001 faec 	bl	80228cc <__mcmp>
 80212f4:	2800      	cmp	r0, #0
 80212f6:	db24      	blt.n	8021342 <quorem+0xf2>
 80212f8:	3601      	adds	r6, #1
 80212fa:	4628      	mov	r0, r5
 80212fc:	f04f 0c00 	mov.w	ip, #0
 8021300:	f858 2b04 	ldr.w	r2, [r8], #4
 8021304:	f8d0 e000 	ldr.w	lr, [r0]
 8021308:	b293      	uxth	r3, r2
 802130a:	ebac 0303 	sub.w	r3, ip, r3
 802130e:	0c12      	lsrs	r2, r2, #16
 8021310:	fa13 f38e 	uxtah	r3, r3, lr
 8021314:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8021318:	eb02 4223 	add.w	r2, r2, r3, asr #16
 802131c:	b29b      	uxth	r3, r3
 802131e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8021322:	45c1      	cmp	r9, r8
 8021324:	f840 3b04 	str.w	r3, [r0], #4
 8021328:	ea4f 4c22 	mov.w	ip, r2, asr #16
 802132c:	d2e8      	bcs.n	8021300 <quorem+0xb0>
 802132e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8021332:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8021336:	b922      	cbnz	r2, 8021342 <quorem+0xf2>
 8021338:	3b04      	subs	r3, #4
 802133a:	429d      	cmp	r5, r3
 802133c:	461a      	mov	r2, r3
 802133e:	d30a      	bcc.n	8021356 <quorem+0x106>
 8021340:	613c      	str	r4, [r7, #16]
 8021342:	4630      	mov	r0, r6
 8021344:	b003      	add	sp, #12
 8021346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802134a:	6812      	ldr	r2, [r2, #0]
 802134c:	3b04      	subs	r3, #4
 802134e:	2a00      	cmp	r2, #0
 8021350:	d1cc      	bne.n	80212ec <quorem+0x9c>
 8021352:	3c01      	subs	r4, #1
 8021354:	e7c7      	b.n	80212e6 <quorem+0x96>
 8021356:	6812      	ldr	r2, [r2, #0]
 8021358:	3b04      	subs	r3, #4
 802135a:	2a00      	cmp	r2, #0
 802135c:	d1f0      	bne.n	8021340 <quorem+0xf0>
 802135e:	3c01      	subs	r4, #1
 8021360:	e7eb      	b.n	802133a <quorem+0xea>
 8021362:	2000      	movs	r0, #0
 8021364:	e7ee      	b.n	8021344 <quorem+0xf4>
	...

08021368 <_dtoa_r>:
 8021368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802136c:	ed2d 8b02 	vpush	{d8}
 8021370:	ec57 6b10 	vmov	r6, r7, d0
 8021374:	b095      	sub	sp, #84	; 0x54
 8021376:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8021378:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 802137c:	9105      	str	r1, [sp, #20]
 802137e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8021382:	4604      	mov	r4, r0
 8021384:	9209      	str	r2, [sp, #36]	; 0x24
 8021386:	930f      	str	r3, [sp, #60]	; 0x3c
 8021388:	b975      	cbnz	r5, 80213a8 <_dtoa_r+0x40>
 802138a:	2010      	movs	r0, #16
 802138c:	f7fe ff94 	bl	80202b8 <malloc>
 8021390:	4602      	mov	r2, r0
 8021392:	6260      	str	r0, [r4, #36]	; 0x24
 8021394:	b920      	cbnz	r0, 80213a0 <_dtoa_r+0x38>
 8021396:	4bb2      	ldr	r3, [pc, #712]	; (8021660 <_dtoa_r+0x2f8>)
 8021398:	21ea      	movs	r1, #234	; 0xea
 802139a:	48b2      	ldr	r0, [pc, #712]	; (8021664 <_dtoa_r+0x2fc>)
 802139c:	f7ff ff3a 	bl	8021214 <__assert_func>
 80213a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80213a4:	6005      	str	r5, [r0, #0]
 80213a6:	60c5      	str	r5, [r0, #12]
 80213a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80213aa:	6819      	ldr	r1, [r3, #0]
 80213ac:	b151      	cbz	r1, 80213c4 <_dtoa_r+0x5c>
 80213ae:	685a      	ldr	r2, [r3, #4]
 80213b0:	604a      	str	r2, [r1, #4]
 80213b2:	2301      	movs	r3, #1
 80213b4:	4093      	lsls	r3, r2
 80213b6:	608b      	str	r3, [r1, #8]
 80213b8:	4620      	mov	r0, r4
 80213ba:	f001 f849 	bl	8022450 <_Bfree>
 80213be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80213c0:	2200      	movs	r2, #0
 80213c2:	601a      	str	r2, [r3, #0]
 80213c4:	1e3b      	subs	r3, r7, #0
 80213c6:	bfb9      	ittee	lt
 80213c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80213cc:	9303      	strlt	r3, [sp, #12]
 80213ce:	2300      	movge	r3, #0
 80213d0:	f8c8 3000 	strge.w	r3, [r8]
 80213d4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80213d8:	4ba3      	ldr	r3, [pc, #652]	; (8021668 <_dtoa_r+0x300>)
 80213da:	bfbc      	itt	lt
 80213dc:	2201      	movlt	r2, #1
 80213de:	f8c8 2000 	strlt.w	r2, [r8]
 80213e2:	ea33 0309 	bics.w	r3, r3, r9
 80213e6:	d11b      	bne.n	8021420 <_dtoa_r+0xb8>
 80213e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80213ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80213ee:	6013      	str	r3, [r2, #0]
 80213f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80213f4:	4333      	orrs	r3, r6
 80213f6:	f000 857a 	beq.w	8021eee <_dtoa_r+0xb86>
 80213fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80213fc:	b963      	cbnz	r3, 8021418 <_dtoa_r+0xb0>
 80213fe:	4b9b      	ldr	r3, [pc, #620]	; (802166c <_dtoa_r+0x304>)
 8021400:	e024      	b.n	802144c <_dtoa_r+0xe4>
 8021402:	4b9b      	ldr	r3, [pc, #620]	; (8021670 <_dtoa_r+0x308>)
 8021404:	9300      	str	r3, [sp, #0]
 8021406:	3308      	adds	r3, #8
 8021408:	9a21      	ldr	r2, [sp, #132]	; 0x84
 802140a:	6013      	str	r3, [r2, #0]
 802140c:	9800      	ldr	r0, [sp, #0]
 802140e:	b015      	add	sp, #84	; 0x54
 8021410:	ecbd 8b02 	vpop	{d8}
 8021414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021418:	4b94      	ldr	r3, [pc, #592]	; (802166c <_dtoa_r+0x304>)
 802141a:	9300      	str	r3, [sp, #0]
 802141c:	3303      	adds	r3, #3
 802141e:	e7f3      	b.n	8021408 <_dtoa_r+0xa0>
 8021420:	ed9d 7b02 	vldr	d7, [sp, #8]
 8021424:	2200      	movs	r2, #0
 8021426:	ec51 0b17 	vmov	r0, r1, d7
 802142a:	2300      	movs	r3, #0
 802142c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8021430:	f7df fb5a 	bl	8000ae8 <__aeabi_dcmpeq>
 8021434:	4680      	mov	r8, r0
 8021436:	b158      	cbz	r0, 8021450 <_dtoa_r+0xe8>
 8021438:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 802143a:	2301      	movs	r3, #1
 802143c:	6013      	str	r3, [r2, #0]
 802143e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8021440:	2b00      	cmp	r3, #0
 8021442:	f000 8551 	beq.w	8021ee8 <_dtoa_r+0xb80>
 8021446:	488b      	ldr	r0, [pc, #556]	; (8021674 <_dtoa_r+0x30c>)
 8021448:	6018      	str	r0, [r3, #0]
 802144a:	1e43      	subs	r3, r0, #1
 802144c:	9300      	str	r3, [sp, #0]
 802144e:	e7dd      	b.n	802140c <_dtoa_r+0xa4>
 8021450:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8021454:	aa12      	add	r2, sp, #72	; 0x48
 8021456:	a913      	add	r1, sp, #76	; 0x4c
 8021458:	4620      	mov	r0, r4
 802145a:	f001 fadb 	bl	8022a14 <__d2b>
 802145e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8021462:	4683      	mov	fp, r0
 8021464:	2d00      	cmp	r5, #0
 8021466:	d07c      	beq.n	8021562 <_dtoa_r+0x1fa>
 8021468:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802146a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 802146e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8021472:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8021476:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 802147a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 802147e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8021482:	4b7d      	ldr	r3, [pc, #500]	; (8021678 <_dtoa_r+0x310>)
 8021484:	2200      	movs	r2, #0
 8021486:	4630      	mov	r0, r6
 8021488:	4639      	mov	r1, r7
 802148a:	f7de ff0d 	bl	80002a8 <__aeabi_dsub>
 802148e:	a36e      	add	r3, pc, #440	; (adr r3, 8021648 <_dtoa_r+0x2e0>)
 8021490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021494:	f7df f8c0 	bl	8000618 <__aeabi_dmul>
 8021498:	a36d      	add	r3, pc, #436	; (adr r3, 8021650 <_dtoa_r+0x2e8>)
 802149a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802149e:	f7de ff05 	bl	80002ac <__adddf3>
 80214a2:	4606      	mov	r6, r0
 80214a4:	4628      	mov	r0, r5
 80214a6:	460f      	mov	r7, r1
 80214a8:	f7df f84c 	bl	8000544 <__aeabi_i2d>
 80214ac:	a36a      	add	r3, pc, #424	; (adr r3, 8021658 <_dtoa_r+0x2f0>)
 80214ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80214b2:	f7df f8b1 	bl	8000618 <__aeabi_dmul>
 80214b6:	4602      	mov	r2, r0
 80214b8:	460b      	mov	r3, r1
 80214ba:	4630      	mov	r0, r6
 80214bc:	4639      	mov	r1, r7
 80214be:	f7de fef5 	bl	80002ac <__adddf3>
 80214c2:	4606      	mov	r6, r0
 80214c4:	460f      	mov	r7, r1
 80214c6:	f7df fb57 	bl	8000b78 <__aeabi_d2iz>
 80214ca:	2200      	movs	r2, #0
 80214cc:	4682      	mov	sl, r0
 80214ce:	2300      	movs	r3, #0
 80214d0:	4630      	mov	r0, r6
 80214d2:	4639      	mov	r1, r7
 80214d4:	f7df fb12 	bl	8000afc <__aeabi_dcmplt>
 80214d8:	b148      	cbz	r0, 80214ee <_dtoa_r+0x186>
 80214da:	4650      	mov	r0, sl
 80214dc:	f7df f832 	bl	8000544 <__aeabi_i2d>
 80214e0:	4632      	mov	r2, r6
 80214e2:	463b      	mov	r3, r7
 80214e4:	f7df fb00 	bl	8000ae8 <__aeabi_dcmpeq>
 80214e8:	b908      	cbnz	r0, 80214ee <_dtoa_r+0x186>
 80214ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80214ee:	f1ba 0f16 	cmp.w	sl, #22
 80214f2:	d854      	bhi.n	802159e <_dtoa_r+0x236>
 80214f4:	4b61      	ldr	r3, [pc, #388]	; (802167c <_dtoa_r+0x314>)
 80214f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80214fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80214fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8021502:	f7df fafb 	bl	8000afc <__aeabi_dcmplt>
 8021506:	2800      	cmp	r0, #0
 8021508:	d04b      	beq.n	80215a2 <_dtoa_r+0x23a>
 802150a:	f10a 3aff 	add.w	sl, sl, #4294967295
 802150e:	2300      	movs	r3, #0
 8021510:	930e      	str	r3, [sp, #56]	; 0x38
 8021512:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8021514:	1b5d      	subs	r5, r3, r5
 8021516:	1e6b      	subs	r3, r5, #1
 8021518:	9304      	str	r3, [sp, #16]
 802151a:	bf43      	ittte	mi
 802151c:	2300      	movmi	r3, #0
 802151e:	f1c5 0801 	rsbmi	r8, r5, #1
 8021522:	9304      	strmi	r3, [sp, #16]
 8021524:	f04f 0800 	movpl.w	r8, #0
 8021528:	f1ba 0f00 	cmp.w	sl, #0
 802152c:	db3b      	blt.n	80215a6 <_dtoa_r+0x23e>
 802152e:	9b04      	ldr	r3, [sp, #16]
 8021530:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8021534:	4453      	add	r3, sl
 8021536:	9304      	str	r3, [sp, #16]
 8021538:	2300      	movs	r3, #0
 802153a:	9306      	str	r3, [sp, #24]
 802153c:	9b05      	ldr	r3, [sp, #20]
 802153e:	2b09      	cmp	r3, #9
 8021540:	d869      	bhi.n	8021616 <_dtoa_r+0x2ae>
 8021542:	2b05      	cmp	r3, #5
 8021544:	bfc4      	itt	gt
 8021546:	3b04      	subgt	r3, #4
 8021548:	9305      	strgt	r3, [sp, #20]
 802154a:	9b05      	ldr	r3, [sp, #20]
 802154c:	f1a3 0302 	sub.w	r3, r3, #2
 8021550:	bfcc      	ite	gt
 8021552:	2500      	movgt	r5, #0
 8021554:	2501      	movle	r5, #1
 8021556:	2b03      	cmp	r3, #3
 8021558:	d869      	bhi.n	802162e <_dtoa_r+0x2c6>
 802155a:	e8df f003 	tbb	[pc, r3]
 802155e:	4e2c      	.short	0x4e2c
 8021560:	5a4c      	.short	0x5a4c
 8021562:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8021566:	441d      	add	r5, r3
 8021568:	f205 4332 	addw	r3, r5, #1074	; 0x432
 802156c:	2b20      	cmp	r3, #32
 802156e:	bfc1      	itttt	gt
 8021570:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8021574:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8021578:	fa09 f303 	lslgt.w	r3, r9, r3
 802157c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8021580:	bfda      	itte	le
 8021582:	f1c3 0320 	rsble	r3, r3, #32
 8021586:	fa06 f003 	lslle.w	r0, r6, r3
 802158a:	4318      	orrgt	r0, r3
 802158c:	f7de ffca 	bl	8000524 <__aeabi_ui2d>
 8021590:	2301      	movs	r3, #1
 8021592:	4606      	mov	r6, r0
 8021594:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8021598:	3d01      	subs	r5, #1
 802159a:	9310      	str	r3, [sp, #64]	; 0x40
 802159c:	e771      	b.n	8021482 <_dtoa_r+0x11a>
 802159e:	2301      	movs	r3, #1
 80215a0:	e7b6      	b.n	8021510 <_dtoa_r+0x1a8>
 80215a2:	900e      	str	r0, [sp, #56]	; 0x38
 80215a4:	e7b5      	b.n	8021512 <_dtoa_r+0x1aa>
 80215a6:	f1ca 0300 	rsb	r3, sl, #0
 80215aa:	9306      	str	r3, [sp, #24]
 80215ac:	2300      	movs	r3, #0
 80215ae:	eba8 080a 	sub.w	r8, r8, sl
 80215b2:	930d      	str	r3, [sp, #52]	; 0x34
 80215b4:	e7c2      	b.n	802153c <_dtoa_r+0x1d4>
 80215b6:	2300      	movs	r3, #0
 80215b8:	9308      	str	r3, [sp, #32]
 80215ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80215bc:	2b00      	cmp	r3, #0
 80215be:	dc39      	bgt.n	8021634 <_dtoa_r+0x2cc>
 80215c0:	f04f 0901 	mov.w	r9, #1
 80215c4:	f8cd 9004 	str.w	r9, [sp, #4]
 80215c8:	464b      	mov	r3, r9
 80215ca:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80215ce:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80215d0:	2200      	movs	r2, #0
 80215d2:	6042      	str	r2, [r0, #4]
 80215d4:	2204      	movs	r2, #4
 80215d6:	f102 0614 	add.w	r6, r2, #20
 80215da:	429e      	cmp	r6, r3
 80215dc:	6841      	ldr	r1, [r0, #4]
 80215de:	d92f      	bls.n	8021640 <_dtoa_r+0x2d8>
 80215e0:	4620      	mov	r0, r4
 80215e2:	f000 fef5 	bl	80223d0 <_Balloc>
 80215e6:	9000      	str	r0, [sp, #0]
 80215e8:	2800      	cmp	r0, #0
 80215ea:	d14b      	bne.n	8021684 <_dtoa_r+0x31c>
 80215ec:	4b24      	ldr	r3, [pc, #144]	; (8021680 <_dtoa_r+0x318>)
 80215ee:	4602      	mov	r2, r0
 80215f0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80215f4:	e6d1      	b.n	802139a <_dtoa_r+0x32>
 80215f6:	2301      	movs	r3, #1
 80215f8:	e7de      	b.n	80215b8 <_dtoa_r+0x250>
 80215fa:	2300      	movs	r3, #0
 80215fc:	9308      	str	r3, [sp, #32]
 80215fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021600:	eb0a 0903 	add.w	r9, sl, r3
 8021604:	f109 0301 	add.w	r3, r9, #1
 8021608:	2b01      	cmp	r3, #1
 802160a:	9301      	str	r3, [sp, #4]
 802160c:	bfb8      	it	lt
 802160e:	2301      	movlt	r3, #1
 8021610:	e7dd      	b.n	80215ce <_dtoa_r+0x266>
 8021612:	2301      	movs	r3, #1
 8021614:	e7f2      	b.n	80215fc <_dtoa_r+0x294>
 8021616:	2501      	movs	r5, #1
 8021618:	2300      	movs	r3, #0
 802161a:	9305      	str	r3, [sp, #20]
 802161c:	9508      	str	r5, [sp, #32]
 802161e:	f04f 39ff 	mov.w	r9, #4294967295
 8021622:	2200      	movs	r2, #0
 8021624:	f8cd 9004 	str.w	r9, [sp, #4]
 8021628:	2312      	movs	r3, #18
 802162a:	9209      	str	r2, [sp, #36]	; 0x24
 802162c:	e7cf      	b.n	80215ce <_dtoa_r+0x266>
 802162e:	2301      	movs	r3, #1
 8021630:	9308      	str	r3, [sp, #32]
 8021632:	e7f4      	b.n	802161e <_dtoa_r+0x2b6>
 8021634:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8021638:	f8cd 9004 	str.w	r9, [sp, #4]
 802163c:	464b      	mov	r3, r9
 802163e:	e7c6      	b.n	80215ce <_dtoa_r+0x266>
 8021640:	3101      	adds	r1, #1
 8021642:	6041      	str	r1, [r0, #4]
 8021644:	0052      	lsls	r2, r2, #1
 8021646:	e7c6      	b.n	80215d6 <_dtoa_r+0x26e>
 8021648:	636f4361 	.word	0x636f4361
 802164c:	3fd287a7 	.word	0x3fd287a7
 8021650:	8b60c8b3 	.word	0x8b60c8b3
 8021654:	3fc68a28 	.word	0x3fc68a28
 8021658:	509f79fb 	.word	0x509f79fb
 802165c:	3fd34413 	.word	0x3fd34413
 8021660:	0802d1d4 	.word	0x0802d1d4
 8021664:	0802d293 	.word	0x0802d293
 8021668:	7ff00000 	.word	0x7ff00000
 802166c:	0802d28f 	.word	0x0802d28f
 8021670:	0802d286 	.word	0x0802d286
 8021674:	0802d1b1 	.word	0x0802d1b1
 8021678:	3ff80000 	.word	0x3ff80000
 802167c:	0802d3f0 	.word	0x0802d3f0
 8021680:	0802d2f2 	.word	0x0802d2f2
 8021684:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8021686:	9a00      	ldr	r2, [sp, #0]
 8021688:	601a      	str	r2, [r3, #0]
 802168a:	9b01      	ldr	r3, [sp, #4]
 802168c:	2b0e      	cmp	r3, #14
 802168e:	f200 80ad 	bhi.w	80217ec <_dtoa_r+0x484>
 8021692:	2d00      	cmp	r5, #0
 8021694:	f000 80aa 	beq.w	80217ec <_dtoa_r+0x484>
 8021698:	f1ba 0f00 	cmp.w	sl, #0
 802169c:	dd36      	ble.n	802170c <_dtoa_r+0x3a4>
 802169e:	4ac3      	ldr	r2, [pc, #780]	; (80219ac <_dtoa_r+0x644>)
 80216a0:	f00a 030f 	and.w	r3, sl, #15
 80216a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80216a8:	ed93 7b00 	vldr	d7, [r3]
 80216ac:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80216b0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80216b4:	eeb0 8a47 	vmov.f32	s16, s14
 80216b8:	eef0 8a67 	vmov.f32	s17, s15
 80216bc:	d016      	beq.n	80216ec <_dtoa_r+0x384>
 80216be:	4bbc      	ldr	r3, [pc, #752]	; (80219b0 <_dtoa_r+0x648>)
 80216c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80216c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80216c8:	f7df f8d0 	bl	800086c <__aeabi_ddiv>
 80216cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80216d0:	f007 070f 	and.w	r7, r7, #15
 80216d4:	2503      	movs	r5, #3
 80216d6:	4eb6      	ldr	r6, [pc, #728]	; (80219b0 <_dtoa_r+0x648>)
 80216d8:	b957      	cbnz	r7, 80216f0 <_dtoa_r+0x388>
 80216da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80216de:	ec53 2b18 	vmov	r2, r3, d8
 80216e2:	f7df f8c3 	bl	800086c <__aeabi_ddiv>
 80216e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80216ea:	e029      	b.n	8021740 <_dtoa_r+0x3d8>
 80216ec:	2502      	movs	r5, #2
 80216ee:	e7f2      	b.n	80216d6 <_dtoa_r+0x36e>
 80216f0:	07f9      	lsls	r1, r7, #31
 80216f2:	d508      	bpl.n	8021706 <_dtoa_r+0x39e>
 80216f4:	ec51 0b18 	vmov	r0, r1, d8
 80216f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80216fc:	f7de ff8c 	bl	8000618 <__aeabi_dmul>
 8021700:	ec41 0b18 	vmov	d8, r0, r1
 8021704:	3501      	adds	r5, #1
 8021706:	107f      	asrs	r7, r7, #1
 8021708:	3608      	adds	r6, #8
 802170a:	e7e5      	b.n	80216d8 <_dtoa_r+0x370>
 802170c:	f000 80a6 	beq.w	802185c <_dtoa_r+0x4f4>
 8021710:	f1ca 0600 	rsb	r6, sl, #0
 8021714:	4ba5      	ldr	r3, [pc, #660]	; (80219ac <_dtoa_r+0x644>)
 8021716:	4fa6      	ldr	r7, [pc, #664]	; (80219b0 <_dtoa_r+0x648>)
 8021718:	f006 020f 	and.w	r2, r6, #15
 802171c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8021720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8021724:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8021728:	f7de ff76 	bl	8000618 <__aeabi_dmul>
 802172c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8021730:	1136      	asrs	r6, r6, #4
 8021732:	2300      	movs	r3, #0
 8021734:	2502      	movs	r5, #2
 8021736:	2e00      	cmp	r6, #0
 8021738:	f040 8085 	bne.w	8021846 <_dtoa_r+0x4de>
 802173c:	2b00      	cmp	r3, #0
 802173e:	d1d2      	bne.n	80216e6 <_dtoa_r+0x37e>
 8021740:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8021742:	2b00      	cmp	r3, #0
 8021744:	f000 808c 	beq.w	8021860 <_dtoa_r+0x4f8>
 8021748:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 802174c:	4b99      	ldr	r3, [pc, #612]	; (80219b4 <_dtoa_r+0x64c>)
 802174e:	2200      	movs	r2, #0
 8021750:	4630      	mov	r0, r6
 8021752:	4639      	mov	r1, r7
 8021754:	f7df f9d2 	bl	8000afc <__aeabi_dcmplt>
 8021758:	2800      	cmp	r0, #0
 802175a:	f000 8081 	beq.w	8021860 <_dtoa_r+0x4f8>
 802175e:	9b01      	ldr	r3, [sp, #4]
 8021760:	2b00      	cmp	r3, #0
 8021762:	d07d      	beq.n	8021860 <_dtoa_r+0x4f8>
 8021764:	f1b9 0f00 	cmp.w	r9, #0
 8021768:	dd3c      	ble.n	80217e4 <_dtoa_r+0x47c>
 802176a:	f10a 33ff 	add.w	r3, sl, #4294967295
 802176e:	9307      	str	r3, [sp, #28]
 8021770:	2200      	movs	r2, #0
 8021772:	4b91      	ldr	r3, [pc, #580]	; (80219b8 <_dtoa_r+0x650>)
 8021774:	4630      	mov	r0, r6
 8021776:	4639      	mov	r1, r7
 8021778:	f7de ff4e 	bl	8000618 <__aeabi_dmul>
 802177c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8021780:	3501      	adds	r5, #1
 8021782:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8021786:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 802178a:	4628      	mov	r0, r5
 802178c:	f7de feda 	bl	8000544 <__aeabi_i2d>
 8021790:	4632      	mov	r2, r6
 8021792:	463b      	mov	r3, r7
 8021794:	f7de ff40 	bl	8000618 <__aeabi_dmul>
 8021798:	4b88      	ldr	r3, [pc, #544]	; (80219bc <_dtoa_r+0x654>)
 802179a:	2200      	movs	r2, #0
 802179c:	f7de fd86 	bl	80002ac <__adddf3>
 80217a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80217a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80217a8:	9303      	str	r3, [sp, #12]
 80217aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80217ac:	2b00      	cmp	r3, #0
 80217ae:	d15c      	bne.n	802186a <_dtoa_r+0x502>
 80217b0:	4b83      	ldr	r3, [pc, #524]	; (80219c0 <_dtoa_r+0x658>)
 80217b2:	2200      	movs	r2, #0
 80217b4:	4630      	mov	r0, r6
 80217b6:	4639      	mov	r1, r7
 80217b8:	f7de fd76 	bl	80002a8 <__aeabi_dsub>
 80217bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80217c0:	4606      	mov	r6, r0
 80217c2:	460f      	mov	r7, r1
 80217c4:	f7df f9b8 	bl	8000b38 <__aeabi_dcmpgt>
 80217c8:	2800      	cmp	r0, #0
 80217ca:	f040 8296 	bne.w	8021cfa <_dtoa_r+0x992>
 80217ce:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80217d2:	4630      	mov	r0, r6
 80217d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80217d8:	4639      	mov	r1, r7
 80217da:	f7df f98f 	bl	8000afc <__aeabi_dcmplt>
 80217de:	2800      	cmp	r0, #0
 80217e0:	f040 8288 	bne.w	8021cf4 <_dtoa_r+0x98c>
 80217e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80217e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80217ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80217ee:	2b00      	cmp	r3, #0
 80217f0:	f2c0 8158 	blt.w	8021aa4 <_dtoa_r+0x73c>
 80217f4:	f1ba 0f0e 	cmp.w	sl, #14
 80217f8:	f300 8154 	bgt.w	8021aa4 <_dtoa_r+0x73c>
 80217fc:	4b6b      	ldr	r3, [pc, #428]	; (80219ac <_dtoa_r+0x644>)
 80217fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8021802:	e9d3 8900 	ldrd	r8, r9, [r3]
 8021806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021808:	2b00      	cmp	r3, #0
 802180a:	f280 80e3 	bge.w	80219d4 <_dtoa_r+0x66c>
 802180e:	9b01      	ldr	r3, [sp, #4]
 8021810:	2b00      	cmp	r3, #0
 8021812:	f300 80df 	bgt.w	80219d4 <_dtoa_r+0x66c>
 8021816:	f040 826d 	bne.w	8021cf4 <_dtoa_r+0x98c>
 802181a:	4b69      	ldr	r3, [pc, #420]	; (80219c0 <_dtoa_r+0x658>)
 802181c:	2200      	movs	r2, #0
 802181e:	4640      	mov	r0, r8
 8021820:	4649      	mov	r1, r9
 8021822:	f7de fef9 	bl	8000618 <__aeabi_dmul>
 8021826:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802182a:	f7df f97b 	bl	8000b24 <__aeabi_dcmpge>
 802182e:	9e01      	ldr	r6, [sp, #4]
 8021830:	4637      	mov	r7, r6
 8021832:	2800      	cmp	r0, #0
 8021834:	f040 8243 	bne.w	8021cbe <_dtoa_r+0x956>
 8021838:	9d00      	ldr	r5, [sp, #0]
 802183a:	2331      	movs	r3, #49	; 0x31
 802183c:	f805 3b01 	strb.w	r3, [r5], #1
 8021840:	f10a 0a01 	add.w	sl, sl, #1
 8021844:	e23f      	b.n	8021cc6 <_dtoa_r+0x95e>
 8021846:	07f2      	lsls	r2, r6, #31
 8021848:	d505      	bpl.n	8021856 <_dtoa_r+0x4ee>
 802184a:	e9d7 2300 	ldrd	r2, r3, [r7]
 802184e:	f7de fee3 	bl	8000618 <__aeabi_dmul>
 8021852:	3501      	adds	r5, #1
 8021854:	2301      	movs	r3, #1
 8021856:	1076      	asrs	r6, r6, #1
 8021858:	3708      	adds	r7, #8
 802185a:	e76c      	b.n	8021736 <_dtoa_r+0x3ce>
 802185c:	2502      	movs	r5, #2
 802185e:	e76f      	b.n	8021740 <_dtoa_r+0x3d8>
 8021860:	9b01      	ldr	r3, [sp, #4]
 8021862:	f8cd a01c 	str.w	sl, [sp, #28]
 8021866:	930c      	str	r3, [sp, #48]	; 0x30
 8021868:	e78d      	b.n	8021786 <_dtoa_r+0x41e>
 802186a:	9900      	ldr	r1, [sp, #0]
 802186c:	980c      	ldr	r0, [sp, #48]	; 0x30
 802186e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021870:	4b4e      	ldr	r3, [pc, #312]	; (80219ac <_dtoa_r+0x644>)
 8021872:	ed9d 7b02 	vldr	d7, [sp, #8]
 8021876:	4401      	add	r1, r0
 8021878:	9102      	str	r1, [sp, #8]
 802187a:	9908      	ldr	r1, [sp, #32]
 802187c:	eeb0 8a47 	vmov.f32	s16, s14
 8021880:	eef0 8a67 	vmov.f32	s17, s15
 8021884:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8021888:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 802188c:	2900      	cmp	r1, #0
 802188e:	d045      	beq.n	802191c <_dtoa_r+0x5b4>
 8021890:	494c      	ldr	r1, [pc, #304]	; (80219c4 <_dtoa_r+0x65c>)
 8021892:	2000      	movs	r0, #0
 8021894:	f7de ffea 	bl	800086c <__aeabi_ddiv>
 8021898:	ec53 2b18 	vmov	r2, r3, d8
 802189c:	f7de fd04 	bl	80002a8 <__aeabi_dsub>
 80218a0:	9d00      	ldr	r5, [sp, #0]
 80218a2:	ec41 0b18 	vmov	d8, r0, r1
 80218a6:	4639      	mov	r1, r7
 80218a8:	4630      	mov	r0, r6
 80218aa:	f7df f965 	bl	8000b78 <__aeabi_d2iz>
 80218ae:	900c      	str	r0, [sp, #48]	; 0x30
 80218b0:	f7de fe48 	bl	8000544 <__aeabi_i2d>
 80218b4:	4602      	mov	r2, r0
 80218b6:	460b      	mov	r3, r1
 80218b8:	4630      	mov	r0, r6
 80218ba:	4639      	mov	r1, r7
 80218bc:	f7de fcf4 	bl	80002a8 <__aeabi_dsub>
 80218c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80218c2:	3330      	adds	r3, #48	; 0x30
 80218c4:	f805 3b01 	strb.w	r3, [r5], #1
 80218c8:	ec53 2b18 	vmov	r2, r3, d8
 80218cc:	4606      	mov	r6, r0
 80218ce:	460f      	mov	r7, r1
 80218d0:	f7df f914 	bl	8000afc <__aeabi_dcmplt>
 80218d4:	2800      	cmp	r0, #0
 80218d6:	d165      	bne.n	80219a4 <_dtoa_r+0x63c>
 80218d8:	4632      	mov	r2, r6
 80218da:	463b      	mov	r3, r7
 80218dc:	4935      	ldr	r1, [pc, #212]	; (80219b4 <_dtoa_r+0x64c>)
 80218de:	2000      	movs	r0, #0
 80218e0:	f7de fce2 	bl	80002a8 <__aeabi_dsub>
 80218e4:	ec53 2b18 	vmov	r2, r3, d8
 80218e8:	f7df f908 	bl	8000afc <__aeabi_dcmplt>
 80218ec:	2800      	cmp	r0, #0
 80218ee:	f040 80b9 	bne.w	8021a64 <_dtoa_r+0x6fc>
 80218f2:	9b02      	ldr	r3, [sp, #8]
 80218f4:	429d      	cmp	r5, r3
 80218f6:	f43f af75 	beq.w	80217e4 <_dtoa_r+0x47c>
 80218fa:	4b2f      	ldr	r3, [pc, #188]	; (80219b8 <_dtoa_r+0x650>)
 80218fc:	ec51 0b18 	vmov	r0, r1, d8
 8021900:	2200      	movs	r2, #0
 8021902:	f7de fe89 	bl	8000618 <__aeabi_dmul>
 8021906:	4b2c      	ldr	r3, [pc, #176]	; (80219b8 <_dtoa_r+0x650>)
 8021908:	ec41 0b18 	vmov	d8, r0, r1
 802190c:	2200      	movs	r2, #0
 802190e:	4630      	mov	r0, r6
 8021910:	4639      	mov	r1, r7
 8021912:	f7de fe81 	bl	8000618 <__aeabi_dmul>
 8021916:	4606      	mov	r6, r0
 8021918:	460f      	mov	r7, r1
 802191a:	e7c4      	b.n	80218a6 <_dtoa_r+0x53e>
 802191c:	ec51 0b17 	vmov	r0, r1, d7
 8021920:	f7de fe7a 	bl	8000618 <__aeabi_dmul>
 8021924:	9b02      	ldr	r3, [sp, #8]
 8021926:	9d00      	ldr	r5, [sp, #0]
 8021928:	930c      	str	r3, [sp, #48]	; 0x30
 802192a:	ec41 0b18 	vmov	d8, r0, r1
 802192e:	4639      	mov	r1, r7
 8021930:	4630      	mov	r0, r6
 8021932:	f7df f921 	bl	8000b78 <__aeabi_d2iz>
 8021936:	9011      	str	r0, [sp, #68]	; 0x44
 8021938:	f7de fe04 	bl	8000544 <__aeabi_i2d>
 802193c:	4602      	mov	r2, r0
 802193e:	460b      	mov	r3, r1
 8021940:	4630      	mov	r0, r6
 8021942:	4639      	mov	r1, r7
 8021944:	f7de fcb0 	bl	80002a8 <__aeabi_dsub>
 8021948:	9b11      	ldr	r3, [sp, #68]	; 0x44
 802194a:	3330      	adds	r3, #48	; 0x30
 802194c:	f805 3b01 	strb.w	r3, [r5], #1
 8021950:	9b02      	ldr	r3, [sp, #8]
 8021952:	429d      	cmp	r5, r3
 8021954:	4606      	mov	r6, r0
 8021956:	460f      	mov	r7, r1
 8021958:	f04f 0200 	mov.w	r2, #0
 802195c:	d134      	bne.n	80219c8 <_dtoa_r+0x660>
 802195e:	4b19      	ldr	r3, [pc, #100]	; (80219c4 <_dtoa_r+0x65c>)
 8021960:	ec51 0b18 	vmov	r0, r1, d8
 8021964:	f7de fca2 	bl	80002ac <__adddf3>
 8021968:	4602      	mov	r2, r0
 802196a:	460b      	mov	r3, r1
 802196c:	4630      	mov	r0, r6
 802196e:	4639      	mov	r1, r7
 8021970:	f7df f8e2 	bl	8000b38 <__aeabi_dcmpgt>
 8021974:	2800      	cmp	r0, #0
 8021976:	d175      	bne.n	8021a64 <_dtoa_r+0x6fc>
 8021978:	ec53 2b18 	vmov	r2, r3, d8
 802197c:	4911      	ldr	r1, [pc, #68]	; (80219c4 <_dtoa_r+0x65c>)
 802197e:	2000      	movs	r0, #0
 8021980:	f7de fc92 	bl	80002a8 <__aeabi_dsub>
 8021984:	4602      	mov	r2, r0
 8021986:	460b      	mov	r3, r1
 8021988:	4630      	mov	r0, r6
 802198a:	4639      	mov	r1, r7
 802198c:	f7df f8b6 	bl	8000afc <__aeabi_dcmplt>
 8021990:	2800      	cmp	r0, #0
 8021992:	f43f af27 	beq.w	80217e4 <_dtoa_r+0x47c>
 8021996:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8021998:	1e6b      	subs	r3, r5, #1
 802199a:	930c      	str	r3, [sp, #48]	; 0x30
 802199c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80219a0:	2b30      	cmp	r3, #48	; 0x30
 80219a2:	d0f8      	beq.n	8021996 <_dtoa_r+0x62e>
 80219a4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80219a8:	e04a      	b.n	8021a40 <_dtoa_r+0x6d8>
 80219aa:	bf00      	nop
 80219ac:	0802d3f0 	.word	0x0802d3f0
 80219b0:	0802d3c8 	.word	0x0802d3c8
 80219b4:	3ff00000 	.word	0x3ff00000
 80219b8:	40240000 	.word	0x40240000
 80219bc:	401c0000 	.word	0x401c0000
 80219c0:	40140000 	.word	0x40140000
 80219c4:	3fe00000 	.word	0x3fe00000
 80219c8:	4baf      	ldr	r3, [pc, #700]	; (8021c88 <_dtoa_r+0x920>)
 80219ca:	f7de fe25 	bl	8000618 <__aeabi_dmul>
 80219ce:	4606      	mov	r6, r0
 80219d0:	460f      	mov	r7, r1
 80219d2:	e7ac      	b.n	802192e <_dtoa_r+0x5c6>
 80219d4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80219d8:	9d00      	ldr	r5, [sp, #0]
 80219da:	4642      	mov	r2, r8
 80219dc:	464b      	mov	r3, r9
 80219de:	4630      	mov	r0, r6
 80219e0:	4639      	mov	r1, r7
 80219e2:	f7de ff43 	bl	800086c <__aeabi_ddiv>
 80219e6:	f7df f8c7 	bl	8000b78 <__aeabi_d2iz>
 80219ea:	9002      	str	r0, [sp, #8]
 80219ec:	f7de fdaa 	bl	8000544 <__aeabi_i2d>
 80219f0:	4642      	mov	r2, r8
 80219f2:	464b      	mov	r3, r9
 80219f4:	f7de fe10 	bl	8000618 <__aeabi_dmul>
 80219f8:	4602      	mov	r2, r0
 80219fa:	460b      	mov	r3, r1
 80219fc:	4630      	mov	r0, r6
 80219fe:	4639      	mov	r1, r7
 8021a00:	f7de fc52 	bl	80002a8 <__aeabi_dsub>
 8021a04:	9e02      	ldr	r6, [sp, #8]
 8021a06:	9f01      	ldr	r7, [sp, #4]
 8021a08:	3630      	adds	r6, #48	; 0x30
 8021a0a:	f805 6b01 	strb.w	r6, [r5], #1
 8021a0e:	9e00      	ldr	r6, [sp, #0]
 8021a10:	1bae      	subs	r6, r5, r6
 8021a12:	42b7      	cmp	r7, r6
 8021a14:	4602      	mov	r2, r0
 8021a16:	460b      	mov	r3, r1
 8021a18:	d137      	bne.n	8021a8a <_dtoa_r+0x722>
 8021a1a:	f7de fc47 	bl	80002ac <__adddf3>
 8021a1e:	4642      	mov	r2, r8
 8021a20:	464b      	mov	r3, r9
 8021a22:	4606      	mov	r6, r0
 8021a24:	460f      	mov	r7, r1
 8021a26:	f7df f887 	bl	8000b38 <__aeabi_dcmpgt>
 8021a2a:	b9c8      	cbnz	r0, 8021a60 <_dtoa_r+0x6f8>
 8021a2c:	4642      	mov	r2, r8
 8021a2e:	464b      	mov	r3, r9
 8021a30:	4630      	mov	r0, r6
 8021a32:	4639      	mov	r1, r7
 8021a34:	f7df f858 	bl	8000ae8 <__aeabi_dcmpeq>
 8021a38:	b110      	cbz	r0, 8021a40 <_dtoa_r+0x6d8>
 8021a3a:	9b02      	ldr	r3, [sp, #8]
 8021a3c:	07d9      	lsls	r1, r3, #31
 8021a3e:	d40f      	bmi.n	8021a60 <_dtoa_r+0x6f8>
 8021a40:	4620      	mov	r0, r4
 8021a42:	4659      	mov	r1, fp
 8021a44:	f000 fd04 	bl	8022450 <_Bfree>
 8021a48:	2300      	movs	r3, #0
 8021a4a:	702b      	strb	r3, [r5, #0]
 8021a4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8021a4e:	f10a 0001 	add.w	r0, sl, #1
 8021a52:	6018      	str	r0, [r3, #0]
 8021a54:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8021a56:	2b00      	cmp	r3, #0
 8021a58:	f43f acd8 	beq.w	802140c <_dtoa_r+0xa4>
 8021a5c:	601d      	str	r5, [r3, #0]
 8021a5e:	e4d5      	b.n	802140c <_dtoa_r+0xa4>
 8021a60:	f8cd a01c 	str.w	sl, [sp, #28]
 8021a64:	462b      	mov	r3, r5
 8021a66:	461d      	mov	r5, r3
 8021a68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8021a6c:	2a39      	cmp	r2, #57	; 0x39
 8021a6e:	d108      	bne.n	8021a82 <_dtoa_r+0x71a>
 8021a70:	9a00      	ldr	r2, [sp, #0]
 8021a72:	429a      	cmp	r2, r3
 8021a74:	d1f7      	bne.n	8021a66 <_dtoa_r+0x6fe>
 8021a76:	9a07      	ldr	r2, [sp, #28]
 8021a78:	9900      	ldr	r1, [sp, #0]
 8021a7a:	3201      	adds	r2, #1
 8021a7c:	9207      	str	r2, [sp, #28]
 8021a7e:	2230      	movs	r2, #48	; 0x30
 8021a80:	700a      	strb	r2, [r1, #0]
 8021a82:	781a      	ldrb	r2, [r3, #0]
 8021a84:	3201      	adds	r2, #1
 8021a86:	701a      	strb	r2, [r3, #0]
 8021a88:	e78c      	b.n	80219a4 <_dtoa_r+0x63c>
 8021a8a:	4b7f      	ldr	r3, [pc, #508]	; (8021c88 <_dtoa_r+0x920>)
 8021a8c:	2200      	movs	r2, #0
 8021a8e:	f7de fdc3 	bl	8000618 <__aeabi_dmul>
 8021a92:	2200      	movs	r2, #0
 8021a94:	2300      	movs	r3, #0
 8021a96:	4606      	mov	r6, r0
 8021a98:	460f      	mov	r7, r1
 8021a9a:	f7df f825 	bl	8000ae8 <__aeabi_dcmpeq>
 8021a9e:	2800      	cmp	r0, #0
 8021aa0:	d09b      	beq.n	80219da <_dtoa_r+0x672>
 8021aa2:	e7cd      	b.n	8021a40 <_dtoa_r+0x6d8>
 8021aa4:	9a08      	ldr	r2, [sp, #32]
 8021aa6:	2a00      	cmp	r2, #0
 8021aa8:	f000 80c4 	beq.w	8021c34 <_dtoa_r+0x8cc>
 8021aac:	9a05      	ldr	r2, [sp, #20]
 8021aae:	2a01      	cmp	r2, #1
 8021ab0:	f300 80a8 	bgt.w	8021c04 <_dtoa_r+0x89c>
 8021ab4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8021ab6:	2a00      	cmp	r2, #0
 8021ab8:	f000 80a0 	beq.w	8021bfc <_dtoa_r+0x894>
 8021abc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8021ac0:	9e06      	ldr	r6, [sp, #24]
 8021ac2:	4645      	mov	r5, r8
 8021ac4:	9a04      	ldr	r2, [sp, #16]
 8021ac6:	2101      	movs	r1, #1
 8021ac8:	441a      	add	r2, r3
 8021aca:	4620      	mov	r0, r4
 8021acc:	4498      	add	r8, r3
 8021ace:	9204      	str	r2, [sp, #16]
 8021ad0:	f000 fd7a 	bl	80225c8 <__i2b>
 8021ad4:	4607      	mov	r7, r0
 8021ad6:	2d00      	cmp	r5, #0
 8021ad8:	dd0b      	ble.n	8021af2 <_dtoa_r+0x78a>
 8021ada:	9b04      	ldr	r3, [sp, #16]
 8021adc:	2b00      	cmp	r3, #0
 8021ade:	dd08      	ble.n	8021af2 <_dtoa_r+0x78a>
 8021ae0:	42ab      	cmp	r3, r5
 8021ae2:	9a04      	ldr	r2, [sp, #16]
 8021ae4:	bfa8      	it	ge
 8021ae6:	462b      	movge	r3, r5
 8021ae8:	eba8 0803 	sub.w	r8, r8, r3
 8021aec:	1aed      	subs	r5, r5, r3
 8021aee:	1ad3      	subs	r3, r2, r3
 8021af0:	9304      	str	r3, [sp, #16]
 8021af2:	9b06      	ldr	r3, [sp, #24]
 8021af4:	b1fb      	cbz	r3, 8021b36 <_dtoa_r+0x7ce>
 8021af6:	9b08      	ldr	r3, [sp, #32]
 8021af8:	2b00      	cmp	r3, #0
 8021afa:	f000 809f 	beq.w	8021c3c <_dtoa_r+0x8d4>
 8021afe:	2e00      	cmp	r6, #0
 8021b00:	dd11      	ble.n	8021b26 <_dtoa_r+0x7be>
 8021b02:	4639      	mov	r1, r7
 8021b04:	4632      	mov	r2, r6
 8021b06:	4620      	mov	r0, r4
 8021b08:	f000 fe1a 	bl	8022740 <__pow5mult>
 8021b0c:	465a      	mov	r2, fp
 8021b0e:	4601      	mov	r1, r0
 8021b10:	4607      	mov	r7, r0
 8021b12:	4620      	mov	r0, r4
 8021b14:	f000 fd6e 	bl	80225f4 <__multiply>
 8021b18:	4659      	mov	r1, fp
 8021b1a:	9007      	str	r0, [sp, #28]
 8021b1c:	4620      	mov	r0, r4
 8021b1e:	f000 fc97 	bl	8022450 <_Bfree>
 8021b22:	9b07      	ldr	r3, [sp, #28]
 8021b24:	469b      	mov	fp, r3
 8021b26:	9b06      	ldr	r3, [sp, #24]
 8021b28:	1b9a      	subs	r2, r3, r6
 8021b2a:	d004      	beq.n	8021b36 <_dtoa_r+0x7ce>
 8021b2c:	4659      	mov	r1, fp
 8021b2e:	4620      	mov	r0, r4
 8021b30:	f000 fe06 	bl	8022740 <__pow5mult>
 8021b34:	4683      	mov	fp, r0
 8021b36:	2101      	movs	r1, #1
 8021b38:	4620      	mov	r0, r4
 8021b3a:	f000 fd45 	bl	80225c8 <__i2b>
 8021b3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8021b40:	2b00      	cmp	r3, #0
 8021b42:	4606      	mov	r6, r0
 8021b44:	dd7c      	ble.n	8021c40 <_dtoa_r+0x8d8>
 8021b46:	461a      	mov	r2, r3
 8021b48:	4601      	mov	r1, r0
 8021b4a:	4620      	mov	r0, r4
 8021b4c:	f000 fdf8 	bl	8022740 <__pow5mult>
 8021b50:	9b05      	ldr	r3, [sp, #20]
 8021b52:	2b01      	cmp	r3, #1
 8021b54:	4606      	mov	r6, r0
 8021b56:	dd76      	ble.n	8021c46 <_dtoa_r+0x8de>
 8021b58:	2300      	movs	r3, #0
 8021b5a:	9306      	str	r3, [sp, #24]
 8021b5c:	6933      	ldr	r3, [r6, #16]
 8021b5e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8021b62:	6918      	ldr	r0, [r3, #16]
 8021b64:	f000 fce0 	bl	8022528 <__hi0bits>
 8021b68:	f1c0 0020 	rsb	r0, r0, #32
 8021b6c:	9b04      	ldr	r3, [sp, #16]
 8021b6e:	4418      	add	r0, r3
 8021b70:	f010 001f 	ands.w	r0, r0, #31
 8021b74:	f000 8086 	beq.w	8021c84 <_dtoa_r+0x91c>
 8021b78:	f1c0 0320 	rsb	r3, r0, #32
 8021b7c:	2b04      	cmp	r3, #4
 8021b7e:	dd7f      	ble.n	8021c80 <_dtoa_r+0x918>
 8021b80:	f1c0 001c 	rsb	r0, r0, #28
 8021b84:	9b04      	ldr	r3, [sp, #16]
 8021b86:	4403      	add	r3, r0
 8021b88:	4480      	add	r8, r0
 8021b8a:	4405      	add	r5, r0
 8021b8c:	9304      	str	r3, [sp, #16]
 8021b8e:	f1b8 0f00 	cmp.w	r8, #0
 8021b92:	dd05      	ble.n	8021ba0 <_dtoa_r+0x838>
 8021b94:	4659      	mov	r1, fp
 8021b96:	4642      	mov	r2, r8
 8021b98:	4620      	mov	r0, r4
 8021b9a:	f000 fe2b 	bl	80227f4 <__lshift>
 8021b9e:	4683      	mov	fp, r0
 8021ba0:	9b04      	ldr	r3, [sp, #16]
 8021ba2:	2b00      	cmp	r3, #0
 8021ba4:	dd05      	ble.n	8021bb2 <_dtoa_r+0x84a>
 8021ba6:	4631      	mov	r1, r6
 8021ba8:	461a      	mov	r2, r3
 8021baa:	4620      	mov	r0, r4
 8021bac:	f000 fe22 	bl	80227f4 <__lshift>
 8021bb0:	4606      	mov	r6, r0
 8021bb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8021bb4:	2b00      	cmp	r3, #0
 8021bb6:	d069      	beq.n	8021c8c <_dtoa_r+0x924>
 8021bb8:	4631      	mov	r1, r6
 8021bba:	4658      	mov	r0, fp
 8021bbc:	f000 fe86 	bl	80228cc <__mcmp>
 8021bc0:	2800      	cmp	r0, #0
 8021bc2:	da63      	bge.n	8021c8c <_dtoa_r+0x924>
 8021bc4:	2300      	movs	r3, #0
 8021bc6:	4659      	mov	r1, fp
 8021bc8:	220a      	movs	r2, #10
 8021bca:	4620      	mov	r0, r4
 8021bcc:	f000 fc62 	bl	8022494 <__multadd>
 8021bd0:	9b08      	ldr	r3, [sp, #32]
 8021bd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8021bd6:	4683      	mov	fp, r0
 8021bd8:	2b00      	cmp	r3, #0
 8021bda:	f000 818f 	beq.w	8021efc <_dtoa_r+0xb94>
 8021bde:	4639      	mov	r1, r7
 8021be0:	2300      	movs	r3, #0
 8021be2:	220a      	movs	r2, #10
 8021be4:	4620      	mov	r0, r4
 8021be6:	f000 fc55 	bl	8022494 <__multadd>
 8021bea:	f1b9 0f00 	cmp.w	r9, #0
 8021bee:	4607      	mov	r7, r0
 8021bf0:	f300 808e 	bgt.w	8021d10 <_dtoa_r+0x9a8>
 8021bf4:	9b05      	ldr	r3, [sp, #20]
 8021bf6:	2b02      	cmp	r3, #2
 8021bf8:	dc50      	bgt.n	8021c9c <_dtoa_r+0x934>
 8021bfa:	e089      	b.n	8021d10 <_dtoa_r+0x9a8>
 8021bfc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8021bfe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8021c02:	e75d      	b.n	8021ac0 <_dtoa_r+0x758>
 8021c04:	9b01      	ldr	r3, [sp, #4]
 8021c06:	1e5e      	subs	r6, r3, #1
 8021c08:	9b06      	ldr	r3, [sp, #24]
 8021c0a:	42b3      	cmp	r3, r6
 8021c0c:	bfbf      	itttt	lt
 8021c0e:	9b06      	ldrlt	r3, [sp, #24]
 8021c10:	9606      	strlt	r6, [sp, #24]
 8021c12:	1af2      	sublt	r2, r6, r3
 8021c14:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8021c16:	bfb6      	itet	lt
 8021c18:	189b      	addlt	r3, r3, r2
 8021c1a:	1b9e      	subge	r6, r3, r6
 8021c1c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8021c1e:	9b01      	ldr	r3, [sp, #4]
 8021c20:	bfb8      	it	lt
 8021c22:	2600      	movlt	r6, #0
 8021c24:	2b00      	cmp	r3, #0
 8021c26:	bfb5      	itete	lt
 8021c28:	eba8 0503 	sublt.w	r5, r8, r3
 8021c2c:	9b01      	ldrge	r3, [sp, #4]
 8021c2e:	2300      	movlt	r3, #0
 8021c30:	4645      	movge	r5, r8
 8021c32:	e747      	b.n	8021ac4 <_dtoa_r+0x75c>
 8021c34:	9e06      	ldr	r6, [sp, #24]
 8021c36:	9f08      	ldr	r7, [sp, #32]
 8021c38:	4645      	mov	r5, r8
 8021c3a:	e74c      	b.n	8021ad6 <_dtoa_r+0x76e>
 8021c3c:	9a06      	ldr	r2, [sp, #24]
 8021c3e:	e775      	b.n	8021b2c <_dtoa_r+0x7c4>
 8021c40:	9b05      	ldr	r3, [sp, #20]
 8021c42:	2b01      	cmp	r3, #1
 8021c44:	dc18      	bgt.n	8021c78 <_dtoa_r+0x910>
 8021c46:	9b02      	ldr	r3, [sp, #8]
 8021c48:	b9b3      	cbnz	r3, 8021c78 <_dtoa_r+0x910>
 8021c4a:	9b03      	ldr	r3, [sp, #12]
 8021c4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8021c50:	b9a3      	cbnz	r3, 8021c7c <_dtoa_r+0x914>
 8021c52:	9b03      	ldr	r3, [sp, #12]
 8021c54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8021c58:	0d1b      	lsrs	r3, r3, #20
 8021c5a:	051b      	lsls	r3, r3, #20
 8021c5c:	b12b      	cbz	r3, 8021c6a <_dtoa_r+0x902>
 8021c5e:	9b04      	ldr	r3, [sp, #16]
 8021c60:	3301      	adds	r3, #1
 8021c62:	9304      	str	r3, [sp, #16]
 8021c64:	f108 0801 	add.w	r8, r8, #1
 8021c68:	2301      	movs	r3, #1
 8021c6a:	9306      	str	r3, [sp, #24]
 8021c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8021c6e:	2b00      	cmp	r3, #0
 8021c70:	f47f af74 	bne.w	8021b5c <_dtoa_r+0x7f4>
 8021c74:	2001      	movs	r0, #1
 8021c76:	e779      	b.n	8021b6c <_dtoa_r+0x804>
 8021c78:	2300      	movs	r3, #0
 8021c7a:	e7f6      	b.n	8021c6a <_dtoa_r+0x902>
 8021c7c:	9b02      	ldr	r3, [sp, #8]
 8021c7e:	e7f4      	b.n	8021c6a <_dtoa_r+0x902>
 8021c80:	d085      	beq.n	8021b8e <_dtoa_r+0x826>
 8021c82:	4618      	mov	r0, r3
 8021c84:	301c      	adds	r0, #28
 8021c86:	e77d      	b.n	8021b84 <_dtoa_r+0x81c>
 8021c88:	40240000 	.word	0x40240000
 8021c8c:	9b01      	ldr	r3, [sp, #4]
 8021c8e:	2b00      	cmp	r3, #0
 8021c90:	dc38      	bgt.n	8021d04 <_dtoa_r+0x99c>
 8021c92:	9b05      	ldr	r3, [sp, #20]
 8021c94:	2b02      	cmp	r3, #2
 8021c96:	dd35      	ble.n	8021d04 <_dtoa_r+0x99c>
 8021c98:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8021c9c:	f1b9 0f00 	cmp.w	r9, #0
 8021ca0:	d10d      	bne.n	8021cbe <_dtoa_r+0x956>
 8021ca2:	4631      	mov	r1, r6
 8021ca4:	464b      	mov	r3, r9
 8021ca6:	2205      	movs	r2, #5
 8021ca8:	4620      	mov	r0, r4
 8021caa:	f000 fbf3 	bl	8022494 <__multadd>
 8021cae:	4601      	mov	r1, r0
 8021cb0:	4606      	mov	r6, r0
 8021cb2:	4658      	mov	r0, fp
 8021cb4:	f000 fe0a 	bl	80228cc <__mcmp>
 8021cb8:	2800      	cmp	r0, #0
 8021cba:	f73f adbd 	bgt.w	8021838 <_dtoa_r+0x4d0>
 8021cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021cc0:	9d00      	ldr	r5, [sp, #0]
 8021cc2:	ea6f 0a03 	mvn.w	sl, r3
 8021cc6:	f04f 0800 	mov.w	r8, #0
 8021cca:	4631      	mov	r1, r6
 8021ccc:	4620      	mov	r0, r4
 8021cce:	f000 fbbf 	bl	8022450 <_Bfree>
 8021cd2:	2f00      	cmp	r7, #0
 8021cd4:	f43f aeb4 	beq.w	8021a40 <_dtoa_r+0x6d8>
 8021cd8:	f1b8 0f00 	cmp.w	r8, #0
 8021cdc:	d005      	beq.n	8021cea <_dtoa_r+0x982>
 8021cde:	45b8      	cmp	r8, r7
 8021ce0:	d003      	beq.n	8021cea <_dtoa_r+0x982>
 8021ce2:	4641      	mov	r1, r8
 8021ce4:	4620      	mov	r0, r4
 8021ce6:	f000 fbb3 	bl	8022450 <_Bfree>
 8021cea:	4639      	mov	r1, r7
 8021cec:	4620      	mov	r0, r4
 8021cee:	f000 fbaf 	bl	8022450 <_Bfree>
 8021cf2:	e6a5      	b.n	8021a40 <_dtoa_r+0x6d8>
 8021cf4:	2600      	movs	r6, #0
 8021cf6:	4637      	mov	r7, r6
 8021cf8:	e7e1      	b.n	8021cbe <_dtoa_r+0x956>
 8021cfa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8021cfc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8021d00:	4637      	mov	r7, r6
 8021d02:	e599      	b.n	8021838 <_dtoa_r+0x4d0>
 8021d04:	9b08      	ldr	r3, [sp, #32]
 8021d06:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8021d0a:	2b00      	cmp	r3, #0
 8021d0c:	f000 80fd 	beq.w	8021f0a <_dtoa_r+0xba2>
 8021d10:	2d00      	cmp	r5, #0
 8021d12:	dd05      	ble.n	8021d20 <_dtoa_r+0x9b8>
 8021d14:	4639      	mov	r1, r7
 8021d16:	462a      	mov	r2, r5
 8021d18:	4620      	mov	r0, r4
 8021d1a:	f000 fd6b 	bl	80227f4 <__lshift>
 8021d1e:	4607      	mov	r7, r0
 8021d20:	9b06      	ldr	r3, [sp, #24]
 8021d22:	2b00      	cmp	r3, #0
 8021d24:	d05c      	beq.n	8021de0 <_dtoa_r+0xa78>
 8021d26:	6879      	ldr	r1, [r7, #4]
 8021d28:	4620      	mov	r0, r4
 8021d2a:	f000 fb51 	bl	80223d0 <_Balloc>
 8021d2e:	4605      	mov	r5, r0
 8021d30:	b928      	cbnz	r0, 8021d3e <_dtoa_r+0x9d6>
 8021d32:	4b80      	ldr	r3, [pc, #512]	; (8021f34 <_dtoa_r+0xbcc>)
 8021d34:	4602      	mov	r2, r0
 8021d36:	f240 21ea 	movw	r1, #746	; 0x2ea
 8021d3a:	f7ff bb2e 	b.w	802139a <_dtoa_r+0x32>
 8021d3e:	693a      	ldr	r2, [r7, #16]
 8021d40:	3202      	adds	r2, #2
 8021d42:	0092      	lsls	r2, r2, #2
 8021d44:	f107 010c 	add.w	r1, r7, #12
 8021d48:	300c      	adds	r0, #12
 8021d4a:	f7fe fad3 	bl	80202f4 <memcpy>
 8021d4e:	2201      	movs	r2, #1
 8021d50:	4629      	mov	r1, r5
 8021d52:	4620      	mov	r0, r4
 8021d54:	f000 fd4e 	bl	80227f4 <__lshift>
 8021d58:	9b00      	ldr	r3, [sp, #0]
 8021d5a:	3301      	adds	r3, #1
 8021d5c:	9301      	str	r3, [sp, #4]
 8021d5e:	9b00      	ldr	r3, [sp, #0]
 8021d60:	444b      	add	r3, r9
 8021d62:	9307      	str	r3, [sp, #28]
 8021d64:	9b02      	ldr	r3, [sp, #8]
 8021d66:	f003 0301 	and.w	r3, r3, #1
 8021d6a:	46b8      	mov	r8, r7
 8021d6c:	9306      	str	r3, [sp, #24]
 8021d6e:	4607      	mov	r7, r0
 8021d70:	9b01      	ldr	r3, [sp, #4]
 8021d72:	4631      	mov	r1, r6
 8021d74:	3b01      	subs	r3, #1
 8021d76:	4658      	mov	r0, fp
 8021d78:	9302      	str	r3, [sp, #8]
 8021d7a:	f7ff fa69 	bl	8021250 <quorem>
 8021d7e:	4603      	mov	r3, r0
 8021d80:	3330      	adds	r3, #48	; 0x30
 8021d82:	9004      	str	r0, [sp, #16]
 8021d84:	4641      	mov	r1, r8
 8021d86:	4658      	mov	r0, fp
 8021d88:	9308      	str	r3, [sp, #32]
 8021d8a:	f000 fd9f 	bl	80228cc <__mcmp>
 8021d8e:	463a      	mov	r2, r7
 8021d90:	4681      	mov	r9, r0
 8021d92:	4631      	mov	r1, r6
 8021d94:	4620      	mov	r0, r4
 8021d96:	f000 fdb5 	bl	8022904 <__mdiff>
 8021d9a:	68c2      	ldr	r2, [r0, #12]
 8021d9c:	9b08      	ldr	r3, [sp, #32]
 8021d9e:	4605      	mov	r5, r0
 8021da0:	bb02      	cbnz	r2, 8021de4 <_dtoa_r+0xa7c>
 8021da2:	4601      	mov	r1, r0
 8021da4:	4658      	mov	r0, fp
 8021da6:	f000 fd91 	bl	80228cc <__mcmp>
 8021daa:	9b08      	ldr	r3, [sp, #32]
 8021dac:	4602      	mov	r2, r0
 8021dae:	4629      	mov	r1, r5
 8021db0:	4620      	mov	r0, r4
 8021db2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8021db6:	f000 fb4b 	bl	8022450 <_Bfree>
 8021dba:	9b05      	ldr	r3, [sp, #20]
 8021dbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021dbe:	9d01      	ldr	r5, [sp, #4]
 8021dc0:	ea43 0102 	orr.w	r1, r3, r2
 8021dc4:	9b06      	ldr	r3, [sp, #24]
 8021dc6:	430b      	orrs	r3, r1
 8021dc8:	9b08      	ldr	r3, [sp, #32]
 8021dca:	d10d      	bne.n	8021de8 <_dtoa_r+0xa80>
 8021dcc:	2b39      	cmp	r3, #57	; 0x39
 8021dce:	d029      	beq.n	8021e24 <_dtoa_r+0xabc>
 8021dd0:	f1b9 0f00 	cmp.w	r9, #0
 8021dd4:	dd01      	ble.n	8021dda <_dtoa_r+0xa72>
 8021dd6:	9b04      	ldr	r3, [sp, #16]
 8021dd8:	3331      	adds	r3, #49	; 0x31
 8021dda:	9a02      	ldr	r2, [sp, #8]
 8021ddc:	7013      	strb	r3, [r2, #0]
 8021dde:	e774      	b.n	8021cca <_dtoa_r+0x962>
 8021de0:	4638      	mov	r0, r7
 8021de2:	e7b9      	b.n	8021d58 <_dtoa_r+0x9f0>
 8021de4:	2201      	movs	r2, #1
 8021de6:	e7e2      	b.n	8021dae <_dtoa_r+0xa46>
 8021de8:	f1b9 0f00 	cmp.w	r9, #0
 8021dec:	db06      	blt.n	8021dfc <_dtoa_r+0xa94>
 8021dee:	9905      	ldr	r1, [sp, #20]
 8021df0:	ea41 0909 	orr.w	r9, r1, r9
 8021df4:	9906      	ldr	r1, [sp, #24]
 8021df6:	ea59 0101 	orrs.w	r1, r9, r1
 8021dfa:	d120      	bne.n	8021e3e <_dtoa_r+0xad6>
 8021dfc:	2a00      	cmp	r2, #0
 8021dfe:	ddec      	ble.n	8021dda <_dtoa_r+0xa72>
 8021e00:	4659      	mov	r1, fp
 8021e02:	2201      	movs	r2, #1
 8021e04:	4620      	mov	r0, r4
 8021e06:	9301      	str	r3, [sp, #4]
 8021e08:	f000 fcf4 	bl	80227f4 <__lshift>
 8021e0c:	4631      	mov	r1, r6
 8021e0e:	4683      	mov	fp, r0
 8021e10:	f000 fd5c 	bl	80228cc <__mcmp>
 8021e14:	2800      	cmp	r0, #0
 8021e16:	9b01      	ldr	r3, [sp, #4]
 8021e18:	dc02      	bgt.n	8021e20 <_dtoa_r+0xab8>
 8021e1a:	d1de      	bne.n	8021dda <_dtoa_r+0xa72>
 8021e1c:	07da      	lsls	r2, r3, #31
 8021e1e:	d5dc      	bpl.n	8021dda <_dtoa_r+0xa72>
 8021e20:	2b39      	cmp	r3, #57	; 0x39
 8021e22:	d1d8      	bne.n	8021dd6 <_dtoa_r+0xa6e>
 8021e24:	9a02      	ldr	r2, [sp, #8]
 8021e26:	2339      	movs	r3, #57	; 0x39
 8021e28:	7013      	strb	r3, [r2, #0]
 8021e2a:	462b      	mov	r3, r5
 8021e2c:	461d      	mov	r5, r3
 8021e2e:	3b01      	subs	r3, #1
 8021e30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8021e34:	2a39      	cmp	r2, #57	; 0x39
 8021e36:	d050      	beq.n	8021eda <_dtoa_r+0xb72>
 8021e38:	3201      	adds	r2, #1
 8021e3a:	701a      	strb	r2, [r3, #0]
 8021e3c:	e745      	b.n	8021cca <_dtoa_r+0x962>
 8021e3e:	2a00      	cmp	r2, #0
 8021e40:	dd03      	ble.n	8021e4a <_dtoa_r+0xae2>
 8021e42:	2b39      	cmp	r3, #57	; 0x39
 8021e44:	d0ee      	beq.n	8021e24 <_dtoa_r+0xabc>
 8021e46:	3301      	adds	r3, #1
 8021e48:	e7c7      	b.n	8021dda <_dtoa_r+0xa72>
 8021e4a:	9a01      	ldr	r2, [sp, #4]
 8021e4c:	9907      	ldr	r1, [sp, #28]
 8021e4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8021e52:	428a      	cmp	r2, r1
 8021e54:	d02a      	beq.n	8021eac <_dtoa_r+0xb44>
 8021e56:	4659      	mov	r1, fp
 8021e58:	2300      	movs	r3, #0
 8021e5a:	220a      	movs	r2, #10
 8021e5c:	4620      	mov	r0, r4
 8021e5e:	f000 fb19 	bl	8022494 <__multadd>
 8021e62:	45b8      	cmp	r8, r7
 8021e64:	4683      	mov	fp, r0
 8021e66:	f04f 0300 	mov.w	r3, #0
 8021e6a:	f04f 020a 	mov.w	r2, #10
 8021e6e:	4641      	mov	r1, r8
 8021e70:	4620      	mov	r0, r4
 8021e72:	d107      	bne.n	8021e84 <_dtoa_r+0xb1c>
 8021e74:	f000 fb0e 	bl	8022494 <__multadd>
 8021e78:	4680      	mov	r8, r0
 8021e7a:	4607      	mov	r7, r0
 8021e7c:	9b01      	ldr	r3, [sp, #4]
 8021e7e:	3301      	adds	r3, #1
 8021e80:	9301      	str	r3, [sp, #4]
 8021e82:	e775      	b.n	8021d70 <_dtoa_r+0xa08>
 8021e84:	f000 fb06 	bl	8022494 <__multadd>
 8021e88:	4639      	mov	r1, r7
 8021e8a:	4680      	mov	r8, r0
 8021e8c:	2300      	movs	r3, #0
 8021e8e:	220a      	movs	r2, #10
 8021e90:	4620      	mov	r0, r4
 8021e92:	f000 faff 	bl	8022494 <__multadd>
 8021e96:	4607      	mov	r7, r0
 8021e98:	e7f0      	b.n	8021e7c <_dtoa_r+0xb14>
 8021e9a:	f1b9 0f00 	cmp.w	r9, #0
 8021e9e:	9a00      	ldr	r2, [sp, #0]
 8021ea0:	bfcc      	ite	gt
 8021ea2:	464d      	movgt	r5, r9
 8021ea4:	2501      	movle	r5, #1
 8021ea6:	4415      	add	r5, r2
 8021ea8:	f04f 0800 	mov.w	r8, #0
 8021eac:	4659      	mov	r1, fp
 8021eae:	2201      	movs	r2, #1
 8021eb0:	4620      	mov	r0, r4
 8021eb2:	9301      	str	r3, [sp, #4]
 8021eb4:	f000 fc9e 	bl	80227f4 <__lshift>
 8021eb8:	4631      	mov	r1, r6
 8021eba:	4683      	mov	fp, r0
 8021ebc:	f000 fd06 	bl	80228cc <__mcmp>
 8021ec0:	2800      	cmp	r0, #0
 8021ec2:	dcb2      	bgt.n	8021e2a <_dtoa_r+0xac2>
 8021ec4:	d102      	bne.n	8021ecc <_dtoa_r+0xb64>
 8021ec6:	9b01      	ldr	r3, [sp, #4]
 8021ec8:	07db      	lsls	r3, r3, #31
 8021eca:	d4ae      	bmi.n	8021e2a <_dtoa_r+0xac2>
 8021ecc:	462b      	mov	r3, r5
 8021ece:	461d      	mov	r5, r3
 8021ed0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8021ed4:	2a30      	cmp	r2, #48	; 0x30
 8021ed6:	d0fa      	beq.n	8021ece <_dtoa_r+0xb66>
 8021ed8:	e6f7      	b.n	8021cca <_dtoa_r+0x962>
 8021eda:	9a00      	ldr	r2, [sp, #0]
 8021edc:	429a      	cmp	r2, r3
 8021ede:	d1a5      	bne.n	8021e2c <_dtoa_r+0xac4>
 8021ee0:	f10a 0a01 	add.w	sl, sl, #1
 8021ee4:	2331      	movs	r3, #49	; 0x31
 8021ee6:	e779      	b.n	8021ddc <_dtoa_r+0xa74>
 8021ee8:	4b13      	ldr	r3, [pc, #76]	; (8021f38 <_dtoa_r+0xbd0>)
 8021eea:	f7ff baaf 	b.w	802144c <_dtoa_r+0xe4>
 8021eee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8021ef0:	2b00      	cmp	r3, #0
 8021ef2:	f47f aa86 	bne.w	8021402 <_dtoa_r+0x9a>
 8021ef6:	4b11      	ldr	r3, [pc, #68]	; (8021f3c <_dtoa_r+0xbd4>)
 8021ef8:	f7ff baa8 	b.w	802144c <_dtoa_r+0xe4>
 8021efc:	f1b9 0f00 	cmp.w	r9, #0
 8021f00:	dc03      	bgt.n	8021f0a <_dtoa_r+0xba2>
 8021f02:	9b05      	ldr	r3, [sp, #20]
 8021f04:	2b02      	cmp	r3, #2
 8021f06:	f73f aec9 	bgt.w	8021c9c <_dtoa_r+0x934>
 8021f0a:	9d00      	ldr	r5, [sp, #0]
 8021f0c:	4631      	mov	r1, r6
 8021f0e:	4658      	mov	r0, fp
 8021f10:	f7ff f99e 	bl	8021250 <quorem>
 8021f14:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8021f18:	f805 3b01 	strb.w	r3, [r5], #1
 8021f1c:	9a00      	ldr	r2, [sp, #0]
 8021f1e:	1aaa      	subs	r2, r5, r2
 8021f20:	4591      	cmp	r9, r2
 8021f22:	ddba      	ble.n	8021e9a <_dtoa_r+0xb32>
 8021f24:	4659      	mov	r1, fp
 8021f26:	2300      	movs	r3, #0
 8021f28:	220a      	movs	r2, #10
 8021f2a:	4620      	mov	r0, r4
 8021f2c:	f000 fab2 	bl	8022494 <__multadd>
 8021f30:	4683      	mov	fp, r0
 8021f32:	e7eb      	b.n	8021f0c <_dtoa_r+0xba4>
 8021f34:	0802d2f2 	.word	0x0802d2f2
 8021f38:	0802d1b0 	.word	0x0802d1b0
 8021f3c:	0802d286 	.word	0x0802d286

08021f40 <__errno>:
 8021f40:	4b01      	ldr	r3, [pc, #4]	; (8021f48 <__errno+0x8>)
 8021f42:	6818      	ldr	r0, [r3, #0]
 8021f44:	4770      	bx	lr
 8021f46:	bf00      	nop
 8021f48:	20000024 	.word	0x20000024

08021f4c <__sflush_r>:
 8021f4c:	898a      	ldrh	r2, [r1, #12]
 8021f4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021f52:	4605      	mov	r5, r0
 8021f54:	0710      	lsls	r0, r2, #28
 8021f56:	460c      	mov	r4, r1
 8021f58:	d458      	bmi.n	802200c <__sflush_r+0xc0>
 8021f5a:	684b      	ldr	r3, [r1, #4]
 8021f5c:	2b00      	cmp	r3, #0
 8021f5e:	dc05      	bgt.n	8021f6c <__sflush_r+0x20>
 8021f60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8021f62:	2b00      	cmp	r3, #0
 8021f64:	dc02      	bgt.n	8021f6c <__sflush_r+0x20>
 8021f66:	2000      	movs	r0, #0
 8021f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021f6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8021f6e:	2e00      	cmp	r6, #0
 8021f70:	d0f9      	beq.n	8021f66 <__sflush_r+0x1a>
 8021f72:	2300      	movs	r3, #0
 8021f74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8021f78:	682f      	ldr	r7, [r5, #0]
 8021f7a:	602b      	str	r3, [r5, #0]
 8021f7c:	d032      	beq.n	8021fe4 <__sflush_r+0x98>
 8021f7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8021f80:	89a3      	ldrh	r3, [r4, #12]
 8021f82:	075a      	lsls	r2, r3, #29
 8021f84:	d505      	bpl.n	8021f92 <__sflush_r+0x46>
 8021f86:	6863      	ldr	r3, [r4, #4]
 8021f88:	1ac0      	subs	r0, r0, r3
 8021f8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8021f8c:	b10b      	cbz	r3, 8021f92 <__sflush_r+0x46>
 8021f8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8021f90:	1ac0      	subs	r0, r0, r3
 8021f92:	2300      	movs	r3, #0
 8021f94:	4602      	mov	r2, r0
 8021f96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8021f98:	6a21      	ldr	r1, [r4, #32]
 8021f9a:	4628      	mov	r0, r5
 8021f9c:	47b0      	blx	r6
 8021f9e:	1c43      	adds	r3, r0, #1
 8021fa0:	89a3      	ldrh	r3, [r4, #12]
 8021fa2:	d106      	bne.n	8021fb2 <__sflush_r+0x66>
 8021fa4:	6829      	ldr	r1, [r5, #0]
 8021fa6:	291d      	cmp	r1, #29
 8021fa8:	d82c      	bhi.n	8022004 <__sflush_r+0xb8>
 8021faa:	4a2a      	ldr	r2, [pc, #168]	; (8022054 <__sflush_r+0x108>)
 8021fac:	40ca      	lsrs	r2, r1
 8021fae:	07d6      	lsls	r6, r2, #31
 8021fb0:	d528      	bpl.n	8022004 <__sflush_r+0xb8>
 8021fb2:	2200      	movs	r2, #0
 8021fb4:	6062      	str	r2, [r4, #4]
 8021fb6:	04d9      	lsls	r1, r3, #19
 8021fb8:	6922      	ldr	r2, [r4, #16]
 8021fba:	6022      	str	r2, [r4, #0]
 8021fbc:	d504      	bpl.n	8021fc8 <__sflush_r+0x7c>
 8021fbe:	1c42      	adds	r2, r0, #1
 8021fc0:	d101      	bne.n	8021fc6 <__sflush_r+0x7a>
 8021fc2:	682b      	ldr	r3, [r5, #0]
 8021fc4:	b903      	cbnz	r3, 8021fc8 <__sflush_r+0x7c>
 8021fc6:	6560      	str	r0, [r4, #84]	; 0x54
 8021fc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8021fca:	602f      	str	r7, [r5, #0]
 8021fcc:	2900      	cmp	r1, #0
 8021fce:	d0ca      	beq.n	8021f66 <__sflush_r+0x1a>
 8021fd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8021fd4:	4299      	cmp	r1, r3
 8021fd6:	d002      	beq.n	8021fde <__sflush_r+0x92>
 8021fd8:	4628      	mov	r0, r5
 8021fda:	f7fe f9bb 	bl	8020354 <_free_r>
 8021fde:	2000      	movs	r0, #0
 8021fe0:	6360      	str	r0, [r4, #52]	; 0x34
 8021fe2:	e7c1      	b.n	8021f68 <__sflush_r+0x1c>
 8021fe4:	6a21      	ldr	r1, [r4, #32]
 8021fe6:	2301      	movs	r3, #1
 8021fe8:	4628      	mov	r0, r5
 8021fea:	47b0      	blx	r6
 8021fec:	1c41      	adds	r1, r0, #1
 8021fee:	d1c7      	bne.n	8021f80 <__sflush_r+0x34>
 8021ff0:	682b      	ldr	r3, [r5, #0]
 8021ff2:	2b00      	cmp	r3, #0
 8021ff4:	d0c4      	beq.n	8021f80 <__sflush_r+0x34>
 8021ff6:	2b1d      	cmp	r3, #29
 8021ff8:	d001      	beq.n	8021ffe <__sflush_r+0xb2>
 8021ffa:	2b16      	cmp	r3, #22
 8021ffc:	d101      	bne.n	8022002 <__sflush_r+0xb6>
 8021ffe:	602f      	str	r7, [r5, #0]
 8022000:	e7b1      	b.n	8021f66 <__sflush_r+0x1a>
 8022002:	89a3      	ldrh	r3, [r4, #12]
 8022004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022008:	81a3      	strh	r3, [r4, #12]
 802200a:	e7ad      	b.n	8021f68 <__sflush_r+0x1c>
 802200c:	690f      	ldr	r7, [r1, #16]
 802200e:	2f00      	cmp	r7, #0
 8022010:	d0a9      	beq.n	8021f66 <__sflush_r+0x1a>
 8022012:	0793      	lsls	r3, r2, #30
 8022014:	680e      	ldr	r6, [r1, #0]
 8022016:	bf08      	it	eq
 8022018:	694b      	ldreq	r3, [r1, #20]
 802201a:	600f      	str	r7, [r1, #0]
 802201c:	bf18      	it	ne
 802201e:	2300      	movne	r3, #0
 8022020:	eba6 0807 	sub.w	r8, r6, r7
 8022024:	608b      	str	r3, [r1, #8]
 8022026:	f1b8 0f00 	cmp.w	r8, #0
 802202a:	dd9c      	ble.n	8021f66 <__sflush_r+0x1a>
 802202c:	6a21      	ldr	r1, [r4, #32]
 802202e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8022030:	4643      	mov	r3, r8
 8022032:	463a      	mov	r2, r7
 8022034:	4628      	mov	r0, r5
 8022036:	47b0      	blx	r6
 8022038:	2800      	cmp	r0, #0
 802203a:	dc06      	bgt.n	802204a <__sflush_r+0xfe>
 802203c:	89a3      	ldrh	r3, [r4, #12]
 802203e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022042:	81a3      	strh	r3, [r4, #12]
 8022044:	f04f 30ff 	mov.w	r0, #4294967295
 8022048:	e78e      	b.n	8021f68 <__sflush_r+0x1c>
 802204a:	4407      	add	r7, r0
 802204c:	eba8 0800 	sub.w	r8, r8, r0
 8022050:	e7e9      	b.n	8022026 <__sflush_r+0xda>
 8022052:	bf00      	nop
 8022054:	20400001 	.word	0x20400001

08022058 <_fflush_r>:
 8022058:	b538      	push	{r3, r4, r5, lr}
 802205a:	690b      	ldr	r3, [r1, #16]
 802205c:	4605      	mov	r5, r0
 802205e:	460c      	mov	r4, r1
 8022060:	b913      	cbnz	r3, 8022068 <_fflush_r+0x10>
 8022062:	2500      	movs	r5, #0
 8022064:	4628      	mov	r0, r5
 8022066:	bd38      	pop	{r3, r4, r5, pc}
 8022068:	b118      	cbz	r0, 8022072 <_fflush_r+0x1a>
 802206a:	6983      	ldr	r3, [r0, #24]
 802206c:	b90b      	cbnz	r3, 8022072 <_fflush_r+0x1a>
 802206e:	f000 f887 	bl	8022180 <__sinit>
 8022072:	4b14      	ldr	r3, [pc, #80]	; (80220c4 <_fflush_r+0x6c>)
 8022074:	429c      	cmp	r4, r3
 8022076:	d11b      	bne.n	80220b0 <_fflush_r+0x58>
 8022078:	686c      	ldr	r4, [r5, #4]
 802207a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802207e:	2b00      	cmp	r3, #0
 8022080:	d0ef      	beq.n	8022062 <_fflush_r+0xa>
 8022082:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8022084:	07d0      	lsls	r0, r2, #31
 8022086:	d404      	bmi.n	8022092 <_fflush_r+0x3a>
 8022088:	0599      	lsls	r1, r3, #22
 802208a:	d402      	bmi.n	8022092 <_fflush_r+0x3a>
 802208c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802208e:	f000 f92c 	bl	80222ea <__retarget_lock_acquire_recursive>
 8022092:	4628      	mov	r0, r5
 8022094:	4621      	mov	r1, r4
 8022096:	f7ff ff59 	bl	8021f4c <__sflush_r>
 802209a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802209c:	07da      	lsls	r2, r3, #31
 802209e:	4605      	mov	r5, r0
 80220a0:	d4e0      	bmi.n	8022064 <_fflush_r+0xc>
 80220a2:	89a3      	ldrh	r3, [r4, #12]
 80220a4:	059b      	lsls	r3, r3, #22
 80220a6:	d4dd      	bmi.n	8022064 <_fflush_r+0xc>
 80220a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80220aa:	f000 f91f 	bl	80222ec <__retarget_lock_release_recursive>
 80220ae:	e7d9      	b.n	8022064 <_fflush_r+0xc>
 80220b0:	4b05      	ldr	r3, [pc, #20]	; (80220c8 <_fflush_r+0x70>)
 80220b2:	429c      	cmp	r4, r3
 80220b4:	d101      	bne.n	80220ba <_fflush_r+0x62>
 80220b6:	68ac      	ldr	r4, [r5, #8]
 80220b8:	e7df      	b.n	802207a <_fflush_r+0x22>
 80220ba:	4b04      	ldr	r3, [pc, #16]	; (80220cc <_fflush_r+0x74>)
 80220bc:	429c      	cmp	r4, r3
 80220be:	bf08      	it	eq
 80220c0:	68ec      	ldreq	r4, [r5, #12]
 80220c2:	e7da      	b.n	802207a <_fflush_r+0x22>
 80220c4:	0802d324 	.word	0x0802d324
 80220c8:	0802d344 	.word	0x0802d344
 80220cc:	0802d304 	.word	0x0802d304

080220d0 <std>:
 80220d0:	2300      	movs	r3, #0
 80220d2:	b510      	push	{r4, lr}
 80220d4:	4604      	mov	r4, r0
 80220d6:	e9c0 3300 	strd	r3, r3, [r0]
 80220da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80220de:	6083      	str	r3, [r0, #8]
 80220e0:	8181      	strh	r1, [r0, #12]
 80220e2:	6643      	str	r3, [r0, #100]	; 0x64
 80220e4:	81c2      	strh	r2, [r0, #14]
 80220e6:	6183      	str	r3, [r0, #24]
 80220e8:	4619      	mov	r1, r3
 80220ea:	2208      	movs	r2, #8
 80220ec:	305c      	adds	r0, #92	; 0x5c
 80220ee:	f7fe f929 	bl	8020344 <memset>
 80220f2:	4b05      	ldr	r3, [pc, #20]	; (8022108 <std+0x38>)
 80220f4:	6263      	str	r3, [r4, #36]	; 0x24
 80220f6:	4b05      	ldr	r3, [pc, #20]	; (802210c <std+0x3c>)
 80220f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80220fa:	4b05      	ldr	r3, [pc, #20]	; (8022110 <std+0x40>)
 80220fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80220fe:	4b05      	ldr	r3, [pc, #20]	; (8022114 <std+0x44>)
 8022100:	6224      	str	r4, [r4, #32]
 8022102:	6323      	str	r3, [r4, #48]	; 0x30
 8022104:	bd10      	pop	{r4, pc}
 8022106:	bf00      	nop
 8022108:	08023055 	.word	0x08023055
 802210c:	08023077 	.word	0x08023077
 8022110:	080230af 	.word	0x080230af
 8022114:	080230d3 	.word	0x080230d3

08022118 <_cleanup_r>:
 8022118:	4901      	ldr	r1, [pc, #4]	; (8022120 <_cleanup_r+0x8>)
 802211a:	f000 b8c1 	b.w	80222a0 <_fwalk_reent>
 802211e:	bf00      	nop
 8022120:	08022059 	.word	0x08022059

08022124 <__sfmoreglue>:
 8022124:	b570      	push	{r4, r5, r6, lr}
 8022126:	1e4a      	subs	r2, r1, #1
 8022128:	2568      	movs	r5, #104	; 0x68
 802212a:	4355      	muls	r5, r2
 802212c:	460e      	mov	r6, r1
 802212e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8022132:	f7fe f95f 	bl	80203f4 <_malloc_r>
 8022136:	4604      	mov	r4, r0
 8022138:	b140      	cbz	r0, 802214c <__sfmoreglue+0x28>
 802213a:	2100      	movs	r1, #0
 802213c:	e9c0 1600 	strd	r1, r6, [r0]
 8022140:	300c      	adds	r0, #12
 8022142:	60a0      	str	r0, [r4, #8]
 8022144:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8022148:	f7fe f8fc 	bl	8020344 <memset>
 802214c:	4620      	mov	r0, r4
 802214e:	bd70      	pop	{r4, r5, r6, pc}

08022150 <__sfp_lock_acquire>:
 8022150:	4801      	ldr	r0, [pc, #4]	; (8022158 <__sfp_lock_acquire+0x8>)
 8022152:	f000 b8ca 	b.w	80222ea <__retarget_lock_acquire_recursive>
 8022156:	bf00      	nop
 8022158:	200297a0 	.word	0x200297a0

0802215c <__sfp_lock_release>:
 802215c:	4801      	ldr	r0, [pc, #4]	; (8022164 <__sfp_lock_release+0x8>)
 802215e:	f000 b8c5 	b.w	80222ec <__retarget_lock_release_recursive>
 8022162:	bf00      	nop
 8022164:	200297a0 	.word	0x200297a0

08022168 <__sinit_lock_acquire>:
 8022168:	4801      	ldr	r0, [pc, #4]	; (8022170 <__sinit_lock_acquire+0x8>)
 802216a:	f000 b8be 	b.w	80222ea <__retarget_lock_acquire_recursive>
 802216e:	bf00      	nop
 8022170:	2002979b 	.word	0x2002979b

08022174 <__sinit_lock_release>:
 8022174:	4801      	ldr	r0, [pc, #4]	; (802217c <__sinit_lock_release+0x8>)
 8022176:	f000 b8b9 	b.w	80222ec <__retarget_lock_release_recursive>
 802217a:	bf00      	nop
 802217c:	2002979b 	.word	0x2002979b

08022180 <__sinit>:
 8022180:	b510      	push	{r4, lr}
 8022182:	4604      	mov	r4, r0
 8022184:	f7ff fff0 	bl	8022168 <__sinit_lock_acquire>
 8022188:	69a3      	ldr	r3, [r4, #24]
 802218a:	b11b      	cbz	r3, 8022194 <__sinit+0x14>
 802218c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022190:	f7ff bff0 	b.w	8022174 <__sinit_lock_release>
 8022194:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8022198:	6523      	str	r3, [r4, #80]	; 0x50
 802219a:	4b13      	ldr	r3, [pc, #76]	; (80221e8 <__sinit+0x68>)
 802219c:	4a13      	ldr	r2, [pc, #76]	; (80221ec <__sinit+0x6c>)
 802219e:	681b      	ldr	r3, [r3, #0]
 80221a0:	62a2      	str	r2, [r4, #40]	; 0x28
 80221a2:	42a3      	cmp	r3, r4
 80221a4:	bf04      	itt	eq
 80221a6:	2301      	moveq	r3, #1
 80221a8:	61a3      	streq	r3, [r4, #24]
 80221aa:	4620      	mov	r0, r4
 80221ac:	f000 f820 	bl	80221f0 <__sfp>
 80221b0:	6060      	str	r0, [r4, #4]
 80221b2:	4620      	mov	r0, r4
 80221b4:	f000 f81c 	bl	80221f0 <__sfp>
 80221b8:	60a0      	str	r0, [r4, #8]
 80221ba:	4620      	mov	r0, r4
 80221bc:	f000 f818 	bl	80221f0 <__sfp>
 80221c0:	2200      	movs	r2, #0
 80221c2:	60e0      	str	r0, [r4, #12]
 80221c4:	2104      	movs	r1, #4
 80221c6:	6860      	ldr	r0, [r4, #4]
 80221c8:	f7ff ff82 	bl	80220d0 <std>
 80221cc:	68a0      	ldr	r0, [r4, #8]
 80221ce:	2201      	movs	r2, #1
 80221d0:	2109      	movs	r1, #9
 80221d2:	f7ff ff7d 	bl	80220d0 <std>
 80221d6:	68e0      	ldr	r0, [r4, #12]
 80221d8:	2202      	movs	r2, #2
 80221da:	2112      	movs	r1, #18
 80221dc:	f7ff ff78 	bl	80220d0 <std>
 80221e0:	2301      	movs	r3, #1
 80221e2:	61a3      	str	r3, [r4, #24]
 80221e4:	e7d2      	b.n	802218c <__sinit+0xc>
 80221e6:	bf00      	nop
 80221e8:	0802d19c 	.word	0x0802d19c
 80221ec:	08022119 	.word	0x08022119

080221f0 <__sfp>:
 80221f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80221f2:	4607      	mov	r7, r0
 80221f4:	f7ff ffac 	bl	8022150 <__sfp_lock_acquire>
 80221f8:	4b1e      	ldr	r3, [pc, #120]	; (8022274 <__sfp+0x84>)
 80221fa:	681e      	ldr	r6, [r3, #0]
 80221fc:	69b3      	ldr	r3, [r6, #24]
 80221fe:	b913      	cbnz	r3, 8022206 <__sfp+0x16>
 8022200:	4630      	mov	r0, r6
 8022202:	f7ff ffbd 	bl	8022180 <__sinit>
 8022206:	3648      	adds	r6, #72	; 0x48
 8022208:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 802220c:	3b01      	subs	r3, #1
 802220e:	d503      	bpl.n	8022218 <__sfp+0x28>
 8022210:	6833      	ldr	r3, [r6, #0]
 8022212:	b30b      	cbz	r3, 8022258 <__sfp+0x68>
 8022214:	6836      	ldr	r6, [r6, #0]
 8022216:	e7f7      	b.n	8022208 <__sfp+0x18>
 8022218:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 802221c:	b9d5      	cbnz	r5, 8022254 <__sfp+0x64>
 802221e:	4b16      	ldr	r3, [pc, #88]	; (8022278 <__sfp+0x88>)
 8022220:	60e3      	str	r3, [r4, #12]
 8022222:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8022226:	6665      	str	r5, [r4, #100]	; 0x64
 8022228:	f000 f85e 	bl	80222e8 <__retarget_lock_init_recursive>
 802222c:	f7ff ff96 	bl	802215c <__sfp_lock_release>
 8022230:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8022234:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8022238:	6025      	str	r5, [r4, #0]
 802223a:	61a5      	str	r5, [r4, #24]
 802223c:	2208      	movs	r2, #8
 802223e:	4629      	mov	r1, r5
 8022240:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8022244:	f7fe f87e 	bl	8020344 <memset>
 8022248:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 802224c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8022250:	4620      	mov	r0, r4
 8022252:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022254:	3468      	adds	r4, #104	; 0x68
 8022256:	e7d9      	b.n	802220c <__sfp+0x1c>
 8022258:	2104      	movs	r1, #4
 802225a:	4638      	mov	r0, r7
 802225c:	f7ff ff62 	bl	8022124 <__sfmoreglue>
 8022260:	4604      	mov	r4, r0
 8022262:	6030      	str	r0, [r6, #0]
 8022264:	2800      	cmp	r0, #0
 8022266:	d1d5      	bne.n	8022214 <__sfp+0x24>
 8022268:	f7ff ff78 	bl	802215c <__sfp_lock_release>
 802226c:	230c      	movs	r3, #12
 802226e:	603b      	str	r3, [r7, #0]
 8022270:	e7ee      	b.n	8022250 <__sfp+0x60>
 8022272:	bf00      	nop
 8022274:	0802d19c 	.word	0x0802d19c
 8022278:	ffff0001 	.word	0xffff0001

0802227c <fiprintf>:
 802227c:	b40e      	push	{r1, r2, r3}
 802227e:	b503      	push	{r0, r1, lr}
 8022280:	4601      	mov	r1, r0
 8022282:	ab03      	add	r3, sp, #12
 8022284:	4805      	ldr	r0, [pc, #20]	; (802229c <fiprintf+0x20>)
 8022286:	f853 2b04 	ldr.w	r2, [r3], #4
 802228a:	6800      	ldr	r0, [r0, #0]
 802228c:	9301      	str	r3, [sp, #4]
 802228e:	f000 fdb1 	bl	8022df4 <_vfiprintf_r>
 8022292:	b002      	add	sp, #8
 8022294:	f85d eb04 	ldr.w	lr, [sp], #4
 8022298:	b003      	add	sp, #12
 802229a:	4770      	bx	lr
 802229c:	20000024 	.word	0x20000024

080222a0 <_fwalk_reent>:
 80222a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80222a4:	4606      	mov	r6, r0
 80222a6:	4688      	mov	r8, r1
 80222a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80222ac:	2700      	movs	r7, #0
 80222ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80222b2:	f1b9 0901 	subs.w	r9, r9, #1
 80222b6:	d505      	bpl.n	80222c4 <_fwalk_reent+0x24>
 80222b8:	6824      	ldr	r4, [r4, #0]
 80222ba:	2c00      	cmp	r4, #0
 80222bc:	d1f7      	bne.n	80222ae <_fwalk_reent+0xe>
 80222be:	4638      	mov	r0, r7
 80222c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80222c4:	89ab      	ldrh	r3, [r5, #12]
 80222c6:	2b01      	cmp	r3, #1
 80222c8:	d907      	bls.n	80222da <_fwalk_reent+0x3a>
 80222ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80222ce:	3301      	adds	r3, #1
 80222d0:	d003      	beq.n	80222da <_fwalk_reent+0x3a>
 80222d2:	4629      	mov	r1, r5
 80222d4:	4630      	mov	r0, r6
 80222d6:	47c0      	blx	r8
 80222d8:	4307      	orrs	r7, r0
 80222da:	3568      	adds	r5, #104	; 0x68
 80222dc:	e7e9      	b.n	80222b2 <_fwalk_reent+0x12>
	...

080222e0 <_localeconv_r>:
 80222e0:	4800      	ldr	r0, [pc, #0]	; (80222e4 <_localeconv_r+0x4>)
 80222e2:	4770      	bx	lr
 80222e4:	20000178 	.word	0x20000178

080222e8 <__retarget_lock_init_recursive>:
 80222e8:	4770      	bx	lr

080222ea <__retarget_lock_acquire_recursive>:
 80222ea:	4770      	bx	lr

080222ec <__retarget_lock_release_recursive>:
 80222ec:	4770      	bx	lr

080222ee <__swhatbuf_r>:
 80222ee:	b570      	push	{r4, r5, r6, lr}
 80222f0:	460e      	mov	r6, r1
 80222f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80222f6:	2900      	cmp	r1, #0
 80222f8:	b096      	sub	sp, #88	; 0x58
 80222fa:	4614      	mov	r4, r2
 80222fc:	461d      	mov	r5, r3
 80222fe:	da07      	bge.n	8022310 <__swhatbuf_r+0x22>
 8022300:	2300      	movs	r3, #0
 8022302:	602b      	str	r3, [r5, #0]
 8022304:	89b3      	ldrh	r3, [r6, #12]
 8022306:	061a      	lsls	r2, r3, #24
 8022308:	d410      	bmi.n	802232c <__swhatbuf_r+0x3e>
 802230a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802230e:	e00e      	b.n	802232e <__swhatbuf_r+0x40>
 8022310:	466a      	mov	r2, sp
 8022312:	f000 ff0d 	bl	8023130 <_fstat_r>
 8022316:	2800      	cmp	r0, #0
 8022318:	dbf2      	blt.n	8022300 <__swhatbuf_r+0x12>
 802231a:	9a01      	ldr	r2, [sp, #4]
 802231c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8022320:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8022324:	425a      	negs	r2, r3
 8022326:	415a      	adcs	r2, r3
 8022328:	602a      	str	r2, [r5, #0]
 802232a:	e7ee      	b.n	802230a <__swhatbuf_r+0x1c>
 802232c:	2340      	movs	r3, #64	; 0x40
 802232e:	2000      	movs	r0, #0
 8022330:	6023      	str	r3, [r4, #0]
 8022332:	b016      	add	sp, #88	; 0x58
 8022334:	bd70      	pop	{r4, r5, r6, pc}
	...

08022338 <__smakebuf_r>:
 8022338:	898b      	ldrh	r3, [r1, #12]
 802233a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 802233c:	079d      	lsls	r5, r3, #30
 802233e:	4606      	mov	r6, r0
 8022340:	460c      	mov	r4, r1
 8022342:	d507      	bpl.n	8022354 <__smakebuf_r+0x1c>
 8022344:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8022348:	6023      	str	r3, [r4, #0]
 802234a:	6123      	str	r3, [r4, #16]
 802234c:	2301      	movs	r3, #1
 802234e:	6163      	str	r3, [r4, #20]
 8022350:	b002      	add	sp, #8
 8022352:	bd70      	pop	{r4, r5, r6, pc}
 8022354:	ab01      	add	r3, sp, #4
 8022356:	466a      	mov	r2, sp
 8022358:	f7ff ffc9 	bl	80222ee <__swhatbuf_r>
 802235c:	9900      	ldr	r1, [sp, #0]
 802235e:	4605      	mov	r5, r0
 8022360:	4630      	mov	r0, r6
 8022362:	f7fe f847 	bl	80203f4 <_malloc_r>
 8022366:	b948      	cbnz	r0, 802237c <__smakebuf_r+0x44>
 8022368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802236c:	059a      	lsls	r2, r3, #22
 802236e:	d4ef      	bmi.n	8022350 <__smakebuf_r+0x18>
 8022370:	f023 0303 	bic.w	r3, r3, #3
 8022374:	f043 0302 	orr.w	r3, r3, #2
 8022378:	81a3      	strh	r3, [r4, #12]
 802237a:	e7e3      	b.n	8022344 <__smakebuf_r+0xc>
 802237c:	4b0d      	ldr	r3, [pc, #52]	; (80223b4 <__smakebuf_r+0x7c>)
 802237e:	62b3      	str	r3, [r6, #40]	; 0x28
 8022380:	89a3      	ldrh	r3, [r4, #12]
 8022382:	6020      	str	r0, [r4, #0]
 8022384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8022388:	81a3      	strh	r3, [r4, #12]
 802238a:	9b00      	ldr	r3, [sp, #0]
 802238c:	6163      	str	r3, [r4, #20]
 802238e:	9b01      	ldr	r3, [sp, #4]
 8022390:	6120      	str	r0, [r4, #16]
 8022392:	b15b      	cbz	r3, 80223ac <__smakebuf_r+0x74>
 8022394:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022398:	4630      	mov	r0, r6
 802239a:	f000 fedb 	bl	8023154 <_isatty_r>
 802239e:	b128      	cbz	r0, 80223ac <__smakebuf_r+0x74>
 80223a0:	89a3      	ldrh	r3, [r4, #12]
 80223a2:	f023 0303 	bic.w	r3, r3, #3
 80223a6:	f043 0301 	orr.w	r3, r3, #1
 80223aa:	81a3      	strh	r3, [r4, #12]
 80223ac:	89a0      	ldrh	r0, [r4, #12]
 80223ae:	4305      	orrs	r5, r0
 80223b0:	81a5      	strh	r5, [r4, #12]
 80223b2:	e7cd      	b.n	8022350 <__smakebuf_r+0x18>
 80223b4:	08022119 	.word	0x08022119

080223b8 <__malloc_lock>:
 80223b8:	4801      	ldr	r0, [pc, #4]	; (80223c0 <__malloc_lock+0x8>)
 80223ba:	f7ff bf96 	b.w	80222ea <__retarget_lock_acquire_recursive>
 80223be:	bf00      	nop
 80223c0:	2002979c 	.word	0x2002979c

080223c4 <__malloc_unlock>:
 80223c4:	4801      	ldr	r0, [pc, #4]	; (80223cc <__malloc_unlock+0x8>)
 80223c6:	f7ff bf91 	b.w	80222ec <__retarget_lock_release_recursive>
 80223ca:	bf00      	nop
 80223cc:	2002979c 	.word	0x2002979c

080223d0 <_Balloc>:
 80223d0:	b570      	push	{r4, r5, r6, lr}
 80223d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80223d4:	4604      	mov	r4, r0
 80223d6:	460d      	mov	r5, r1
 80223d8:	b976      	cbnz	r6, 80223f8 <_Balloc+0x28>
 80223da:	2010      	movs	r0, #16
 80223dc:	f7fd ff6c 	bl	80202b8 <malloc>
 80223e0:	4602      	mov	r2, r0
 80223e2:	6260      	str	r0, [r4, #36]	; 0x24
 80223e4:	b920      	cbnz	r0, 80223f0 <_Balloc+0x20>
 80223e6:	4b18      	ldr	r3, [pc, #96]	; (8022448 <_Balloc+0x78>)
 80223e8:	4818      	ldr	r0, [pc, #96]	; (802244c <_Balloc+0x7c>)
 80223ea:	2166      	movs	r1, #102	; 0x66
 80223ec:	f7fe ff12 	bl	8021214 <__assert_func>
 80223f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80223f4:	6006      	str	r6, [r0, #0]
 80223f6:	60c6      	str	r6, [r0, #12]
 80223f8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80223fa:	68f3      	ldr	r3, [r6, #12]
 80223fc:	b183      	cbz	r3, 8022420 <_Balloc+0x50>
 80223fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8022400:	68db      	ldr	r3, [r3, #12]
 8022402:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8022406:	b9b8      	cbnz	r0, 8022438 <_Balloc+0x68>
 8022408:	2101      	movs	r1, #1
 802240a:	fa01 f605 	lsl.w	r6, r1, r5
 802240e:	1d72      	adds	r2, r6, #5
 8022410:	0092      	lsls	r2, r2, #2
 8022412:	4620      	mov	r0, r4
 8022414:	f000 fb5a 	bl	8022acc <_calloc_r>
 8022418:	b160      	cbz	r0, 8022434 <_Balloc+0x64>
 802241a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802241e:	e00e      	b.n	802243e <_Balloc+0x6e>
 8022420:	2221      	movs	r2, #33	; 0x21
 8022422:	2104      	movs	r1, #4
 8022424:	4620      	mov	r0, r4
 8022426:	f000 fb51 	bl	8022acc <_calloc_r>
 802242a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802242c:	60f0      	str	r0, [r6, #12]
 802242e:	68db      	ldr	r3, [r3, #12]
 8022430:	2b00      	cmp	r3, #0
 8022432:	d1e4      	bne.n	80223fe <_Balloc+0x2e>
 8022434:	2000      	movs	r0, #0
 8022436:	bd70      	pop	{r4, r5, r6, pc}
 8022438:	6802      	ldr	r2, [r0, #0]
 802243a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 802243e:	2300      	movs	r3, #0
 8022440:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8022444:	e7f7      	b.n	8022436 <_Balloc+0x66>
 8022446:	bf00      	nop
 8022448:	0802d1d4 	.word	0x0802d1d4
 802244c:	0802d364 	.word	0x0802d364

08022450 <_Bfree>:
 8022450:	b570      	push	{r4, r5, r6, lr}
 8022452:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8022454:	4605      	mov	r5, r0
 8022456:	460c      	mov	r4, r1
 8022458:	b976      	cbnz	r6, 8022478 <_Bfree+0x28>
 802245a:	2010      	movs	r0, #16
 802245c:	f7fd ff2c 	bl	80202b8 <malloc>
 8022460:	4602      	mov	r2, r0
 8022462:	6268      	str	r0, [r5, #36]	; 0x24
 8022464:	b920      	cbnz	r0, 8022470 <_Bfree+0x20>
 8022466:	4b09      	ldr	r3, [pc, #36]	; (802248c <_Bfree+0x3c>)
 8022468:	4809      	ldr	r0, [pc, #36]	; (8022490 <_Bfree+0x40>)
 802246a:	218a      	movs	r1, #138	; 0x8a
 802246c:	f7fe fed2 	bl	8021214 <__assert_func>
 8022470:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8022474:	6006      	str	r6, [r0, #0]
 8022476:	60c6      	str	r6, [r0, #12]
 8022478:	b13c      	cbz	r4, 802248a <_Bfree+0x3a>
 802247a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 802247c:	6862      	ldr	r2, [r4, #4]
 802247e:	68db      	ldr	r3, [r3, #12]
 8022480:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8022484:	6021      	str	r1, [r4, #0]
 8022486:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802248a:	bd70      	pop	{r4, r5, r6, pc}
 802248c:	0802d1d4 	.word	0x0802d1d4
 8022490:	0802d364 	.word	0x0802d364

08022494 <__multadd>:
 8022494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022498:	690e      	ldr	r6, [r1, #16]
 802249a:	4607      	mov	r7, r0
 802249c:	4698      	mov	r8, r3
 802249e:	460c      	mov	r4, r1
 80224a0:	f101 0014 	add.w	r0, r1, #20
 80224a4:	2300      	movs	r3, #0
 80224a6:	6805      	ldr	r5, [r0, #0]
 80224a8:	b2a9      	uxth	r1, r5
 80224aa:	fb02 8101 	mla	r1, r2, r1, r8
 80224ae:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80224b2:	0c2d      	lsrs	r5, r5, #16
 80224b4:	fb02 c505 	mla	r5, r2, r5, ip
 80224b8:	b289      	uxth	r1, r1
 80224ba:	3301      	adds	r3, #1
 80224bc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80224c0:	429e      	cmp	r6, r3
 80224c2:	f840 1b04 	str.w	r1, [r0], #4
 80224c6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80224ca:	dcec      	bgt.n	80224a6 <__multadd+0x12>
 80224cc:	f1b8 0f00 	cmp.w	r8, #0
 80224d0:	d022      	beq.n	8022518 <__multadd+0x84>
 80224d2:	68a3      	ldr	r3, [r4, #8]
 80224d4:	42b3      	cmp	r3, r6
 80224d6:	dc19      	bgt.n	802250c <__multadd+0x78>
 80224d8:	6861      	ldr	r1, [r4, #4]
 80224da:	4638      	mov	r0, r7
 80224dc:	3101      	adds	r1, #1
 80224de:	f7ff ff77 	bl	80223d0 <_Balloc>
 80224e2:	4605      	mov	r5, r0
 80224e4:	b928      	cbnz	r0, 80224f2 <__multadd+0x5e>
 80224e6:	4602      	mov	r2, r0
 80224e8:	4b0d      	ldr	r3, [pc, #52]	; (8022520 <__multadd+0x8c>)
 80224ea:	480e      	ldr	r0, [pc, #56]	; (8022524 <__multadd+0x90>)
 80224ec:	21b5      	movs	r1, #181	; 0xb5
 80224ee:	f7fe fe91 	bl	8021214 <__assert_func>
 80224f2:	6922      	ldr	r2, [r4, #16]
 80224f4:	3202      	adds	r2, #2
 80224f6:	f104 010c 	add.w	r1, r4, #12
 80224fa:	0092      	lsls	r2, r2, #2
 80224fc:	300c      	adds	r0, #12
 80224fe:	f7fd fef9 	bl	80202f4 <memcpy>
 8022502:	4621      	mov	r1, r4
 8022504:	4638      	mov	r0, r7
 8022506:	f7ff ffa3 	bl	8022450 <_Bfree>
 802250a:	462c      	mov	r4, r5
 802250c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8022510:	3601      	adds	r6, #1
 8022512:	f8c3 8014 	str.w	r8, [r3, #20]
 8022516:	6126      	str	r6, [r4, #16]
 8022518:	4620      	mov	r0, r4
 802251a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802251e:	bf00      	nop
 8022520:	0802d2f2 	.word	0x0802d2f2
 8022524:	0802d364 	.word	0x0802d364

08022528 <__hi0bits>:
 8022528:	0c03      	lsrs	r3, r0, #16
 802252a:	041b      	lsls	r3, r3, #16
 802252c:	b9d3      	cbnz	r3, 8022564 <__hi0bits+0x3c>
 802252e:	0400      	lsls	r0, r0, #16
 8022530:	2310      	movs	r3, #16
 8022532:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8022536:	bf04      	itt	eq
 8022538:	0200      	lsleq	r0, r0, #8
 802253a:	3308      	addeq	r3, #8
 802253c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8022540:	bf04      	itt	eq
 8022542:	0100      	lsleq	r0, r0, #4
 8022544:	3304      	addeq	r3, #4
 8022546:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 802254a:	bf04      	itt	eq
 802254c:	0080      	lsleq	r0, r0, #2
 802254e:	3302      	addeq	r3, #2
 8022550:	2800      	cmp	r0, #0
 8022552:	db05      	blt.n	8022560 <__hi0bits+0x38>
 8022554:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8022558:	f103 0301 	add.w	r3, r3, #1
 802255c:	bf08      	it	eq
 802255e:	2320      	moveq	r3, #32
 8022560:	4618      	mov	r0, r3
 8022562:	4770      	bx	lr
 8022564:	2300      	movs	r3, #0
 8022566:	e7e4      	b.n	8022532 <__hi0bits+0xa>

08022568 <__lo0bits>:
 8022568:	6803      	ldr	r3, [r0, #0]
 802256a:	f013 0207 	ands.w	r2, r3, #7
 802256e:	4601      	mov	r1, r0
 8022570:	d00b      	beq.n	802258a <__lo0bits+0x22>
 8022572:	07da      	lsls	r2, r3, #31
 8022574:	d424      	bmi.n	80225c0 <__lo0bits+0x58>
 8022576:	0798      	lsls	r0, r3, #30
 8022578:	bf49      	itett	mi
 802257a:	085b      	lsrmi	r3, r3, #1
 802257c:	089b      	lsrpl	r3, r3, #2
 802257e:	2001      	movmi	r0, #1
 8022580:	600b      	strmi	r3, [r1, #0]
 8022582:	bf5c      	itt	pl
 8022584:	600b      	strpl	r3, [r1, #0]
 8022586:	2002      	movpl	r0, #2
 8022588:	4770      	bx	lr
 802258a:	b298      	uxth	r0, r3
 802258c:	b9b0      	cbnz	r0, 80225bc <__lo0bits+0x54>
 802258e:	0c1b      	lsrs	r3, r3, #16
 8022590:	2010      	movs	r0, #16
 8022592:	f013 0fff 	tst.w	r3, #255	; 0xff
 8022596:	bf04      	itt	eq
 8022598:	0a1b      	lsreq	r3, r3, #8
 802259a:	3008      	addeq	r0, #8
 802259c:	071a      	lsls	r2, r3, #28
 802259e:	bf04      	itt	eq
 80225a0:	091b      	lsreq	r3, r3, #4
 80225a2:	3004      	addeq	r0, #4
 80225a4:	079a      	lsls	r2, r3, #30
 80225a6:	bf04      	itt	eq
 80225a8:	089b      	lsreq	r3, r3, #2
 80225aa:	3002      	addeq	r0, #2
 80225ac:	07da      	lsls	r2, r3, #31
 80225ae:	d403      	bmi.n	80225b8 <__lo0bits+0x50>
 80225b0:	085b      	lsrs	r3, r3, #1
 80225b2:	f100 0001 	add.w	r0, r0, #1
 80225b6:	d005      	beq.n	80225c4 <__lo0bits+0x5c>
 80225b8:	600b      	str	r3, [r1, #0]
 80225ba:	4770      	bx	lr
 80225bc:	4610      	mov	r0, r2
 80225be:	e7e8      	b.n	8022592 <__lo0bits+0x2a>
 80225c0:	2000      	movs	r0, #0
 80225c2:	4770      	bx	lr
 80225c4:	2020      	movs	r0, #32
 80225c6:	4770      	bx	lr

080225c8 <__i2b>:
 80225c8:	b510      	push	{r4, lr}
 80225ca:	460c      	mov	r4, r1
 80225cc:	2101      	movs	r1, #1
 80225ce:	f7ff feff 	bl	80223d0 <_Balloc>
 80225d2:	4602      	mov	r2, r0
 80225d4:	b928      	cbnz	r0, 80225e2 <__i2b+0x1a>
 80225d6:	4b05      	ldr	r3, [pc, #20]	; (80225ec <__i2b+0x24>)
 80225d8:	4805      	ldr	r0, [pc, #20]	; (80225f0 <__i2b+0x28>)
 80225da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80225de:	f7fe fe19 	bl	8021214 <__assert_func>
 80225e2:	2301      	movs	r3, #1
 80225e4:	6144      	str	r4, [r0, #20]
 80225e6:	6103      	str	r3, [r0, #16]
 80225e8:	bd10      	pop	{r4, pc}
 80225ea:	bf00      	nop
 80225ec:	0802d2f2 	.word	0x0802d2f2
 80225f0:	0802d364 	.word	0x0802d364

080225f4 <__multiply>:
 80225f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80225f8:	4614      	mov	r4, r2
 80225fa:	690a      	ldr	r2, [r1, #16]
 80225fc:	6923      	ldr	r3, [r4, #16]
 80225fe:	429a      	cmp	r2, r3
 8022600:	bfb8      	it	lt
 8022602:	460b      	movlt	r3, r1
 8022604:	460d      	mov	r5, r1
 8022606:	bfbc      	itt	lt
 8022608:	4625      	movlt	r5, r4
 802260a:	461c      	movlt	r4, r3
 802260c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8022610:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8022614:	68ab      	ldr	r3, [r5, #8]
 8022616:	6869      	ldr	r1, [r5, #4]
 8022618:	eb0a 0709 	add.w	r7, sl, r9
 802261c:	42bb      	cmp	r3, r7
 802261e:	b085      	sub	sp, #20
 8022620:	bfb8      	it	lt
 8022622:	3101      	addlt	r1, #1
 8022624:	f7ff fed4 	bl	80223d0 <_Balloc>
 8022628:	b930      	cbnz	r0, 8022638 <__multiply+0x44>
 802262a:	4602      	mov	r2, r0
 802262c:	4b42      	ldr	r3, [pc, #264]	; (8022738 <__multiply+0x144>)
 802262e:	4843      	ldr	r0, [pc, #268]	; (802273c <__multiply+0x148>)
 8022630:	f240 115d 	movw	r1, #349	; 0x15d
 8022634:	f7fe fdee 	bl	8021214 <__assert_func>
 8022638:	f100 0614 	add.w	r6, r0, #20
 802263c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8022640:	4633      	mov	r3, r6
 8022642:	2200      	movs	r2, #0
 8022644:	4543      	cmp	r3, r8
 8022646:	d31e      	bcc.n	8022686 <__multiply+0x92>
 8022648:	f105 0c14 	add.w	ip, r5, #20
 802264c:	f104 0314 	add.w	r3, r4, #20
 8022650:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8022654:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8022658:	9202      	str	r2, [sp, #8]
 802265a:	ebac 0205 	sub.w	r2, ip, r5
 802265e:	3a15      	subs	r2, #21
 8022660:	f022 0203 	bic.w	r2, r2, #3
 8022664:	3204      	adds	r2, #4
 8022666:	f105 0115 	add.w	r1, r5, #21
 802266a:	458c      	cmp	ip, r1
 802266c:	bf38      	it	cc
 802266e:	2204      	movcc	r2, #4
 8022670:	9201      	str	r2, [sp, #4]
 8022672:	9a02      	ldr	r2, [sp, #8]
 8022674:	9303      	str	r3, [sp, #12]
 8022676:	429a      	cmp	r2, r3
 8022678:	d808      	bhi.n	802268c <__multiply+0x98>
 802267a:	2f00      	cmp	r7, #0
 802267c:	dc55      	bgt.n	802272a <__multiply+0x136>
 802267e:	6107      	str	r7, [r0, #16]
 8022680:	b005      	add	sp, #20
 8022682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022686:	f843 2b04 	str.w	r2, [r3], #4
 802268a:	e7db      	b.n	8022644 <__multiply+0x50>
 802268c:	f8b3 a000 	ldrh.w	sl, [r3]
 8022690:	f1ba 0f00 	cmp.w	sl, #0
 8022694:	d020      	beq.n	80226d8 <__multiply+0xe4>
 8022696:	f105 0e14 	add.w	lr, r5, #20
 802269a:	46b1      	mov	r9, r6
 802269c:	2200      	movs	r2, #0
 802269e:	f85e 4b04 	ldr.w	r4, [lr], #4
 80226a2:	f8d9 b000 	ldr.w	fp, [r9]
 80226a6:	b2a1      	uxth	r1, r4
 80226a8:	fa1f fb8b 	uxth.w	fp, fp
 80226ac:	fb0a b101 	mla	r1, sl, r1, fp
 80226b0:	4411      	add	r1, r2
 80226b2:	f8d9 2000 	ldr.w	r2, [r9]
 80226b6:	0c24      	lsrs	r4, r4, #16
 80226b8:	0c12      	lsrs	r2, r2, #16
 80226ba:	fb0a 2404 	mla	r4, sl, r4, r2
 80226be:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80226c2:	b289      	uxth	r1, r1
 80226c4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80226c8:	45f4      	cmp	ip, lr
 80226ca:	f849 1b04 	str.w	r1, [r9], #4
 80226ce:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80226d2:	d8e4      	bhi.n	802269e <__multiply+0xaa>
 80226d4:	9901      	ldr	r1, [sp, #4]
 80226d6:	5072      	str	r2, [r6, r1]
 80226d8:	9a03      	ldr	r2, [sp, #12]
 80226da:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80226de:	3304      	adds	r3, #4
 80226e0:	f1b9 0f00 	cmp.w	r9, #0
 80226e4:	d01f      	beq.n	8022726 <__multiply+0x132>
 80226e6:	6834      	ldr	r4, [r6, #0]
 80226e8:	f105 0114 	add.w	r1, r5, #20
 80226ec:	46b6      	mov	lr, r6
 80226ee:	f04f 0a00 	mov.w	sl, #0
 80226f2:	880a      	ldrh	r2, [r1, #0]
 80226f4:	f8be b002 	ldrh.w	fp, [lr, #2]
 80226f8:	fb09 b202 	mla	r2, r9, r2, fp
 80226fc:	4492      	add	sl, r2
 80226fe:	b2a4      	uxth	r4, r4
 8022700:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8022704:	f84e 4b04 	str.w	r4, [lr], #4
 8022708:	f851 4b04 	ldr.w	r4, [r1], #4
 802270c:	f8be 2000 	ldrh.w	r2, [lr]
 8022710:	0c24      	lsrs	r4, r4, #16
 8022712:	fb09 2404 	mla	r4, r9, r4, r2
 8022716:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 802271a:	458c      	cmp	ip, r1
 802271c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8022720:	d8e7      	bhi.n	80226f2 <__multiply+0xfe>
 8022722:	9a01      	ldr	r2, [sp, #4]
 8022724:	50b4      	str	r4, [r6, r2]
 8022726:	3604      	adds	r6, #4
 8022728:	e7a3      	b.n	8022672 <__multiply+0x7e>
 802272a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 802272e:	2b00      	cmp	r3, #0
 8022730:	d1a5      	bne.n	802267e <__multiply+0x8a>
 8022732:	3f01      	subs	r7, #1
 8022734:	e7a1      	b.n	802267a <__multiply+0x86>
 8022736:	bf00      	nop
 8022738:	0802d2f2 	.word	0x0802d2f2
 802273c:	0802d364 	.word	0x0802d364

08022740 <__pow5mult>:
 8022740:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8022744:	4615      	mov	r5, r2
 8022746:	f012 0203 	ands.w	r2, r2, #3
 802274a:	4606      	mov	r6, r0
 802274c:	460f      	mov	r7, r1
 802274e:	d007      	beq.n	8022760 <__pow5mult+0x20>
 8022750:	4c25      	ldr	r4, [pc, #148]	; (80227e8 <__pow5mult+0xa8>)
 8022752:	3a01      	subs	r2, #1
 8022754:	2300      	movs	r3, #0
 8022756:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802275a:	f7ff fe9b 	bl	8022494 <__multadd>
 802275e:	4607      	mov	r7, r0
 8022760:	10ad      	asrs	r5, r5, #2
 8022762:	d03d      	beq.n	80227e0 <__pow5mult+0xa0>
 8022764:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8022766:	b97c      	cbnz	r4, 8022788 <__pow5mult+0x48>
 8022768:	2010      	movs	r0, #16
 802276a:	f7fd fda5 	bl	80202b8 <malloc>
 802276e:	4602      	mov	r2, r0
 8022770:	6270      	str	r0, [r6, #36]	; 0x24
 8022772:	b928      	cbnz	r0, 8022780 <__pow5mult+0x40>
 8022774:	4b1d      	ldr	r3, [pc, #116]	; (80227ec <__pow5mult+0xac>)
 8022776:	481e      	ldr	r0, [pc, #120]	; (80227f0 <__pow5mult+0xb0>)
 8022778:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 802277c:	f7fe fd4a 	bl	8021214 <__assert_func>
 8022780:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8022784:	6004      	str	r4, [r0, #0]
 8022786:	60c4      	str	r4, [r0, #12]
 8022788:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 802278c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8022790:	b94c      	cbnz	r4, 80227a6 <__pow5mult+0x66>
 8022792:	f240 2171 	movw	r1, #625	; 0x271
 8022796:	4630      	mov	r0, r6
 8022798:	f7ff ff16 	bl	80225c8 <__i2b>
 802279c:	2300      	movs	r3, #0
 802279e:	f8c8 0008 	str.w	r0, [r8, #8]
 80227a2:	4604      	mov	r4, r0
 80227a4:	6003      	str	r3, [r0, #0]
 80227a6:	f04f 0900 	mov.w	r9, #0
 80227aa:	07eb      	lsls	r3, r5, #31
 80227ac:	d50a      	bpl.n	80227c4 <__pow5mult+0x84>
 80227ae:	4639      	mov	r1, r7
 80227b0:	4622      	mov	r2, r4
 80227b2:	4630      	mov	r0, r6
 80227b4:	f7ff ff1e 	bl	80225f4 <__multiply>
 80227b8:	4639      	mov	r1, r7
 80227ba:	4680      	mov	r8, r0
 80227bc:	4630      	mov	r0, r6
 80227be:	f7ff fe47 	bl	8022450 <_Bfree>
 80227c2:	4647      	mov	r7, r8
 80227c4:	106d      	asrs	r5, r5, #1
 80227c6:	d00b      	beq.n	80227e0 <__pow5mult+0xa0>
 80227c8:	6820      	ldr	r0, [r4, #0]
 80227ca:	b938      	cbnz	r0, 80227dc <__pow5mult+0x9c>
 80227cc:	4622      	mov	r2, r4
 80227ce:	4621      	mov	r1, r4
 80227d0:	4630      	mov	r0, r6
 80227d2:	f7ff ff0f 	bl	80225f4 <__multiply>
 80227d6:	6020      	str	r0, [r4, #0]
 80227d8:	f8c0 9000 	str.w	r9, [r0]
 80227dc:	4604      	mov	r4, r0
 80227de:	e7e4      	b.n	80227aa <__pow5mult+0x6a>
 80227e0:	4638      	mov	r0, r7
 80227e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80227e6:	bf00      	nop
 80227e8:	0802d4b8 	.word	0x0802d4b8
 80227ec:	0802d1d4 	.word	0x0802d1d4
 80227f0:	0802d364 	.word	0x0802d364

080227f4 <__lshift>:
 80227f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80227f8:	460c      	mov	r4, r1
 80227fa:	6849      	ldr	r1, [r1, #4]
 80227fc:	6923      	ldr	r3, [r4, #16]
 80227fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8022802:	68a3      	ldr	r3, [r4, #8]
 8022804:	4607      	mov	r7, r0
 8022806:	4691      	mov	r9, r2
 8022808:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802280c:	f108 0601 	add.w	r6, r8, #1
 8022810:	42b3      	cmp	r3, r6
 8022812:	db0b      	blt.n	802282c <__lshift+0x38>
 8022814:	4638      	mov	r0, r7
 8022816:	f7ff fddb 	bl	80223d0 <_Balloc>
 802281a:	4605      	mov	r5, r0
 802281c:	b948      	cbnz	r0, 8022832 <__lshift+0x3e>
 802281e:	4602      	mov	r2, r0
 8022820:	4b28      	ldr	r3, [pc, #160]	; (80228c4 <__lshift+0xd0>)
 8022822:	4829      	ldr	r0, [pc, #164]	; (80228c8 <__lshift+0xd4>)
 8022824:	f240 11d9 	movw	r1, #473	; 0x1d9
 8022828:	f7fe fcf4 	bl	8021214 <__assert_func>
 802282c:	3101      	adds	r1, #1
 802282e:	005b      	lsls	r3, r3, #1
 8022830:	e7ee      	b.n	8022810 <__lshift+0x1c>
 8022832:	2300      	movs	r3, #0
 8022834:	f100 0114 	add.w	r1, r0, #20
 8022838:	f100 0210 	add.w	r2, r0, #16
 802283c:	4618      	mov	r0, r3
 802283e:	4553      	cmp	r3, sl
 8022840:	db33      	blt.n	80228aa <__lshift+0xb6>
 8022842:	6920      	ldr	r0, [r4, #16]
 8022844:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8022848:	f104 0314 	add.w	r3, r4, #20
 802284c:	f019 091f 	ands.w	r9, r9, #31
 8022850:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8022854:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8022858:	d02b      	beq.n	80228b2 <__lshift+0xbe>
 802285a:	f1c9 0e20 	rsb	lr, r9, #32
 802285e:	468a      	mov	sl, r1
 8022860:	2200      	movs	r2, #0
 8022862:	6818      	ldr	r0, [r3, #0]
 8022864:	fa00 f009 	lsl.w	r0, r0, r9
 8022868:	4302      	orrs	r2, r0
 802286a:	f84a 2b04 	str.w	r2, [sl], #4
 802286e:	f853 2b04 	ldr.w	r2, [r3], #4
 8022872:	459c      	cmp	ip, r3
 8022874:	fa22 f20e 	lsr.w	r2, r2, lr
 8022878:	d8f3      	bhi.n	8022862 <__lshift+0x6e>
 802287a:	ebac 0304 	sub.w	r3, ip, r4
 802287e:	3b15      	subs	r3, #21
 8022880:	f023 0303 	bic.w	r3, r3, #3
 8022884:	3304      	adds	r3, #4
 8022886:	f104 0015 	add.w	r0, r4, #21
 802288a:	4584      	cmp	ip, r0
 802288c:	bf38      	it	cc
 802288e:	2304      	movcc	r3, #4
 8022890:	50ca      	str	r2, [r1, r3]
 8022892:	b10a      	cbz	r2, 8022898 <__lshift+0xa4>
 8022894:	f108 0602 	add.w	r6, r8, #2
 8022898:	3e01      	subs	r6, #1
 802289a:	4638      	mov	r0, r7
 802289c:	612e      	str	r6, [r5, #16]
 802289e:	4621      	mov	r1, r4
 80228a0:	f7ff fdd6 	bl	8022450 <_Bfree>
 80228a4:	4628      	mov	r0, r5
 80228a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80228aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80228ae:	3301      	adds	r3, #1
 80228b0:	e7c5      	b.n	802283e <__lshift+0x4a>
 80228b2:	3904      	subs	r1, #4
 80228b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80228b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80228bc:	459c      	cmp	ip, r3
 80228be:	d8f9      	bhi.n	80228b4 <__lshift+0xc0>
 80228c0:	e7ea      	b.n	8022898 <__lshift+0xa4>
 80228c2:	bf00      	nop
 80228c4:	0802d2f2 	.word	0x0802d2f2
 80228c8:	0802d364 	.word	0x0802d364

080228cc <__mcmp>:
 80228cc:	b530      	push	{r4, r5, lr}
 80228ce:	6902      	ldr	r2, [r0, #16]
 80228d0:	690c      	ldr	r4, [r1, #16]
 80228d2:	1b12      	subs	r2, r2, r4
 80228d4:	d10e      	bne.n	80228f4 <__mcmp+0x28>
 80228d6:	f100 0314 	add.w	r3, r0, #20
 80228da:	3114      	adds	r1, #20
 80228dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80228e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80228e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80228e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80228ec:	42a5      	cmp	r5, r4
 80228ee:	d003      	beq.n	80228f8 <__mcmp+0x2c>
 80228f0:	d305      	bcc.n	80228fe <__mcmp+0x32>
 80228f2:	2201      	movs	r2, #1
 80228f4:	4610      	mov	r0, r2
 80228f6:	bd30      	pop	{r4, r5, pc}
 80228f8:	4283      	cmp	r3, r0
 80228fa:	d3f3      	bcc.n	80228e4 <__mcmp+0x18>
 80228fc:	e7fa      	b.n	80228f4 <__mcmp+0x28>
 80228fe:	f04f 32ff 	mov.w	r2, #4294967295
 8022902:	e7f7      	b.n	80228f4 <__mcmp+0x28>

08022904 <__mdiff>:
 8022904:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022908:	460c      	mov	r4, r1
 802290a:	4606      	mov	r6, r0
 802290c:	4611      	mov	r1, r2
 802290e:	4620      	mov	r0, r4
 8022910:	4617      	mov	r7, r2
 8022912:	f7ff ffdb 	bl	80228cc <__mcmp>
 8022916:	1e05      	subs	r5, r0, #0
 8022918:	d110      	bne.n	802293c <__mdiff+0x38>
 802291a:	4629      	mov	r1, r5
 802291c:	4630      	mov	r0, r6
 802291e:	f7ff fd57 	bl	80223d0 <_Balloc>
 8022922:	b930      	cbnz	r0, 8022932 <__mdiff+0x2e>
 8022924:	4b39      	ldr	r3, [pc, #228]	; (8022a0c <__mdiff+0x108>)
 8022926:	4602      	mov	r2, r0
 8022928:	f240 2132 	movw	r1, #562	; 0x232
 802292c:	4838      	ldr	r0, [pc, #224]	; (8022a10 <__mdiff+0x10c>)
 802292e:	f7fe fc71 	bl	8021214 <__assert_func>
 8022932:	2301      	movs	r3, #1
 8022934:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8022938:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802293c:	bfa4      	itt	ge
 802293e:	463b      	movge	r3, r7
 8022940:	4627      	movge	r7, r4
 8022942:	4630      	mov	r0, r6
 8022944:	6879      	ldr	r1, [r7, #4]
 8022946:	bfa6      	itte	ge
 8022948:	461c      	movge	r4, r3
 802294a:	2500      	movge	r5, #0
 802294c:	2501      	movlt	r5, #1
 802294e:	f7ff fd3f 	bl	80223d0 <_Balloc>
 8022952:	b920      	cbnz	r0, 802295e <__mdiff+0x5a>
 8022954:	4b2d      	ldr	r3, [pc, #180]	; (8022a0c <__mdiff+0x108>)
 8022956:	4602      	mov	r2, r0
 8022958:	f44f 7110 	mov.w	r1, #576	; 0x240
 802295c:	e7e6      	b.n	802292c <__mdiff+0x28>
 802295e:	693e      	ldr	r6, [r7, #16]
 8022960:	60c5      	str	r5, [r0, #12]
 8022962:	6925      	ldr	r5, [r4, #16]
 8022964:	f107 0114 	add.w	r1, r7, #20
 8022968:	f104 0914 	add.w	r9, r4, #20
 802296c:	f100 0e14 	add.w	lr, r0, #20
 8022970:	f107 0210 	add.w	r2, r7, #16
 8022974:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8022978:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 802297c:	46f2      	mov	sl, lr
 802297e:	2700      	movs	r7, #0
 8022980:	f859 3b04 	ldr.w	r3, [r9], #4
 8022984:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8022988:	fa1f f883 	uxth.w	r8, r3
 802298c:	fa17 f78b 	uxtah	r7, r7, fp
 8022990:	0c1b      	lsrs	r3, r3, #16
 8022992:	eba7 0808 	sub.w	r8, r7, r8
 8022996:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 802299a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 802299e:	fa1f f888 	uxth.w	r8, r8
 80229a2:	141f      	asrs	r7, r3, #16
 80229a4:	454d      	cmp	r5, r9
 80229a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80229aa:	f84a 3b04 	str.w	r3, [sl], #4
 80229ae:	d8e7      	bhi.n	8022980 <__mdiff+0x7c>
 80229b0:	1b2b      	subs	r3, r5, r4
 80229b2:	3b15      	subs	r3, #21
 80229b4:	f023 0303 	bic.w	r3, r3, #3
 80229b8:	3304      	adds	r3, #4
 80229ba:	3415      	adds	r4, #21
 80229bc:	42a5      	cmp	r5, r4
 80229be:	bf38      	it	cc
 80229c0:	2304      	movcc	r3, #4
 80229c2:	4419      	add	r1, r3
 80229c4:	4473      	add	r3, lr
 80229c6:	469e      	mov	lr, r3
 80229c8:	460d      	mov	r5, r1
 80229ca:	4565      	cmp	r5, ip
 80229cc:	d30e      	bcc.n	80229ec <__mdiff+0xe8>
 80229ce:	f10c 0203 	add.w	r2, ip, #3
 80229d2:	1a52      	subs	r2, r2, r1
 80229d4:	f022 0203 	bic.w	r2, r2, #3
 80229d8:	3903      	subs	r1, #3
 80229da:	458c      	cmp	ip, r1
 80229dc:	bf38      	it	cc
 80229de:	2200      	movcc	r2, #0
 80229e0:	441a      	add	r2, r3
 80229e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80229e6:	b17b      	cbz	r3, 8022a08 <__mdiff+0x104>
 80229e8:	6106      	str	r6, [r0, #16]
 80229ea:	e7a5      	b.n	8022938 <__mdiff+0x34>
 80229ec:	f855 8b04 	ldr.w	r8, [r5], #4
 80229f0:	fa17 f488 	uxtah	r4, r7, r8
 80229f4:	1422      	asrs	r2, r4, #16
 80229f6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80229fa:	b2a4      	uxth	r4, r4
 80229fc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8022a00:	f84e 4b04 	str.w	r4, [lr], #4
 8022a04:	1417      	asrs	r7, r2, #16
 8022a06:	e7e0      	b.n	80229ca <__mdiff+0xc6>
 8022a08:	3e01      	subs	r6, #1
 8022a0a:	e7ea      	b.n	80229e2 <__mdiff+0xde>
 8022a0c:	0802d2f2 	.word	0x0802d2f2
 8022a10:	0802d364 	.word	0x0802d364

08022a14 <__d2b>:
 8022a14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8022a18:	4689      	mov	r9, r1
 8022a1a:	2101      	movs	r1, #1
 8022a1c:	ec57 6b10 	vmov	r6, r7, d0
 8022a20:	4690      	mov	r8, r2
 8022a22:	f7ff fcd5 	bl	80223d0 <_Balloc>
 8022a26:	4604      	mov	r4, r0
 8022a28:	b930      	cbnz	r0, 8022a38 <__d2b+0x24>
 8022a2a:	4602      	mov	r2, r0
 8022a2c:	4b25      	ldr	r3, [pc, #148]	; (8022ac4 <__d2b+0xb0>)
 8022a2e:	4826      	ldr	r0, [pc, #152]	; (8022ac8 <__d2b+0xb4>)
 8022a30:	f240 310a 	movw	r1, #778	; 0x30a
 8022a34:	f7fe fbee 	bl	8021214 <__assert_func>
 8022a38:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8022a3c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8022a40:	bb35      	cbnz	r5, 8022a90 <__d2b+0x7c>
 8022a42:	2e00      	cmp	r6, #0
 8022a44:	9301      	str	r3, [sp, #4]
 8022a46:	d028      	beq.n	8022a9a <__d2b+0x86>
 8022a48:	4668      	mov	r0, sp
 8022a4a:	9600      	str	r6, [sp, #0]
 8022a4c:	f7ff fd8c 	bl	8022568 <__lo0bits>
 8022a50:	9900      	ldr	r1, [sp, #0]
 8022a52:	b300      	cbz	r0, 8022a96 <__d2b+0x82>
 8022a54:	9a01      	ldr	r2, [sp, #4]
 8022a56:	f1c0 0320 	rsb	r3, r0, #32
 8022a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8022a5e:	430b      	orrs	r3, r1
 8022a60:	40c2      	lsrs	r2, r0
 8022a62:	6163      	str	r3, [r4, #20]
 8022a64:	9201      	str	r2, [sp, #4]
 8022a66:	9b01      	ldr	r3, [sp, #4]
 8022a68:	61a3      	str	r3, [r4, #24]
 8022a6a:	2b00      	cmp	r3, #0
 8022a6c:	bf14      	ite	ne
 8022a6e:	2202      	movne	r2, #2
 8022a70:	2201      	moveq	r2, #1
 8022a72:	6122      	str	r2, [r4, #16]
 8022a74:	b1d5      	cbz	r5, 8022aac <__d2b+0x98>
 8022a76:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8022a7a:	4405      	add	r5, r0
 8022a7c:	f8c9 5000 	str.w	r5, [r9]
 8022a80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8022a84:	f8c8 0000 	str.w	r0, [r8]
 8022a88:	4620      	mov	r0, r4
 8022a8a:	b003      	add	sp, #12
 8022a8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8022a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8022a94:	e7d5      	b.n	8022a42 <__d2b+0x2e>
 8022a96:	6161      	str	r1, [r4, #20]
 8022a98:	e7e5      	b.n	8022a66 <__d2b+0x52>
 8022a9a:	a801      	add	r0, sp, #4
 8022a9c:	f7ff fd64 	bl	8022568 <__lo0bits>
 8022aa0:	9b01      	ldr	r3, [sp, #4]
 8022aa2:	6163      	str	r3, [r4, #20]
 8022aa4:	2201      	movs	r2, #1
 8022aa6:	6122      	str	r2, [r4, #16]
 8022aa8:	3020      	adds	r0, #32
 8022aaa:	e7e3      	b.n	8022a74 <__d2b+0x60>
 8022aac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8022ab0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8022ab4:	f8c9 0000 	str.w	r0, [r9]
 8022ab8:	6918      	ldr	r0, [r3, #16]
 8022aba:	f7ff fd35 	bl	8022528 <__hi0bits>
 8022abe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8022ac2:	e7df      	b.n	8022a84 <__d2b+0x70>
 8022ac4:	0802d2f2 	.word	0x0802d2f2
 8022ac8:	0802d364 	.word	0x0802d364

08022acc <_calloc_r>:
 8022acc:	b513      	push	{r0, r1, r4, lr}
 8022ace:	434a      	muls	r2, r1
 8022ad0:	4611      	mov	r1, r2
 8022ad2:	9201      	str	r2, [sp, #4]
 8022ad4:	f7fd fc8e 	bl	80203f4 <_malloc_r>
 8022ad8:	4604      	mov	r4, r0
 8022ada:	b118      	cbz	r0, 8022ae4 <_calloc_r+0x18>
 8022adc:	9a01      	ldr	r2, [sp, #4]
 8022ade:	2100      	movs	r1, #0
 8022ae0:	f7fd fc30 	bl	8020344 <memset>
 8022ae4:	4620      	mov	r0, r4
 8022ae6:	b002      	add	sp, #8
 8022ae8:	bd10      	pop	{r4, pc}

08022aea <__ssputs_r>:
 8022aea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022aee:	688e      	ldr	r6, [r1, #8]
 8022af0:	429e      	cmp	r6, r3
 8022af2:	4682      	mov	sl, r0
 8022af4:	460c      	mov	r4, r1
 8022af6:	4690      	mov	r8, r2
 8022af8:	461f      	mov	r7, r3
 8022afa:	d838      	bhi.n	8022b6e <__ssputs_r+0x84>
 8022afc:	898a      	ldrh	r2, [r1, #12]
 8022afe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8022b02:	d032      	beq.n	8022b6a <__ssputs_r+0x80>
 8022b04:	6825      	ldr	r5, [r4, #0]
 8022b06:	6909      	ldr	r1, [r1, #16]
 8022b08:	eba5 0901 	sub.w	r9, r5, r1
 8022b0c:	6965      	ldr	r5, [r4, #20]
 8022b0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8022b12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8022b16:	3301      	adds	r3, #1
 8022b18:	444b      	add	r3, r9
 8022b1a:	106d      	asrs	r5, r5, #1
 8022b1c:	429d      	cmp	r5, r3
 8022b1e:	bf38      	it	cc
 8022b20:	461d      	movcc	r5, r3
 8022b22:	0553      	lsls	r3, r2, #21
 8022b24:	d531      	bpl.n	8022b8a <__ssputs_r+0xa0>
 8022b26:	4629      	mov	r1, r5
 8022b28:	f7fd fc64 	bl	80203f4 <_malloc_r>
 8022b2c:	4606      	mov	r6, r0
 8022b2e:	b950      	cbnz	r0, 8022b46 <__ssputs_r+0x5c>
 8022b30:	230c      	movs	r3, #12
 8022b32:	f8ca 3000 	str.w	r3, [sl]
 8022b36:	89a3      	ldrh	r3, [r4, #12]
 8022b38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022b3c:	81a3      	strh	r3, [r4, #12]
 8022b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8022b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022b46:	6921      	ldr	r1, [r4, #16]
 8022b48:	464a      	mov	r2, r9
 8022b4a:	f7fd fbd3 	bl	80202f4 <memcpy>
 8022b4e:	89a3      	ldrh	r3, [r4, #12]
 8022b50:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8022b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8022b58:	81a3      	strh	r3, [r4, #12]
 8022b5a:	6126      	str	r6, [r4, #16]
 8022b5c:	6165      	str	r5, [r4, #20]
 8022b5e:	444e      	add	r6, r9
 8022b60:	eba5 0509 	sub.w	r5, r5, r9
 8022b64:	6026      	str	r6, [r4, #0]
 8022b66:	60a5      	str	r5, [r4, #8]
 8022b68:	463e      	mov	r6, r7
 8022b6a:	42be      	cmp	r6, r7
 8022b6c:	d900      	bls.n	8022b70 <__ssputs_r+0x86>
 8022b6e:	463e      	mov	r6, r7
 8022b70:	4632      	mov	r2, r6
 8022b72:	6820      	ldr	r0, [r4, #0]
 8022b74:	4641      	mov	r1, r8
 8022b76:	f7fd fbcb 	bl	8020310 <memmove>
 8022b7a:	68a3      	ldr	r3, [r4, #8]
 8022b7c:	6822      	ldr	r2, [r4, #0]
 8022b7e:	1b9b      	subs	r3, r3, r6
 8022b80:	4432      	add	r2, r6
 8022b82:	60a3      	str	r3, [r4, #8]
 8022b84:	6022      	str	r2, [r4, #0]
 8022b86:	2000      	movs	r0, #0
 8022b88:	e7db      	b.n	8022b42 <__ssputs_r+0x58>
 8022b8a:	462a      	mov	r2, r5
 8022b8c:	f000 fb16 	bl	80231bc <_realloc_r>
 8022b90:	4606      	mov	r6, r0
 8022b92:	2800      	cmp	r0, #0
 8022b94:	d1e1      	bne.n	8022b5a <__ssputs_r+0x70>
 8022b96:	6921      	ldr	r1, [r4, #16]
 8022b98:	4650      	mov	r0, sl
 8022b9a:	f7fd fbdb 	bl	8020354 <_free_r>
 8022b9e:	e7c7      	b.n	8022b30 <__ssputs_r+0x46>

08022ba0 <_svfiprintf_r>:
 8022ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022ba4:	4698      	mov	r8, r3
 8022ba6:	898b      	ldrh	r3, [r1, #12]
 8022ba8:	061b      	lsls	r3, r3, #24
 8022baa:	b09d      	sub	sp, #116	; 0x74
 8022bac:	4607      	mov	r7, r0
 8022bae:	460d      	mov	r5, r1
 8022bb0:	4614      	mov	r4, r2
 8022bb2:	d50e      	bpl.n	8022bd2 <_svfiprintf_r+0x32>
 8022bb4:	690b      	ldr	r3, [r1, #16]
 8022bb6:	b963      	cbnz	r3, 8022bd2 <_svfiprintf_r+0x32>
 8022bb8:	2140      	movs	r1, #64	; 0x40
 8022bba:	f7fd fc1b 	bl	80203f4 <_malloc_r>
 8022bbe:	6028      	str	r0, [r5, #0]
 8022bc0:	6128      	str	r0, [r5, #16]
 8022bc2:	b920      	cbnz	r0, 8022bce <_svfiprintf_r+0x2e>
 8022bc4:	230c      	movs	r3, #12
 8022bc6:	603b      	str	r3, [r7, #0]
 8022bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8022bcc:	e0d1      	b.n	8022d72 <_svfiprintf_r+0x1d2>
 8022bce:	2340      	movs	r3, #64	; 0x40
 8022bd0:	616b      	str	r3, [r5, #20]
 8022bd2:	2300      	movs	r3, #0
 8022bd4:	9309      	str	r3, [sp, #36]	; 0x24
 8022bd6:	2320      	movs	r3, #32
 8022bd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8022bdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8022be0:	2330      	movs	r3, #48	; 0x30
 8022be2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8022d8c <_svfiprintf_r+0x1ec>
 8022be6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8022bea:	f04f 0901 	mov.w	r9, #1
 8022bee:	4623      	mov	r3, r4
 8022bf0:	469a      	mov	sl, r3
 8022bf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022bf6:	b10a      	cbz	r2, 8022bfc <_svfiprintf_r+0x5c>
 8022bf8:	2a25      	cmp	r2, #37	; 0x25
 8022bfa:	d1f9      	bne.n	8022bf0 <_svfiprintf_r+0x50>
 8022bfc:	ebba 0b04 	subs.w	fp, sl, r4
 8022c00:	d00b      	beq.n	8022c1a <_svfiprintf_r+0x7a>
 8022c02:	465b      	mov	r3, fp
 8022c04:	4622      	mov	r2, r4
 8022c06:	4629      	mov	r1, r5
 8022c08:	4638      	mov	r0, r7
 8022c0a:	f7ff ff6e 	bl	8022aea <__ssputs_r>
 8022c0e:	3001      	adds	r0, #1
 8022c10:	f000 80aa 	beq.w	8022d68 <_svfiprintf_r+0x1c8>
 8022c14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022c16:	445a      	add	r2, fp
 8022c18:	9209      	str	r2, [sp, #36]	; 0x24
 8022c1a:	f89a 3000 	ldrb.w	r3, [sl]
 8022c1e:	2b00      	cmp	r3, #0
 8022c20:	f000 80a2 	beq.w	8022d68 <_svfiprintf_r+0x1c8>
 8022c24:	2300      	movs	r3, #0
 8022c26:	f04f 32ff 	mov.w	r2, #4294967295
 8022c2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022c2e:	f10a 0a01 	add.w	sl, sl, #1
 8022c32:	9304      	str	r3, [sp, #16]
 8022c34:	9307      	str	r3, [sp, #28]
 8022c36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8022c3a:	931a      	str	r3, [sp, #104]	; 0x68
 8022c3c:	4654      	mov	r4, sl
 8022c3e:	2205      	movs	r2, #5
 8022c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022c44:	4851      	ldr	r0, [pc, #324]	; (8022d8c <_svfiprintf_r+0x1ec>)
 8022c46:	f7dd fadb 	bl	8000200 <memchr>
 8022c4a:	9a04      	ldr	r2, [sp, #16]
 8022c4c:	b9d8      	cbnz	r0, 8022c86 <_svfiprintf_r+0xe6>
 8022c4e:	06d0      	lsls	r0, r2, #27
 8022c50:	bf44      	itt	mi
 8022c52:	2320      	movmi	r3, #32
 8022c54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8022c58:	0711      	lsls	r1, r2, #28
 8022c5a:	bf44      	itt	mi
 8022c5c:	232b      	movmi	r3, #43	; 0x2b
 8022c5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8022c62:	f89a 3000 	ldrb.w	r3, [sl]
 8022c66:	2b2a      	cmp	r3, #42	; 0x2a
 8022c68:	d015      	beq.n	8022c96 <_svfiprintf_r+0xf6>
 8022c6a:	9a07      	ldr	r2, [sp, #28]
 8022c6c:	4654      	mov	r4, sl
 8022c6e:	2000      	movs	r0, #0
 8022c70:	f04f 0c0a 	mov.w	ip, #10
 8022c74:	4621      	mov	r1, r4
 8022c76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022c7a:	3b30      	subs	r3, #48	; 0x30
 8022c7c:	2b09      	cmp	r3, #9
 8022c7e:	d94e      	bls.n	8022d1e <_svfiprintf_r+0x17e>
 8022c80:	b1b0      	cbz	r0, 8022cb0 <_svfiprintf_r+0x110>
 8022c82:	9207      	str	r2, [sp, #28]
 8022c84:	e014      	b.n	8022cb0 <_svfiprintf_r+0x110>
 8022c86:	eba0 0308 	sub.w	r3, r0, r8
 8022c8a:	fa09 f303 	lsl.w	r3, r9, r3
 8022c8e:	4313      	orrs	r3, r2
 8022c90:	9304      	str	r3, [sp, #16]
 8022c92:	46a2      	mov	sl, r4
 8022c94:	e7d2      	b.n	8022c3c <_svfiprintf_r+0x9c>
 8022c96:	9b03      	ldr	r3, [sp, #12]
 8022c98:	1d19      	adds	r1, r3, #4
 8022c9a:	681b      	ldr	r3, [r3, #0]
 8022c9c:	9103      	str	r1, [sp, #12]
 8022c9e:	2b00      	cmp	r3, #0
 8022ca0:	bfbb      	ittet	lt
 8022ca2:	425b      	neglt	r3, r3
 8022ca4:	f042 0202 	orrlt.w	r2, r2, #2
 8022ca8:	9307      	strge	r3, [sp, #28]
 8022caa:	9307      	strlt	r3, [sp, #28]
 8022cac:	bfb8      	it	lt
 8022cae:	9204      	strlt	r2, [sp, #16]
 8022cb0:	7823      	ldrb	r3, [r4, #0]
 8022cb2:	2b2e      	cmp	r3, #46	; 0x2e
 8022cb4:	d10c      	bne.n	8022cd0 <_svfiprintf_r+0x130>
 8022cb6:	7863      	ldrb	r3, [r4, #1]
 8022cb8:	2b2a      	cmp	r3, #42	; 0x2a
 8022cba:	d135      	bne.n	8022d28 <_svfiprintf_r+0x188>
 8022cbc:	9b03      	ldr	r3, [sp, #12]
 8022cbe:	1d1a      	adds	r2, r3, #4
 8022cc0:	681b      	ldr	r3, [r3, #0]
 8022cc2:	9203      	str	r2, [sp, #12]
 8022cc4:	2b00      	cmp	r3, #0
 8022cc6:	bfb8      	it	lt
 8022cc8:	f04f 33ff 	movlt.w	r3, #4294967295
 8022ccc:	3402      	adds	r4, #2
 8022cce:	9305      	str	r3, [sp, #20]
 8022cd0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8022d9c <_svfiprintf_r+0x1fc>
 8022cd4:	7821      	ldrb	r1, [r4, #0]
 8022cd6:	2203      	movs	r2, #3
 8022cd8:	4650      	mov	r0, sl
 8022cda:	f7dd fa91 	bl	8000200 <memchr>
 8022cde:	b140      	cbz	r0, 8022cf2 <_svfiprintf_r+0x152>
 8022ce0:	2340      	movs	r3, #64	; 0x40
 8022ce2:	eba0 000a 	sub.w	r0, r0, sl
 8022ce6:	fa03 f000 	lsl.w	r0, r3, r0
 8022cea:	9b04      	ldr	r3, [sp, #16]
 8022cec:	4303      	orrs	r3, r0
 8022cee:	3401      	adds	r4, #1
 8022cf0:	9304      	str	r3, [sp, #16]
 8022cf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022cf6:	4826      	ldr	r0, [pc, #152]	; (8022d90 <_svfiprintf_r+0x1f0>)
 8022cf8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8022cfc:	2206      	movs	r2, #6
 8022cfe:	f7dd fa7f 	bl	8000200 <memchr>
 8022d02:	2800      	cmp	r0, #0
 8022d04:	d038      	beq.n	8022d78 <_svfiprintf_r+0x1d8>
 8022d06:	4b23      	ldr	r3, [pc, #140]	; (8022d94 <_svfiprintf_r+0x1f4>)
 8022d08:	bb1b      	cbnz	r3, 8022d52 <_svfiprintf_r+0x1b2>
 8022d0a:	9b03      	ldr	r3, [sp, #12]
 8022d0c:	3307      	adds	r3, #7
 8022d0e:	f023 0307 	bic.w	r3, r3, #7
 8022d12:	3308      	adds	r3, #8
 8022d14:	9303      	str	r3, [sp, #12]
 8022d16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022d18:	4433      	add	r3, r6
 8022d1a:	9309      	str	r3, [sp, #36]	; 0x24
 8022d1c:	e767      	b.n	8022bee <_svfiprintf_r+0x4e>
 8022d1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8022d22:	460c      	mov	r4, r1
 8022d24:	2001      	movs	r0, #1
 8022d26:	e7a5      	b.n	8022c74 <_svfiprintf_r+0xd4>
 8022d28:	2300      	movs	r3, #0
 8022d2a:	3401      	adds	r4, #1
 8022d2c:	9305      	str	r3, [sp, #20]
 8022d2e:	4619      	mov	r1, r3
 8022d30:	f04f 0c0a 	mov.w	ip, #10
 8022d34:	4620      	mov	r0, r4
 8022d36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022d3a:	3a30      	subs	r2, #48	; 0x30
 8022d3c:	2a09      	cmp	r2, #9
 8022d3e:	d903      	bls.n	8022d48 <_svfiprintf_r+0x1a8>
 8022d40:	2b00      	cmp	r3, #0
 8022d42:	d0c5      	beq.n	8022cd0 <_svfiprintf_r+0x130>
 8022d44:	9105      	str	r1, [sp, #20]
 8022d46:	e7c3      	b.n	8022cd0 <_svfiprintf_r+0x130>
 8022d48:	fb0c 2101 	mla	r1, ip, r1, r2
 8022d4c:	4604      	mov	r4, r0
 8022d4e:	2301      	movs	r3, #1
 8022d50:	e7f0      	b.n	8022d34 <_svfiprintf_r+0x194>
 8022d52:	ab03      	add	r3, sp, #12
 8022d54:	9300      	str	r3, [sp, #0]
 8022d56:	462a      	mov	r2, r5
 8022d58:	4b0f      	ldr	r3, [pc, #60]	; (8022d98 <_svfiprintf_r+0x1f8>)
 8022d5a:	a904      	add	r1, sp, #16
 8022d5c:	4638      	mov	r0, r7
 8022d5e:	f7fd fc43 	bl	80205e8 <_printf_float>
 8022d62:	1c42      	adds	r2, r0, #1
 8022d64:	4606      	mov	r6, r0
 8022d66:	d1d6      	bne.n	8022d16 <_svfiprintf_r+0x176>
 8022d68:	89ab      	ldrh	r3, [r5, #12]
 8022d6a:	065b      	lsls	r3, r3, #25
 8022d6c:	f53f af2c 	bmi.w	8022bc8 <_svfiprintf_r+0x28>
 8022d70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8022d72:	b01d      	add	sp, #116	; 0x74
 8022d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022d78:	ab03      	add	r3, sp, #12
 8022d7a:	9300      	str	r3, [sp, #0]
 8022d7c:	462a      	mov	r2, r5
 8022d7e:	4b06      	ldr	r3, [pc, #24]	; (8022d98 <_svfiprintf_r+0x1f8>)
 8022d80:	a904      	add	r1, sp, #16
 8022d82:	4638      	mov	r0, r7
 8022d84:	f7fd fed4 	bl	8020b30 <_printf_i>
 8022d88:	e7eb      	b.n	8022d62 <_svfiprintf_r+0x1c2>
 8022d8a:	bf00      	nop
 8022d8c:	0802d4c4 	.word	0x0802d4c4
 8022d90:	0802d4ce 	.word	0x0802d4ce
 8022d94:	080205e9 	.word	0x080205e9
 8022d98:	08022aeb 	.word	0x08022aeb
 8022d9c:	0802d4ca 	.word	0x0802d4ca

08022da0 <__sfputc_r>:
 8022da0:	6893      	ldr	r3, [r2, #8]
 8022da2:	3b01      	subs	r3, #1
 8022da4:	2b00      	cmp	r3, #0
 8022da6:	b410      	push	{r4}
 8022da8:	6093      	str	r3, [r2, #8]
 8022daa:	da08      	bge.n	8022dbe <__sfputc_r+0x1e>
 8022dac:	6994      	ldr	r4, [r2, #24]
 8022dae:	42a3      	cmp	r3, r4
 8022db0:	db01      	blt.n	8022db6 <__sfputc_r+0x16>
 8022db2:	290a      	cmp	r1, #10
 8022db4:	d103      	bne.n	8022dbe <__sfputc_r+0x1e>
 8022db6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022dba:	f7fe b96b 	b.w	8021094 <__swbuf_r>
 8022dbe:	6813      	ldr	r3, [r2, #0]
 8022dc0:	1c58      	adds	r0, r3, #1
 8022dc2:	6010      	str	r0, [r2, #0]
 8022dc4:	7019      	strb	r1, [r3, #0]
 8022dc6:	4608      	mov	r0, r1
 8022dc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8022dcc:	4770      	bx	lr

08022dce <__sfputs_r>:
 8022dce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022dd0:	4606      	mov	r6, r0
 8022dd2:	460f      	mov	r7, r1
 8022dd4:	4614      	mov	r4, r2
 8022dd6:	18d5      	adds	r5, r2, r3
 8022dd8:	42ac      	cmp	r4, r5
 8022dda:	d101      	bne.n	8022de0 <__sfputs_r+0x12>
 8022ddc:	2000      	movs	r0, #0
 8022dde:	e007      	b.n	8022df0 <__sfputs_r+0x22>
 8022de0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022de4:	463a      	mov	r2, r7
 8022de6:	4630      	mov	r0, r6
 8022de8:	f7ff ffda 	bl	8022da0 <__sfputc_r>
 8022dec:	1c43      	adds	r3, r0, #1
 8022dee:	d1f3      	bne.n	8022dd8 <__sfputs_r+0xa>
 8022df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08022df4 <_vfiprintf_r>:
 8022df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022df8:	460d      	mov	r5, r1
 8022dfa:	b09d      	sub	sp, #116	; 0x74
 8022dfc:	4614      	mov	r4, r2
 8022dfe:	4698      	mov	r8, r3
 8022e00:	4606      	mov	r6, r0
 8022e02:	b118      	cbz	r0, 8022e0c <_vfiprintf_r+0x18>
 8022e04:	6983      	ldr	r3, [r0, #24]
 8022e06:	b90b      	cbnz	r3, 8022e0c <_vfiprintf_r+0x18>
 8022e08:	f7ff f9ba 	bl	8022180 <__sinit>
 8022e0c:	4b89      	ldr	r3, [pc, #548]	; (8023034 <_vfiprintf_r+0x240>)
 8022e0e:	429d      	cmp	r5, r3
 8022e10:	d11b      	bne.n	8022e4a <_vfiprintf_r+0x56>
 8022e12:	6875      	ldr	r5, [r6, #4]
 8022e14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8022e16:	07d9      	lsls	r1, r3, #31
 8022e18:	d405      	bmi.n	8022e26 <_vfiprintf_r+0x32>
 8022e1a:	89ab      	ldrh	r3, [r5, #12]
 8022e1c:	059a      	lsls	r2, r3, #22
 8022e1e:	d402      	bmi.n	8022e26 <_vfiprintf_r+0x32>
 8022e20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8022e22:	f7ff fa62 	bl	80222ea <__retarget_lock_acquire_recursive>
 8022e26:	89ab      	ldrh	r3, [r5, #12]
 8022e28:	071b      	lsls	r3, r3, #28
 8022e2a:	d501      	bpl.n	8022e30 <_vfiprintf_r+0x3c>
 8022e2c:	692b      	ldr	r3, [r5, #16]
 8022e2e:	b9eb      	cbnz	r3, 8022e6c <_vfiprintf_r+0x78>
 8022e30:	4629      	mov	r1, r5
 8022e32:	4630      	mov	r0, r6
 8022e34:	f7fe f980 	bl	8021138 <__swsetup_r>
 8022e38:	b1c0      	cbz	r0, 8022e6c <_vfiprintf_r+0x78>
 8022e3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8022e3c:	07dc      	lsls	r4, r3, #31
 8022e3e:	d50e      	bpl.n	8022e5e <_vfiprintf_r+0x6a>
 8022e40:	f04f 30ff 	mov.w	r0, #4294967295
 8022e44:	b01d      	add	sp, #116	; 0x74
 8022e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022e4a:	4b7b      	ldr	r3, [pc, #492]	; (8023038 <_vfiprintf_r+0x244>)
 8022e4c:	429d      	cmp	r5, r3
 8022e4e:	d101      	bne.n	8022e54 <_vfiprintf_r+0x60>
 8022e50:	68b5      	ldr	r5, [r6, #8]
 8022e52:	e7df      	b.n	8022e14 <_vfiprintf_r+0x20>
 8022e54:	4b79      	ldr	r3, [pc, #484]	; (802303c <_vfiprintf_r+0x248>)
 8022e56:	429d      	cmp	r5, r3
 8022e58:	bf08      	it	eq
 8022e5a:	68f5      	ldreq	r5, [r6, #12]
 8022e5c:	e7da      	b.n	8022e14 <_vfiprintf_r+0x20>
 8022e5e:	89ab      	ldrh	r3, [r5, #12]
 8022e60:	0598      	lsls	r0, r3, #22
 8022e62:	d4ed      	bmi.n	8022e40 <_vfiprintf_r+0x4c>
 8022e64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8022e66:	f7ff fa41 	bl	80222ec <__retarget_lock_release_recursive>
 8022e6a:	e7e9      	b.n	8022e40 <_vfiprintf_r+0x4c>
 8022e6c:	2300      	movs	r3, #0
 8022e6e:	9309      	str	r3, [sp, #36]	; 0x24
 8022e70:	2320      	movs	r3, #32
 8022e72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8022e76:	f8cd 800c 	str.w	r8, [sp, #12]
 8022e7a:	2330      	movs	r3, #48	; 0x30
 8022e7c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8023040 <_vfiprintf_r+0x24c>
 8022e80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8022e84:	f04f 0901 	mov.w	r9, #1
 8022e88:	4623      	mov	r3, r4
 8022e8a:	469a      	mov	sl, r3
 8022e8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022e90:	b10a      	cbz	r2, 8022e96 <_vfiprintf_r+0xa2>
 8022e92:	2a25      	cmp	r2, #37	; 0x25
 8022e94:	d1f9      	bne.n	8022e8a <_vfiprintf_r+0x96>
 8022e96:	ebba 0b04 	subs.w	fp, sl, r4
 8022e9a:	d00b      	beq.n	8022eb4 <_vfiprintf_r+0xc0>
 8022e9c:	465b      	mov	r3, fp
 8022e9e:	4622      	mov	r2, r4
 8022ea0:	4629      	mov	r1, r5
 8022ea2:	4630      	mov	r0, r6
 8022ea4:	f7ff ff93 	bl	8022dce <__sfputs_r>
 8022ea8:	3001      	adds	r0, #1
 8022eaa:	f000 80aa 	beq.w	8023002 <_vfiprintf_r+0x20e>
 8022eae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8022eb0:	445a      	add	r2, fp
 8022eb2:	9209      	str	r2, [sp, #36]	; 0x24
 8022eb4:	f89a 3000 	ldrb.w	r3, [sl]
 8022eb8:	2b00      	cmp	r3, #0
 8022eba:	f000 80a2 	beq.w	8023002 <_vfiprintf_r+0x20e>
 8022ebe:	2300      	movs	r3, #0
 8022ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8022ec4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022ec8:	f10a 0a01 	add.w	sl, sl, #1
 8022ecc:	9304      	str	r3, [sp, #16]
 8022ece:	9307      	str	r3, [sp, #28]
 8022ed0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8022ed4:	931a      	str	r3, [sp, #104]	; 0x68
 8022ed6:	4654      	mov	r4, sl
 8022ed8:	2205      	movs	r2, #5
 8022eda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022ede:	4858      	ldr	r0, [pc, #352]	; (8023040 <_vfiprintf_r+0x24c>)
 8022ee0:	f7dd f98e 	bl	8000200 <memchr>
 8022ee4:	9a04      	ldr	r2, [sp, #16]
 8022ee6:	b9d8      	cbnz	r0, 8022f20 <_vfiprintf_r+0x12c>
 8022ee8:	06d1      	lsls	r1, r2, #27
 8022eea:	bf44      	itt	mi
 8022eec:	2320      	movmi	r3, #32
 8022eee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8022ef2:	0713      	lsls	r3, r2, #28
 8022ef4:	bf44      	itt	mi
 8022ef6:	232b      	movmi	r3, #43	; 0x2b
 8022ef8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8022efc:	f89a 3000 	ldrb.w	r3, [sl]
 8022f00:	2b2a      	cmp	r3, #42	; 0x2a
 8022f02:	d015      	beq.n	8022f30 <_vfiprintf_r+0x13c>
 8022f04:	9a07      	ldr	r2, [sp, #28]
 8022f06:	4654      	mov	r4, sl
 8022f08:	2000      	movs	r0, #0
 8022f0a:	f04f 0c0a 	mov.w	ip, #10
 8022f0e:	4621      	mov	r1, r4
 8022f10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8022f14:	3b30      	subs	r3, #48	; 0x30
 8022f16:	2b09      	cmp	r3, #9
 8022f18:	d94e      	bls.n	8022fb8 <_vfiprintf_r+0x1c4>
 8022f1a:	b1b0      	cbz	r0, 8022f4a <_vfiprintf_r+0x156>
 8022f1c:	9207      	str	r2, [sp, #28]
 8022f1e:	e014      	b.n	8022f4a <_vfiprintf_r+0x156>
 8022f20:	eba0 0308 	sub.w	r3, r0, r8
 8022f24:	fa09 f303 	lsl.w	r3, r9, r3
 8022f28:	4313      	orrs	r3, r2
 8022f2a:	9304      	str	r3, [sp, #16]
 8022f2c:	46a2      	mov	sl, r4
 8022f2e:	e7d2      	b.n	8022ed6 <_vfiprintf_r+0xe2>
 8022f30:	9b03      	ldr	r3, [sp, #12]
 8022f32:	1d19      	adds	r1, r3, #4
 8022f34:	681b      	ldr	r3, [r3, #0]
 8022f36:	9103      	str	r1, [sp, #12]
 8022f38:	2b00      	cmp	r3, #0
 8022f3a:	bfbb      	ittet	lt
 8022f3c:	425b      	neglt	r3, r3
 8022f3e:	f042 0202 	orrlt.w	r2, r2, #2
 8022f42:	9307      	strge	r3, [sp, #28]
 8022f44:	9307      	strlt	r3, [sp, #28]
 8022f46:	bfb8      	it	lt
 8022f48:	9204      	strlt	r2, [sp, #16]
 8022f4a:	7823      	ldrb	r3, [r4, #0]
 8022f4c:	2b2e      	cmp	r3, #46	; 0x2e
 8022f4e:	d10c      	bne.n	8022f6a <_vfiprintf_r+0x176>
 8022f50:	7863      	ldrb	r3, [r4, #1]
 8022f52:	2b2a      	cmp	r3, #42	; 0x2a
 8022f54:	d135      	bne.n	8022fc2 <_vfiprintf_r+0x1ce>
 8022f56:	9b03      	ldr	r3, [sp, #12]
 8022f58:	1d1a      	adds	r2, r3, #4
 8022f5a:	681b      	ldr	r3, [r3, #0]
 8022f5c:	9203      	str	r2, [sp, #12]
 8022f5e:	2b00      	cmp	r3, #0
 8022f60:	bfb8      	it	lt
 8022f62:	f04f 33ff 	movlt.w	r3, #4294967295
 8022f66:	3402      	adds	r4, #2
 8022f68:	9305      	str	r3, [sp, #20]
 8022f6a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8023050 <_vfiprintf_r+0x25c>
 8022f6e:	7821      	ldrb	r1, [r4, #0]
 8022f70:	2203      	movs	r2, #3
 8022f72:	4650      	mov	r0, sl
 8022f74:	f7dd f944 	bl	8000200 <memchr>
 8022f78:	b140      	cbz	r0, 8022f8c <_vfiprintf_r+0x198>
 8022f7a:	2340      	movs	r3, #64	; 0x40
 8022f7c:	eba0 000a 	sub.w	r0, r0, sl
 8022f80:	fa03 f000 	lsl.w	r0, r3, r0
 8022f84:	9b04      	ldr	r3, [sp, #16]
 8022f86:	4303      	orrs	r3, r0
 8022f88:	3401      	adds	r4, #1
 8022f8a:	9304      	str	r3, [sp, #16]
 8022f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8022f90:	482c      	ldr	r0, [pc, #176]	; (8023044 <_vfiprintf_r+0x250>)
 8022f92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8022f96:	2206      	movs	r2, #6
 8022f98:	f7dd f932 	bl	8000200 <memchr>
 8022f9c:	2800      	cmp	r0, #0
 8022f9e:	d03f      	beq.n	8023020 <_vfiprintf_r+0x22c>
 8022fa0:	4b29      	ldr	r3, [pc, #164]	; (8023048 <_vfiprintf_r+0x254>)
 8022fa2:	bb1b      	cbnz	r3, 8022fec <_vfiprintf_r+0x1f8>
 8022fa4:	9b03      	ldr	r3, [sp, #12]
 8022fa6:	3307      	adds	r3, #7
 8022fa8:	f023 0307 	bic.w	r3, r3, #7
 8022fac:	3308      	adds	r3, #8
 8022fae:	9303      	str	r3, [sp, #12]
 8022fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8022fb2:	443b      	add	r3, r7
 8022fb4:	9309      	str	r3, [sp, #36]	; 0x24
 8022fb6:	e767      	b.n	8022e88 <_vfiprintf_r+0x94>
 8022fb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8022fbc:	460c      	mov	r4, r1
 8022fbe:	2001      	movs	r0, #1
 8022fc0:	e7a5      	b.n	8022f0e <_vfiprintf_r+0x11a>
 8022fc2:	2300      	movs	r3, #0
 8022fc4:	3401      	adds	r4, #1
 8022fc6:	9305      	str	r3, [sp, #20]
 8022fc8:	4619      	mov	r1, r3
 8022fca:	f04f 0c0a 	mov.w	ip, #10
 8022fce:	4620      	mov	r0, r4
 8022fd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8022fd4:	3a30      	subs	r2, #48	; 0x30
 8022fd6:	2a09      	cmp	r2, #9
 8022fd8:	d903      	bls.n	8022fe2 <_vfiprintf_r+0x1ee>
 8022fda:	2b00      	cmp	r3, #0
 8022fdc:	d0c5      	beq.n	8022f6a <_vfiprintf_r+0x176>
 8022fde:	9105      	str	r1, [sp, #20]
 8022fe0:	e7c3      	b.n	8022f6a <_vfiprintf_r+0x176>
 8022fe2:	fb0c 2101 	mla	r1, ip, r1, r2
 8022fe6:	4604      	mov	r4, r0
 8022fe8:	2301      	movs	r3, #1
 8022fea:	e7f0      	b.n	8022fce <_vfiprintf_r+0x1da>
 8022fec:	ab03      	add	r3, sp, #12
 8022fee:	9300      	str	r3, [sp, #0]
 8022ff0:	462a      	mov	r2, r5
 8022ff2:	4b16      	ldr	r3, [pc, #88]	; (802304c <_vfiprintf_r+0x258>)
 8022ff4:	a904      	add	r1, sp, #16
 8022ff6:	4630      	mov	r0, r6
 8022ff8:	f7fd faf6 	bl	80205e8 <_printf_float>
 8022ffc:	4607      	mov	r7, r0
 8022ffe:	1c78      	adds	r0, r7, #1
 8023000:	d1d6      	bne.n	8022fb0 <_vfiprintf_r+0x1bc>
 8023002:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8023004:	07d9      	lsls	r1, r3, #31
 8023006:	d405      	bmi.n	8023014 <_vfiprintf_r+0x220>
 8023008:	89ab      	ldrh	r3, [r5, #12]
 802300a:	059a      	lsls	r2, r3, #22
 802300c:	d402      	bmi.n	8023014 <_vfiprintf_r+0x220>
 802300e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8023010:	f7ff f96c 	bl	80222ec <__retarget_lock_release_recursive>
 8023014:	89ab      	ldrh	r3, [r5, #12]
 8023016:	065b      	lsls	r3, r3, #25
 8023018:	f53f af12 	bmi.w	8022e40 <_vfiprintf_r+0x4c>
 802301c:	9809      	ldr	r0, [sp, #36]	; 0x24
 802301e:	e711      	b.n	8022e44 <_vfiprintf_r+0x50>
 8023020:	ab03      	add	r3, sp, #12
 8023022:	9300      	str	r3, [sp, #0]
 8023024:	462a      	mov	r2, r5
 8023026:	4b09      	ldr	r3, [pc, #36]	; (802304c <_vfiprintf_r+0x258>)
 8023028:	a904      	add	r1, sp, #16
 802302a:	4630      	mov	r0, r6
 802302c:	f7fd fd80 	bl	8020b30 <_printf_i>
 8023030:	e7e4      	b.n	8022ffc <_vfiprintf_r+0x208>
 8023032:	bf00      	nop
 8023034:	0802d324 	.word	0x0802d324
 8023038:	0802d344 	.word	0x0802d344
 802303c:	0802d304 	.word	0x0802d304
 8023040:	0802d4c4 	.word	0x0802d4c4
 8023044:	0802d4ce 	.word	0x0802d4ce
 8023048:	080205e9 	.word	0x080205e9
 802304c:	08022dcf 	.word	0x08022dcf
 8023050:	0802d4ca 	.word	0x0802d4ca

08023054 <__sread>:
 8023054:	b510      	push	{r4, lr}
 8023056:	460c      	mov	r4, r1
 8023058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802305c:	f000 f8d4 	bl	8023208 <_read_r>
 8023060:	2800      	cmp	r0, #0
 8023062:	bfab      	itete	ge
 8023064:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8023066:	89a3      	ldrhlt	r3, [r4, #12]
 8023068:	181b      	addge	r3, r3, r0
 802306a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802306e:	bfac      	ite	ge
 8023070:	6563      	strge	r3, [r4, #84]	; 0x54
 8023072:	81a3      	strhlt	r3, [r4, #12]
 8023074:	bd10      	pop	{r4, pc}

08023076 <__swrite>:
 8023076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802307a:	461f      	mov	r7, r3
 802307c:	898b      	ldrh	r3, [r1, #12]
 802307e:	05db      	lsls	r3, r3, #23
 8023080:	4605      	mov	r5, r0
 8023082:	460c      	mov	r4, r1
 8023084:	4616      	mov	r6, r2
 8023086:	d505      	bpl.n	8023094 <__swrite+0x1e>
 8023088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802308c:	2302      	movs	r3, #2
 802308e:	2200      	movs	r2, #0
 8023090:	f000 f870 	bl	8023174 <_lseek_r>
 8023094:	89a3      	ldrh	r3, [r4, #12]
 8023096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802309a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802309e:	81a3      	strh	r3, [r4, #12]
 80230a0:	4632      	mov	r2, r6
 80230a2:	463b      	mov	r3, r7
 80230a4:	4628      	mov	r0, r5
 80230a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80230aa:	f000 b817 	b.w	80230dc <_write_r>

080230ae <__sseek>:
 80230ae:	b510      	push	{r4, lr}
 80230b0:	460c      	mov	r4, r1
 80230b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80230b6:	f000 f85d 	bl	8023174 <_lseek_r>
 80230ba:	1c43      	adds	r3, r0, #1
 80230bc:	89a3      	ldrh	r3, [r4, #12]
 80230be:	bf15      	itete	ne
 80230c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80230c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80230c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80230ca:	81a3      	strheq	r3, [r4, #12]
 80230cc:	bf18      	it	ne
 80230ce:	81a3      	strhne	r3, [r4, #12]
 80230d0:	bd10      	pop	{r4, pc}

080230d2 <__sclose>:
 80230d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80230d6:	f000 b81b 	b.w	8023110 <_close_r>
	...

080230dc <_write_r>:
 80230dc:	b538      	push	{r3, r4, r5, lr}
 80230de:	4d07      	ldr	r5, [pc, #28]	; (80230fc <_write_r+0x20>)
 80230e0:	4604      	mov	r4, r0
 80230e2:	4608      	mov	r0, r1
 80230e4:	4611      	mov	r1, r2
 80230e6:	2200      	movs	r2, #0
 80230e8:	602a      	str	r2, [r5, #0]
 80230ea:	461a      	mov	r2, r3
 80230ec:	f7e2 fdab 	bl	8005c46 <_write>
 80230f0:	1c43      	adds	r3, r0, #1
 80230f2:	d102      	bne.n	80230fa <_write_r+0x1e>
 80230f4:	682b      	ldr	r3, [r5, #0]
 80230f6:	b103      	cbz	r3, 80230fa <_write_r+0x1e>
 80230f8:	6023      	str	r3, [r4, #0]
 80230fa:	bd38      	pop	{r3, r4, r5, pc}
 80230fc:	20029790 	.word	0x20029790

08023100 <abort>:
 8023100:	b508      	push	{r3, lr}
 8023102:	2006      	movs	r0, #6
 8023104:	f000 f8ba 	bl	802327c <raise>
 8023108:	2001      	movs	r0, #1
 802310a:	f7e2 fd75 	bl	8005bf8 <_exit>
	...

08023110 <_close_r>:
 8023110:	b538      	push	{r3, r4, r5, lr}
 8023112:	4d06      	ldr	r5, [pc, #24]	; (802312c <_close_r+0x1c>)
 8023114:	2300      	movs	r3, #0
 8023116:	4604      	mov	r4, r0
 8023118:	4608      	mov	r0, r1
 802311a:	602b      	str	r3, [r5, #0]
 802311c:	f7e2 fdaf 	bl	8005c7e <_close>
 8023120:	1c43      	adds	r3, r0, #1
 8023122:	d102      	bne.n	802312a <_close_r+0x1a>
 8023124:	682b      	ldr	r3, [r5, #0]
 8023126:	b103      	cbz	r3, 802312a <_close_r+0x1a>
 8023128:	6023      	str	r3, [r4, #0]
 802312a:	bd38      	pop	{r3, r4, r5, pc}
 802312c:	20029790 	.word	0x20029790

08023130 <_fstat_r>:
 8023130:	b538      	push	{r3, r4, r5, lr}
 8023132:	4d07      	ldr	r5, [pc, #28]	; (8023150 <_fstat_r+0x20>)
 8023134:	2300      	movs	r3, #0
 8023136:	4604      	mov	r4, r0
 8023138:	4608      	mov	r0, r1
 802313a:	4611      	mov	r1, r2
 802313c:	602b      	str	r3, [r5, #0]
 802313e:	f7e2 fdaa 	bl	8005c96 <_fstat>
 8023142:	1c43      	adds	r3, r0, #1
 8023144:	d102      	bne.n	802314c <_fstat_r+0x1c>
 8023146:	682b      	ldr	r3, [r5, #0]
 8023148:	b103      	cbz	r3, 802314c <_fstat_r+0x1c>
 802314a:	6023      	str	r3, [r4, #0]
 802314c:	bd38      	pop	{r3, r4, r5, pc}
 802314e:	bf00      	nop
 8023150:	20029790 	.word	0x20029790

08023154 <_isatty_r>:
 8023154:	b538      	push	{r3, r4, r5, lr}
 8023156:	4d06      	ldr	r5, [pc, #24]	; (8023170 <_isatty_r+0x1c>)
 8023158:	2300      	movs	r3, #0
 802315a:	4604      	mov	r4, r0
 802315c:	4608      	mov	r0, r1
 802315e:	602b      	str	r3, [r5, #0]
 8023160:	f7e2 fda9 	bl	8005cb6 <_isatty>
 8023164:	1c43      	adds	r3, r0, #1
 8023166:	d102      	bne.n	802316e <_isatty_r+0x1a>
 8023168:	682b      	ldr	r3, [r5, #0]
 802316a:	b103      	cbz	r3, 802316e <_isatty_r+0x1a>
 802316c:	6023      	str	r3, [r4, #0]
 802316e:	bd38      	pop	{r3, r4, r5, pc}
 8023170:	20029790 	.word	0x20029790

08023174 <_lseek_r>:
 8023174:	b538      	push	{r3, r4, r5, lr}
 8023176:	4d07      	ldr	r5, [pc, #28]	; (8023194 <_lseek_r+0x20>)
 8023178:	4604      	mov	r4, r0
 802317a:	4608      	mov	r0, r1
 802317c:	4611      	mov	r1, r2
 802317e:	2200      	movs	r2, #0
 8023180:	602a      	str	r2, [r5, #0]
 8023182:	461a      	mov	r2, r3
 8023184:	f7e2 fda2 	bl	8005ccc <_lseek>
 8023188:	1c43      	adds	r3, r0, #1
 802318a:	d102      	bne.n	8023192 <_lseek_r+0x1e>
 802318c:	682b      	ldr	r3, [r5, #0]
 802318e:	b103      	cbz	r3, 8023192 <_lseek_r+0x1e>
 8023190:	6023      	str	r3, [r4, #0]
 8023192:	bd38      	pop	{r3, r4, r5, pc}
 8023194:	20029790 	.word	0x20029790

08023198 <__ascii_mbtowc>:
 8023198:	b082      	sub	sp, #8
 802319a:	b901      	cbnz	r1, 802319e <__ascii_mbtowc+0x6>
 802319c:	a901      	add	r1, sp, #4
 802319e:	b142      	cbz	r2, 80231b2 <__ascii_mbtowc+0x1a>
 80231a0:	b14b      	cbz	r3, 80231b6 <__ascii_mbtowc+0x1e>
 80231a2:	7813      	ldrb	r3, [r2, #0]
 80231a4:	600b      	str	r3, [r1, #0]
 80231a6:	7812      	ldrb	r2, [r2, #0]
 80231a8:	1e10      	subs	r0, r2, #0
 80231aa:	bf18      	it	ne
 80231ac:	2001      	movne	r0, #1
 80231ae:	b002      	add	sp, #8
 80231b0:	4770      	bx	lr
 80231b2:	4610      	mov	r0, r2
 80231b4:	e7fb      	b.n	80231ae <__ascii_mbtowc+0x16>
 80231b6:	f06f 0001 	mvn.w	r0, #1
 80231ba:	e7f8      	b.n	80231ae <__ascii_mbtowc+0x16>

080231bc <_realloc_r>:
 80231bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80231be:	4607      	mov	r7, r0
 80231c0:	4614      	mov	r4, r2
 80231c2:	460e      	mov	r6, r1
 80231c4:	b921      	cbnz	r1, 80231d0 <_realloc_r+0x14>
 80231c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80231ca:	4611      	mov	r1, r2
 80231cc:	f7fd b912 	b.w	80203f4 <_malloc_r>
 80231d0:	b922      	cbnz	r2, 80231dc <_realloc_r+0x20>
 80231d2:	f7fd f8bf 	bl	8020354 <_free_r>
 80231d6:	4625      	mov	r5, r4
 80231d8:	4628      	mov	r0, r5
 80231da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80231dc:	f000 f877 	bl	80232ce <_malloc_usable_size_r>
 80231e0:	42a0      	cmp	r0, r4
 80231e2:	d20f      	bcs.n	8023204 <_realloc_r+0x48>
 80231e4:	4621      	mov	r1, r4
 80231e6:	4638      	mov	r0, r7
 80231e8:	f7fd f904 	bl	80203f4 <_malloc_r>
 80231ec:	4605      	mov	r5, r0
 80231ee:	2800      	cmp	r0, #0
 80231f0:	d0f2      	beq.n	80231d8 <_realloc_r+0x1c>
 80231f2:	4631      	mov	r1, r6
 80231f4:	4622      	mov	r2, r4
 80231f6:	f7fd f87d 	bl	80202f4 <memcpy>
 80231fa:	4631      	mov	r1, r6
 80231fc:	4638      	mov	r0, r7
 80231fe:	f7fd f8a9 	bl	8020354 <_free_r>
 8023202:	e7e9      	b.n	80231d8 <_realloc_r+0x1c>
 8023204:	4635      	mov	r5, r6
 8023206:	e7e7      	b.n	80231d8 <_realloc_r+0x1c>

08023208 <_read_r>:
 8023208:	b538      	push	{r3, r4, r5, lr}
 802320a:	4d07      	ldr	r5, [pc, #28]	; (8023228 <_read_r+0x20>)
 802320c:	4604      	mov	r4, r0
 802320e:	4608      	mov	r0, r1
 8023210:	4611      	mov	r1, r2
 8023212:	2200      	movs	r2, #0
 8023214:	602a      	str	r2, [r5, #0]
 8023216:	461a      	mov	r2, r3
 8023218:	f7e2 fcf8 	bl	8005c0c <_read>
 802321c:	1c43      	adds	r3, r0, #1
 802321e:	d102      	bne.n	8023226 <_read_r+0x1e>
 8023220:	682b      	ldr	r3, [r5, #0]
 8023222:	b103      	cbz	r3, 8023226 <_read_r+0x1e>
 8023224:	6023      	str	r3, [r4, #0]
 8023226:	bd38      	pop	{r3, r4, r5, pc}
 8023228:	20029790 	.word	0x20029790

0802322c <_raise_r>:
 802322c:	291f      	cmp	r1, #31
 802322e:	b538      	push	{r3, r4, r5, lr}
 8023230:	4604      	mov	r4, r0
 8023232:	460d      	mov	r5, r1
 8023234:	d904      	bls.n	8023240 <_raise_r+0x14>
 8023236:	2316      	movs	r3, #22
 8023238:	6003      	str	r3, [r0, #0]
 802323a:	f04f 30ff 	mov.w	r0, #4294967295
 802323e:	bd38      	pop	{r3, r4, r5, pc}
 8023240:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8023242:	b112      	cbz	r2, 802324a <_raise_r+0x1e>
 8023244:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8023248:	b94b      	cbnz	r3, 802325e <_raise_r+0x32>
 802324a:	4620      	mov	r0, r4
 802324c:	f000 f830 	bl	80232b0 <_getpid_r>
 8023250:	462a      	mov	r2, r5
 8023252:	4601      	mov	r1, r0
 8023254:	4620      	mov	r0, r4
 8023256:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802325a:	f000 b817 	b.w	802328c <_kill_r>
 802325e:	2b01      	cmp	r3, #1
 8023260:	d00a      	beq.n	8023278 <_raise_r+0x4c>
 8023262:	1c59      	adds	r1, r3, #1
 8023264:	d103      	bne.n	802326e <_raise_r+0x42>
 8023266:	2316      	movs	r3, #22
 8023268:	6003      	str	r3, [r0, #0]
 802326a:	2001      	movs	r0, #1
 802326c:	e7e7      	b.n	802323e <_raise_r+0x12>
 802326e:	2400      	movs	r4, #0
 8023270:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8023274:	4628      	mov	r0, r5
 8023276:	4798      	blx	r3
 8023278:	2000      	movs	r0, #0
 802327a:	e7e0      	b.n	802323e <_raise_r+0x12>

0802327c <raise>:
 802327c:	4b02      	ldr	r3, [pc, #8]	; (8023288 <raise+0xc>)
 802327e:	4601      	mov	r1, r0
 8023280:	6818      	ldr	r0, [r3, #0]
 8023282:	f7ff bfd3 	b.w	802322c <_raise_r>
 8023286:	bf00      	nop
 8023288:	20000024 	.word	0x20000024

0802328c <_kill_r>:
 802328c:	b538      	push	{r3, r4, r5, lr}
 802328e:	4d07      	ldr	r5, [pc, #28]	; (80232ac <_kill_r+0x20>)
 8023290:	2300      	movs	r3, #0
 8023292:	4604      	mov	r4, r0
 8023294:	4608      	mov	r0, r1
 8023296:	4611      	mov	r1, r2
 8023298:	602b      	str	r3, [r5, #0]
 802329a:	f7e2 fc9b 	bl	8005bd4 <_kill>
 802329e:	1c43      	adds	r3, r0, #1
 80232a0:	d102      	bne.n	80232a8 <_kill_r+0x1c>
 80232a2:	682b      	ldr	r3, [r5, #0]
 80232a4:	b103      	cbz	r3, 80232a8 <_kill_r+0x1c>
 80232a6:	6023      	str	r3, [r4, #0]
 80232a8:	bd38      	pop	{r3, r4, r5, pc}
 80232aa:	bf00      	nop
 80232ac:	20029790 	.word	0x20029790

080232b0 <_getpid_r>:
 80232b0:	f7e2 bc88 	b.w	8005bc4 <_getpid>

080232b4 <__ascii_wctomb>:
 80232b4:	b149      	cbz	r1, 80232ca <__ascii_wctomb+0x16>
 80232b6:	2aff      	cmp	r2, #255	; 0xff
 80232b8:	bf85      	ittet	hi
 80232ba:	238a      	movhi	r3, #138	; 0x8a
 80232bc:	6003      	strhi	r3, [r0, #0]
 80232be:	700a      	strbls	r2, [r1, #0]
 80232c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80232c4:	bf98      	it	ls
 80232c6:	2001      	movls	r0, #1
 80232c8:	4770      	bx	lr
 80232ca:	4608      	mov	r0, r1
 80232cc:	4770      	bx	lr

080232ce <_malloc_usable_size_r>:
 80232ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80232d2:	1f18      	subs	r0, r3, #4
 80232d4:	2b00      	cmp	r3, #0
 80232d6:	bfbc      	itt	lt
 80232d8:	580b      	ldrlt	r3, [r1, r0]
 80232da:	18c0      	addlt	r0, r0, r3
 80232dc:	4770      	bx	lr
	...

080232e0 <_init>:
 80232e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80232e2:	bf00      	nop
 80232e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80232e6:	bc08      	pop	{r3}
 80232e8:	469e      	mov	lr, r3
 80232ea:	4770      	bx	lr

080232ec <_fini>:
 80232ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80232ee:	bf00      	nop
 80232f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80232f2:	bc08      	pop	{r3}
 80232f4:	469e      	mov	lr, r3
 80232f6:	4770      	bx	lr
