{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "VhdlIdentifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid5508.json",
   "__class__": "Path"
  },
  1690955145.9648879,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu_controller.vhd",
     "__class__": "Path"
    },
    "mtime": 1689155643.912496,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu_controller.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu_controller.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/control_unit.vhd",
     "__class__": "Path"
    },
    "mtime": 1689584209.231578,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/control_unit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/control_unit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc.vhd",
     "__class__": "Path"
    },
    "mtime": 1690965171.5929537,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/half_adder.vhd",
     "__class__": "Path"
    },
    "mtime": 1688107372.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/half_adder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/half_adder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/adder.vhd",
     "__class__": "Path"
    },
    "mtime": 1689741191.737095,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/adder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/adder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_controller.vhd",
     "__class__": "Path"
    },
    "mtime": 1690965387.723922,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_controller.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_controller.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_memory.vhd",
     "__class__": "Path"
    },
    "mtime": 1689916038.108991,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_memory.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_memory.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit.vhd",
     "__class__": "Path"
    },
    "mtime": 1689939811.379733,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd",
     "__class__": "Path"
    },
    "mtime": 1690969462.397037,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/if_id_pipe_reg.vhd",
     "__class__": "Path"
    },
    "mtime": 1689583556.658619,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/if_id_pipe_reg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/if_id_pipe_reg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/one_bit_alu.vhd",
     "__class__": "Path"
    },
    "mtime": 1688107372.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/one_bit_alu.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/one_bit_alu.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/register_file.vhd",
     "__class__": "Path"
    },
    "mtime": 1690963807.542774,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/register_file.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/register_file.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined.vhd",
     "__class__": "Path"
    },
    "mtime": 1690971565.121461,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu.vhd",
     "__class__": "Path"
    },
    "mtime": 1689240548.441156,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit_branch.vhd",
     "__class__": "Path"
    },
    "mtime": 1690972804.2036028,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit_branch.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit_branch.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1688976538.072432,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "pc_container",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        47,
        17
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/address_decoder.vhd",
     "__class__": "Path"
    },
    "mtime": 1689046296.152756,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/address_decoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/address_decoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/address_decoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd",
     "__class__": "Path"
    },
    "mtime": 1689741538.338164,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/hazard_detection.vhd",
     "__class__": "Path"
    },
    "mtime": 1689582723.282072,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/hazard_detection.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/hazard_detection.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1689744284.239134,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "cpu_pipelined",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        17
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_path.vhd",
     "__class__": "Path"
    },
    "mtime": 1688925327.986635,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_path.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_path.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_tb.vhd",
     "__class__": "Path"
    },
    "mtime": 1689241504.817784,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "cpu",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        32,
        17
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_tb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/immediate_generator.vhd",
     "__class__": "Path"
    },
    "mtime": 1689240179.997971,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/immediate_generator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/immediate_generator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_calculator.vhd",
     "__class__": "Path"
    },
    "mtime": 1689582034.328303,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_calculator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_calculator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/multiplier.vhd",
     "__class__": "Path"
    },
    "mtime": 1688107372.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/multiplier.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/multiplier.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container.vhd",
     "__class__": "Path"
    },
    "mtime": 1689741220.043098,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd",
     "__class__": "Path"
    },
    "mtime": 1689576331.629254,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd",
     "__class__": "Path"
    },
    "mtime": 1689577080.953567,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/full_adder.vhd",
     "__class__": "Path"
    },
    "mtime": 1688107372.0,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/full_adder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/full_adder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu.vhd",
     "__class__": "Path"
    },
    "mtime": 1689156175.580416,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpjksgfipk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2lzw1go7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv220ux9w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbcw_2rar.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp13swjjkr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpozb4ve_3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpztez9wul.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_controller.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpubw707rd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyad3pde4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2vmesz7h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu4tmij99.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj2s5llup.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd2rcfy8b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp851ztpvr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/register_file.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps6edvtsc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt0f0kg9x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt8j4zsgj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxlp6mk74.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvnn48coe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgy4zh8o3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbtkh11u8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit_branch.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwpzz7dcc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8lof5bmo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq8ljo993.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp18l56lo4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxgws0z4l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo83t2b6a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7k8xljie.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpahybn2aw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvxppy2h0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplv7tagrr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_df1l602.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt7738fy4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkl6cspsq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_2rik5oo.vhd",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/multiplier.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "multiplier",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/adder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "adder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_path.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "data_path",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "id_ex_pipe_reg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "instruction_memory",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      10,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "pc_container",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "cpu_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "pc",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu_controller.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu_controller",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "cpu_pipelined",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/one_bit_alu.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "one_bit_alu",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mem_wb_pipe_reg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "pc_container_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ex_mem_pipe_reg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/control_unit.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "control_unit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/hazard_detection.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "hazard_detection",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/half_adder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "half_adder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/address_decoder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "address_decoder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_controller.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "branch_controller",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "forwarding_unit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/immediate_generator.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "immediate_generator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "cpu",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/register_file.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "register_file",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_calculator.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "branch_calculator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_memory.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "data_memory",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined_tb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "cpu_pipelined_tb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/if_id_pipe_reg.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "if_id_pipe_reg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit_branch.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "forwarding_unit_branch",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/full_adder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "full_adder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}