# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.001024 4096 4.5737e-41 1230 22784 4.05008 102.22 130.983 237.306 237.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.001024 4096 4.56753e-41 1230 22752 4.06054 123.042 130.828 257.981 258.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.001024 4096 4.55828e-41 1230 22720 4.04509 129.839 130.805 264.74 264.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.001024 4096 4.56851e-41 1230 22752 4.05914 119.226 130.959 254.303 254.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.001024 4096 4.56921e-41 1230 22700 4.04445 123.053 130.705 257.855 257.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.001024 4096 4.58939e-41 1230 22736 4.05424 126.423 130.964 261.491 261.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.001024 4096 4.58098e-41 1230 22680 4.04227 127.232 130.704 262.029 262.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.001024 4096 4.58337e-41 1230 22656 4.03661 120.682 130.614 255.387 255.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.001024 4096 4.58757e-41 1230 22656 4.05354 123.728 132.241 260.076 260.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.001024 4096 4.58771e-41 1230 22600 4.04451 130.378 130.83 265.302 265.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 0.001024 4096 4.58659e-41 1230 22528 4.03795 151.165 130.744 285.999 286.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1250 0.001024 4096 4.57874e-41 1230 22816 4.05299 105.345 131.086 240.536 240.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.001024 4096 4.56585e-41 1230 22800 4.04918 106.417 130.935 241.453 241.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.001024 4096 4.55534e-41 1230 22800 4.0585 106.449 130.977 241.534 241.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.001024 4096 4.58267e-41 1230 22792 4.05638 108.424 131.238 243.77 243.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.001024 4096 4.56459e-41 1230 22784 4.05411 105.541 130.981 240.628 240.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.001024 4096 4.56809e-41 1230 22752 4.0511 125.46 130.953 260.517 260.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.001024 4096 4.58491e-41 1230 22720 4.04275 124.269 130.706 259.082 259.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.001024 4096 4.56809e-41 1230 22752 4.05264 131.561 131.053 266.72 266.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.001024 4096 4.56445e-41 1230 22700 4.04275 130.376 130.827 265.297 265.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.001024 4096 4.59079e-41 1230 22736 4.05533 130.489 130.982 265.576 265.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.001024 4096 4.58995e-41 1230 22680 4.04387 128.895 130.823 263.813 263.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.001024 4096 4.57706e-41 1230 22656 4.03866 124.119 130.718 258.927 258.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.001024 4096 4.58869e-41 1230 22656 4.05475 142.035 131.059 277.199 277.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.001024 4096 4.56795e-41 1230 22600 4.04467 143.864 130.793 278.753 278.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 0.001024 4096 4.57258e-41 1230 22528 4.03811 132.174 130.741 267.007 267.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 0.001024 4096 4.59037e-41 1240 22816 4.05616 103.672 131.003 238.785 238.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.001024 4096 4.56837e-41 1240 22800 4.05712 113.374 130.97 248.456 248.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.001024 4096 4.57608e-41 1240 22800 4.05891 105.859 131.138 241.107 241.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.001024 4096 4.55702e-41 1240 22792 4.06112 109.517 131.014 244.644 244.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.001024 4096 4.56487e-41 1240 22784 4.05706 103.493 131.136 238.738 238.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.001024 4096 4.58351e-41 1240 22752 4.05504 134.117 131.028 269.254 269.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.001024 4096 4.55983e-41 1240 22608 4.03046 95.652 130.636 230.371 230.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.001024 4096 4.58953e-41 1240 22720 4.04902 127.402 130.898 262.405 262.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.001024 4096 4.55716e-41 1240 22560 4.03722 92.4911 130.465 227.048 227.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.001024 4096 4.56725e-41 1240 22752 4.0576 120.234 131.026 255.368 255.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.001024 4096 4.58911e-41 1240 22656 4.05709 87.3759 131.027 222.517 222.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.001024 4096 4.55674e-41 1240 22700 4.05158 126.777 130.9 261.782 261.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.001024 4096 4.57033e-41 1240 22600 4.04714 91.562 130.874 226.538 226.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.001024 4096 4.573e-41 1240 22736 4.05914 158.113 131.031 293.255 293.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.001024 4096 4.5559e-41 1240 22624 4.05504 105.457 131.029 240.593 240.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.001024 4096 4.58519e-41 1240 22680 4.04717 152.354 130.894 287.347 287.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.001024 4096 4.58169e-41 1240 22560 4.05027 105.742 130.769 240.611 240.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.001024 4096 4.55688e-41 1240 22656 4.04669 148.007 130.691 282.794 282.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 0.001024 4096 4.57538e-41 1240 22528 4.04461 102.392 130.812 237.301 237.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.001024 4096 4.56263e-41 1240 22656 4.05926 131.318 131.046 266.474 266.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.001024 4096 4.55674e-41 1240 22272 4.02448 92.2359 130.004 226.316 226.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.001024 4096 4.57272e-41 1240 22600 4.04803 135.256 130.745 270.102 270.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 0.001024 4096 4.57832e-41 1240 22400 4.0489 98.6336 130.741 233.475 233.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.001024 4096 4.5737e-41 1248 22816 4.0585 101.298 131.197 236.606 236.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.001024 4096 4.57342e-41 1248 22800 4.05722 106.135 131.151 241.398 241.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.001024 4096 4.58869e-41 1248 22800 4.05709 104.751 131.079 239.942 240.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.001024 4096 4.58098e-41 1248 22752 4.06118 71.0226 131.204 206.344 206.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.001024 4096 4.58589e-41 1248 22792 4.05299 122.99 131.076 258.169 258.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.001024 4096 4.56837e-41 1248 22736 4.05664 81.0639 131.067 216.242 216.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.001024 4096 4.57748e-41 1248 22784 4.06134 111.314 131.076 246.505 246.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.001024 4096 4.57972e-41 1248 22656 4.04714 74.163 130.762 209.024 209.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.001024 4096 4.56655e-41 1248 22752 4.06528 129.526 131.082 264.725 264.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.001024 4096 4.57748e-41 1248 22608 4.03398 92.3106 131.823 228.218 228.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.001024 4096 4.5751e-41 1248 22720 4.0575 122.198 130.934 257.239 257.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.001024 4096 4.57622e-41 1248 22560 4.02925 90.3406 130.405 224.828 224.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.001024 4096 4.58981e-41 1248 22752 4.06083 154.362 131.082 289.559 289.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.001024 4096 4.56613e-41 1248 22656 4.05485 101.556 131.207 236.87 236.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.001024 4096 4.58939e-41 1248 22700 4.05504 152.769 130.826 287.701 287.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.001024 4096 4.5744e-41 1248 22600 4.05485 106.73 130.939 241.775 241.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.001024 4096 4.58028e-41 1248 22736 4.05555 148.69 131.191 283.989 284.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.001024 4096 4.58042e-41 1248 22624 4.05782 100.734 131.191 236.036 236.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.001024 4096 4.5793e-41 1248 22680 4.0513 144.526 130.949 279.579 279.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.001024 4096 4.57944e-41 1248 22560 4.05514 96.3113 130.828 231.246 231.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.001024 4096 4.58253e-41 1248 22656 4.04771 138.704 130.837 273.643 273.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 0.001024 4096 4.57496e-41 1248 22528 4.04739 95.2579 130.722 230.077 230.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.001024 4096 4.56851e-41 1225 22848 4.05392 110.858 131.069 246.035 246.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.001024 4096 4.57328e-41 1225 22840 4.05555 101.229 131.098 236.435 236.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.001024 4096 4.58813e-41 1225 22800 4.05216 67.7356 131.223 203.067 203.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.001024 4096 4.56837e-41 1225 22800 4.05098 107.26 131.053 242.418 242.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.001024 4096 4.57342e-41 1225 22752 4.0472 74.156 130.927 209.184 209.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.001024 4096 4.58211e-41 1225 22792 4.0504 114.691 130.934 249.725 249.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 0.001024 4096 4.57776e-41 1225 22736 4.0448 75.1449 130.929 210.171 210.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.001024 4096 4.58785e-41 1225 22784 4.05434 113.725 131.039 248.871 248.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.001024 4096 4.55618e-41 1225 22656 4.03107 75.1036 130.706 209.893 209.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.001024 4096 4.56025e-41 1225 22752 4.05808 127.549 130.802 262.463 262.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.001024 4096 4.58547e-41 1225 22608 4.02445 92.9423 130.524 227.543 227.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.001024 4096 4.57314e-41 1225 22800 4.05213 123.35 131.12 258.572 258.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 0.001024 4096 4.56389e-41 1225 22720 4.05469 88.554 131.211 223.872 223.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.001024 4096 4.57398e-41 1225 22752 4.05005 148.929 131.036 284.067 284.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.001024 4096 4.58785e-41 1225 22656 4.05299 100.626 130.932 235.664 235.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.001024 4096 4.57314e-41 1225 22700 4.04189 149.09 130.784 283.965 284.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.001024 4096 4.56571e-41 1225 22600 4.03981 103.25 130.771 238.112 238.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 0.001024 4096 4.56067e-41 1225 22736 4.04765 142.437 131.054 277.589 277.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 0.001024 4096 4.56977e-41 1225 22624 4.0489 97.0893 131.015 232.205 232.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.001024 4096 4.58981e-41 1225 22680 4.0407 138.438 130.674 273.202 273.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.001024 4096 4.58127e-41 1225 22560 4.04086 94.829 130.781 229.701 229.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.001024 4096 4.56277e-41 1225 22656 4.03635 134.026 130.7 268.812 268.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 0.001024 4096 4.55912e-41 1225 22528 4.03293 95.1398 131.864 231.091 231.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 0.001024 4096 4.57804e-41 1248 22816 4.05917 100.436 131.204 235.751 235.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1250 0.001024 4096 4.58743e-41 1248 22784 4.06042 67.4099 131.091 202.611 202.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 0.001024 4096 4.57104e-41 1248 22800 4.0569 104.701 131.17 239.978 240.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 0.001024 4096 4.58673e-41 1248 22720 4.0559 69.2081 130.818 204.133 204.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 0.001024 4096 4.56907e-41 1248 22800 4.05821 111.754 131.088 246.95 247.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 0.001024 4096 4.58225e-41 1248 22752 4.05536 73.7002 131.192 208.999 209.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 0.001024 4096 4.58337e-41 1248 22792 4.05869 109.056 131.102 244.266 244.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 0.001024 4096 4.58743e-41 1248 22736 4.0569 72.7149 131.209 208.03 208.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 0.001024 4096 4.57244e-41 1248 22680 4.05862 61.2168 131.194 196.52 196.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 0.001024 4096 4.57958e-41 1248 22784 4.05536 105.341 131.108 240.555 240.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 0.001024 4096 4.58841e-41 1248 22656 4.0489 71.7348 130.715 206.551 206.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 0.001024 4096 4.56991e-41 1248 22656 4.05914 60.8543 131.182 196.147 196.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 0.001024 4096 4.57426e-41 1248 22752 4.05616 153.527 131.077 288.711 288.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 0.001024 4096 4.56809e-41 1248 22608 4.03766 100.786 130.679 235.554 235.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 0.001024 4096 4.56963e-41 1248 22464 4.02838 84.9707 130.277 219.329 219.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 0.001024 4096 4.58084e-41 1248 22720 4.05549 144.772 130.937 279.814 279.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 0.001024 4096 4.55674e-41 1248 22560 4.03149 102.49 130.49 237.063 237.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 0.001024 4096 4.58617e-41 1248 22560 4.05619 85.0474 130.935 220.09 220.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 0.001024 4096 4.56165e-41 1248 22752 4.05482 137.253 131.196 272.554 272.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 0.001024 4096 4.57244e-41 1248 22656 4.05661 92.3442 131.102 227.558 227.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 0.001024 4096 4.57076e-41 1248 22464 4.03421 81.3875 130.669 216.144 216.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 0.001024 4096 4.5779e-41 1248 22700 4.05709 136.19 130.846 271.147 271.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 0.001024 4096 4.57146e-41 1248 22600 4.05306 96.5472 130.951 231.602 231.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 0.001024 4096 4.56039e-41 1248 22500 4.05299 83.0027 130.921 218.024 218.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 0.001024 4096 4.58449e-41 1248 22736 4.05485 131.374 131.16 266.641 266.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 0.001024 4096 4.57244e-41 1248 22624 4.05504 94.5017 131.086 229.697 229.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 0.001024 4096 4.58687e-41 1248 22512 4.05722 79.2221 131.21 214.544 214.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 0.001024 4096 4.58393e-41 1248 22680 4.05299 130.365 130.844 265.313 265.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 0.001024 4096 4.58098e-41 1248 22560 4.0568 95.619 130.793 230.518 230.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 0.001024 4096 4.55786e-41 1248 22320 4.02842 74.1478 130.188 208.416 208.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 0.001024 4096 4.56305e-41 1248 22656 4.0489 130.726 130.839 265.666 265.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 0.001024 4096 4.57216e-41 1248 22528 4.0456 91.3453 130.71 226.153 226.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 0.001024 4096 4.57048e-41 1248 22272 4.02557 83.4171 130.163 217.657 217.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.001024 4096 4.56991e-41 1240 22816 4.0559 102.109 131.123 237.339 237.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1250 0.001024 4096 4.56235e-41 1240 22784 4.06134 68.7616 131.282 204.158 204.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.001024 4096 4.5807e-41 1240 22800 4.06032 114.883 131.113 250.11 250.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.001024 4096 4.57538e-41 1240 22720 4.05094 76.4522 130.869 211.424 211.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.001024 4096 4.58659e-41 1240 22680 4.04749 65.2352 130.794 200.132 200.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.001024 4096 4.5559e-41 1240 22800 4.05347 106.597 131.138 241.84 241.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.001024 4096 4.57272e-41 1240 22752 4.05507 72.6063 131.137 207.852 207.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.001024 4096 4.59079e-41 1240 22608 4.03382 60.9143 130.604 195.603 195.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.001024 4096 4.58519e-41 1240 22792 4.05466 146.612 131.048 281.766 281.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.001024 4096 4.57692e-41 1240 22736 4.05562 96.6185 131.033 231.759 231.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.001024 4096 4.56095e-41 1240 22680 4.06074 80.0857 131.133 215.329 215.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.001024 4096 4.58056e-41 1240 22784 4.06118 136.856 130.99 271.959 272.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.001024 4096 4.57524e-41 1240 22656 4.0448 86.825 130.815 221.733 221.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.001024 4096 4.57188e-41 1240 22656 4.0592 72.6839 131.002 207.796 207.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.001024 4096 4.56809e-41 1240 22752 4.05437 141.945 131 277.054 277.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.001024 4096 4.59023e-41 1240 22608 4.03642 95.9534 130.639 230.68 230.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 0.001024 4096 4.57174e-41 1240 22464 4.02995 85.7493 130.254 220.086 220.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.001024 4096 4.5758e-41 1240 22464 4.03862 76.1485 130.518 210.756 210.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.001024 4096 4.58421e-41 1240 22720 4.05082 135.152 130.868 270.123 270.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.001024 4096 4.5594e-41 1240 22560 4.03578 93.7836 130.467 228.34 228.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.001024 4096 4.56109e-41 1240 22560 4.04691 81.4474 130.897 216.443 216.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 0.001024 4096 4.5772e-41 1240 22400 4.0319 78.3202 130.35 212.752 212.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.001024 4096 4.55604e-41 1240 22752 4.06118 127.908 131.138 263.162 263.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.001024 4096 4.59093e-41 1240 22656 4.05754 92.4457 131.049 227.605 227.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.001024 4096 4.58491e-41 1240 22464 4.03456 77.4881 130.534 212.108 212.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.001024 4096 4.57286e-41 1240 22272 4.02822 73.7953 130.128 208.001 208.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.001024 4096 4.58491e-41 1240 22700 4.0489 131.334 130.882 266.316 266.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.001024 4096 4.5758e-41 1240 22600 4.04918 93.0927 130.879 228.072 228.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 0.001024 4096 4.56599e-41 1240 22500 4.05002 81.7175 130.774 216.594 216.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 0.001024 4096 4.56837e-41 1240 22400 4.05078 75.8645 130.775 210.742 210.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.001024 4096 4.56739e-41 1248 22816 4.05504 111.352 131.083 246.545 246.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 0.001024 4096 4.57062e-41 1248 22784 4.05709 74.3247 131.059 209.491 209.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1250 0.001024 4096 4.55786e-41 1248 22752 4.05478 61.5687 131.066 196.744 196.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.001024 4096 4.58631e-41 1248 22800 4.05914 107.76 131.06 242.932 242.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.001024 4096 4.55548e-41 1248 22720 4.05501 72.8433 130.947 207.896 207.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.001024 4096 4.58211e-41 1248 22680 4.05546 60.2071 130.819 195.133 195.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.001024 4096 4.58659e-41 1248 22800 4.05709 144.019 131.053 279.176 279.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 0.001024 4096 4.56179e-41 1248 22752 4.05798 93.0611 131.194 228.367 228.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 0.001024 4096 4.58295e-41 1248 22608 4.04003 77.6102 130.569 212.27 212.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 0.001024 4096 4.57734e-41 1248 22656 4.05693 66.6133 131.184 201.907 201.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.001024 4096 4.59037e-41 1248 22792 4.05472 135.273 131.192 270.569 270.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 0.001024 4096 4.55772e-41 1248 22736 4.05379 87.5622 131.052 222.719 222.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.001024 4096 4.56991e-41 1248 22680 4.05747 74.4397 131.193 209.745 209.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 0.001024 4096 4.5594e-41 1248 22624 4.05709 66.3797 131.056 201.542 201.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 0.001024 4096 4.56543e-41 1248 22784 4.05709 126.902 131.087 262.097 262.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 0.001024 4096 4.5587e-41 1248 22656 4.04573 83.2246 130.72 218.043 218.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 0.001024 4096 4.56585e-41 1248 22656 4.05734 70.3772 131.101 205.588 205.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 0.001024 4096 4.56571e-41 1248 22528 4.04918 63.3845 130.866 198.349 198.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 0.001024 4096 4.56067e-41 1248 22752 4.05696 129.935 130.962 265.004 265.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 0.001024 4096 4.56249e-41 1248 22608 4.0305 93.7738 130.662 228.518 228.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 0.001024 4096 4.56277e-41 1248 22464 4.02842 79.415 130.466 213.961 214.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 0.001024 4096 4.57146e-41 1248 22464 4.03322 79.4747 130.558 214.117 214.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.001024 4096 4.57916e-41 1248 22720 4.05373 129.085 130.832 264.022 264.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 0.001024 4096 4.56319e-41 1248 22560 4.02637 93.6339 130.385 228.098 228.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.001024 4096 4.56781e-41 1248 22560 4.05405 79.6155 130.951 214.673 214.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 0.001024 4096 4.57608e-41 1248 22400 4.03251 74.1492 130.497 208.733 208.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 0.001024 4096 4.57468e-41 1250 22816 4.05709 113.99 131.083 249.181 249.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 0.001024 4096 4.57454e-41 1250 22784 4.05709 77.3509 131.204 212.665 212.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1250 0.001024 4096 4.58785e-41 1250 22752 4.05936 63.967 131.111 199.189 199.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 0.001024 4096 4.57356e-41 1250 22800 4.05584 106.861 131.148 242.115 242.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 0.001024 4096 4.56781e-41 1250 22720 4.05728 72.6178 130.839 207.567 207.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 0.001024 4096 4.5779e-41 1250 22680 4.05478 61.8021 130.929 196.839 196.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 0.001024 4096 4.56529e-41 1250 22560 4.0343 54.9493 130.532 189.567 189.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 0.001024 4096 4.57874e-41 1250 22800 4.05526 142.633 131.068 277.807 277.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 0.001024 4096 4.57972e-41 1250 22752 4.06118 91.7024 131.095 226.909 226.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 0.001024 4096 4.57062e-41 1250 22608 4.03456 77.0672 130.599 211.762 211.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 0.001024 4096 4.57692e-41 1250 22656 4.06131 66.7464 131.09 201.949 202.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 0.001024 4096 4.55604e-41 1250 22792 4.05699 131.451 131.22 266.779 266.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 0.001024 4096 4.55632e-41 1250 22736 4.05299 86.7145 131.196 222.013 222.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 0.001024 4096 4.57496e-41 1250 22680 4.05472 72.4486 131.118 207.672 207.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 0.001024 4096 4.56123e-41 1250 22624 4.05709 66.7354 131.09 201.933 201.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 0.001024 4096 4.58253e-41 1250 22784 4.05763 126.579 131.114 261.803 261.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 0.001024 4096 4.55548e-41 1250 22656 4.0473 86.7225 130.749 221.57 221.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 0.001024 4096 4.58028e-41 1250 22656 4.05718 72.2222 131.206 207.536 207.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 0.001024 4096 4.58883e-41 1250 22528 4.04819 64.2858 130.737 199.122 199.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 0.001024 4096 4.55674e-41 1250 22752 4.05709 135.657 130.967 270.733 270.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 0.001024 4096 4.56683e-41 1250 22608 4.03251 98.013 130.576 232.671 232.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 0.001024 4096 4.56417e-41 1250 22464 4.02637 82.128 130.19 216.396 216.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 0.001024 4096 4.56179e-41 1250 22464 4.03456 78.7215 130.604 213.411 213.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 0.001024 4096 4.5807e-41 1250 22320 4.02861 72.6246 130.288 206.993 207.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 0.001024 4096 4.56221e-41 1250 22720 4.05299 130.516 130.949 265.566 265.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 0.001024 4096 4.57524e-41 1250 22560 4.03254 93.6514 130.514 228.25 228.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 0.001024 4096 4.57272e-41 1250 22560 4.05251 80.1376 130.857 215.098 215.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 0.001024 4096 4.58729e-41 1250 22400 4.03251 74.6045 130.514 209.205 209.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 0.001024 4096 4.56291e-41 1250 22400 4.05504 71.974 130.833 206.916 206.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 0.001024 4096 4.55828e-41 1260 22784 4.05069 107.416 131.113 242.633 242.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 0.001024 4096 4.5737e-41 1260 22720 4.04518 72.8004 130.837 207.733 207.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1250 0.001024 4096 4.58911e-41 1260 22656 4.04038 61.2618 130.643 195.994 196.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1250 0.001024 4096 4.58211e-41 1260 22656 4.04685 53.8153 130.843 188.757 188.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 0.001024 4096 4.57174e-41 1260 22760 4.0408 143.368 131.031 278.494 278.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 0.001024 4096 4.56081e-41 1260 22720 4.04061 92.5275 130.912 227.534 227.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 0.001024 4096 4.56963e-41 1260 22680 4.04275 77.0079 130.908 212.012 212.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 0.001024 4096 4.57033e-41 1260 22560 4.02397 66.6419 130.495 201.214 201.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 0.001024 4096 4.57482e-41 1260 22752 4.04397 132.911 131.026 268.034 268.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 0.001024 4096 4.56907e-41 1260 22656 4.04275 86.6263 130.666 221.391 221.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 0.001024 4096 4.55926e-41 1260 22608 4.03741 73.0328 130.669 207.794 207.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 0.001024 4096 4.58645e-41 1260 22464 4.01485 66.689 130.161 200.918 200.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 0.001024 4096 4.58547e-41 1260 22560 4.0448 59.8832 130.912 194.891 194.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 0.001024 4096 4.5751e-41 1260 22736 4.0401 127.171 130.989 262.251 262.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 0.001024 4096 4.5744e-41 1260 22624 4.03011 84.73 130.563 219.374 219.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 0.001024 4096 4.55772e-41 1260 22512 4.00179 72.5279 130.388 206.967 207.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 0.001024 4096 4.58197e-41 1260 22400 4.01613 63.285 130.061 197.412 197.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 0.001024 4096 4.56123e-41 1260 22400 4.00451 57.1261 130.268 191.449 191.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 0.001024 4096 4.5793e-41 1260 22720 4.04627 116.824 130.905 251.828 251.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 0.001024 4096 4.55646e-41 1260 22656 4.04608 81.2605 130.819 216.178 216.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 0.001024 4096 4.57748e-41 1260 22464 4.02022 68.3663 130.152 202.59 202.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 0.001024 4096 4.56389e-41 1260 22528 4.04397 62.0813 130.906 197.085 197.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 0.001024 4096 4.56781e-41 1260 22400 4.02451 56.8633 130.585 191.525 191.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 0.001024 4096 4.57958e-41 1280 22752 4.05834 108.124 130.973 243.206 243.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 0.001024 4096 4.56571e-41 1280 22720 4.05914 72.3456 131.065 207.522 207.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1250 0.001024 4096 4.57118e-41 1280 22656 4.05914 61.4721 130.785 196.368 196.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1250 0.001024 4096 4.57426e-41 1280 22656 4.0591 53.4938 131.063 188.668 188.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 0.001024 4096 4.55983e-41 1280 22760 4.0616 141.807 131.132 277.054 277.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 0.001024 4096 4.58589e-41 1280 22720 4.05821 89.5222 131.036 224.669 224.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 0.001024 4096 4.56795e-41 1280 22680 4.05696 74.2587 131.135 209.502 209.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 0.001024 4096 4.58098e-41 1280 22560 4.03661 66.2467 130.631 200.968 201.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 0.001024 4096 4.57496e-41 1280 22600 4.05728 60.266 131.036 195.409 195.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 0.001024 4096 4.59051e-41 1280 22752 4.05914 130.747 131.041 265.9 265.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 0.001024 4096 4.58421e-41 1280 22656 4.05709 84.5883 130.905 219.6 219.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 0.001024 4096 4.5566e-41 1280 22608 4.05491 70.8362 130.903 205.847 205.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 0.001024 4096 4.56613e-41 1280 22464 4.0345 64.3611 130.285 198.734 198.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 0.001024 4096 4.58841e-41 1280 22560 4.05782 57.3992 131.14 192.653 192.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 0.001024 4096 4.5758e-41 1280 22736 4.05926 125.078 131.092 260.281 260.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 0.001024 4096 4.58799e-41 1280 22624 4.04275 82.0333 130.813 216.939 217.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 0.001024 4096 4.58042e-41 1280 22512 4.02928 70.0691 130.402 204.552 204.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 0.001024 4096 4.55576e-41 1280 22400 4.02934 62.5883 130.196 196.864 196.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 0.001024 4096 4.55898e-41 1280 22400 4.03139 55.7624 130.511 190.357 190.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 0.001024 4096 4.56445e-41 1280 22720 4.06118 117.877 131.079 253.069 253.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 0.001024 4096 4.58673e-41 1280 22656 4.05562 79.8236 130.935 214.868 214.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 0.001024 4096 4.58631e-41 1280 22464 4.03456 67.819 130.286 202.194 202.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 0.001024 4096 4.58337e-41 1280 22528 4.06854 60.7788 130.98 195.882 195.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 0.001024 4096 4.57118e-41 1280 22400 4.0407 55.4496 130.587 190.132 190.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 0.001024 4096 4.58869e-41 1280 22272 4.03293 54.0487 130.265 188.398 188.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1250 0.001024 4096 4.58393e-41 1280 22784 4.05523 107.442 131.139 242.687 242.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 0.001024 4096 4.56207e-41 1280 22752 4.05872 117.872 131.064 253.047 253.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 0.001024 4096 4.56557e-41 1280 22720 4.05706 80.2775 131.075 215.463 215.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 0.001024 4096 4.56249e-41 1280 22656 4.05504 66.6563 130.907 201.672 201.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 0.001024 4096 4.5559e-41 1280 22656 4.05568 60.9719 131.083 196.163 196.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 0.001024 4096 4.56263e-41 1280 22560 4.04016 55.3885 130.728 190.21 190.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1250 0.001024 4096 4.57566e-41 1280 22464 4.03514 52.9859 130.378 187.45 187.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1250 0.001024 4096 4.58729e-41 1280 22400 4.02915 50.133 130.193 184.407 184.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1250 0.001024 4096 4.58561e-41 1280 22528 4.05654 47.2376 130.956 182.302 182.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1250 0.001024 4096 4.57062e-41 1260 22400 4.01478 45.726 130.086 179.882 179.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1250 0.001024 4096 4.55618e-41 1280 22400 4.02803 47.1464 130.208 181.433 181.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1250 0.001024 4096 4.56081e-41 1250 22400 4.02765 47.318 130.287 181.685 181.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1250 0.001024 4096 4.58127e-41 1248 22400 4.03155 45.9646 130.183 180.229 180.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1250 0.001024 4096 4.55744e-41 1248 22656 4.04698 52.4708 130.863 187.432 187.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1250 0.001024 4096 4.57202e-41 1248 22080 4.01507 73.0846 129.648 206.8 206.864
