<def f='tvm/include/tvm/tir/stmt.h' l='1354' macro='1' type='void tvm::tir::BlockRealize::BlockRealize(const tvm::tir::BlockRealize &amp; other)'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1199' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1205' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1212' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1221' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
<use f='tvm/src/tir/schedule/primitive/reduction.cc' l='1221' u='c' c='_ZN3tvm3tir7RFactorENS0_13ScheduleStateERKNS0_8StmtSRefEi'/>
