Notice 0: Reading LEF file:  NangateOpenCellLibrary.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  NangateOpenCellLibrary.lef
Info: Added 57 rows of 422 sites.
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          2494
 * Num of I/O            54
 * Num of I/O w/sink     54
 * Num of I/O w/o sink   0
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 57
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO]#Endcaps inserted: 114
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 0
Running tapcell... Done!
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: gcd_pdn.cfg
[INFO] [PDNG-0008] Design Name is gcd
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 40.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
Startpoint: _878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (propagated)
   0.00    0.00 ^ _878_/CK (DFF_X1)
   0.08    0.08 ^ _878_/Q (DFF_X1)
   0.10    0.18 ^ _752_/Z (BUF_X1)
   0.06    0.24 ^ _540_/ZN (XNOR2_X2)
   0.02    0.27 v _562_/ZN (AOI21_X4)
   0.01    0.28 ^ _568_/ZN (INV_X4)
   0.01    0.29 v _579_/ZN (NAND2_X2)
   0.02    0.31 ^ _580_/ZN (NAND2_X4)
   0.01    0.33 v _611_/ZN (NAND2_X2)
   0.02    0.35 ^ _614_/ZN (NAND2_X2)
   0.03    0.38 ^ _647_/ZN (AND2_X2)
   0.01    0.38 v _648_/ZN (INV_X2)
   0.03    0.41 v _651_/ZN (AND3_X4)
   0.06    0.47 v _665_/ZN (OR3_X4)
   0.03    0.49 ^ _669_/ZN (AOI21_X4)
   0.01    0.50 v _676_/ZN (NOR2_X2)
   0.04    0.54 v _677_/ZN (XNOR2_X1)
   0.03    0.57 v _678_/ZN (AND2_X2)
   0.03    0.60 ^ _681_/ZN (OAI21_X1)
   0.02    0.62 v _682_/ZN (OAI21_X1)
   0.03    0.64 v _810_/Z (BUF_X1)
   0.00    0.64 v _876_/D (DFF_X1)
           0.64   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (propagated)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _876_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.64   data arrival time
---------------------------------------------------------
           9.32   slack (MET)


[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (180500, 182000)
[INFO] NumInstances = 569
[INFO] NumPlaceInstances = 455
[INFO] NumFixedInstances = 114
[INFO] NumDummyInstances = 0
[INFO] NumNets = 526
[INFO] NumPins = 1446
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (200260, 201600)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (180500, 182000)
[INFO] CoreArea = 25593456000
[INFO] NonPlaceInstsArea = 121296000
[INFO] PlaceInstsArea = 2756824000
[INFO] Util(%) = 10.822890
[INFO] StdInstsArea = 2756824000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 5.64372e-08 HPWL: 13903360
[InitialPlace]  Iter: 2 CG Error: 5.23469e-08 HPWL: 11393402
[InitialPlace]  Iter: 3 CG Error: 7.76085e-08 HPWL: 11379483
[InitialPlace]  Iter: 4 CG Error: 9.44918e-08 HPWL: 11398696
[InitialPlace]  Iter: 5 CG Error: 1.16677e-07 HPWL: 11388797
[INFO] FillerInit: NumGCells = 3149
[INFO] FillerInit: NumGNets = 526
[INFO] FillerInit: NumGPins = 1446
[INFO] TargetDensity = 0.700000
[INFO] AveragePlaceInstArea = 6058953
[INFO] IdealBinArea = 8655647
[INFO] IdealBinCnt = 2956
[INFO] TotalBinArea = 25593456000
[INFO] BinCnt = (32, 32)
[INFO] BinSize = (5012, 4988)
[INFO] NumBins = 1024
[NesterovSolve] Iter: 1 overflow: 0.883089 HPWL: 8703903
[NesterovSolve] Iter: 10 overflow: 0.597961 HPWL: 11195302
[NesterovSolve] Iter: 20 overflow: 0.579419 HPWL: 11043108
[NesterovSolve] Iter: 30 overflow: 0.583265 HPWL: 11045302
[NesterovSolve] Iter: 40 overflow: 0.582688 HPWL: 11049959
[NesterovSolve] Iter: 50 overflow: 0.58185 HPWL: 11047474
[NesterovSolve] Iter: 60 overflow: 0.581729 HPWL: 11048225
[NesterovSolve] Iter: 70 overflow: 0.58167 HPWL: 11046560
[NesterovSolve] Iter: 80 overflow: 0.581662 HPWL: 11045051
[NesterovSolve] Iter: 90 overflow: 0.582171 HPWL: 11049951
[NesterovSolve] Iter: 100 overflow: 0.582134 HPWL: 11050512
[NesterovSolve] Iter: 110 overflow: 0.581554 HPWL: 11049216
[NesterovSolve] Iter: 120 overflow: 0.580819 HPWL: 11048560
[NesterovSolve] Iter: 130 overflow: 0.5799 HPWL: 11050261
[NesterovSolve] Iter: 140 overflow: 0.578877 HPWL: 11056721
[NesterovSolve] Iter: 150 overflow: 0.577165 HPWL: 11064967
[NesterovSolve] Iter: 160 overflow: 0.574309 HPWL: 11068704
[NesterovSolve] Iter: 170 overflow: 0.570233 HPWL: 11056840
[NesterovSolve] Iter: 180 overflow: 0.563972 HPWL: 11031665
[NesterovSolve] Iter: 190 overflow: 0.553044 HPWL: 11022464
[NesterovSolve] Iter: 200 overflow: 0.536222 HPWL: 10978428
[NesterovSolve] Iter: 210 overflow: 0.516566 HPWL: 10889335
[NesterovSolve] Iter: 220 overflow: 0.491973 HPWL: 10804327
[NesterovSolve] Iter: 230 overflow: 0.465864 HPWL: 10638559
[NesterovSolve] Iter: 240 overflow: 0.432329 HPWL: 10690148
[NesterovSolve] Iter: 250 overflow: 0.392579 HPWL: 10654603
[NesterovSolve] Iter: 260 overflow: 0.341988 HPWL: 10639965
[NesterovSolve] Iter: 270 overflow: 0.307809 HPWL: 10640793
[NesterovSolve] Iter: 280 overflow: 0.270617 HPWL: 10649459
[NesterovSolve] Iter: 290 overflow: 0.237542 HPWL: 10674439
[NesterovSolve] Iter: 300 overflow: 0.214077 HPWL: 10723002
[NesterovSolve] Iter: 310 overflow: 0.190957 HPWL: 10759241
[NesterovSolve] Iter: 320 overflow: 0.165744 HPWL: 10786028
[NesterovSolve] Iter: 330 overflow: 0.136463 HPWL: 10816491
[NesterovSolve] Iter: 340 overflow: 0.119174 HPWL: 10853096
[NesterovSolve] Iter: 350 overflow: 0.102502 HPWL: 10875546
[NesterovSolve] Finished with Overflow: 0.0975161
Inserted 35 input buffers.
Inserted 18 output buffers.
Resized 126 instances.
Inserted 0 hold buffers.
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "nangate45.lut"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "nangate45.sol_list"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 Using OpenSTA to find clock roots.
 Looking for clock sources...
    Clock names: clk 
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Number of user-input clocks: 1 ( "clk" )
 Looking for clock nets in the design
 Net "clk" found
clk
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clk...
    Tot. number of sinks: 35
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(52792, 73834), (122706, 134961)]
 Normalized sink region: [(2.6396, 3.6917), (6.1353, 6.74805)]
    Width:  3.4957
    Height: 3.05635
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 18
    Sub-region size: 1.74785 X 3.05635
    Segment length (rounded): 1
    Key: 5029 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 2
    Direction: Vertical
    # sinks per sub-region: 9
    Sub-region size: 1.74785 X 1.52818
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 35
 Clock topology of net "clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 20221.7 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clk" to DB
    Created 7 clock buffers.
    Created 7 clock nets.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances           629
multi row instances         0
fixed instances           114
nets                      588
design area            6398.4 u^2
fixed area               30.3 u^2
movable area            709.2 u^2
utilization                11 %
utilization padded         29 %
rows                       57
row height                1.4 u

Placement Analysis
--------------------------------
total displacement     3268.5 u
average displacement      5.2 u
max displacement         26.6 u
original HPWL          6011.8 u
legalized HPWL        10206.1 u
delta HPWL                 70 %

Adjust layer 2 in 50.0%
Adjust layer 3 in 50.0%

 *****************
 *   FastRoute   *
 *****************

[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0.15
[PARAMS] Unidirectional routing: 1
[PARAMS] Clock net routing: 0
[PARAMS] Grid origin: (-1, -1)
Initializing grid...
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 3291
[INFO] #DB Macros: 0
Initializing grid... Done!
Initializing routing layers...
Initializing routing layers... Done!
Initializing routing tracks...
Initializing routing tracks... Done!
Setting capacities...
Setting capacities... Done!
Setting spacings and widths...
Setting spacings and widths... Done!
Initializing nets...
Checking pin placement...
Checking pin placement... Done!
Initializing nets... Done!
Adjusting grid...
Adjusting grid... Done!
Computing track adjustments...
Computing track adjustments... Done!
Computing obstacles adjustments...
[INFO] Processing 8852 obstacles in layer 1
[INFO] Processing 3 obstacles in layer 4
[INFO] Processing 4 obstacles in layer 7
Computing obstacles adjustments... Done!
Computing user defined adjustments...
Computing user defined adjustments... Done!
Computing user defined layers adjustments...
Computing user defined layers adjustments... Done!
[INFO] Elapsed time: 0.065497
Running FastRoute...

Running extra iterations to remove overflow...
Update congestion history type 1
[INFO] iteration 1, enlarge 20, costheight 9, threshold 10 via cost 2 
[INFO] log_coef 0.766449, healingTrigger 0 cost_step 5 L 1 cost_type 1 updatetype 1
Update congestion history type 1
[INFO] iteration 2, enlarge 23, costheight 14, threshold 6 via cost 2 
[INFO] log_coef 0.953011, healingTrigger 0 cost_step 5 L 1 cost_type 1 updatetype 1

Final usage/overflow report: 

[Overflow Report] Total Usage   : 4974
[Overflow Report] Total Capacity: 61152
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 4974
[INFO] Final number of vias : 3482
[INFO] Final usage 3D       : 15420
Getting results...
Getting results... Done!

Running FastRoute... Done!
[INFO] Total wirelength: 20890.800781 um
[INFO] Elapsed time: 0.105689
Writing guides...
[INFO] Num routed nets: 570
Writing guides... Done!
Placed 1493 filler instances.
Startpoint: _860_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _859_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.10    0.10   clock network delay (propagated)
   0.00    0.10 ^ _860_/CK (DFF_X1)
   0.07    0.17 ^ _860_/QN (DFF_X1)
   0.02    0.20 ^ _756_/Z (BUF_X1)
   0.01    0.21 v _451_/ZN (INV_X1)
   0.02    0.23 ^ _452_/ZN (NAND3_X1)
   0.01    0.24 v _455_/ZN (NAND2_X1)
   0.02    0.26 v _758_/Z (BUF_X1)
   0.00    0.26 v _859_/D (DFF_X1)
           0.26   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.10    0.10   clock network delay (propagated)
   0.00    0.10   clock reconvergence pessimism
           0.10 ^ _859_/CK (DFF_X1)
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.26   data arrival time
---------------------------------------------------------
           0.15   slack (MET)


Startpoint: _883_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.10    0.10   clock network delay (propagated)
   0.00    0.10 ^ _883_/CK (DFF_X1)
   0.10    0.20 ^ _883_/Q (DFF_X1)
   0.05    0.24 ^ _742_/Z (BUF_X1)
   0.05    0.29 ^ _471_/ZN (XNOR2_X1)
   0.06    0.35 ^ _472_/ZN (AND2_X1)
   0.04    0.40 ^ _538_/ZN (AND2_X1)
   0.01    0.41 v _611_/ZN (NAND2_X1)
   0.03    0.44 ^ _614_/ZN (NAND2_X1)
   0.04    0.47 ^ _647_/ZN (AND2_X1)
   0.01    0.48 v _648_/ZN (INV_X1)
   0.03    0.52 v _651_/ZN (AND3_X1)
   0.07    0.59 v _665_/ZN (OR3_X1)
   0.04    0.63 ^ _669_/ZN (AOI21_X1)
   0.01    0.64 v _676_/ZN (NOR2_X1)
   0.04    0.68 v _677_/ZN (XNOR2_X1)
   0.03    0.71 v _678_/ZN (AND2_X1)
   0.03    0.74 ^ _681_/ZN (OAI21_X1)
   0.02    0.76 v _682_/ZN (OAI21_X1)
   0.03    0.78 v _810_/Z (BUF_X1)
   0.00    0.78 v _876_/D (DFF_X1)
           0.78   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.10   10.10   clock network delay (propagated)
   0.00   10.10   clock reconvergence pessimism
          10.10 ^ _876_/CK (DFF_X1)
  -0.03   10.07   library setup time
          10.07   data required time
---------------------------------------------------------
          10.07   data required time
          -0.78   data arrival time
---------------------------------------------------------
           9.29   slack (MET)


wns 0.00
tns 0.00
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   2.77e-06   2.77e-06   8.7%
Combinational          7.70e-06   7.49e-06   1.40e-05   2.92e-05  91.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.70e-06   7.49e-06   1.67e-05   3.19e-05 100.0%
                          24.1%      23.5%      52.4%
Warning: found 16 floatiing nets.
 _422_
 _423_
 _424_
 _425_
 _426_
 _427_
 _428_
 _429_
 _430_
 _431_
 _432_
 _433_
 _434_
 _435_
 _436_
 _437_
Design area 733 u^2 11% utilization.
