$date
	Sun Mar  1 10:20:28 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clk_en_tb $end
$var wire 1 ! ce $end
$var parameter 32 " MAX $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 32 % MAX $end
$var reg 1 ! ce $end
$var reg 4 & sig_cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100 %
b1100 "
$end
#0
$dumpvars
bx &
1$
0#
x!
$end
#5000
b0 &
0!
1#
#10000
0#
#15000
1#
#20000
0#
0$
#25000
b1 &
1#
#30000
0#
#35000
b10 &
1#
#40000
0#
#45000
b11 &
1#
#50000
0#
#55000
b100 &
1#
#60000
0#
#65000
b101 &
1#
#70000
0#
#75000
b110 &
1#
#80000
0#
#85000
b111 &
1#
#90000
0#
#95000
b1000 &
1#
#100000
0#
#105000
b1001 &
1#
#110000
0#
#115000
b1010 &
1#
#120000
0#
#125000
b1011 &
1#
#130000
0#
#135000
b0 &
1!
1#
#140000
0#
#145000
b1 &
0!
1#
#150000
0#
#155000
b10 &
1#
#160000
0#
#165000
b11 &
1#
#170000
0#
#175000
b100 &
1#
#180000
0#
#185000
b101 &
1#
#190000
0#
#195000
b110 &
1#
#200000
0#
#205000
b111 &
1#
#210000
0#
#215000
b1000 &
1#
#220000
0#
1$
#225000
b0 &
1#
#230000
0#
#235000
1#
#240000
0#
0$
#245000
b1 &
1#
#250000
0#
#255000
b10 &
1#
#260000
0#
#265000
b11 &
1#
#270000
0#
#275000
b100 &
1#
#280000
0#
#285000
b101 &
1#
#290000
0#
#295000
b110 &
1#
#300000
0#
#305000
b111 &
1#
#310000
0#
#315000
b1000 &
1#
#320000
0#
#325000
b1001 &
1#
#330000
0#
#335000
b1010 &
1#
#340000
0#
#345000
b1011 &
1#
#350000
0#
#355000
b0 &
1!
1#
#360000
0#
#365000
b1 &
0!
1#
#370000
0#
#375000
b10 &
1#
#380000
0#
#385000
b11 &
1#
#390000
0#
#395000
b100 &
1#
#400000
0#
#405000
b101 &
1#
#410000
0#
#415000
b110 &
1#
#420000
0#
#425000
b111 &
1#
#430000
0#
#435000
b1000 &
1#
#440000
0#
