
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install-info_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017f0 <.init>:
  4017f0:	stp	x29, x30, [sp, #-16]!
  4017f4:	mov	x29, sp
  4017f8:	bl	401d50 <wcrtomb@plt+0x60>
  4017fc:	ldp	x29, x30, [sp], #16
  401800:	ret

Disassembly of section .plt:

0000000000401810 <mbrtowc@plt-0x20>:
  401810:	stp	x16, x30, [sp, #-16]!
  401814:	adrp	x16, 423000 <error@@Base+0x21164>
  401818:	ldr	x17, [x16, #4088]
  40181c:	add	x16, x16, #0xff8
  401820:	br	x17
  401824:	nop
  401828:	nop
  40182c:	nop

0000000000401830 <mbrtowc@plt>:
  401830:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401834:	ldr	x17, [x16]
  401838:	add	x16, x16, #0x0
  40183c:	br	x17

0000000000401840 <memcpy@plt>:
  401840:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401844:	ldr	x17, [x16, #8]
  401848:	add	x16, x16, #0x8
  40184c:	br	x17

0000000000401850 <memmove@plt>:
  401850:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401854:	ldr	x17, [x16, #16]
  401858:	add	x16, x16, #0x10
  40185c:	br	x17

0000000000401860 <strtoul@plt>:
  401860:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401864:	ldr	x17, [x16, #24]
  401868:	add	x16, x16, #0x18
  40186c:	br	x17

0000000000401870 <strlen@plt>:
  401870:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401874:	ldr	x17, [x16, #32]
  401878:	add	x16, x16, #0x20
  40187c:	br	x17

0000000000401880 <fputs@plt>:
  401880:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401884:	ldr	x17, [x16, #40]
  401888:	add	x16, x16, #0x28
  40188c:	br	x17

0000000000401890 <exit@plt>:
  401890:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401894:	ldr	x17, [x16, #48]
  401898:	add	x16, x16, #0x30
  40189c:	br	x17

00000000004018a0 <perror@plt>:
  4018a0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #56]
  4018a8:	add	x16, x16, #0x38
  4018ac:	br	x17

00000000004018b0 <wctype@plt>:
  4018b0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #64]
  4018b8:	add	x16, x16, #0x40
  4018bc:	br	x17

00000000004018c0 <remove@plt>:
  4018c0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #72]
  4018c8:	add	x16, x16, #0x48
  4018cc:	br	x17

00000000004018d0 <sprintf@plt>:
  4018d0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #80]
  4018d8:	add	x16, x16, #0x50
  4018dc:	br	x17

00000000004018e0 <putc@plt>:
  4018e0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #88]
  4018e8:	add	x16, x16, #0x58
  4018ec:	br	x17

00000000004018f0 <iswcntrl@plt>:
  4018f0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #96]
  4018f8:	add	x16, x16, #0x60
  4018fc:	br	x17

0000000000401900 <qsort@plt>:
  401900:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401904:	ldr	x17, [x16, #104]
  401908:	add	x16, x16, #0x68
  40190c:	br	x17

0000000000401910 <__ctype_tolower_loc@plt>:
  401910:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401914:	ldr	x17, [x16, #112]
  401918:	add	x16, x16, #0x70
  40191c:	br	x17

0000000000401920 <snprintf@plt>:
  401920:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401924:	ldr	x17, [x16, #120]
  401928:	add	x16, x16, #0x78
  40192c:	br	x17

0000000000401930 <fclose@plt>:
  401930:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401934:	ldr	x17, [x16, #128]
  401938:	add	x16, x16, #0x80
  40193c:	br	x17

0000000000401940 <nl_langinfo@plt>:
  401940:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401944:	ldr	x17, [x16, #136]
  401948:	add	x16, x16, #0x88
  40194c:	br	x17

0000000000401950 <fopen@plt>:
  401950:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401954:	ldr	x17, [x16, #144]
  401958:	add	x16, x16, #0x90
  40195c:	br	x17

0000000000401960 <iswctype@plt>:
  401960:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401964:	ldr	x17, [x16, #152]
  401968:	add	x16, x16, #0x98
  40196c:	br	x17

0000000000401970 <malloc@plt>:
  401970:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401974:	ldr	x17, [x16, #160]
  401978:	add	x16, x16, #0xa0
  40197c:	br	x17

0000000000401980 <toupper@plt>:
  401980:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401984:	ldr	x17, [x16, #168]
  401988:	add	x16, x16, #0xa8
  40198c:	br	x17

0000000000401990 <wcwidth@plt>:
  401990:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401994:	ldr	x17, [x16, #176]
  401998:	add	x16, x16, #0xb0
  40199c:	br	x17

00000000004019a0 <open@plt>:
  4019a0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #184]
  4019a8:	add	x16, x16, #0xb8
  4019ac:	br	x17

00000000004019b0 <popen@plt>:
  4019b0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #192]
  4019b8:	add	x16, x16, #0xc0
  4019bc:	br	x17

00000000004019c0 <strncmp@plt>:
  4019c0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #200]
  4019c8:	add	x16, x16, #0xc8
  4019cc:	br	x17

00000000004019d0 <bindtextdomain@plt>:
  4019d0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #208]
  4019d8:	add	x16, x16, #0xd0
  4019dc:	br	x17

00000000004019e0 <__libc_start_main@plt>:
  4019e0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #216]
  4019e8:	add	x16, x16, #0xd8
  4019ec:	br	x17

00000000004019f0 <memset@plt>:
  4019f0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #224]
  4019f8:	add	x16, x16, #0xe0
  4019fc:	br	x17

0000000000401a00 <calloc@plt>:
  401a00:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #232]
  401a08:	add	x16, x16, #0xe8
  401a0c:	br	x17

0000000000401a10 <bcmp@plt>:
  401a10:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #240]
  401a18:	add	x16, x16, #0xf0
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #248]
  401a28:	add	x16, x16, #0xf8
  401a2c:	br	x17

0000000000401a30 <__ctype_toupper_loc@plt>:
  401a30:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #256]
  401a38:	add	x16, x16, #0x100
  401a3c:	br	x17

0000000000401a40 <argz_add@plt>:
  401a40:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #264]
  401a48:	add	x16, x16, #0x108
  401a4c:	br	x17

0000000000401a50 <strdup@plt>:
  401a50:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #272]
  401a58:	add	x16, x16, #0x110
  401a5c:	br	x17

0000000000401a60 <strerror@plt>:
  401a60:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #280]
  401a68:	add	x16, x16, #0x118
  401a6c:	br	x17

0000000000401a70 <close@plt>:
  401a70:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #288]
  401a78:	add	x16, x16, #0x120
  401a7c:	br	x17

0000000000401a80 <strrchr@plt>:
  401a80:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #296]
  401a88:	add	x16, x16, #0x128
  401a8c:	br	x17

0000000000401a90 <__gmon_start__@plt>:
  401a90:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #304]
  401a98:	add	x16, x16, #0x130
  401a9c:	br	x17

0000000000401aa0 <btowc@plt>:
  401aa0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #312]
  401aa8:	add	x16, x16, #0x138
  401aac:	br	x17

0000000000401ab0 <fseek@plt>:
  401ab0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #320]
  401ab8:	add	x16, x16, #0x140
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #328]
  401ac8:	add	x16, x16, #0x148
  401acc:	br	x17

0000000000401ad0 <mbsinit@plt>:
  401ad0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #336]
  401ad8:	add	x16, x16, #0x150
  401adc:	br	x17

0000000000401ae0 <argz_next@plt>:
  401ae0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #344]
  401ae8:	add	x16, x16, #0x158
  401aec:	br	x17

0000000000401af0 <feof@plt>:
  401af0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #352]
  401af8:	add	x16, x16, #0x160
  401afc:	br	x17

0000000000401b00 <puts@plt>:
  401b00:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #360]
  401b08:	add	x16, x16, #0x168
  401b0c:	br	x17

0000000000401b10 <memcmp@plt>:
  401b10:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #368]
  401b18:	add	x16, x16, #0x170
  401b1c:	br	x17

0000000000401b20 <textdomain@plt>:
  401b20:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #376]
  401b28:	add	x16, x16, #0x178
  401b2c:	br	x17

0000000000401b30 <getopt_long@plt>:
  401b30:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #384]
  401b38:	add	x16, x16, #0x180
  401b3c:	br	x17

0000000000401b40 <argz_count@plt>:
  401b40:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #392]
  401b48:	add	x16, x16, #0x188
  401b4c:	br	x17

0000000000401b50 <strcmp@plt>:
  401b50:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #400]
  401b58:	add	x16, x16, #0x190
  401b5c:	br	x17

0000000000401b60 <__ctype_b_loc@plt>:
  401b60:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #408]
  401b68:	add	x16, x16, #0x198
  401b6c:	br	x17

0000000000401b70 <fread@plt>:
  401b70:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #416]
  401b78:	add	x16, x16, #0x1a0
  401b7c:	br	x17

0000000000401b80 <free@plt>:
  401b80:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #424]
  401b88:	add	x16, x16, #0x1a8
  401b8c:	br	x17

0000000000401b90 <__ctype_get_mb_cur_max@plt>:
  401b90:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #432]
  401b98:	add	x16, x16, #0x1b0
  401b9c:	br	x17

0000000000401ba0 <freopen@plt>:
  401ba0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #440]
  401ba8:	add	x16, x16, #0x1b8
  401bac:	br	x17

0000000000401bb0 <strchr@plt>:
  401bb0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #448]
  401bb8:	add	x16, x16, #0x1c0
  401bbc:	br	x17

0000000000401bc0 <fwrite@plt>:
  401bc0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #456]
  401bc8:	add	x16, x16, #0x1c8
  401bcc:	br	x17

0000000000401bd0 <strcpy@plt>:
  401bd0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #464]
  401bd8:	add	x16, x16, #0x1d0
  401bdc:	br	x17

0000000000401be0 <strncat@plt>:
  401be0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #472]
  401be8:	add	x16, x16, #0x1d8
  401bec:	br	x17

0000000000401bf0 <memchr@plt>:
  401bf0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #480]
  401bf8:	add	x16, x16, #0x1e0
  401bfc:	br	x17

0000000000401c00 <iswalnum@plt>:
  401c00:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #488]
  401c08:	add	x16, x16, #0x1e8
  401c0c:	br	x17

0000000000401c10 <strstr@plt>:
  401c10:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #496]
  401c18:	add	x16, x16, #0x1f0
  401c1c:	br	x17

0000000000401c20 <dcgettext@plt>:
  401c20:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #504]
  401c28:	add	x16, x16, #0x1f8
  401c2c:	br	x17

0000000000401c30 <pclose@plt>:
  401c30:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #512]
  401c38:	add	x16, x16, #0x200
  401c3c:	br	x17

0000000000401c40 <towupper@plt>:
  401c40:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #520]
  401c48:	add	x16, x16, #0x208
  401c4c:	br	x17

0000000000401c50 <vfprintf@plt>:
  401c50:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #528]
  401c58:	add	x16, x16, #0x210
  401c5c:	br	x17

0000000000401c60 <printf@plt>:
  401c60:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #536]
  401c68:	add	x16, x16, #0x218
  401c6c:	br	x17

0000000000401c70 <__assert_fail@plt>:
  401c70:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #544]
  401c78:	add	x16, x16, #0x220
  401c7c:	br	x17

0000000000401c80 <__errno_location@plt>:
  401c80:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #552]
  401c88:	add	x16, x16, #0x228
  401c8c:	br	x17

0000000000401c90 <tolower@plt>:
  401c90:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #560]
  401c98:	add	x16, x16, #0x230
  401c9c:	br	x17

0000000000401ca0 <getenv@plt>:
  401ca0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #568]
  401ca8:	add	x16, x16, #0x238
  401cac:	br	x17

0000000000401cb0 <putchar@plt>:
  401cb0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #576]
  401cb8:	add	x16, x16, #0x240
  401cbc:	br	x17

0000000000401cc0 <towlower@plt>:
  401cc0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #584]
  401cc8:	add	x16, x16, #0x248
  401ccc:	br	x17

0000000000401cd0 <fprintf@plt>:
  401cd0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #592]
  401cd8:	add	x16, x16, #0x250
  401cdc:	br	x17

0000000000401ce0 <setlocale@plt>:
  401ce0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #600]
  401ce8:	add	x16, x16, #0x258
  401cec:	br	x17

0000000000401cf0 <wcrtomb@plt>:
  401cf0:	adrp	x16, 424000 <mbrtowc@GLIBC_2.17>
  401cf4:	ldr	x17, [x16, #608]
  401cf8:	add	x16, x16, #0x260
  401cfc:	br	x17

Disassembly of section .text:

0000000000401d00 <error@@Base-0x19c>:
  401d00:	mov	x29, #0x0                   	// #0
  401d04:	mov	x30, #0x0                   	// #0
  401d08:	mov	x5, x0
  401d0c:	ldr	x1, [sp]
  401d10:	add	x2, sp, #0x8
  401d14:	mov	x6, sp
  401d18:	movz	x0, #0x0, lsl #48
  401d1c:	movk	x0, #0x0, lsl #32
  401d20:	movk	x0, #0x40, lsl #16
  401d24:	movk	x0, #0x31e8
  401d28:	movz	x3, #0x0, lsl #48
  401d2c:	movk	x3, #0x0, lsl #32
  401d30:	movk	x3, #0x41, lsl #16
  401d34:	movk	x3, #0x1768
  401d38:	movz	x4, #0x0, lsl #48
  401d3c:	movk	x4, #0x0, lsl #32
  401d40:	movk	x4, #0x41, lsl #16
  401d44:	movk	x4, #0x17e8
  401d48:	bl	4019e0 <__libc_start_main@plt>
  401d4c:	bl	401ac0 <abort@plt>
  401d50:	adrp	x0, 423000 <error@@Base+0x21164>
  401d54:	ldr	x0, [x0, #4064]
  401d58:	cbz	x0, 401d60 <wcrtomb@plt+0x70>
  401d5c:	b	401a90 <__gmon_start__@plt>
  401d60:	ret
  401d64:	nop
  401d68:	adrp	x0, 424000 <error@@Base+0x22164>
  401d6c:	add	x0, x0, #0x690
  401d70:	adrp	x1, 424000 <error@@Base+0x22164>
  401d74:	add	x1, x1, #0x690
  401d78:	cmp	x1, x0
  401d7c:	b.eq	401d94 <wcrtomb@plt+0xa4>  // b.none
  401d80:	adrp	x1, 411000 <error@@Base+0xf164>
  401d84:	ldr	x1, [x1, #2056]
  401d88:	cbz	x1, 401d94 <wcrtomb@plt+0xa4>
  401d8c:	mov	x16, x1
  401d90:	br	x16
  401d94:	ret
  401d98:	adrp	x0, 424000 <error@@Base+0x22164>
  401d9c:	add	x0, x0, #0x690
  401da0:	adrp	x1, 424000 <error@@Base+0x22164>
  401da4:	add	x1, x1, #0x690
  401da8:	sub	x1, x1, x0
  401dac:	lsr	x2, x1, #63
  401db0:	add	x1, x2, x1, asr #3
  401db4:	cmp	xzr, x1, asr #1
  401db8:	asr	x1, x1, #1
  401dbc:	b.eq	401dd4 <wcrtomb@plt+0xe4>  // b.none
  401dc0:	adrp	x2, 411000 <error@@Base+0xf164>
  401dc4:	ldr	x2, [x2, #2064]
  401dc8:	cbz	x2, 401dd4 <wcrtomb@plt+0xe4>
  401dcc:	mov	x16, x2
  401dd0:	br	x16
  401dd4:	ret
  401dd8:	stp	x29, x30, [sp, #-32]!
  401ddc:	mov	x29, sp
  401de0:	str	x19, [sp, #16]
  401de4:	adrp	x19, 424000 <error@@Base+0x22164>
  401de8:	ldrb	w0, [x19, #1712]
  401dec:	cbnz	w0, 401dfc <wcrtomb@plt+0x10c>
  401df0:	bl	401d68 <wcrtomb@plt+0x78>
  401df4:	mov	w0, #0x1                   	// #1
  401df8:	strb	w0, [x19, #1712]
  401dfc:	ldr	x19, [sp, #16]
  401e00:	ldp	x29, x30, [sp], #32
  401e04:	ret
  401e08:	b	401d98 <wcrtomb@plt+0xa8>
  401e0c:	sub	sp, sp, #0x50
  401e10:	stp	x22, x21, [sp, #48]
  401e14:	adrp	x22, 424000 <error@@Base+0x22164>
  401e18:	ldr	x8, [x22, #1680]
  401e1c:	stp	x20, x19, [sp, #64]
  401e20:	mov	x20, x2
  401e24:	mov	x21, x1
  401e28:	adrp	x1, 411000 <error@@Base+0xf164>
  401e2c:	adrp	x2, 412000 <error@@Base+0x10164>
  401e30:	mov	x19, x0
  401e34:	add	x1, x1, #0x9a9
  401e38:	add	x2, x2, #0xc45
  401e3c:	mov	x0, x8
  401e40:	stp	x29, x30, [sp, #32]
  401e44:	add	x29, sp, #0x20
  401e48:	bl	401cd0 <fprintf@plt>
  401e4c:	cbz	x21, 401e64 <wcrtomb@plt+0x174>
  401e50:	ldr	x0, [x22, #1680]
  401e54:	adrp	x1, 411000 <error@@Base+0xf164>
  401e58:	add	x1, x1, #0x9a9
  401e5c:	mov	x2, x21
  401e60:	bl	401cd0 <fprintf@plt>
  401e64:	ldp	q1, q0, [x20]
  401e68:	ldr	x0, [x22, #1680]
  401e6c:	mov	x2, sp
  401e70:	mov	x1, x19
  401e74:	stp	q1, q0, [sp]
  401e78:	bl	401c50 <vfprintf@plt>
  401e7c:	ldr	x1, [x22, #1680]
  401e80:	mov	w0, #0xa                   	// #10
  401e84:	bl	4018e0 <putc@plt>
  401e88:	ldp	x20, x19, [sp, #64]
  401e8c:	ldp	x22, x21, [sp, #48]
  401e90:	ldp	x29, x30, [sp, #32]
  401e94:	add	sp, sp, #0x50
  401e98:	ret

0000000000401e9c <error@@Base>:
  401e9c:	sub	sp, sp, #0x120
  401ea0:	stp	x29, x30, [sp, #256]
  401ea4:	add	x29, sp, #0x100
  401ea8:	mov	x8, #0xffffffffffffffc8    	// #-56
  401eac:	mov	x9, sp
  401eb0:	sub	x10, x29, #0x78
  401eb4:	movk	x8, #0xff80, lsl #32
  401eb8:	add	x11, x29, #0x20
  401ebc:	add	x9, x9, #0x80
  401ec0:	add	x10, x10, #0x38
  401ec4:	stp	x9, x8, [x29, #-16]
  401ec8:	stp	x11, x10, [x29, #-32]
  401ecc:	stp	x1, x2, [x29, #-120]
  401ed0:	stp	x3, x4, [x29, #-104]
  401ed4:	stp	x5, x6, [x29, #-88]
  401ed8:	stur	x7, [x29, #-72]
  401edc:	stp	q0, q1, [sp]
  401ee0:	ldp	q0, q1, [x29, #-32]
  401ee4:	sub	x2, x29, #0x40
  401ee8:	mov	x1, xzr
  401eec:	str	x28, [sp, #272]
  401ef0:	stp	q2, q3, [sp, #32]
  401ef4:	stp	q4, q5, [sp, #64]
  401ef8:	stp	q6, q7, [sp, #96]
  401efc:	stp	q0, q1, [x29, #-64]
  401f00:	bl	401e0c <wcrtomb@plt+0x11c>
  401f04:	ldr	x28, [sp, #272]
  401f08:	ldp	x29, x30, [sp, #256]
  401f0c:	add	sp, sp, #0x120
  401f10:	ret
  401f14:	sub	sp, sp, #0x120
  401f18:	stp	x29, x30, [sp, #256]
  401f1c:	add	x29, sp, #0x100
  401f20:	mov	x8, #0xffffffffffffffc8    	// #-56
  401f24:	mov	x9, sp
  401f28:	sub	x10, x29, #0x78
  401f2c:	movk	x8, #0xff80, lsl #32
  401f30:	add	x11, x29, #0x20
  401f34:	add	x9, x9, #0x80
  401f38:	add	x10, x10, #0x38
  401f3c:	stp	x9, x8, [x29, #-16]
  401f40:	stp	x11, x10, [x29, #-32]
  401f44:	stp	x1, x2, [x29, #-120]
  401f48:	stp	x3, x4, [x29, #-104]
  401f4c:	stp	x5, x6, [x29, #-88]
  401f50:	stur	x7, [x29, #-72]
  401f54:	stp	q0, q1, [sp]
  401f58:	ldp	q0, q1, [x29, #-32]
  401f5c:	adrp	x1, 411000 <error@@Base+0xf164>
  401f60:	add	x1, x1, #0x9ae
  401f64:	sub	x2, x29, #0x40
  401f68:	str	x28, [sp, #272]
  401f6c:	stp	q2, q3, [sp, #32]
  401f70:	stp	q4, q5, [sp, #64]
  401f74:	stp	q6, q7, [sp, #96]
  401f78:	stp	q0, q1, [x29, #-64]
  401f7c:	bl	401e0c <wcrtomb@plt+0x11c>
  401f80:	ldr	x28, [sp, #272]
  401f84:	ldp	x29, x30, [sp, #256]
  401f88:	add	sp, sp, #0x120
  401f8c:	ret
  401f90:	sub	sp, sp, #0x120
  401f94:	stp	x29, x30, [sp, #256]
  401f98:	add	x29, sp, #0x100
  401f9c:	mov	x8, #0xffffffffffffffc8    	// #-56
  401fa0:	mov	x9, sp
  401fa4:	sub	x10, x29, #0x78
  401fa8:	movk	x8, #0xff80, lsl #32
  401fac:	add	x11, x29, #0x20
  401fb0:	add	x9, x9, #0x80
  401fb4:	add	x10, x10, #0x38
  401fb8:	stp	x9, x8, [x29, #-16]
  401fbc:	stp	x11, x10, [x29, #-32]
  401fc0:	stp	x1, x2, [x29, #-120]
  401fc4:	stp	x3, x4, [x29, #-104]
  401fc8:	stp	x5, x6, [x29, #-88]
  401fcc:	stur	x7, [x29, #-72]
  401fd0:	stp	q0, q1, [sp]
  401fd4:	ldp	q0, q1, [x29, #-32]
  401fd8:	sub	x2, x29, #0x40
  401fdc:	mov	x1, xzr
  401fe0:	str	x28, [sp, #272]
  401fe4:	stp	q2, q3, [sp, #32]
  401fe8:	stp	q4, q5, [sp, #64]
  401fec:	stp	q6, q7, [sp, #96]
  401ff0:	stp	q0, q1, [x29, #-64]
  401ff4:	bl	401e0c <wcrtomb@plt+0x11c>
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	bl	401890 <exit@plt>
  402000:	stp	x29, x30, [sp, #-80]!
  402004:	str	x25, [sp, #16]
  402008:	stp	x24, x23, [sp, #32]
  40200c:	stp	x22, x21, [sp, #48]
  402010:	stp	x20, x19, [sp, #64]
  402014:	mov	x29, sp
  402018:	mov	x19, x2
  40201c:	mov	x20, x1
  402020:	mov	x21, x0
  402024:	bl	401870 <strlen@plt>
  402028:	mov	x22, x0
  40202c:	mov	x0, x20
  402030:	bl	401870 <strlen@plt>
  402034:	mov	x23, x0
  402038:	mov	x0, x19
  40203c:	bl	401870 <strlen@plt>
  402040:	mov	x24, x0
  402044:	add	w8, w23, w22
  402048:	add	w8, w8, w24
  40204c:	add	w8, w8, #0x1
  402050:	sxtw	x0, w8
  402054:	bl	405c50 <error@@Base+0x3db4>
  402058:	mov	x1, x21
  40205c:	mov	x25, x0
  402060:	bl	401bd0 <strcpy@plt>
  402064:	add	x0, x0, w22, sxtw
  402068:	mov	x1, x20
  40206c:	bl	401bd0 <strcpy@plt>
  402070:	add	x0, x0, w23, sxtw
  402074:	mov	x1, x19
  402078:	bl	401bd0 <strcpy@plt>
  40207c:	strb	wzr, [x0, w24, sxtw]
  402080:	mov	x0, x25
  402084:	ldp	x20, x19, [sp, #64]
  402088:	ldp	x22, x21, [sp, #48]
  40208c:	ldp	x24, x23, [sp, #32]
  402090:	ldr	x25, [sp, #16]
  402094:	ldp	x29, x30, [sp], #80
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-48]!
  4020a0:	add	w8, w1, #0x1
  4020a4:	stp	x20, x19, [sp, #32]
  4020a8:	mov	x20, x0
  4020ac:	sxtw	x0, w8
  4020b0:	str	x21, [sp, #16]
  4020b4:	mov	x29, sp
  4020b8:	mov	w19, w1
  4020bc:	bl	405c50 <error@@Base+0x3db4>
  4020c0:	cmp	w19, #0x1
  4020c4:	mov	x21, x0
  4020c8:	b.lt	4020dc <error@@Base+0x240>  // b.tstop
  4020cc:	mov	w2, w19
  4020d0:	mov	x0, x21
  4020d4:	mov	x1, x20
  4020d8:	bl	401840 <memcpy@plt>
  4020dc:	strb	wzr, [x21, w19, sxtw]
  4020e0:	mov	x0, x21
  4020e4:	ldp	x20, x19, [sp, #32]
  4020e8:	ldr	x21, [sp, #16]
  4020ec:	ldp	x29, x30, [sp], #48
  4020f0:	ret
  4020f4:	stp	x29, x30, [sp, #-32]!
  4020f8:	stp	x20, x19, [sp, #16]
  4020fc:	mov	x29, sp
  402100:	mov	x19, x0
  402104:	bl	401c80 <__errno_location@plt>
  402108:	ldr	w8, [x0]
  40210c:	cbnz	w8, 40212c <error@@Base+0x290>
  402110:	adrp	x1, 411000 <error@@Base+0xf164>
  402114:	add	x1, x1, #0x9b6
  402118:	mov	w2, #0x5                   	// #5
  40211c:	mov	x0, xzr
  402120:	bl	401c20 <dcgettext@plt>
  402124:	mov	x1, x19
  402128:	bl	401f90 <error@@Base+0xf4>
  40212c:	adrp	x1, 411000 <error@@Base+0xf164>
  402130:	mov	x20, x0
  402134:	add	x1, x1, #0x9c5
  402138:	mov	w2, #0x5                   	// #5
  40213c:	mov	x0, xzr
  402140:	bl	401c20 <dcgettext@plt>
  402144:	ldr	w8, [x20]
  402148:	mov	x20, x0
  40214c:	mov	w0, w8
  402150:	bl	401a60 <strerror@plt>
  402154:	mov	x1, x0
  402158:	mov	x0, x20
  40215c:	mov	x2, x19
  402160:	bl	401f90 <error@@Base+0xf4>
  402164:	stp	x29, x30, [sp, #-48]!
  402168:	stp	x22, x21, [sp, #16]
  40216c:	stp	x20, x19, [sp, #32]
  402170:	mov	x8, x0
  402174:	ldrb	w9, [x8], #1
  402178:	mov	x29, sp
  40217c:	cmp	w9, #0x2a
  402180:	csel	x8, x8, x0, eq  // eq = none
  402184:	sub	x19, x8, #0x1
  402188:	ldrb	w9, [x19, #1]!
  40218c:	cmp	w9, #0x20
  402190:	b.eq	402188 <error@@Base+0x2ec>  // b.none
  402194:	mov	x8, x19
  402198:	ands	w9, w9, #0xff
  40219c:	b.eq	4021b0 <error@@Base+0x314>  // b.none
  4021a0:	cmp	w9, #0x3a
  4021a4:	b.eq	4021b0 <error@@Base+0x314>  // b.none
  4021a8:	ldrb	w9, [x8, #1]!
  4021ac:	b	402198 <error@@Base+0x2fc>
  4021b0:	sub	x22, x8, x19
  4021b4:	mov	x8, #0x100000000           	// #4294967296
  4021b8:	add	x8, x8, x22, lsl #32
  4021bc:	asr	x0, x8, #32
  4021c0:	lsl	x21, x22, #32
  4021c4:	bl	405c50 <error@@Base+0x3db4>
  4021c8:	cmp	w22, #0x1
  4021cc:	mov	x20, x0
  4021d0:	b.lt	4021e4 <error@@Base+0x348>  // b.tstop
  4021d4:	and	x2, x22, #0xffffffff
  4021d8:	mov	x0, x20
  4021dc:	mov	x1, x19
  4021e0:	bl	401840 <memcpy@plt>
  4021e4:	asr	x8, x21, #32
  4021e8:	strb	wzr, [x20, x8]
  4021ec:	mov	x0, x20
  4021f0:	ldp	x20, x19, [sp, #32]
  4021f4:	ldp	x22, x21, [sp, #16]
  4021f8:	ldp	x29, x30, [sp], #48
  4021fc:	ret
  402200:	stp	x29, x30, [sp, #-48]!
  402204:	stp	x22, x21, [sp, #16]
  402208:	stp	x20, x19, [sp, #32]
  40220c:	mov	x8, x0
  402210:	ldrb	w9, [x8], #1
  402214:	mov	x29, sp
  402218:	cmp	w9, #0x2a
  40221c:	csel	x8, x8, x0, eq  // eq = none
  402220:	ldrb	w9, [x8], #1
  402224:	cmp	w9, #0x20
  402228:	b.eq	402220 <error@@Base+0x384>  // b.none
  40222c:	mov	x11, #0x401                 	// #1025
  402230:	mov	w10, #0x1                   	// #1
  402234:	movk	x11, #0x400, lsl #48
  402238:	and	w12, w9, #0xff
  40223c:	cmp	w12, #0x3a
  402240:	and	x12, x9, #0xff
  402244:	b.hi	402254 <error@@Base+0x3b8>  // b.pmore
  402248:	lsl	x12, x10, x12
  40224c:	tst	x12, x11
  402250:	b.ne	40225c <error@@Base+0x3c0>  // b.any
  402254:	ldrb	w9, [x8], #1
  402258:	b	402238 <error@@Base+0x39c>
  40225c:	and	w9, w9, #0xff
  402260:	sub	x10, x8, #0x1
  402264:	cmp	w9, #0x3a
  402268:	csel	x8, x8, x10, eq  // eq = none
  40226c:	add	x19, x8, #0x1
  402270:	ldurb	w8, [x19, #-1]
  402274:	cmp	w8, #0x9
  402278:	b.eq	402284 <error@@Base+0x3e8>  // b.none
  40227c:	cmp	w8, #0x20
  402280:	b.ne	40228c <error@@Base+0x3f0>  // b.any
  402284:	add	x19, x19, #0x1
  402288:	b	402270 <error@@Base+0x3d4>
  40228c:	cmp	w8, #0x28
  402290:	b.ne	4022b8 <error@@Base+0x41c>  // b.any
  402294:	mov	x8, x19
  402298:	ldrb	w9, [x8]
  40229c:	cbz	w9, 4022b8 <error@@Base+0x41c>
  4022a0:	cmp	w9, #0xa
  4022a4:	b.eq	4022b8 <error@@Base+0x41c>  // b.none
  4022a8:	cmp	w9, #0x29
  4022ac:	b.eq	4022d4 <error@@Base+0x438>  // b.none
  4022b0:	add	x8, x8, #0x1
  4022b4:	b	402298 <error@@Base+0x3fc>
  4022b8:	adrp	x20, 411000 <error@@Base+0xf164>
  4022bc:	add	x20, x20, #0x9cf
  4022c0:	mov	x0, x20
  4022c4:	ldp	x20, x19, [sp, #32]
  4022c8:	ldp	x22, x21, [sp, #16]
  4022cc:	ldp	x29, x30, [sp], #48
  4022d0:	ret
  4022d4:	sub	x22, x8, x19
  4022d8:	mov	x8, #0x100000000           	// #4294967296
  4022dc:	add	x8, x8, x22, lsl #32
  4022e0:	asr	x0, x8, #32
  4022e4:	lsl	x21, x22, #32
  4022e8:	bl	405c50 <error@@Base+0x3db4>
  4022ec:	cmp	w22, #0x1
  4022f0:	mov	x20, x0
  4022f4:	b.lt	402308 <error@@Base+0x46c>  // b.tstop
  4022f8:	and	x2, x22, #0xffffffff
  4022fc:	mov	x0, x20
  402300:	mov	x1, x19
  402304:	bl	401840 <memcpy@plt>
  402308:	asr	x8, x21, #32
  40230c:	strb	wzr, [x20, x8]
  402310:	b	4022c0 <error@@Base+0x424>
  402314:	stp	x29, x30, [sp, #-32]!
  402318:	adrp	x8, 424000 <error@@Base+0x22164>
  40231c:	str	x19, [sp, #16]
  402320:	ldr	x19, [x8, #1680]
  402324:	adrp	x1, 411000 <error@@Base+0xf164>
  402328:	add	x1, x1, #0x9d6
  40232c:	mov	w2, #0x5                   	// #5
  402330:	mov	x0, xzr
  402334:	mov	x29, sp
  402338:	bl	401c20 <dcgettext@plt>
  40233c:	adrp	x2, 412000 <error@@Base+0x10164>
  402340:	mov	x1, x0
  402344:	add	x2, x2, #0xc45
  402348:	mov	x0, x19
  40234c:	bl	401cd0 <fprintf@plt>
  402350:	mov	w0, #0x1                   	// #1
  402354:	bl	401890 <exit@plt>
  402358:	stp	x29, x30, [sp, #-16]!
  40235c:	adrp	x1, 411000 <error@@Base+0xf164>
  402360:	add	x1, x1, #0xa08
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	mov	x29, sp
  402370:	bl	401c20 <dcgettext@plt>
  402374:	adrp	x1, 412000 <error@@Base+0x10164>
  402378:	add	x1, x1, #0xc45
  40237c:	bl	401c60 <printf@plt>
  402380:	mov	w0, #0xa                   	// #10
  402384:	bl	401cb0 <putchar@plt>
  402388:	adrp	x1, 411000 <error@@Base+0xf164>
  40238c:	add	x1, x1, #0xa36
  402390:	mov	w2, #0x5                   	// #5
  402394:	mov	x0, xzr
  402398:	bl	401c20 <dcgettext@plt>
  40239c:	bl	401b00 <puts@plt>
  4023a0:	adrp	x1, 411000 <error@@Base+0xf164>
  4023a4:	add	x1, x1, #0xa7b
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	mov	x0, xzr
  4023b0:	bl	401c20 <dcgettext@plt>
  4023b4:	bl	401b00 <puts@plt>
  4023b8:	mov	w0, #0xa                   	// #10
  4023bc:	bl	401cb0 <putchar@plt>
  4023c0:	adrp	x1, 411000 <error@@Base+0xf164>
  4023c4:	add	x1, x1, #0xaf5
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	mov	x0, xzr
  4023d0:	bl	401c20 <dcgettext@plt>
  4023d4:	bl	401b00 <puts@plt>
  4023d8:	adrp	x1, 411000 <error@@Base+0xf164>
  4023dc:	add	x1, x1, #0xbf8
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	401c20 <dcgettext@plt>
  4023ec:	bl	401b00 <puts@plt>
  4023f0:	adrp	x1, 411000 <error@@Base+0xf164>
  4023f4:	add	x1, x1, #0xe8e
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	401c20 <dcgettext@plt>
  402404:	bl	401b00 <puts@plt>
  402408:	adrp	x1, 412000 <error@@Base+0x10164>
  40240c:	add	x1, x1, #0x7f
  402410:	mov	w2, #0x5                   	// #5
  402414:	mov	x0, xzr
  402418:	bl	401c20 <dcgettext@plt>
  40241c:	bl	401b00 <puts@plt>
  402420:	adrp	x1, 412000 <error@@Base+0x10164>
  402424:	add	x1, x1, #0x1d9
  402428:	mov	w2, #0x5                   	// #5
  40242c:	mov	x0, xzr
  402430:	bl	401c20 <dcgettext@plt>
  402434:	bl	401b00 <puts@plt>
  402438:	adrp	x1, 412000 <error@@Base+0x10164>
  40243c:	add	x1, x1, #0x339
  402440:	mov	w2, #0x5                   	// #5
  402444:	mov	x0, xzr
  402448:	bl	401c20 <dcgettext@plt>
  40244c:	bl	401b00 <puts@plt>
  402450:	adrp	x1, 412000 <error@@Base+0x10164>
  402454:	add	x1, x1, #0x6d7
  402458:	mov	w2, #0x5                   	// #5
  40245c:	mov	x0, xzr
  402460:	bl	401c20 <dcgettext@plt>
  402464:	bl	401b00 <puts@plt>
  402468:	mov	w0, #0xa                   	// #10
  40246c:	bl	401cb0 <putchar@plt>
  402470:	adrp	x1, 412000 <error@@Base+0x10164>
  402474:	add	x1, x1, #0x76e
  402478:	mov	w2, #0x5                   	// #5
  40247c:	mov	x0, xzr
  402480:	bl	401c20 <dcgettext@plt>
  402484:	ldp	x29, x30, [sp], #16
  402488:	b	401b00 <puts@plt>
  40248c:	sub	sp, sp, #0x60
  402490:	stp	x29, x30, [sp, #32]
  402494:	add	x29, sp, #0x20
  402498:	stp	x22, x21, [sp, #64]
  40249c:	mov	x21, x1
  4024a0:	cmp	x2, #0x0
  4024a4:	add	x8, x29, #0x18
  4024a8:	adrp	x1, 413000 <error@@Base+0x11164>
  4024ac:	str	x23, [sp, #48]
  4024b0:	csel	x23, x8, x2, eq  // eq = none
  4024b4:	add	x1, x1, #0x346
  4024b8:	stp	x20, x19, [sp, #80]
  4024bc:	mov	x20, x3
  4024c0:	mov	x22, x0
  4024c4:	str	x0, [x23]
  4024c8:	bl	401950 <fopen@plt>
  4024cc:	mov	x19, x0
  4024d0:	cbnz	x0, 4025e4 <error@@Base+0x748>
  4024d4:	adrp	x1, 412000 <error@@Base+0x10164>
  4024d8:	adrp	x2, 412000 <error@@Base+0x10164>
  4024dc:	add	x1, x1, #0xc57
  4024e0:	add	x2, x2, #0x954
  4024e4:	mov	x0, x22
  4024e8:	bl	402000 <error@@Base+0x164>
  4024ec:	adrp	x1, 413000 <error@@Base+0x11164>
  4024f0:	add	x1, x1, #0x346
  4024f4:	str	x0, [x23]
  4024f8:	bl	401950 <fopen@plt>
  4024fc:	mov	x19, x0
  402500:	cbnz	x0, 4025e4 <error@@Base+0x748>
  402504:	ldr	x0, [x23]
  402508:	bl	401b80 <free@plt>
  40250c:	adrp	x1, 412000 <error@@Base+0x10164>
  402510:	adrp	x2, 412000 <error@@Base+0x10164>
  402514:	add	x1, x1, #0x80a
  402518:	add	x2, x2, #0x954
  40251c:	mov	x0, x22
  402520:	bl	402000 <error@@Base+0x164>
  402524:	adrp	x1, 413000 <error@@Base+0x11164>
  402528:	add	x1, x1, #0x346
  40252c:	str	x0, [x23]
  402530:	bl	401950 <fopen@plt>
  402534:	mov	x19, x0
  402538:	cbnz	x0, 4025e4 <error@@Base+0x748>
  40253c:	ldr	x0, [x23]
  402540:	bl	401b80 <free@plt>
  402544:	adrp	x1, 412000 <error@@Base+0x10164>
  402548:	adrp	x2, 412000 <error@@Base+0x10164>
  40254c:	add	x1, x1, #0x80e
  402550:	add	x2, x2, #0x954
  402554:	mov	x0, x22
  402558:	bl	402000 <error@@Base+0x164>
  40255c:	adrp	x1, 413000 <error@@Base+0x11164>
  402560:	add	x1, x1, #0x346
  402564:	str	x0, [x23]
  402568:	bl	401950 <fopen@plt>
  40256c:	mov	x19, x0
  402570:	cbnz	x0, 4025e4 <error@@Base+0x748>
  402574:	ldr	x0, [x23]
  402578:	bl	401b80 <free@plt>
  40257c:	adrp	x1, 412000 <error@@Base+0x10164>
  402580:	adrp	x2, 412000 <error@@Base+0x10164>
  402584:	add	x1, x1, #0x813
  402588:	add	x2, x2, #0x954
  40258c:	mov	x0, x22
  402590:	bl	402000 <error@@Base+0x164>
  402594:	adrp	x1, 413000 <error@@Base+0x11164>
  402598:	add	x1, x1, #0x346
  40259c:	str	x0, [x23]
  4025a0:	bl	401950 <fopen@plt>
  4025a4:	mov	x19, x0
  4025a8:	cbnz	x0, 4025e4 <error@@Base+0x748>
  4025ac:	ldr	x0, [x23]
  4025b0:	bl	401b80 <free@plt>
  4025b4:	adrp	x1, 412000 <error@@Base+0x10164>
  4025b8:	adrp	x2, 412000 <error@@Base+0x10164>
  4025bc:	add	x1, x1, #0x817
  4025c0:	add	x2, x2, #0x954
  4025c4:	mov	x0, x22
  4025c8:	bl	402000 <error@@Base+0x164>
  4025cc:	adrp	x1, 413000 <error@@Base+0x11164>
  4025d0:	add	x1, x1, #0x346
  4025d4:	str	x0, [x23]
  4025d8:	bl	401950 <fopen@plt>
  4025dc:	mov	x19, x0
  4025e0:	cbz	x0, 4028c4 <error@@Base+0xa28>
  4025e4:	add	x0, sp, #0x8
  4025e8:	mov	w1, #0xd                   	// #13
  4025ec:	mov	w2, #0x1                   	// #1
  4025f0:	mov	x3, x19
  4025f4:	bl	401b70 <fread@plt>
  4025f8:	cmp	w0, #0x1
  4025fc:	b.eq	402664 <error@@Base+0x7c8>  // b.none
  402600:	cbnz	w0, 4026b0 <error@@Base+0x814>
  402604:	mov	x0, x19
  402608:	bl	401af0 <feof@plt>
  40260c:	cbz	x21, 4026b0 <error@@Base+0x814>
  402610:	cbz	w0, 4026b0 <error@@Base+0x814>
  402614:	mov	x0, x19
  402618:	bl	401930 <fclose@plt>
  40261c:	cbnz	w0, 4028f8 <error@@Base+0xa5c>
  402620:	mov	x0, x22
  402624:	bl	4018c0 <remove@plt>
  402628:	cbnz	w0, 4028f8 <error@@Base+0xa5c>
  40262c:	mov	x0, x22
  402630:	blr	x21
  402634:	ldr	x0, [x23]
  402638:	adrp	x1, 413000 <error@@Base+0x11164>
  40263c:	add	x1, x1, #0x346
  402640:	bl	401950 <fopen@plt>
  402644:	mov	x19, x0
  402648:	cbz	x0, 4028fc <error@@Base+0xa60>
  40264c:	add	x0, sp, #0x8
  402650:	mov	w1, #0xd                   	// #13
  402654:	mov	w2, #0x1                   	// #1
  402658:	mov	x3, x19
  40265c:	bl	401b70 <fread@plt>
  402660:	cbz	w0, 4028f8 <error@@Base+0xa5c>
  402664:	ldrb	w8, [sp, #8]
  402668:	cmp	x20, #0x0
  40266c:	sub	x9, x29, #0x8
  402670:	csel	x20, x9, x20, eq  // eq = none
  402674:	cmp	w8, #0x4b
  402678:	b.gt	4026c0 <error@@Base+0x824>
  40267c:	cmp	w8, #0x1f
  402680:	b.eq	402714 <error@@Base+0x878>  // b.none
  402684:	cmp	w8, #0x42
  402688:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  40268c:	ldrb	w9, [sp, #9]
  402690:	cmp	w9, #0x5a
  402694:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  402698:	ldrb	w9, [sp, #10]
  40269c:	cmp	w9, #0x68
  4026a0:	b.ne	402768 <error@@Base+0x8cc>  // b.any
  4026a4:	adrp	x8, 412000 <error@@Base+0x10164>
  4026a8:	add	x8, x8, #0x822
  4026ac:	b	402844 <error@@Base+0x9a8>
  4026b0:	bl	401c80 <__errno_location@plt>
  4026b4:	mov	x19, xzr
  4026b8:	str	wzr, [x0]
  4026bc:	b	4028fc <error@@Base+0xa60>
  4026c0:	cmp	w8, #0x4c
  4026c4:	b.eq	40272c <error@@Base+0x890>  // b.none
  4026c8:	cmp	w8, #0xfd
  4026cc:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  4026d0:	ldrb	w9, [sp, #9]
  4026d4:	cmp	w9, #0x37
  4026d8:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  4026dc:	ldrb	w9, [sp, #10]
  4026e0:	cmp	w9, #0x7a
  4026e4:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  4026e8:	ldrb	w9, [sp, #11]
  4026ec:	cmp	w9, #0x58
  4026f0:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  4026f4:	ldrb	w9, [sp, #12]
  4026f8:	cmp	w9, #0x5a
  4026fc:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  402700:	ldrb	w9, [sp, #13]
  402704:	cbnz	w9, 402780 <error@@Base+0x8e4>
  402708:	adrp	x8, 412000 <error@@Base+0x10164>
  40270c:	add	x8, x8, #0x80b
  402710:	b	402844 <error@@Base+0x9a8>
  402714:	ldrb	w9, [sp, #9]
  402718:	cmp	w9, #0x8b
  40271c:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  402720:	adrp	x8, 412000 <error@@Base+0x10164>
  402724:	add	x8, x8, #0x81d
  402728:	b	402844 <error@@Base+0x9a8>
  40272c:	ldrb	w9, [sp, #9]
  402730:	cmp	w9, #0x5a
  402734:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  402738:	ldrb	w9, [sp, #10]
  40273c:	cmp	w9, #0x49
  402740:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  402744:	ldrb	w9, [sp, #11]
  402748:	cmp	w9, #0x50
  40274c:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  402750:	ldrb	w9, [sp, #12]
  402754:	cmp	w9, #0x1
  402758:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  40275c:	adrp	x8, 412000 <error@@Base+0x10164>
  402760:	add	x8, x8, #0x82d
  402764:	b	402844 <error@@Base+0x9a8>
  402768:	ldrb	w9, [sp, #10]
  40276c:	cmp	w9, #0x30
  402770:	b.ne	402780 <error@@Base+0x8e4>  // b.any
  402774:	adrp	x8, 412000 <error@@Base+0x10164>
  402778:	add	x8, x8, #0x828
  40277c:	b	402844 <error@@Base+0x9a8>
  402780:	ldrb	w10, [sp, #17]
  402784:	cbnz	w10, 4027a0 <error@@Base+0x904>
  402788:	ldrb	w9, [sp, #18]
  40278c:	cbnz	w9, 4027a0 <error@@Base+0x904>
  402790:	ldrb	w9, [sp, #19]
  402794:	cbnz	w9, 4027a0 <error@@Base+0x904>
  402798:	ldrb	w9, [sp, #20]
  40279c:	cbz	w9, 402834 <error@@Base+0x998>
  4027a0:	ldrb	w9, [sp, #13]
  4027a4:	cmp	w9, #0xff
  4027a8:	b.ne	4027f8 <error@@Base+0x95c>  // b.any
  4027ac:	ldrb	w11, [sp, #14]
  4027b0:	cmp	w11, #0xff
  4027b4:	b.ne	4027f8 <error@@Base+0x95c>  // b.any
  4027b8:	ldrb	w11, [sp, #15]
  4027bc:	cmp	w11, #0xff
  4027c0:	b.ne	4027f8 <error@@Base+0x95c>  // b.any
  4027c4:	ldrb	w11, [sp, #16]
  4027c8:	and	w10, w11, w10
  4027cc:	cmp	w10, #0xff
  4027d0:	b.ne	4027f8 <error@@Base+0x95c>  // b.any
  4027d4:	ldrb	w10, [sp, #18]
  4027d8:	cmp	w10, #0xff
  4027dc:	b.ne	4027f8 <error@@Base+0x95c>  // b.any
  4027e0:	ldrb	w10, [sp, #19]
  4027e4:	cmp	w10, #0xff
  4027e8:	b.ne	4027f8 <error@@Base+0x95c>  // b.any
  4027ec:	ldrb	w10, [sp, #20]
  4027f0:	cmp	w10, #0xff
  4027f4:	b.eq	402834 <error@@Base+0x998>  // b.none
  4027f8:	cmp	w8, #0xff
  4027fc:	b.ne	402840 <error@@Base+0x9a4>  // b.any
  402800:	ldrb	w8, [sp, #9]
  402804:	cmp	w8, #0x4c
  402808:	b.ne	402840 <error@@Base+0x9a4>  // b.any
  40280c:	ldrb	w8, [sp, #10]
  402810:	cmp	w8, #0x5a
  402814:	b.ne	402840 <error@@Base+0x9a4>  // b.any
  402818:	ldrb	w8, [sp, #11]
  40281c:	cmp	w8, #0x4d
  402820:	b.ne	402840 <error@@Base+0x9a4>  // b.any
  402824:	cbnz	w9, 402840 <error@@Base+0x9a4>
  402828:	ldrb	w8, [sp, #12]
  40282c:	cmp	w8, #0x41
  402830:	b.ne	402840 <error@@Base+0x9a4>  // b.any
  402834:	adrp	x8, 412000 <error@@Base+0x10164>
  402838:	add	x8, x8, #0x818
  40283c:	b	402844 <error@@Base+0x9a8>
  402840:	mov	x8, xzr
  402844:	mov	x0, x19
  402848:	mov	x1, xzr
  40284c:	mov	w2, wzr
  402850:	str	x8, [x20]
  402854:	bl	401ab0 <fseek@plt>
  402858:	tbnz	w0, #31, 4028f8 <error@@Base+0xa5c>
  40285c:	ldr	x0, [x20]
  402860:	cbz	x0, 4028fc <error@@Base+0xa60>
  402864:	adrp	x1, 412000 <error@@Base+0x10164>
  402868:	adrp	x2, 412000 <error@@Base+0x10164>
  40286c:	add	x1, x1, #0x832
  402870:	add	x2, x2, #0x954
  402874:	bl	402000 <error@@Base+0x164>
  402878:	mov	x20, x0
  40287c:	mov	x0, x19
  402880:	bl	401930 <fclose@plt>
  402884:	tbnz	w0, #31, 4028f8 <error@@Base+0xa5c>
  402888:	adrp	x8, 424000 <error@@Base+0x22164>
  40288c:	ldr	x0, [x23]
  402890:	ldr	x2, [x8, #1704]
  402894:	adrp	x1, 413000 <error@@Base+0x11164>
  402898:	add	x1, x1, #0x346
  40289c:	bl	401ba0 <freopen@plt>
  4028a0:	cbz	x0, 4028f8 <error@@Base+0xa5c>
  4028a4:	adrp	x1, 413000 <error@@Base+0x11164>
  4028a8:	add	x1, x1, #0x346
  4028ac:	mov	x0, x20
  4028b0:	bl	4019b0 <popen@plt>
  4028b4:	mov	x19, x0
  4028b8:	cbnz	x0, 4028fc <error@@Base+0xa60>
  4028bc:	str	x20, [x23]
  4028c0:	b	4028fc <error@@Base+0xa60>
  4028c4:	ldr	x0, [x23]
  4028c8:	bl	401b80 <free@plt>
  4028cc:	str	x22, [x23]
  4028d0:	cbz	x21, 4028f8 <error@@Base+0xa5c>
  4028d4:	mov	x0, x22
  4028d8:	blr	x21
  4028dc:	ldr	x0, [x23]
  4028e0:	adrp	x1, 413000 <error@@Base+0x11164>
  4028e4:	add	x1, x1, #0x346
  4028e8:	bl	401950 <fopen@plt>
  4028ec:	mov	x19, x0
  4028f0:	cbnz	x0, 4025e4 <error@@Base+0x748>
  4028f4:	b	4028fc <error@@Base+0xa60>
  4028f8:	mov	x19, xzr
  4028fc:	mov	x0, x19
  402900:	ldp	x20, x19, [sp, #80]
  402904:	ldp	x22, x21, [sp, #64]
  402908:	ldr	x23, [sp, #48]
  40290c:	ldp	x29, x30, [sp, #32]
  402910:	add	sp, sp, #0x60
  402914:	ret
  402918:	stp	x29, x30, [sp, #-64]!
  40291c:	stp	x24, x23, [sp, #16]
  402920:	mov	x24, x0
  402924:	mov	w0, #0x2000                	// #8192
  402928:	stp	x22, x21, [sp, #32]
  40292c:	stp	x20, x19, [sp, #48]
  402930:	mov	x29, sp
  402934:	mov	x21, x4
  402938:	mov	x22, x3
  40293c:	mov	x23, x2
  402940:	mov	x19, x1
  402944:	bl	405c50 <error@@Base+0x3db4>
  402948:	mov	x20, x0
  40294c:	mov	x0, x24
  402950:	mov	x1, x23
  402954:	mov	x2, x22
  402958:	mov	x3, x21
  40295c:	bl	40248c <error@@Base+0x5f0>
  402960:	cbz	x0, 4029c8 <error@@Base+0xb2c>
  402964:	mov	x21, x0
  402968:	mov	w1, #0x1                   	// #1
  40296c:	mov	w2, #0x2000                	// #8192
  402970:	mov	x0, x20
  402974:	mov	x3, x21
  402978:	bl	401b70 <fread@plt>
  40297c:	tbnz	w0, #31, 4029c8 <error@@Base+0xb2c>
  402980:	mov	w22, wzr
  402984:	mov	w23, #0x2000                	// #8192
  402988:	cbz	w0, 4029e4 <error@@Base+0xb48>
  40298c:	add	w22, w0, w22
  402990:	cmp	w22, w23
  402994:	b.ne	4029ac <error@@Base+0xb10>  // b.any
  402998:	add	w23, w23, #0x10, lsl #12
  40299c:	sxtw	x1, w23
  4029a0:	mov	x0, x20
  4029a4:	bl	405ca0 <error@@Base+0x3e04>
  4029a8:	mov	x20, x0
  4029ac:	sub	w8, w23, w22
  4029b0:	add	x0, x20, w22, sxtw
  4029b4:	sxtw	x2, w8
  4029b8:	mov	w1, #0x1                   	// #1
  4029bc:	mov	x3, x21
  4029c0:	bl	401b70 <fread@plt>
  4029c4:	tbz	w0, #31, 402988 <error@@Base+0xaec>
  4029c8:	mov	x20, xzr
  4029cc:	mov	x0, x20
  4029d0:	ldp	x20, x19, [sp, #48]
  4029d4:	ldp	x22, x21, [sp, #32]
  4029d8:	ldp	x24, x23, [sp, #16]
  4029dc:	ldp	x29, x30, [sp], #64
  4029e0:	ret
  4029e4:	adrp	x8, 424000 <error@@Base+0x22164>
  4029e8:	ldr	x8, [x8, #1704]
  4029ec:	cmp	x21, x8
  4029f0:	b.eq	4029fc <error@@Base+0xb60>  // b.none
  4029f4:	mov	x0, x21
  4029f8:	bl	401c30 <pclose@plt>
  4029fc:	str	w22, [x19]
  402a00:	b	4029cc <error@@Base+0xb30>
  402a04:	sub	sp, sp, #0x90
  402a08:	stp	x29, x30, [sp, #48]
  402a0c:	stp	x28, x27, [sp, #64]
  402a10:	stp	x26, x25, [sp, #80]
  402a14:	stp	x24, x23, [sp, #96]
  402a18:	stp	x22, x21, [sp, #112]
  402a1c:	stp	x20, x19, [sp, #128]
  402a20:	ldr	x23, [x2]
  402a24:	add	x29, sp, #0x30
  402a28:	mov	x22, x0
  402a2c:	stur	x2, [x29, #-8]
  402a30:	cbz	w4, 402c84 <error@@Base+0xde8>
  402a34:	mov	w21, wzr
  402a38:	cmp	w1, #0x1
  402a3c:	b.lt	402ca0 <error@@Base+0xe04>  // b.tstop
  402a40:	mov	x19, xzr
  402a44:	mov	x28, xzr
  402a48:	mov	w27, wzr
  402a4c:	mov	w20, w1
  402a50:	mov	x24, x23
  402a54:	str	x3, [sp, #8]
  402a58:	stp	wzr, w21, [x29, #-16]
  402a5c:	str	x23, [sp, #16]
  402a60:	cbnz	x23, 402a7c <error@@Base+0xbe0>
  402a64:	ldr	x1, [x22]
  402a68:	adrp	x0, 412000 <error@@Base+0x10164>
  402a6c:	mov	w2, #0x11                  	// #17
  402a70:	add	x0, x0, #0x836
  402a74:	bl	4019c0 <strncmp@plt>
  402a78:	cbz	w0, 402bf0 <error@@Base+0xd54>
  402a7c:	tbnz	w21, #0, 402c64 <error@@Base+0xdc8>
  402a80:	ldr	x26, [x22]
  402a84:	ldrsw	x25, [x22, #8]
  402a88:	adrp	x0, 412000 <error@@Base+0x10164>
  402a8c:	add	x0, x0, #0x848
  402a90:	mov	x1, x26
  402a94:	mov	x2, x25
  402a98:	bl	4019c0 <strncmp@plt>
  402a9c:	cmp	w25, #0x14
  402aa0:	b.ne	402aec <error@@Base+0xc50>  // b.any
  402aa4:	cbnz	w0, 402aec <error@@Base+0xc50>
  402aa8:	ldur	x8, [x29, #-8]
  402aac:	ldr	x8, [x8]
  402ab0:	cbnz	x8, 402adc <error@@Base+0xc40>
  402ab4:	mov	w0, #0x18                  	// #24
  402ab8:	bl	405c50 <error@@Base+0x3db4>
  402abc:	ldur	x8, [x29, #-8]
  402ac0:	mov	x24, x0
  402ac4:	str	x0, [x8]
  402ac8:	adrp	x8, 412000 <error@@Base+0x10164>
  402acc:	add	x8, x8, #0x85d
  402ad0:	stp	xzr, x8, [x0]
  402ad4:	mov	w8, #0x1                   	// #1
  402ad8:	str	w8, [x0, #16]
  402adc:	cbnz	x28, 402ce4 <error@@Base+0xe48>
  402ae0:	ldr	x28, [x22, #40]
  402ae4:	mov	w27, #0x1                   	// #1
  402ae8:	b	402c64 <error@@Base+0xdc8>
  402aec:	cbz	x28, 402c64 <error@@Base+0xdc8>
  402af0:	adrp	x0, 412000 <error@@Base+0x10164>
  402af4:	mov	w2, #0x2                   	// #2
  402af8:	add	x0, x0, #0x8a4
  402afc:	mov	x1, x26
  402b00:	bl	4019c0 <strncmp@plt>
  402b04:	cmp	x26, x28
  402b08:	b.ls	402b10 <error@@Base+0xc74>  // b.plast
  402b0c:	cbz	w0, 402b30 <error@@Base+0xc94>
  402b10:	adrp	x0, 412000 <error@@Base+0x10164>
  402b14:	add	x0, x0, #0x891
  402b18:	mov	x1, x26
  402b1c:	mov	x2, x25
  402b20:	bl	4019c0 <strncmp@plt>
  402b24:	cmp	w25, #0x12
  402b28:	b.ne	402c64 <error@@Base+0xdc8>  // b.any
  402b2c:	cbnz	w0, 402c64 <error@@Base+0xdc8>
  402b30:	mov	w0, #0x38                  	// #56
  402b34:	stur	w27, [x29, #-20]
  402b38:	mov	x27, x19
  402b3c:	bl	405c50 <error@@Base+0x3db4>
  402b40:	ldr	x8, [x22]
  402b44:	mov	x25, x0
  402b48:	sub	x19, x8, x28
  402b4c:	mov	x8, #0x100000000           	// #4294967296
  402b50:	add	x8, x8, x19, lsl #32
  402b54:	asr	x0, x8, #32
  402b58:	lsl	x21, x19, #32
  402b5c:	bl	405c50 <error@@Base+0x3db4>
  402b60:	cmp	w19, #0x1
  402b64:	mov	x26, x0
  402b68:	b.lt	402b7c <error@@Base+0xce0>  // b.tstop
  402b6c:	and	x2, x19, #0xffffffff
  402b70:	mov	x0, x26
  402b74:	mov	x1, x28
  402b78:	bl	401840 <memcpy@plt>
  402b7c:	asr	x8, x21, #32
  402b80:	str	x26, [x25, #8]
  402b84:	strb	wzr, [x26, x8]
  402b88:	ldr	x8, [x22]
  402b8c:	ldr	x9, [sp, #8]
  402b90:	stp	x24, x27, [x25, #24]
  402b94:	str	wzr, [x25, #48]
  402b98:	sub	x8, x8, x28
  402b9c:	str	x8, [x25, #16]
  402ba0:	ldr	x8, [x9]
  402ba4:	adrp	x0, 412000 <error@@Base+0x10164>
  402ba8:	add	x0, x0, #0x891
  402bac:	mov	x19, x27
  402bb0:	str	x8, [x25]
  402bb4:	str	x25, [x9]
  402bb8:	ldr	x25, [x22]
  402bbc:	ldrsw	x26, [x22, #8]
  402bc0:	ldur	w8, [x29, #-16]
  402bc4:	mov	x1, x25
  402bc8:	mov	x2, x26
  402bcc:	add	w8, w8, #0x1
  402bd0:	stur	w8, [x29, #-16]
  402bd4:	bl	4019c0 <strncmp@plt>
  402bd8:	ldur	w21, [x29, #-12]
  402bdc:	ldur	w27, [x29, #-20]
  402be0:	cmp	w0, #0x0
  402be4:	ccmp	x26, #0x12, #0x0, eq  // eq = none
  402be8:	csel	x28, xzr, x25, eq  // eq = none
  402bec:	b	402c64 <error@@Base+0xdc8>
  402bf0:	mov	w0, #0x18                  	// #24
  402bf4:	mov	x23, x19
  402bf8:	bl	405c50 <error@@Base+0x3db4>
  402bfc:	ldrsw	x19, [x22, #8]
  402c00:	ldr	x21, [x22]
  402c04:	mov	x24, x0
  402c08:	sub	x0, x19, #0x10
  402c0c:	sub	x26, x19, #0x11
  402c10:	bl	405c50 <error@@Base+0x3db4>
  402c14:	cmp	w19, #0x12
  402c18:	mov	x25, x0
  402c1c:	b.lt	402c30 <error@@Base+0xd94>  // b.tstop
  402c20:	add	x1, x21, #0x11
  402c24:	mov	w2, w26
  402c28:	mov	x0, x25
  402c2c:	bl	401840 <memcpy@plt>
  402c30:	ldur	x9, [x29, #-8]
  402c34:	strb	wzr, [x25, x26]
  402c38:	cmp	w27, #0x0
  402c3c:	mov	x19, x23
  402c40:	ldr	x8, [x9]
  402c44:	ldur	w21, [x29, #-12]
  402c48:	mov	w10, #0x1                   	// #1
  402c4c:	str	w10, [x24, #16]
  402c50:	csel	x19, x23, x8, eq  // eq = none
  402c54:	ldr	x23, [sp, #16]
  402c58:	stp	x8, x25, [x24]
  402c5c:	str	x24, [x9]
  402c60:	mov	w27, wzr
  402c64:	subs	x20, x20, #0x1
  402c68:	add	x22, x22, #0x28
  402c6c:	b.ne	402a60 <error@@Base+0xbc4>  // b.any
  402c70:	ldr	x3, [sp, #8]
  402c74:	ldur	w0, [x29, #-16]
  402c78:	cbnz	x28, 402ce4 <error@@Base+0xe48>
  402c7c:	cbnz	w21, 402cb0 <error@@Base+0xe14>
  402c80:	b	402cc4 <error@@Base+0xe28>
  402c84:	ldr	x8, [x3]
  402c88:	cmp	x8, #0x0
  402c8c:	cset	w21, ne  // ne = any
  402c90:	cbz	x23, 402a38 <error@@Base+0xb9c>
  402c94:	cbz	x8, 402a38 <error@@Base+0xb9c>
  402c98:	mov	w0, wzr
  402c9c:	b	402cc4 <error@@Base+0xe28>
  402ca0:	mov	w0, wzr
  402ca4:	mov	x19, xzr
  402ca8:	mov	x24, x23
  402cac:	cbz	w21, 402cc4 <error@@Base+0xe28>
  402cb0:	ldr	x8, [x3]
  402cb4:	cbz	x8, 402cc4 <error@@Base+0xe28>
  402cb8:	stp	x24, x19, [x8, #24]
  402cbc:	ldr	x8, [x8]
  402cc0:	cbnz	x8, 402cb8 <error@@Base+0xe1c>
  402cc4:	ldp	x20, x19, [sp, #128]
  402cc8:	ldp	x22, x21, [sp, #112]
  402ccc:	ldp	x24, x23, [sp, #96]
  402cd0:	ldp	x26, x25, [sp, #80]
  402cd4:	ldp	x28, x27, [sp, #64]
  402cd8:	ldp	x29, x30, [sp, #48]
  402cdc:	add	sp, sp, #0x90
  402ce0:	ret
  402ce4:	adrp	x1, 412000 <error@@Base+0x10164>
  402ce8:	add	x1, x1, #0x86b
  402cec:	mov	w2, #0x5                   	// #5
  402cf0:	mov	x0, xzr
  402cf4:	bl	401c20 <dcgettext@plt>
  402cf8:	bl	401f90 <error@@Base+0xf4>
  402cfc:	stp	x29, x30, [sp, #-64]!
  402d00:	cmp	w1, #0x1
  402d04:	stp	x24, x23, [sp, #16]
  402d08:	stp	x22, x21, [sp, #32]
  402d0c:	stp	x20, x19, [sp, #48]
  402d10:	mov	x29, sp
  402d14:	b.lt	402e08 <error@@Base+0xf6c>  // b.tstop
  402d18:	mov	x19, x2
  402d1c:	mov	x20, x0
  402d20:	mov	x22, xzr
  402d24:	mov	w21, wzr
  402d28:	mov	w23, w1
  402d2c:	mov	w24, #0x28                  	// #40
  402d30:	mul	x8, x22, x24
  402d34:	ldr	x0, [x20, x8]
  402d38:	ldrb	w8, [x0]
  402d3c:	cmp	w8, #0x2a
  402d40:	b.ne	402d98 <error@@Base+0xefc>  // b.any
  402d44:	add	x10, x0, #0x2
  402d48:	ldrb	w9, [x0, #1]!
  402d4c:	mov	x8, x10
  402d50:	add	x10, x10, #0x1
  402d54:	cmp	w9, #0x20
  402d58:	b.eq	402d48 <error@@Base+0xeac>  // b.none
  402d5c:	cbnz	w9, 402d68 <error@@Base+0xecc>
  402d60:	sub	x8, x0, #0x1
  402d64:	b	402d80 <error@@Base+0xee4>
  402d68:	and	w9, w9, #0xff
  402d6c:	cmp	w9, #0x3a
  402d70:	b.eq	402d84 <error@@Base+0xee8>  // b.none
  402d74:	ldrb	w9, [x8], #1
  402d78:	cbnz	w9, 402d68 <error@@Base+0xecc>
  402d7c:	sub	x8, x8, #0x2
  402d80:	add	x8, x8, #0x2
  402d84:	ldrb	w9, [x8]
  402d88:	cmp	w9, #0x3a
  402d8c:	b.ne	402dbc <error@@Base+0xf20>  // b.any
  402d90:	mov	w1, #0x3a                  	// #58
  402d94:	b	402de0 <error@@Base+0xf44>
  402d98:	cbz	x22, 402df8 <error@@Base+0xf5c>
  402d9c:	cmp	w8, #0x20
  402da0:	b.eq	402dac <error@@Base+0xf10>  // b.none
  402da4:	cmp	w8, #0x9
  402da8:	b.ne	402df8 <error@@Base+0xf5c>  // b.any
  402dac:	madd	x8, x22, x24, x20
  402db0:	ldur	w9, [x8, #-4]
  402db4:	str	w9, [x8, #36]
  402db8:	b	402df8 <error@@Base+0xf5c>
  402dbc:	add	x0, x8, #0x1
  402dc0:	and	w8, w9, #0xff
  402dc4:	cmp	w8, #0x20
  402dc8:	b.ne	402dd4 <error@@Base+0xf38>  // b.any
  402dcc:	ldrb	w9, [x0], #1
  402dd0:	b	402dc0 <error@@Base+0xf24>
  402dd4:	cmp	w8, #0x28
  402dd8:	b.ne	402df8 <error@@Base+0xf5c>  // b.any
  402ddc:	mov	w1, #0x29                  	// #41
  402de0:	mov	x2, x19
  402de4:	bl	402e24 <error@@Base+0xf88>
  402de8:	cbz	w0, 402df8 <error@@Base+0xf5c>
  402dec:	madd	x8, x22, x24, x20
  402df0:	mov	w21, #0x1                   	// #1
  402df4:	str	w21, [x8, #36]
  402df8:	add	x22, x22, #0x1
  402dfc:	cmp	x22, x23
  402e00:	b.ne	402d30 <error@@Base+0xe94>  // b.any
  402e04:	b	402e0c <error@@Base+0xf70>
  402e08:	mov	w21, wzr
  402e0c:	mov	w0, w21
  402e10:	ldp	x20, x19, [sp, #48]
  402e14:	ldp	x22, x21, [sp, #32]
  402e18:	ldp	x24, x23, [sp, #16]
  402e1c:	ldp	x29, x30, [sp], #64
  402e20:	ret
  402e24:	stp	x29, x30, [sp, #-80]!
  402e28:	stp	x20, x19, [sp, #64]
  402e2c:	mov	x20, x0
  402e30:	mov	x0, x2
  402e34:	stp	x26, x25, [sp, #16]
  402e38:	stp	x24, x23, [sp, #32]
  402e3c:	stp	x22, x21, [sp, #48]
  402e40:	mov	x29, sp
  402e44:	mov	x22, x2
  402e48:	mov	w19, w1
  402e4c:	bl	401870 <strlen@plt>
  402e50:	adrp	x8, 424000 <error@@Base+0x22164>
  402e54:	ldr	w8, [x8, #1728]
  402e58:	mov	x21, x0
  402e5c:	cbnz	w8, 402e98 <error@@Base+0xffc>
  402e60:	add	x8, x20, #0x1
  402e64:	ldurb	w9, [x8, #-1]
  402e68:	cbz	w9, 402e88 <error@@Base+0xfec>
  402e6c:	cmp	w9, #0x2f
  402e70:	b.eq	402e88 <error@@Base+0xfec>  // b.none
  402e74:	cmp	w9, w19, uxtb
  402e78:	b.eq	402e84 <error@@Base+0xfe8>  // b.none
  402e7c:	add	x8, x8, #0x1
  402e80:	b	402e64 <error@@Base+0xfc8>
  402e84:	mov	w9, w19
  402e88:	and	w9, w9, #0xff
  402e8c:	cmp	w9, w19, uxtb
  402e90:	ccmp	w9, #0x0, #0x4, ne  // ne = any
  402e94:	csel	x20, x20, x8, eq  // eq = none
  402e98:	and	x23, x21, #0xffffffff
  402e9c:	mov	x0, x20
  402ea0:	mov	x1, x22
  402ea4:	mov	x2, x23
  402ea8:	bl	4057a8 <error@@Base+0x390c>
  402eac:	cbnz	w0, 402f08 <error@@Base+0x106c>
  402eb0:	add	x22, x20, x23
  402eb4:	adrp	x23, 412000 <error@@Base+0x10164>
  402eb8:	adrp	x26, 411000 <error@@Base+0xf164>
  402ebc:	add	x23, x23, #0x954
  402ec0:	mov	w25, #0x8                   	// #8
  402ec4:	add	x26, x26, #0x890
  402ec8:	mov	x0, x23
  402ecc:	bl	401870 <strlen@plt>
  402ed0:	mov	x24, x0
  402ed4:	and	x2, x0, #0xffffffff
  402ed8:	mov	x0, x22
  402edc:	mov	x1, x23
  402ee0:	bl	4057a8 <error@@Base+0x390c>
  402ee4:	cbnz	w0, 402ef8 <error@@Base+0x105c>
  402ee8:	add	w8, w24, w21
  402eec:	ldrb	w8, [x20, w8, uxtw]
  402ef0:	cmp	w8, w19, uxtb
  402ef4:	b.eq	402f24 <error@@Base+0x1088>  // b.none
  402ef8:	ldr	x23, [x26, x25]
  402efc:	add	x25, x25, #0x8
  402f00:	cmp	x25, #0x30
  402f04:	b.ne	402ec8 <error@@Base+0x102c>  // b.any
  402f08:	mov	w0, wzr
  402f0c:	ldp	x20, x19, [sp, #64]
  402f10:	ldp	x22, x21, [sp, #48]
  402f14:	ldp	x24, x23, [sp, #32]
  402f18:	ldp	x26, x25, [sp, #16]
  402f1c:	ldp	x29, x30, [sp], #80
  402f20:	ret
  402f24:	mov	w0, #0x1                   	// #1
  402f28:	b	402f0c <error@@Base+0x1070>
  402f2c:	stp	x29, x30, [sp, #-80]!
  402f30:	str	x25, [sp, #16]
  402f34:	stp	x24, x23, [sp, #32]
  402f38:	stp	x22, x21, [sp, #48]
  402f3c:	stp	x20, x19, [sp, #64]
  402f40:	mov	x29, sp
  402f44:	cbz	x0, 402ff0 <error@@Base+0x1154>
  402f48:	adrp	x21, 412000 <error@@Base+0x10164>
  402f4c:	adrp	x22, 412000 <error@@Base+0x10164>
  402f50:	mov	x19, x1
  402f54:	mov	x20, x0
  402f58:	add	x21, x21, #0x924
  402f5c:	add	x22, x22, #0x8a7
  402f60:	ldr	w8, [x20, #48]
  402f64:	cbz	w8, 402fe8 <error@@Base+0x114c>
  402f68:	ldr	x0, [x20, #8]
  402f6c:	mov	x1, x21
  402f70:	bl	401c10 <strstr@plt>
  402f74:	cbz	x0, 402ff0 <error@@Base+0x1154>
  402f78:	mov	x23, x0
  402f7c:	mov	x0, x19
  402f80:	bl	401870 <strlen@plt>
  402f84:	add	x24, x0, #0x7
  402f88:	mov	x0, x24
  402f8c:	strb	wzr, [x23], #6
  402f90:	bl	405c50 <error@@Base+0x3db4>
  402f94:	mov	x1, x24
  402f98:	mov	x2, x22
  402f9c:	mov	x3, x19
  402fa0:	mov	x25, x0
  402fa4:	bl	401920 <snprintf@plt>
  402fa8:	ldr	x0, [x20, #8]
  402fac:	mov	x1, x25
  402fb0:	mov	x2, x23
  402fb4:	bl	402000 <error@@Base+0x164>
  402fb8:	mov	x23, x0
  402fbc:	mov	x0, x25
  402fc0:	bl	401b80 <free@plt>
  402fc4:	ldr	x0, [x20, #8]
  402fc8:	cbz	x0, 402fd0 <error@@Base+0x1134>
  402fcc:	bl	401b80 <free@plt>
  402fd0:	mov	x0, x23
  402fd4:	str	x23, [x20, #8]
  402fd8:	bl	401870 <strlen@plt>
  402fdc:	str	x0, [x20, #16]
  402fe0:	str	wzr, [x20, #40]
  402fe4:	str	wzr, [x20, #48]
  402fe8:	ldr	x20, [x20]
  402fec:	cbnz	x20, 402f60 <error@@Base+0x10c4>
  402ff0:	ldp	x20, x19, [sp, #64]
  402ff4:	ldp	x22, x21, [sp, #48]
  402ff8:	ldp	x24, x23, [sp, #32]
  402ffc:	ldr	x25, [sp, #16]
  403000:	ldp	x29, x30, [sp], #80
  403004:	ret
  403008:	stp	x29, x30, [sp, #-80]!
  40300c:	stp	x26, x25, [sp, #16]
  403010:	stp	x24, x23, [sp, #32]
  403014:	stp	x22, x21, [sp, #48]
  403018:	stp	x20, x19, [sp, #64]
  40301c:	mov	x29, sp
  403020:	cbz	x0, 403120 <error@@Base+0x1284>
  403024:	adrp	x24, 412000 <error@@Base+0x10164>
  403028:	adrp	x25, 412000 <error@@Base+0x10164>
  40302c:	adrp	x21, 412000 <error@@Base+0x10164>
  403030:	mov	x19, x1
  403034:	mov	x20, x0
  403038:	add	x24, x24, #0x954
  40303c:	add	x25, x25, #0x953
  403040:	add	x21, x21, #0x8b0
  403044:	ldr	w8, [x20, #40]
  403048:	cbz	w8, 403118 <error@@Base+0x127c>
  40304c:	ldr	x8, [x20, #8]
  403050:	cbz	x8, 40306c <error@@Base+0x11d0>
  403054:	ldr	x9, [x20, #16]
  403058:	add	x9, x9, x8
  40305c:	ldurb	w9, [x9, #-1]
  403060:	cmp	w9, #0xa
  403064:	cset	w26, ne  // ne = any
  403068:	b	403070 <error@@Base+0x11d4>
  40306c:	mov	w26, #0x1                   	// #1
  403070:	ldrb	w9, [x19]
  403074:	cmp	w9, #0x2a
  403078:	b.ne	40309c <error@@Base+0x1200>  // b.any
  40307c:	cmp	x8, #0x0
  403080:	csel	x1, x24, x8, eq  // eq = none
  403084:	cmp	w26, #0x0
  403088:	csel	x2, x24, x25, eq  // eq = none
  40308c:	mov	x0, x19
  403090:	bl	402000 <error@@Base+0x164>
  403094:	mov	x22, x0
  403098:	b	4030f4 <error@@Base+0x1258>
  40309c:	mov	x0, x19
  4030a0:	bl	401870 <strlen@plt>
  4030a4:	lsl	x8, x0, #1
  4030a8:	add	x22, x8, #0x9
  4030ac:	mov	x0, x22
  4030b0:	bl	405c50 <error@@Base+0x3db4>
  4030b4:	mov	x1, x22
  4030b8:	mov	x2, x21
  4030bc:	mov	x3, x19
  4030c0:	mov	x4, x19
  4030c4:	mov	x23, x0
  4030c8:	bl	401920 <snprintf@plt>
  4030cc:	ldr	x8, [x20, #8]
  4030d0:	mov	x0, x23
  4030d4:	cmp	x8, #0x0
  4030d8:	csel	x1, x24, x8, eq  // eq = none
  4030dc:	cmp	w26, #0x0
  4030e0:	csel	x2, x24, x25, eq  // eq = none
  4030e4:	bl	402000 <error@@Base+0x164>
  4030e8:	mov	x22, x0
  4030ec:	mov	x0, x23
  4030f0:	bl	401b80 <free@plt>
  4030f4:	ldr	x0, [x20, #8]
  4030f8:	cbz	x0, 403100 <error@@Base+0x1264>
  4030fc:	bl	401b80 <free@plt>
  403100:	mov	x0, x22
  403104:	str	x22, [x20, #8]
  403108:	bl	401870 <strlen@plt>
  40310c:	str	x0, [x20, #16]
  403110:	str	wzr, [x20, #40]
  403114:	str	wzr, [x20, #48]
  403118:	ldr	x20, [x20]
  40311c:	cbnz	x20, 403044 <error@@Base+0x11a8>
  403120:	ldp	x20, x19, [sp, #64]
  403124:	ldp	x22, x21, [sp, #48]
  403128:	ldp	x24, x23, [sp, #32]
  40312c:	ldp	x26, x25, [sp, #16]
  403130:	ldp	x29, x30, [sp], #80
  403134:	ret
  403138:	stp	x29, x30, [sp, #-64]!
  40313c:	str	x23, [sp, #16]
  403140:	stp	x22, x21, [sp, #32]
  403144:	stp	x20, x19, [sp, #48]
  403148:	mov	x29, sp
  40314c:	cbz	x0, 4031d4 <error@@Base+0x1338>
  403150:	adrp	x22, 412000 <error@@Base+0x10164>
  403154:	adrp	x23, 412000 <error@@Base+0x10164>
  403158:	mov	x19, x1
  40315c:	mov	x20, x0
  403160:	add	x22, x22, #0x953
  403164:	add	x23, x23, #0x954
  403168:	ldr	w8, [x20, #44]
  40316c:	cbz	w8, 4031cc <error@@Base+0x1330>
  403170:	mov	x0, x19
  403174:	bl	401870 <strlen@plt>
  403178:	cmp	x0, #0x2
  40317c:	mov	x2, x22
  403180:	b.cc	403194 <error@@Base+0x12f8>  // b.lo, b.ul, b.last
  403184:	add	x8, x0, x19
  403188:	ldurb	w8, [x8, #-1]
  40318c:	cmp	w8, #0xa
  403190:	csel	x2, x23, x22, eq  // eq = none
  403194:	ldr	x8, [x20, #8]
  403198:	mov	x1, x19
  40319c:	cmp	x8, #0x0
  4031a0:	csel	x0, x23, x8, eq  // eq = none
  4031a4:	bl	402000 <error@@Base+0x164>
  4031a8:	ldr	x8, [x20, #8]
  4031ac:	mov	x21, x0
  4031b0:	cbz	x8, 4031bc <error@@Base+0x1320>
  4031b4:	mov	x0, x8
  4031b8:	bl	401b80 <free@plt>
  4031bc:	mov	x0, x21
  4031c0:	str	x21, [x20, #8]
  4031c4:	bl	401870 <strlen@plt>
  4031c8:	str	x0, [x20, #16]
  4031cc:	ldr	x20, [x20]
  4031d0:	cbnz	x20, 403168 <error@@Base+0x12cc>
  4031d4:	ldp	x20, x19, [sp, #48]
  4031d8:	ldp	x22, x21, [sp, #32]
  4031dc:	ldr	x23, [sp, #16]
  4031e0:	ldp	x29, x30, [sp], #64
  4031e4:	ret
  4031e8:	sub	sp, sp, #0x160
  4031ec:	stp	x24, x23, [sp, #304]
  4031f0:	mov	x24, x1
  4031f4:	adrp	x1, 412000 <error@@Base+0x10164>
  4031f8:	stp	x29, x30, [sp, #256]
  4031fc:	add	x29, sp, #0xf0
  403200:	mov	w23, w0
  403204:	add	x1, x1, #0x954
  403208:	mov	w0, #0x6                   	// #6
  40320c:	str	d8, [sp, #240]
  403210:	stp	x28, x27, [sp, #272]
  403214:	stp	x26, x25, [sp, #288]
  403218:	stp	x22, x21, [sp, #320]
  40321c:	stp	x20, x19, [sp, #336]
  403220:	stp	xzr, xzr, [x29, #-64]
  403224:	stur	xzr, [x29, #-72]
  403228:	bl	401ce0 <setlocale@plt>
  40322c:	adrp	x19, 412000 <error@@Base+0x10164>
  403230:	add	x19, x19, #0x8bc
  403234:	adrp	x1, 412000 <error@@Base+0x10164>
  403238:	add	x1, x1, #0x8c4
  40323c:	mov	x0, x19
  403240:	bl	4019d0 <bindtextdomain@plt>
  403244:	mov	x0, x19
  403248:	bl	401b20 <textdomain@plt>
  40324c:	adrp	x8, 424000 <error@@Base+0x22164>
  403250:	ldr	x2, [x8, #1704]
  403254:	adrp	x0, 412000 <error@@Base+0x10164>
  403258:	adrp	x1, 413000 <error@@Base+0x11164>
  40325c:	add	x0, x0, #0x8d6
  403260:	add	x1, x1, #0x346
  403264:	bl	401ba0 <freopen@plt>
  403268:	cbz	x0, 404edc <error@@Base+0x3040>
  40326c:	cmp	w23, #0x1
  403270:	str	xzr, [x29, #8]
  403274:	stur	xzr, [x29, #-16]
  403278:	b.lt	403438 <error@@Base+0x159c>  // b.tstop
  40327c:	adrp	x19, 412000 <error@@Base+0x10164>
  403280:	adrp	x20, 413000 <error@@Base+0x11164>
  403284:	adrp	x21, 412000 <error@@Base+0x10164>
  403288:	adrp	x22, 412000 <error@@Base+0x10164>
  40328c:	mov	w27, wzr
  403290:	mov	w28, wzr
  403294:	add	x19, x19, #0xc66
  403298:	add	x20, x20, #0x346
  40329c:	add	x21, x21, #0xc70
  4032a0:	add	x22, x22, #0xc7b
  4032a4:	ldr	x25, [x24, w28, sxtw #3]
  4032a8:	mov	x1, x19
  4032ac:	mov	x0, x25
  4032b0:	bl	401b50 <strcmp@plt>
  4032b4:	cbnz	w0, 40339c <error@@Base+0x1500>
  4032b8:	sxtw	x9, w28
  4032bc:	add	x8, x9, #0x1
  4032c0:	cmp	w8, w23
  4032c4:	b.ge	403440 <error@@Base+0x15a4>  // b.tcont
  4032c8:	add	x28, x9, #0x2
  4032cc:	cmp	w28, w23
  4032d0:	b.ge	403440 <error@@Base+0x15a4>  // b.tcont
  4032d4:	ldr	x25, [x24, x28, lsl #3]
  4032d8:	ldrb	w9, [x25]
  4032dc:	cmp	w9, #0x2d
  4032e0:	b.eq	4033bc <error@@Base+0x1520>  // b.none
  4032e4:	ldr	x26, [x24, x8, lsl #3]
  4032e8:	mov	x0, x25
  4032ec:	mov	x1, x20
  4032f0:	bl	401950 <fopen@plt>
  4032f4:	cbnz	x0, 403b1c <error@@Base+0x1c80>
  4032f8:	mov	x0, x26
  4032fc:	bl	401870 <strlen@plt>
  403300:	add	x0, x0, #0x9
  403304:	bl	405c50 <error@@Base+0x3db4>
  403308:	mov	x1, x21
  40330c:	mov	x2, x26
  403310:	mov	x27, x0
  403314:	bl	4018d0 <sprintf@plt>
  403318:	cmn	w0, #0x1
  40331c:	b.eq	403338 <error@@Base+0x149c>  // b.none
  403320:	add	x0, x29, #0x8
  403324:	sub	x1, x29, #0x10
  403328:	mov	x2, x27
  40332c:	bl	401a40 <argz_add@plt>
  403330:	mov	w26, w0
  403334:	b	40333c <error@@Base+0x14a0>
  403338:	mov	w26, #0x1                   	// #1
  40333c:	mov	x0, x27
  403340:	bl	401b80 <free@plt>
  403344:	mov	x0, x25
  403348:	bl	401870 <strlen@plt>
  40334c:	add	x0, x0, #0xb
  403350:	bl	405c50 <error@@Base+0x3db4>
  403354:	mov	x1, x22
  403358:	mov	x2, x25
  40335c:	mov	x27, x0
  403360:	bl	4018d0 <sprintf@plt>
  403364:	cbnz	w26, 403b28 <error@@Base+0x1c8c>
  403368:	cmn	w0, #0x1
  40336c:	b.eq	403b28 <error@@Base+0x1c8c>  // b.none
  403370:	add	x0, x29, #0x8
  403374:	sub	x1, x29, #0x10
  403378:	mov	x2, x27
  40337c:	bl	401a40 <argz_add@plt>
  403380:	mov	w25, w0
  403384:	mov	x0, x27
  403388:	bl	401b80 <free@plt>
  40338c:	cbnz	w25, 403440 <error@@Base+0x15a4>
  403390:	adrp	x25, 412000 <error@@Base+0x10164>
  403394:	mov	w27, #0x1                   	// #1
  403398:	add	x25, x25, #0xc88
  40339c:	add	x0, x29, #0x8
  4033a0:	sub	x1, x29, #0x10
  4033a4:	mov	x2, x25
  4033a8:	bl	401a40 <argz_add@plt>
  4033ac:	cbnz	w0, 403440 <error@@Base+0x15a4>
  4033b0:	add	w28, w28, #0x1
  4033b4:	cmp	w28, w23
  4033b8:	b.lt	4032a4 <error@@Base+0x1408>  // b.tstop
  4033bc:	cbz	w27, 403438 <error@@Base+0x159c>
  4033c0:	ldr	x0, [x29, #8]
  4033c4:	ldur	x1, [x29, #-16]
  4033c8:	bl	401b40 <argz_count@plt>
  4033cc:	mov	x8, #0x100000000           	// #4294967296
  4033d0:	add	x8, x8, x0, lsl #32
  4033d4:	mov	x23, x0
  4033d8:	lsl	x20, x0, #32
  4033dc:	asr	x0, x8, #29
  4033e0:	bl	405c50 <error@@Base+0x3db4>
  4033e4:	ldr	x8, [x29, #8]
  4033e8:	ldur	x1, [x29, #-16]
  4033ec:	mov	x24, x0
  4033f0:	mov	x2, xzr
  4033f4:	mov	x0, x8
  4033f8:	bl	401ae0 <argz_next@plt>
  4033fc:	cbz	x0, 403430 <error@@Base+0x1594>
  403400:	mov	x19, x0
  403404:	mov	x21, x24
  403408:	mov	x0, x19
  40340c:	bl	405e24 <error@@Base+0x3f88>
  403410:	ldr	x8, [x29, #8]
  403414:	ldur	x1, [x29, #-16]
  403418:	str	x0, [x21], #8
  40341c:	mov	x2, x19
  403420:	mov	x0, x8
  403424:	bl	401ae0 <argz_next@plt>
  403428:	mov	x19, x0
  40342c:	cbnz	x0, 403408 <error@@Base+0x156c>
  403430:	asr	x8, x20, #29
  403434:	str	xzr, [x24, x8]
  403438:	ldr	x0, [x29, #8]
  40343c:	bl	401b80 <free@plt>
  403440:	mov	w8, #0xffffffff            	// #-1
  403444:	str	x8, [sp, #72]
  403448:	ldur	x8, [x29, #-64]
  40344c:	adrp	x22, 412000 <error@@Base+0x10164>
  403450:	adrp	x28, 424000 <error@@Base+0x22164>
  403454:	mov	w27, wzr
  403458:	str	x8, [sp, #112]
  40345c:	adrp	x8, 411000 <error@@Base+0xf164>
  403460:	ldr	d8, [x8, #2072]
  403464:	mov	w8, #0xffffffff            	// #-1
  403468:	mov	x26, xzr
  40346c:	mov	x21, xzr
  403470:	add	x22, x22, #0x8e0
  403474:	add	x28, x28, #0x278
  403478:	adrp	x19, 424000 <error@@Base+0x22164>
  40347c:	str	x8, [sp, #88]
  403480:	mov	w8, #0xffffffff            	// #-1
  403484:	str	xzr, [sp, #64]
  403488:	stur	xzr, [x29, #-104]
  40348c:	stp	wzr, wzr, [sp, #100]
  403490:	stur	wzr, [x29, #-96]
  403494:	stur	xzr, [x29, #-112]
  403498:	stur	xzr, [x29, #-88]
  40349c:	str	x8, [sp, #80]
  4034a0:	str	x23, [sp, #120]
  4034a4:	mov	w0, w23
  4034a8:	mov	x1, x24
  4034ac:	mov	x2, x22
  4034b0:	mov	x3, x28
  4034b4:	mov	x4, xzr
  4034b8:	bl	401b30 <getopt_long@plt>
  4034bc:	mov	w25, w0
  4034c0:	cmp	w0, #0x30
  4034c4:	b.le	403544 <error@@Base+0x16a8>
  4034c8:	sub	w8, w25, #0x41
  4034cc:	cmp	w8, #0x37
  4034d0:	b.hi	4035fc <error@@Base+0x1760>  // b.pmore
  4034d4:	adrp	x11, 411000 <error@@Base+0xf164>
  4034d8:	add	x11, x11, #0x820
  4034dc:	adr	x9, 4034ec <error@@Base+0x1650>
  4034e0:	ldrh	w10, [x11, x8, lsl #1]
  4034e4:	add	x9, x9, x10, lsl #2
  4034e8:	br	x9
  4034ec:	mov	w0, #0x38                  	// #56
  4034f0:	mov	x23, x22
  4034f4:	mov	x20, x19
  4034f8:	mov	x28, x21
  4034fc:	mov	x22, x26
  403500:	mov	w21, w27
  403504:	bl	405c50 <error@@Base+0x3db4>
  403508:	ldr	x27, [x19, #1688]
  40350c:	mov	x20, x0
  403510:	mov	x0, x27
  403514:	bl	401870 <strlen@plt>
  403518:	ldrb	w8, [x27]
  40351c:	mov	x26, x0
  403520:	cbz	w8, 40354c <error@@Base+0x16b0>
  403524:	mov	x8, #0xffffffff00000000    	// #-4294967296
  403528:	add	x8, x8, x26, lsl #32
  40352c:	asr	x8, x8, #32
  403530:	ldrb	w8, [x27, x8]
  403534:	cmp	w8, #0xa
  403538:	b.ne	40354c <error@@Base+0x16b0>  // b.any
  40353c:	lsl	x8, x26, #32
  403540:	b	403574 <error@@Base+0x16d8>
  403544:	cbz	w25, 4034a4 <error@@Base+0x1608>
  403548:	b	403990 <error@@Base+0x1af4>
  40354c:	adrp	x1, 412000 <error@@Base+0x10164>
  403550:	adrp	x2, 412000 <error@@Base+0x10164>
  403554:	mov	x0, x27
  403558:	add	x1, x1, #0x953
  40355c:	add	x2, x2, #0x954
  403560:	bl	402000 <error@@Base+0x164>
  403564:	mov	x8, #0x100000000           	// #4294967296
  403568:	mov	x27, x0
  40356c:	add	x8, x8, x26, lsl #32
  403570:	str	x0, [x19, #1688]
  403574:	asr	x8, x8, #32
  403578:	cmp	w25, #0x65
  40357c:	mov	x26, x22
  403580:	stp	xzr, xzr, [x20, #32]
  403584:	stp	x8, xzr, [x20, #16]
  403588:	str	x27, [x20, #8]
  40358c:	str	wzr, [x20, #48]
  403590:	b.ne	403610 <error@@Base+0x1774>  // b.any
  403594:	mov	w27, w21
  403598:	str	x26, [x20]
  40359c:	add	w27, w21, #0x1
  4035a0:	mov	x26, x20
  4035a4:	b	403620 <error@@Base+0x1784>
  4035a8:	adrp	x8, 424000 <error@@Base+0x22164>
  4035ac:	mov	w9, #0x1                   	// #1
  4035b0:	str	w9, [x8, #1736]
  4035b4:	b	4034a4 <error@@Base+0x1608>
  4035b8:	ldur	x8, [x29, #-88]
  4035bc:	cbnz	x8, 404138 <error@@Base+0x229c>
  4035c0:	ldr	x8, [x19, #1688]
  4035c4:	stur	x8, [x29, #-88]
  4035c8:	b	4034a4 <error@@Base+0x1608>
  4035cc:	adrp	x8, 424000 <error@@Base+0x22164>
  4035d0:	str	wzr, [x8, #1664]
  4035d4:	b	4034a4 <error@@Base+0x1608>
  4035d8:	mov	w8, #0x1                   	// #1
  4035dc:	stur	w8, [x29, #-96]
  4035e0:	b	4034a4 <error@@Base+0x1608>
  4035e4:	mov	w8, #0x1                   	// #1
  4035e8:	mov	w9, #0x1                   	// #1
  4035ec:	stur	w8, [x29, #-96]
  4035f0:	adrp	x8, 424000 <error@@Base+0x22164>
  4035f4:	str	w9, [x8, #1728]
  4035f8:	b	4034a4 <error@@Base+0x1608>
  4035fc:	cmp	w25, #0x31
  403600:	b.ne	403a48 <error@@Base+0x1bac>  // b.any
  403604:	adrp	x8, 424000 <error@@Base+0x22164>
  403608:	str	wzr, [x8, #1660]
  40360c:	b	4034a4 <error@@Base+0x1608>
  403610:	ldur	x8, [x29, #-112]
  403614:	stur	x20, [x29, #-112]
  403618:	mov	w27, w21
  40361c:	str	x8, [x20]
  403620:	mov	x22, x23
  403624:	ldr	x23, [sp, #120]
  403628:	mov	x21, x28
  40362c:	adrp	x28, 424000 <error@@Base+0x22164>
  403630:	add	x28, x28, #0x278
  403634:	b	4034a4 <error@@Base+0x1608>
  403638:	mov	w0, #0x18                  	// #24
  40363c:	bl	405c50 <error@@Base+0x3db4>
  403640:	ldr	x8, [x19, #1688]
  403644:	str	x0, [sp, #64]
  403648:	str	x0, [sp, #112]
  40364c:	str	x8, [x0, #8]
  403650:	ldur	x8, [x29, #-104]
  403654:	stur	x0, [x29, #-104]
  403658:	str	x8, [x0]
  40365c:	mov	w8, #0x1                   	// #1
  403660:	str	w8, [x0, #16]
  403664:	b	4034a4 <error@@Base+0x1608>
  403668:	adrp	x8, 424000 <error@@Base+0x22164>
  40366c:	str	wzr, [x8, #1668]
  403670:	b	4034a4 <error@@Base+0x1608>
  403674:	ldr	x0, [x19, #1688]
  403678:	add	x1, x29, #0x8
  40367c:	mov	w2, wzr
  403680:	str	xzr, [x29, #8]
  403684:	bl	401860 <strtoul@plt>
  403688:	ldr	x8, [x29, #8]
  40368c:	cbz	x8, 403a48 <error@@Base+0x1bac>
  403690:	ldr	x9, [x19, #1688]
  403694:	cmp	x8, x9
  403698:	b.eq	403a48 <error@@Base+0x1bac>  // b.none
  40369c:	ldrb	w8, [x8]
  4036a0:	cbnz	w8, 403a48 <error@@Base+0x1bac>
  4036a4:	cmp	w0, #0x0
  4036a8:	b.le	403a48 <error@@Base+0x1bac>
  4036ac:	str	x0, [sp, #80]
  4036b0:	b	4034a4 <error@@Base+0x1608>
  4036b4:	adrp	x20, 424000 <error@@Base+0x22164>
  4036b8:	ldr	x8, [x20, #1720]
  4036bc:	cbz	x8, 40390c <error@@Base+0x1a70>
  4036c0:	adrp	x1, 412000 <error@@Base+0x10164>
  4036c4:	mov	w2, #0x5                   	// #5
  4036c8:	mov	x0, xzr
  4036cc:	add	x1, x1, #0x955
  4036d0:	bl	401c20 <dcgettext@plt>
  4036d4:	ldr	x1, [x19, #1688]
  4036d8:	bl	401f14 <error@@Base+0x78>
  4036dc:	b	4034a4 <error@@Base+0x1608>
  4036e0:	ldr	x8, [x19, #1688]
  4036e4:	adrp	x9, 424000 <error@@Base+0x22164>
  4036e8:	str	x8, [x9, #1744]
  4036ec:	b	4034a4 <error@@Base+0x1608>
  4036f0:	ldr	x0, [x19, #1688]
  4036f4:	add	x1, x29, #0x8
  4036f8:	mov	w2, wzr
  4036fc:	str	xzr, [x29, #8]
  403700:	bl	401860 <strtoul@plt>
  403704:	ldr	x8, [x29, #8]
  403708:	cbz	x8, 403a48 <error@@Base+0x1bac>
  40370c:	ldr	x9, [x19, #1688]
  403710:	cmp	x8, x9
  403714:	b.eq	403a48 <error@@Base+0x1bac>  // b.none
  403718:	ldrb	w8, [x8]
  40371c:	cbnz	w8, 403a48 <error@@Base+0x1bac>
  403720:	cmp	w0, #0x0
  403724:	b.le	403a48 <error@@Base+0x1bac>
  403728:	str	x0, [sp, #88]
  40372c:	b	4034a4 <error@@Base+0x1608>
  403730:	cbnz	x21, 403de4 <error@@Base+0x1f48>
  403734:	ldr	x21, [x19, #1688]
  403738:	b	4034a4 <error@@Base+0x1608>
  40373c:	ldr	x0, [x19, #1688]
  403740:	add	x1, x29, #0x8
  403744:	mov	w2, wzr
  403748:	str	xzr, [x29, #8]
  40374c:	bl	401860 <strtoul@plt>
  403750:	ldr	x8, [x29, #8]
  403754:	cbz	x8, 403a48 <error@@Base+0x1bac>
  403758:	ldr	x9, [x19, #1688]
  40375c:	cmp	x8, x9
  403760:	b.eq	403a48 <error@@Base+0x1bac>  // b.none
  403764:	ldrb	w8, [x8]
  403768:	cbnz	w8, 403a48 <error@@Base+0x1bac>
  40376c:	cmp	w0, #0x0
  403770:	b.le	403a48 <error@@Base+0x1bac>
  403774:	str	x0, [sp, #72]
  403778:	b	4034a4 <error@@Base+0x1608>
  40377c:	cbnz	x21, 403de4 <error@@Base+0x1f48>
  403780:	ldr	x0, [x19, #1688]
  403784:	adrp	x1, 412000 <error@@Base+0x10164>
  403788:	adrp	x2, 412000 <error@@Base+0x10164>
  40378c:	add	x1, x1, #0x954
  403790:	add	x2, x2, #0x91b
  403794:	bl	402000 <error@@Base+0x164>
  403798:	mov	x21, x0
  40379c:	b	4034a4 <error@@Base+0x1608>
  4037a0:	adrp	x8, 424000 <error@@Base+0x22164>
  4037a4:	mov	w9, #0x1                   	// #1
  4037a8:	str	w9, [x8, #1732]
  4037ac:	b	4034a4 <error@@Base+0x1608>
  4037b0:	mov	w0, #0x38                  	// #56
  4037b4:	bl	405c50 <error@@Base+0x3db4>
  4037b8:	ldr	x8, [x19, #1688]
  4037bc:	mov	x25, x0
  4037c0:	ldrb	w20, [x8]
  4037c4:	mov	x0, x8
  4037c8:	bl	401870 <strlen@plt>
  4037cc:	cmp	w20, #0x2a
  4037d0:	b.ne	4038c0 <error@@Base+0x1a24>  // b.any
  4037d4:	add	x20, x0, #0x2
  4037d8:	mov	x0, x20
  4037dc:	bl	405c50 <error@@Base+0x3db4>
  4037e0:	ldr	x3, [x19, #1688]
  4037e4:	adrp	x2, 412000 <error@@Base+0x10164>
  4037e8:	mov	x1, x20
  4037ec:	add	x2, x2, #0x92b
  4037f0:	str	x0, [x25, #8]
  4037f4:	bl	401920 <snprintf@plt>
  4037f8:	mov	w8, wzr
  4037fc:	b	4038e8 <error@@Base+0x1a4c>
  403800:	mov	w8, #0x1                   	// #1
  403804:	str	w8, [sp, #100]
  403808:	b	4034a4 <error@@Base+0x1608>
  40380c:	mov	w8, #0x1                   	// #1
  403810:	str	w8, [sp, #104]
  403814:	b	4034a4 <error@@Base+0x1608>
  403818:	ldr	x0, [x19, #1688]
  40381c:	bl	401870 <strlen@plt>
  403820:	mov	x20, x0
  403824:	cbnz	x26, 403854 <error@@Base+0x19b8>
  403828:	mov	w0, #0x38                  	// #56
  40382c:	bl	405c50 <error@@Base+0x3db4>
  403830:	mov	x26, x0
  403834:	movi	v0.2d, #0x0
  403838:	mov	w8, #0x1                   	// #1
  40383c:	add	w27, w27, #0x1
  403840:	stur	q0, [x0, #8]
  403844:	stur	q0, [x0, #24]
  403848:	str	w8, [x0, #40]
  40384c:	str	w8, [x0, #48]
  403850:	str	xzr, [x0]
  403854:	ldr	x25, [x26, #8]
  403858:	str	wzr, [x26, #44]
  40385c:	cbz	x25, 403878 <error@@Base+0x19dc>
  403860:	mov	w1, #0xa                   	// #10
  403864:	mov	x0, x25
  403868:	bl	401a80 <strrchr@plt>
  40386c:	cbz	x0, 403878 <error@@Base+0x19dc>
  403870:	strb	wzr, [x0]
  403874:	ldr	x25, [x26, #8]
  403878:	ldr	x1, [x19, #1688]
  40387c:	adrp	x9, 412000 <error@@Base+0x10164>
  403880:	cmp	x25, #0x0
  403884:	add	x9, x9, #0xef3
  403888:	add	x8, x20, x1
  40388c:	ldurb	w8, [x8, #-1]
  403890:	csel	x0, x9, x25, eq  // eq = none
  403894:	adrp	x9, 412000 <error@@Base+0x10164>
  403898:	add	x9, x9, #0x953
  40389c:	cmp	w8, #0xa
  4038a0:	adrp	x8, 412000 <error@@Base+0x10164>
  4038a4:	add	x8, x8, #0x954
  4038a8:	csel	x2, x8, x9, eq  // eq = none
  4038ac:	bl	402000 <error@@Base+0x164>
  4038b0:	str	x0, [x26, #8]
  4038b4:	bl	401870 <strlen@plt>
  4038b8:	str	x0, [x26, #16]
  4038bc:	b	4034a4 <error@@Base+0x1608>
  4038c0:	add	x20, x0, #0x9
  4038c4:	mov	x0, x20
  4038c8:	bl	405c50 <error@@Base+0x3db4>
  4038cc:	ldr	x3, [x19, #1688]
  4038d0:	adrp	x2, 412000 <error@@Base+0x10164>
  4038d4:	mov	x1, x20
  4038d8:	add	x2, x2, #0x920
  4038dc:	str	x0, [x25, #8]
  4038e0:	bl	401920 <snprintf@plt>
  4038e4:	mov	w8, #0x1                   	// #1
  4038e8:	str	w8, [x25, #48]
  4038ec:	sub	x8, x20, #0x1
  4038f0:	stp	xzr, xzr, [x25, #24]
  4038f4:	str	x26, [x25]
  4038f8:	str	d8, [x25, #40]
  4038fc:	str	x8, [x25, #16]
  403900:	add	w27, w27, #0x1
  403904:	mov	x26, x25
  403908:	b	4034a4 <error@@Base+0x1608>
  40390c:	mov	w0, #0x40                  	// #64
  403910:	bl	405c50 <error@@Base+0x3db4>
  403914:	ldr	x1, [x19, #1688]
  403918:	mov	w2, #0xa                   	// #10
  40391c:	str	x0, [x20, #1720]
  403920:	bl	406e34 <error@@Base+0x4f98>
  403924:	cbz	w0, 4034a4 <error@@Base+0x1608>
  403928:	adrp	x21, 424000 <error@@Base+0x22164>
  40392c:	ldr	x1, [x21, #1720]
  403930:	ldr	x8, [sp, #112]
  403934:	mov	x2, xzr
  403938:	mov	x3, xzr
  40393c:	mov	w20, w0
  403940:	stur	x8, [x29, #-64]
  403944:	bl	406f30 <error@@Base+0x5094>
  403948:	mov	x23, x19
  40394c:	sxtw	x19, w0
  403950:	mov	x0, x19
  403954:	bl	405c50 <error@@Base+0x3db4>
  403958:	ldr	x1, [x21, #1720]
  40395c:	mov	x22, x0
  403960:	mov	w0, w20
  403964:	mov	x2, x22
  403968:	mov	x3, x19
  40396c:	bl	406f30 <error@@Base+0x5094>
  403970:	adrp	x1, 412000 <error@@Base+0x10164>
  403974:	add	x1, x1, #0x987
  403978:	mov	w2, #0x5                   	// #5
  40397c:	mov	x0, xzr
  403980:	bl	401c20 <dcgettext@plt>
  403984:	ldr	x1, [x23, #1688]
  403988:	mov	x2, x22
  40398c:	bl	401f90 <error@@Base+0xf4>
  403990:	cmn	w25, #0x1
  403994:	b.ne	403a24 <error@@Base+0x1b88>  // b.any
  403998:	adrp	x20, 424000 <error@@Base+0x22164>
  40399c:	ldur	x25, [x29, #-88]
  4039a0:	ldr	w8, [x20, #1696]
  4039a4:	ldr	x10, [sp, #112]
  4039a8:	cmp	x25, #0x0
  4039ac:	cset	w9, eq  // eq = none
  4039b0:	cmp	w8, w23
  4039b4:	stur	x10, [x29, #-64]
  4039b8:	b.ge	403a14 <error@@Base+0x1b78>  // b.tcont
  4039bc:	adrp	x19, 412000 <error@@Base+0x10164>
  4039c0:	add	x19, x19, #0xac7
  4039c4:	tbz	w9, #0, 4039d0 <error@@Base+0x1b34>
  4039c8:	ldr	x25, [x24, w8, sxtw #3]
  4039cc:	b	4039fc <error@@Base+0x1b60>
  4039d0:	cbnz	x21, 4039dc <error@@Base+0x1b40>
  4039d4:	ldr	x21, [x24, w8, sxtw #3]
  4039d8:	b	4039fc <error@@Base+0x1b60>
  4039dc:	mov	w2, #0x5                   	// #5
  4039e0:	mov	x0, xzr
  4039e4:	mov	x1, x19
  4039e8:	bl	401c20 <dcgettext@plt>
  4039ec:	ldrsw	x8, [x20, #1696]
  4039f0:	ldr	x1, [x24, x8, lsl #3]
  4039f4:	bl	401e9c <error@@Base>
  4039f8:	ldr	w8, [x20, #1696]
  4039fc:	add	w8, w8, #0x1
  403a00:	cmp	x25, #0x0
  403a04:	cset	w9, eq  // eq = none
  403a08:	cmp	w8, w23
  403a0c:	str	w8, [x20, #1696]
  403a10:	b.lt	4039c4 <error@@Base+0x1b28>  // b.tstop
  403a14:	cbz	w9, 403a54 <error@@Base+0x1bb8>
  403a18:	adrp	x1, 412000 <error@@Base+0x10164>
  403a1c:	add	x1, x1, #0xae9
  403a20:	b	403a60 <error@@Base+0x1bc4>
  403a24:	cmp	w25, #0x1
  403a28:	b.ne	403a48 <error@@Base+0x1bac>  // b.any
  403a2c:	ldr	x8, [sp, #112]
  403a30:	stur	x8, [x29, #-64]
  403a34:	bl	401ac0 <abort@plt>
  403a38:	ldr	x8, [sp, #112]
  403a3c:	stur	x8, [x29, #-64]
  403a40:	bl	402358 <error@@Base+0x4bc>
  403a44:	b	403abc <error@@Base+0x1c20>
  403a48:	ldr	x8, [sp, #112]
  403a4c:	stur	x8, [x29, #-64]
  403a50:	bl	402314 <error@@Base+0x478>
  403a54:	cbnz	x21, 403ac4 <error@@Base+0x1c28>
  403a58:	adrp	x1, 412000 <error@@Base+0x10164>
  403a5c:	add	x1, x1, #0xb23
  403a60:	mov	w2, #0x5                   	// #5
  403a64:	mov	x0, xzr
  403a68:	bl	401c20 <dcgettext@plt>
  403a6c:	bl	401f90 <error@@Base+0xf4>
  403a70:	ldr	x8, [sp, #112]
  403a74:	adrp	x0, 412000 <error@@Base+0x10164>
  403a78:	adrp	x1, 412000 <error@@Base+0x10164>
  403a7c:	adrp	x2, 412000 <error@@Base+0x10164>
  403a80:	add	x0, x0, #0x9ac
  403a84:	add	x1, x1, #0x8bc
  403a88:	add	x2, x2, #0x9c6
  403a8c:	stur	x8, [x29, #-64]
  403a90:	bl	401c60 <printf@plt>
  403a94:	mov	w0, #0xa                   	// #10
  403a98:	bl	401cb0 <putchar@plt>
  403a9c:	adrp	x1, 412000 <error@@Base+0x10164>
  403aa0:	add	x1, x1, #0x9ca
  403aa4:	mov	w2, #0x5                   	// #5
  403aa8:	mov	x0, xzr
  403aac:	bl	401c20 <dcgettext@plt>
  403ab0:	adrp	x1, 412000 <error@@Base+0x10164>
  403ab4:	add	x1, x1, #0xac2
  403ab8:	bl	401c60 <printf@plt>
  403abc:	mov	w0, wzr
  403ac0:	bl	401890 <exit@plt>
  403ac4:	ldr	w8, [sp, #104]
  403ac8:	cbz	w8, 403adc <error@@Base+0x1c40>
  403acc:	adrp	x0, 412000 <error@@Base+0x10164>
  403ad0:	add	x0, x0, #0xb5b
  403ad4:	mov	x1, x21
  403ad8:	bl	401c60 <printf@plt>
  403adc:	ldur	w24, [x29, #-96]
  403ae0:	cbz	w24, 403b30 <error@@Base+0x1c94>
  403ae4:	sub	x1, x29, #0x4c
  403ae8:	sub	x3, x29, #0x28
  403aec:	sub	x4, x29, #0x30
  403af0:	mov	x0, x21
  403af4:	mov	x2, xzr
  403af8:	bl	402918 <error@@Base+0xa7c>
  403afc:	cbnz	x0, 403b58 <error@@Base+0x1cbc>
  403b00:	adrp	x1, 412000 <error@@Base+0x10164>
  403b04:	add	x1, x1, #0xb77
  403b08:	mov	w2, #0x5                   	// #5
  403b0c:	bl	401c20 <dcgettext@plt>
  403b10:	ldur	x1, [x29, #-40]
  403b14:	bl	401f14 <error@@Base+0x78>
  403b18:	b	403abc <error@@Base+0x1c20>
  403b1c:	bl	401930 <fclose@plt>
  403b20:	cbnz	w27, 4033c0 <error@@Base+0x1524>
  403b24:	b	403438 <error@@Base+0x159c>
  403b28:	mov	x0, x27
  403b2c:	b	40343c <error@@Base+0x15a0>
  403b30:	adrp	x2, 404000 <error@@Base+0x2164>
  403b34:	add	x2, x2, #0xee8
  403b38:	sub	x1, x29, #0x4c
  403b3c:	sub	x3, x29, #0x28
  403b40:	sub	x4, x29, #0x30
  403b44:	mov	x0, x21
  403b48:	bl	402918 <error@@Base+0xa7c>
  403b4c:	cbnz	x0, 403b58 <error@@Base+0x1cbc>
  403b50:	ldur	x0, [x29, #-40]
  403b54:	bl	4020f4 <error@@Base+0x258>
  403b58:	ldur	w1, [x29, #-76]
  403b5c:	sub	x2, x29, #0x50
  403b60:	bl	404ff0 <error@@Base+0x3154>
  403b64:	ldur	w28, [x29, #-80]
  403b68:	mov	x22, x0
  403b6c:	stur	x0, [x29, #-104]
  403b70:	stur	x25, [x29, #-88]
  403b74:	cmp	w28, #0x1
  403b78:	b.lt	403ddc <error@@Base+0x1f40>  // b.tstop
  403b7c:	stur	w27, [x29, #-112]
  403b80:	mov	x23, xzr
  403b84:	mov	x27, xzr
  403b88:	mov	w19, wzr
  403b8c:	mov	w25, #0x28                  	// #40
  403b90:	str	x26, [sp, #120]
  403b94:	cbz	w19, 403c78 <error@@Base+0x1ddc>
  403b98:	madd	x19, x27, x25, x22
  403b9c:	ldr	w21, [x19, #8]!
  403ba0:	cmp	w21, #0x1
  403ba4:	b.lt	403c78 <error@@Base+0x1ddc>  // b.tstop
  403ba8:	mov	w26, wzr
  403bac:	madd	x24, x27, x25, x22
  403bb0:	ldr	x20, [x24]
  403bb4:	adrp	x0, 412000 <error@@Base+0x10164>
  403bb8:	mov	w2, #0x5                   	// #5
  403bbc:	add	x0, x0, #0xeec
  403bc0:	add	x1, x20, w26, sxtw
  403bc4:	bl	4019c0 <strncmp@plt>
  403bc8:	cbnz	w0, 403c6c <error@@Base+0x1dd0>
  403bcc:	add	w26, w26, #0x5
  403bd0:	add	x22, x20, w26, sxtw
  403bd4:	sbfiz	x8, x26, #32, #32
  403bd8:	ldrb	w9, [x22]
  403bdc:	cmp	w9, #0x9
  403be0:	b.eq	403bec <error@@Base+0x1d50>  // b.none
  403be4:	cmp	w9, #0x20
  403be8:	b.ne	403c00 <error@@Base+0x1d64>  // b.any
  403bec:	mov	x9, #0x100000000           	// #4294967296
  403bf0:	add	x22, x22, #0x1
  403bf4:	add	x8, x8, x9
  403bf8:	add	w26, w26, #0x1
  403bfc:	b	403bd8 <error@@Base+0x1d3c>
  403c00:	mov	x21, xzr
  403c04:	add	x8, x20, w26, sxtw
  403c08:	ldrb	w9, [x8, x21]
  403c0c:	cmp	w9, #0x2c
  403c10:	b.hi	403c2c <error@@Base+0x1d90>  // b.pmore
  403c14:	mov	w10, #0x1                   	// #1
  403c18:	lsl	x9, x10, x9
  403c1c:	mov	x10, #0x601                 	// #1537
  403c20:	movk	x10, #0x1000, lsl #32
  403c24:	tst	x9, x10
  403c28:	b.ne	403c34 <error@@Base+0x1d98>  // b.any
  403c2c:	add	x21, x21, #0x1
  403c30:	b	403c08 <error@@Base+0x1d6c>
  403c34:	add	w8, w21, #0x1
  403c38:	sxtw	x0, w8
  403c3c:	bl	405c50 <error@@Base+0x3db4>
  403c40:	cmp	w21, #0x1
  403c44:	mov	x20, x0
  403c48:	b.lt	403c5c <error@@Base+0x1dc0>  // b.tstop
  403c4c:	and	x2, x21, #0xffffffff
  403c50:	mov	x0, x20
  403c54:	mov	x1, x22
  403c58:	bl	401840 <memcpy@plt>
  403c5c:	strb	wzr, [x20, w21, sxtw]
  403c60:	str	x20, [x23, #8]
  403c64:	ldr	w21, [x19]
  403c68:	ldur	x22, [x29, #-104]
  403c6c:	add	w26, w26, #0x1
  403c70:	cmp	w26, w21
  403c74:	b.lt	403bb0 <error@@Base+0x1d14>  // b.tstop
  403c78:	madd	x26, x27, x25, x22
  403c7c:	ldr	x8, [x26]
  403c80:	ldrb	w8, [x8]
  403c84:	cmp	w8, #0x1f
  403c88:	b.ne	403cd0 <error@@Base+0x1e34>  // b.any
  403c8c:	mov	w0, #0x30                  	// #48
  403c90:	bl	405c50 <error@@Base+0x3db4>
  403c94:	mov	x20, x0
  403c98:	stp	x23, xzr, [x0]
  403c9c:	str	w27, [x0, #16]
  403ca0:	stur	xzr, [x0, #20]
  403ca4:	stur	xzr, [x0, #36]
  403ca8:	stur	xzr, [x0, #28]
  403cac:	str	wzr, [x0, #44]
  403cb0:	cbz	x23, 403cc4 <error@@Base+0x1e28>
  403cb4:	ldr	x8, [x23, #40]
  403cb8:	str	w27, [x23, #20]
  403cbc:	cbz	x8, 403cc4 <error@@Base+0x1e28>
  403cc0:	str	w27, [x8, #20]
  403cc4:	mov	w19, #0x1                   	// #1
  403cc8:	mov	x23, x20
  403ccc:	b	403cd8 <error@@Base+0x1e3c>
  403cd0:	mov	w19, wzr
  403cd4:	mov	x20, x23
  403cd8:	cbz	x20, 403db4 <error@@Base+0x1f18>
  403cdc:	ldr	x22, [x26]
  403ce0:	adrp	x0, 412000 <error@@Base+0x10164>
  403ce4:	mov	w2, #0x7                   	// #7
  403ce8:	add	x0, x0, #0xeb2
  403cec:	mov	x1, x22
  403cf0:	bl	4019c0 <strncmp@plt>
  403cf4:	cbnz	w0, 403d10 <error@@Base+0x1e74>
  403cf8:	ldur	x8, [x29, #-104]
  403cfc:	madd	x8, x27, x25, x8
  403d00:	ldr	x8, [x8, #40]
  403d04:	str	x8, [x20, #24]
  403d08:	mov	x20, x23
  403d0c:	cbz	x23, 403db4 <error@@Base+0x1f18>
  403d10:	ldr	x8, [x20, #24]
  403d14:	cbz	x8, 403db4 <error@@Base+0x1f18>
  403d18:	ldrb	w8, [x22]
  403d1c:	cmp	w8, #0x2a
  403d20:	b.hi	403d3c <error@@Base+0x1ea0>  // b.pmore
  403d24:	mov	w9, #0x1                   	// #1
  403d28:	lsl	x8, x9, x8
  403d2c:	mov	x9, #0x600                 	// #1536
  403d30:	movk	x9, #0x401, lsl #32
  403d34:	tst	x8, x9
  403d38:	b.ne	403db4 <error@@Base+0x1f18>  // b.any
  403d3c:	mov	w0, #0x18                  	// #24
  403d40:	bl	405c50 <error@@Base+0x3db4>
  403d44:	ldur	x9, [x29, #-104]
  403d48:	add	w8, w27, #0x1
  403d4c:	str	xzr, [x0]
  403d50:	stp	w8, wzr, [x0, #16]
  403d54:	madd	x9, x27, x25, x9
  403d58:	ldrsw	x21, [x9, #8]
  403d5c:	ldr	x24, [x26]
  403d60:	mov	x20, x0
  403d64:	add	x0, x21, #0x1
  403d68:	and	x22, x21, #0xffffffff
  403d6c:	bl	405c50 <error@@Base+0x3db4>
  403d70:	cmp	w21, #0x1
  403d74:	mov	x26, x0
  403d78:	b.lt	403d8c <error@@Base+0x1ef0>  // b.tstop
  403d7c:	mov	x0, x26
  403d80:	mov	x1, x24
  403d84:	mov	x2, x22
  403d88:	bl	401840 <memcpy@plt>
  403d8c:	strb	wzr, [x26, w22, sxtw]
  403d90:	str	x26, [x20, #8]
  403d94:	ldr	x8, [x23, #32]
  403d98:	cbnz	x8, 403da4 <error@@Base+0x1f08>
  403d9c:	str	x20, [x23, #32]
  403da0:	b	403db0 <error@@Base+0x1f14>
  403da4:	ldr	x8, [x23, #40]
  403da8:	str	x20, [x8]
  403dac:	str	w27, [x8, #20]
  403db0:	str	x20, [x23, #40]
  403db4:	ldur	x22, [x29, #-104]
  403db8:	add	x27, x27, #0x1
  403dbc:	cmp	x27, x28
  403dc0:	b.ne	403b94 <error@@Base+0x1cf8>  // b.any
  403dc4:	ldur	x25, [x29, #-88]
  403dc8:	cbnz	x23, 403e24 <error@@Base+0x1f88>
  403dcc:	ldur	w27, [x29, #-112]
  403dd0:	ldr	x26, [sp, #120]
  403dd4:	ldur	w24, [x29, #-96]
  403dd8:	b	403e40 <error@@Base+0x1fa4>
  403ddc:	mov	x23, xzr
  403de0:	b	403e40 <error@@Base+0x1fa4>
  403de4:	adrp	x8, 424000 <error@@Base+0x22164>
  403de8:	ldr	x19, [x8, #1680]
  403dec:	ldr	x8, [sp, #112]
  403df0:	adrp	x1, 412000 <error@@Base+0x10164>
  403df4:	add	x1, x1, #0x8fc
  403df8:	mov	w2, #0x5                   	// #5
  403dfc:	mov	x0, xzr
  403e00:	stur	x8, [x29, #-64]
  403e04:	bl	401c20 <dcgettext@plt>
  403e08:	adrp	x2, 412000 <error@@Base+0x10164>
  403e0c:	mov	x1, x0
  403e10:	add	x2, x2, #0xc45
  403e14:	mov	x0, x19
  403e18:	mov	x3, x21
  403e1c:	bl	401cd0 <fprintf@plt>
  403e20:	bl	402314 <error@@Base+0x478>
  403e24:	ldr	x8, [x23, #40]
  403e28:	ldur	w27, [x29, #-112]
  403e2c:	ldr	x26, [sp, #120]
  403e30:	ldur	w24, [x29, #-96]
  403e34:	str	w28, [x23, #20]
  403e38:	cbz	x8, 403e40 <error@@Base+0x1fa4>
  403e3c:	str	w28, [x8, #20]
  403e40:	cbz	x23, 403eb8 <error@@Base+0x201c>
  403e44:	cbnz	w24, 403eb8 <error@@Base+0x201c>
  403e48:	adrp	x8, 424000 <error@@Base+0x22164>
  403e4c:	ldr	x8, [x8, #1720]
  403e50:	cbz	x8, 403eb8 <error@@Base+0x201c>
  403e54:	mov	x20, x23
  403e58:	ldr	x21, [x20, #32]
  403e5c:	cbz	x21, 403eb0 <error@@Base+0x2014>
  403e60:	ldur	x19, [x29, #-64]
  403e64:	adrp	x8, 424000 <error@@Base+0x22164>
  403e68:	ldr	x0, [x8, #1720]
  403e6c:	ldr	x1, [x21, #8]
  403e70:	mov	x2, xzr
  403e74:	mov	x3, xzr
  403e78:	mov	w4, wzr
  403e7c:	bl	407184 <error@@Base+0x52e8>
  403e80:	cbnz	w0, 403ea4 <error@@Base+0x2008>
  403e84:	mov	w0, #0x18                  	// #24
  403e88:	bl	405c50 <error@@Base+0x3db4>
  403e8c:	ldr	x8, [x21, #8]
  403e90:	ldr	x9, [sp, #64]
  403e94:	mov	x19, x0
  403e98:	str	wzr, [x0, #16]
  403e9c:	str	x0, [sp, #64]
  403ea0:	stp	x9, x8, [x0]
  403ea4:	ldr	x21, [x21]
  403ea8:	cbnz	x21, 403e64 <error@@Base+0x1fc8>
  403eac:	stur	x19, [x29, #-64]
  403eb0:	ldr	x20, [x20]
  403eb4:	cbnz	x20, 403e58 <error@@Base+0x1fbc>
  403eb8:	adrp	x8, 424000 <error@@Base+0x22164>
  403ebc:	ldr	w8, [x8, #1728]
  403ec0:	cbnz	w8, 403f58 <error@@Base+0x20bc>
  403ec4:	mov	x0, x25
  403ec8:	bl	401870 <strlen@plt>
  403ecc:	add	x8, x25, x0
  403ed0:	mov	x0, x8
  403ed4:	cmp	x8, x25
  403ed8:	b.ls	403eec <error@@Base+0x2050>  // b.plast
  403edc:	mov	x8, x0
  403ee0:	ldrb	w9, [x8, #-1]!
  403ee4:	cmp	w9, #0x2f
  403ee8:	b.ne	403ed0 <error@@Base+0x2034>  // b.any
  403eec:	bl	405e24 <error@@Base+0x3f88>
  403ef0:	mov	x19, x0
  403ef4:	bl	401870 <strlen@plt>
  403ef8:	mov	x21, x0
  403efc:	cmp	w21, #0x4
  403f00:	b.cc	403f64 <error@@Base+0x20c8>  // b.lo, b.ul, b.last
  403f04:	add	x22, x19, w21, uxtw
  403f08:	sub	x20, x22, #0x3
  403f0c:	adrp	x1, 412000 <error@@Base+0x10164>
  403f10:	add	x1, x1, #0xc57
  403f14:	mov	x0, x20
  403f18:	bl	401b50 <strcmp@plt>
  403f1c:	cbz	w0, 4041cc <error@@Base+0x2330>
  403f20:	adrp	x1, 412000 <error@@Base+0x10164>
  403f24:	add	x1, x1, #0x80a
  403f28:	mov	x0, x20
  403f2c:	bl	401b50 <strcmp@plt>
  403f30:	cbz	w0, 4041cc <error@@Base+0x2330>
  403f34:	cmp	w21, #0x5
  403f38:	b.cc	4041b8 <error@@Base+0x231c>  // b.lo, b.ul, b.last
  403f3c:	adrp	x1, 412000 <error@@Base+0x10164>
  403f40:	sub	x0, x22, #0x4
  403f44:	add	x1, x1, #0x80e
  403f48:	bl	401b50 <strcmp@plt>
  403f4c:	cbnz	w0, 4041b8 <error@@Base+0x231c>
  403f50:	mov	w8, #0xfffffffc            	// #-4
  403f54:	b	4041d0 <error@@Base+0x2334>
  403f58:	mov	x0, x25
  403f5c:	bl	405e24 <error@@Base+0x3f88>
  403f60:	mov	x19, x0
  403f64:	adrp	x8, 424000 <error@@Base+0x22164>
  403f68:	ldr	w8, [x8, #1728]
  403f6c:	cbnz	w8, 403fac <error@@Base+0x2110>
  403f70:	ldr	w8, [sp, #104]
  403f74:	cbz	w8, 403f88 <error@@Base+0x20ec>
  403f78:	adrp	x0, 412000 <error@@Base+0x10164>
  403f7c:	add	x0, x0, #0xb8a
  403f80:	mov	x1, x25
  403f84:	bl	401c60 <printf@plt>
  403f88:	sub	x1, x29, #0x34
  403f8c:	add	x3, x29, #0x8
  403f90:	mov	x0, x25
  403f94:	mov	x2, xzr
  403f98:	mov	x4, xzr
  403f9c:	bl	402918 <error@@Base+0xa7c>
  403fa0:	cbnz	x0, 403fb8 <error@@Base+0x211c>
  403fa4:	ldr	x0, [x29, #8]
  403fa8:	bl	4020f4 <error@@Base+0x258>
  403fac:	mov	w1, wzr
  403fb0:	mov	x0, xzr
  403fb4:	b	403fc8 <error@@Base+0x212c>
  403fb8:	ldur	w1, [x29, #-52]
  403fbc:	sub	x2, x29, #0x38
  403fc0:	bl	404ff0 <error@@Base+0x3154>
  403fc4:	ldur	w1, [x29, #-56]
  403fc8:	sub	x2, x29, #0x40
  403fcc:	sub	x3, x29, #0x48
  403fd0:	mov	w4, w24
  403fd4:	bl	402a04 <error@@Base+0xb68>
  403fd8:	cbz	w24, 404110 <error@@Base+0x2274>
  403fdc:	mov	x0, x22
  403fe0:	mov	w1, w28
  403fe4:	mov	x2, x19
  403fe8:	bl	402cfc <error@@Base+0xe60>
  403fec:	adrp	x8, 424000 <error@@Base+0x22164>
  403ff0:	ldr	w8, [x8, #1728]
  403ff4:	mov	w19, w0
  403ff8:	orr	w8, w8, w0
  403ffc:	cbnz	w8, 404078 <error@@Base+0x21dc>
  404000:	mov	w19, wzr
  404004:	cbz	x26, 404078 <error@@Base+0x21dc>
  404008:	mov	x21, x26
  40400c:	ldr	x8, [x21, #24]
  404010:	cbz	x8, 40403c <error@@Base+0x21a0>
  404014:	ldr	x0, [x21, #8]
  404018:	bl	402164 <error@@Base+0x2c8>
  40401c:	mov	x20, x0
  404020:	mov	x0, x22
  404024:	mov	w1, w28
  404028:	mov	x2, x20
  40402c:	bl	402cfc <error@@Base+0xe60>
  404030:	mov	w19, w0
  404034:	mov	x0, x20
  404038:	bl	401b80 <free@plt>
  40403c:	ldr	x21, [x21]
  404040:	cbnz	x21, 40400c <error@@Base+0x2170>
  404044:	cbnz	w19, 404078 <error@@Base+0x21dc>
  404048:	cbz	x26, 404078 <error@@Base+0x21dc>
  40404c:	mov	w19, wzr
  404050:	mov	x20, x26
  404054:	ldr	x8, [x20, #24]
  404058:	cbnz	x8, 404070 <error@@Base+0x21d4>
  40405c:	ldr	x2, [x20, #8]
  404060:	mov	x0, x22
  404064:	mov	w1, w28
  404068:	bl	402cfc <error@@Base+0xe60>
  40406c:	mov	w19, w0
  404070:	ldr	x20, [x20]
  404074:	cbnz	x20, 404054 <error@@Base+0x21b8>
  404078:	adrp	x8, 424000 <error@@Base+0x22164>
  40407c:	ldr	w8, [x8, #1732]
  404080:	cbnz	w8, 404754 <error@@Base+0x28b8>
  404084:	cbz	w24, 404754 <error@@Base+0x28b8>
  404088:	cbz	w19, 404754 <error@@Base+0x28b8>
  40408c:	cbz	x23, 404754 <error@@Base+0x28b8>
  404090:	sub	x8, x22, #0x4
  404094:	mov	w9, #0x28                  	// #40
  404098:	mov	w10, #0x1                   	// #1
  40409c:	mov	x11, x23
  4040a0:	ldr	x12, [x11, #32]
  4040a4:	cbz	x12, 404104 <error@@Base+0x2268>
  4040a8:	ldpsw	x13, x14, [x12, #16]
  4040ac:	cmp	w14, w13
  4040b0:	b.le	4040dc <error@@Base+0x2240>
  4040b4:	madd	x15, x14, x9, x8
  4040b8:	mov	x16, x14
  4040bc:	ldr	w17, [x15]
  4040c0:	cbnz	w17, 4040cc <error@@Base+0x2230>
  4040c4:	ldur	w17, [x15, #-28]
  4040c8:	cbnz	w17, 4040fc <error@@Base+0x2260>
  4040cc:	sub	x16, x16, #0x1
  4040d0:	cmp	x16, x13
  4040d4:	sub	x15, x15, #0x28
  4040d8:	b.gt	4040bc <error@@Base+0x2220>
  4040dc:	cmp	w14, w13
  4040e0:	b.lt	4040fc <error@@Base+0x2260>  // b.tstop
  4040e4:	add	x15, x14, #0x1
  4040e8:	madd	x14, x14, x9, x8
  4040ec:	sub	x15, x15, #0x1
  4040f0:	cmp	x15, x13
  4040f4:	str	w10, [x14], #-40
  4040f8:	b.gt	4040ec <error@@Base+0x2250>
  4040fc:	ldr	x12, [x12]
  404100:	cbnz	x12, 4040a8 <error@@Base+0x220c>
  404104:	ldr	x11, [x11]
  404108:	cbnz	x11, 4040a0 <error@@Base+0x2204>
  40410c:	b	404754 <error@@Base+0x28b8>
  404110:	ldur	x8, [x29, #-72]
  404114:	cbnz	x26, 404124 <error@@Base+0x2288>
  404118:	mov	w27, w0
  40411c:	mov	x26, x8
  404120:	b	404230 <error@@Base+0x2394>
  404124:	cbnz	x8, 404174 <error@@Base+0x22d8>
  404128:	mov	x0, x26
  40412c:	mov	x1, x19
  404130:	bl	403008 <error@@Base+0x116c>
  404134:	b	404230 <error@@Base+0x2394>
  404138:	adrp	x8, 424000 <error@@Base+0x22164>
  40413c:	ldr	x19, [x8, #1680]
  404140:	ldr	x8, [sp, #112]
  404144:	adrp	x1, 412000 <error@@Base+0x10164>
  404148:	add	x1, x1, #0x92f
  40414c:	mov	w2, #0x5                   	// #5
  404150:	mov	x0, xzr
  404154:	stur	x8, [x29, #-64]
  404158:	bl	401c20 <dcgettext@plt>
  40415c:	adrp	x2, 412000 <error@@Base+0x10164>
  404160:	mov	x1, x0
  404164:	add	x2, x2, #0xc45
  404168:	mov	x0, x19
  40416c:	bl	401cd0 <fprintf@plt>
  404170:	bl	402314 <error@@Base+0x478>
  404174:	str	xzr, [x29, #8]
  404178:	stp	xzr, xzr, [x29, #-24]
  40417c:	stur	xzr, [x29, #-32]
  404180:	ldr	x0, [x8, #8]
  404184:	sub	x1, x29, #0x18
  404188:	sub	x2, x29, #0x20
  40418c:	add	x3, x29, #0x8
  404190:	sub	x4, x29, #0x10
  404194:	bl	405108 <error@@Base+0x326c>
  404198:	ldur	x20, [x29, #-24]
  40419c:	cbz	x20, 404214 <error@@Base+0x2378>
  4041a0:	ldrb	w8, [x20]
  4041a4:	mov	x0, x26
  4041a8:	cmp	w8, #0x2a
  4041ac:	b.ne	404204 <error@@Base+0x2368>  // b.any
  4041b0:	mov	x1, x20
  4041b4:	b	404208 <error@@Base+0x236c>
  4041b8:	adrp	x1, 412000 <error@@Base+0x10164>
  4041bc:	add	x1, x1, #0x813
  4041c0:	mov	x0, x20
  4041c4:	bl	401b50 <strcmp@plt>
  4041c8:	cbnz	w0, 404e7c <error@@Base+0x2fe0>
  4041cc:	mov	w8, #0xfffffffd            	// #-3
  4041d0:	ldur	x22, [x29, #-104]
  4041d4:	add	w21, w21, w8
  4041d8:	cmp	w21, #0x6
  4041dc:	strb	wzr, [x19, w21, uxtw]
  4041e0:	b.cc	404ea4 <error@@Base+0x3008>  // b.lo, b.ul, b.last
  4041e4:	add	x8, x19, w21, uxtw
  4041e8:	adrp	x1, 412000 <error@@Base+0x10164>
  4041ec:	sub	x0, x8, #0x5
  4041f0:	add	x1, x1, #0xc5b
  4041f4:	bl	401b50 <strcmp@plt>
  4041f8:	cbnz	w0, 404eb0 <error@@Base+0x3014>
  4041fc:	sub	w8, w21, #0x5
  404200:	b	404ecc <error@@Base+0x3030>
  404204:	mov	x1, x19
  404208:	bl	403008 <error@@Base+0x116c>
  40420c:	mov	x0, x20
  404210:	bl	401b80 <free@plt>
  404214:	ldr	x20, [x29, #8]
  404218:	cbz	x20, 404230 <error@@Base+0x2394>
  40421c:	mov	x0, x26
  404220:	mov	x1, x20
  404224:	bl	403138 <error@@Base+0x129c>
  404228:	mov	x0, x20
  40422c:	bl	401b80 <free@plt>
  404230:	mov	x0, x26
  404234:	mov	x1, x19
  404238:	bl	402f2c <error@@Base+0x1090>
  40423c:	adrp	x8, 424000 <error@@Base+0x22164>
  404240:	ldr	w8, [x8, #1664]
  404244:	cbz	w8, 4046c0 <error@@Base+0x2824>
  404248:	adrp	x0, 412000 <error@@Base+0x10164>
  40424c:	add	x0, x0, #0xba8
  404250:	bl	401ca0 <getenv@plt>
  404254:	cbz	x26, 4046c0 <error@@Base+0x2824>
  404258:	cbnz	x0, 4046c0 <error@@Base+0x2824>
  40425c:	ldr	x12, [sp, #80]
  404260:	mov	w8, #0x31                  	// #49
  404264:	mov	w9, #0x33                  	// #51
  404268:	mov	w10, #0x4f                  	// #79
  40426c:	cmn	w12, #0x1
  404270:	csel	w8, w8, w12, eq  // eq = none
  404274:	ldr	x12, [sp, #88]
  404278:	cset	w11, eq  // eq = none
  40427c:	str	w8, [sp, #36]
  404280:	mov	x25, x26
  404284:	cmn	w12, #0x1
  404288:	csel	w9, w9, w12, eq  // eq = none
  40428c:	str	w9, [sp, #32]
  404290:	ldr	x9, [sp, #72]
  404294:	cset	w8, eq  // eq = none
  404298:	orr	w21, w8, w11
  40429c:	str	x26, [sp, #120]
  4042a0:	cmn	w9, #0x1
  4042a4:	csel	w8, w10, w9, eq  // eq = none
  4042a8:	sxtw	x9, w8
  4042ac:	sbfiz	x8, x8, #1, #32
  4042b0:	str	x9, [sp, #64]
  4042b4:	str	x8, [sp, #40]
  4042b8:	str	xzr, [x29, #8]
  4042bc:	stp	xzr, xzr, [x29, #-24]
  4042c0:	stur	xzr, [x29, #-32]
  4042c4:	ldr	x0, [x25, #8]
  4042c8:	add	x1, x29, #0x8
  4042cc:	sub	x2, x29, #0x18
  4042d0:	sub	x3, x29, #0x10
  4042d4:	sub	x4, x29, #0x20
  4042d8:	bl	405108 <error@@Base+0x326c>
  4042dc:	ldr	x0, [x25, #8]
  4042e0:	bl	401b80 <free@plt>
  4042e4:	ldp	x11, x10, [sp, #80]
  4042e8:	mov	w26, w11
  4042ec:	mov	w19, w10
  4042f0:	cbz	w21, 404358 <error@@Base+0x24bc>
  4042f4:	ldr	x19, [x25, #24]
  4042f8:	mov	w8, w11
  4042fc:	mov	w9, w10
  404300:	cbz	x19, 404340 <error@@Base+0x24a4>
  404304:	ldr	x20, [x25, #32]
  404308:	cmp	x19, x20
  40430c:	b.eq	404330 <error@@Base+0x2494>  // b.none
  404310:	ldr	x0, [x19, #8]
  404314:	adrp	x1, 412000 <error@@Base+0x10164>
  404318:	add	x1, x1, #0xef5
  40431c:	bl	401b50 <strcmp@plt>
  404320:	cbz	w0, 40433c <error@@Base+0x24a0>
  404324:	ldr	x19, [x19]
  404328:	ldp	x11, x10, [sp, #80]
  40432c:	cbnz	x19, 404308 <error@@Base+0x246c>
  404330:	mov	w8, w11
  404334:	mov	w9, w10
  404338:	b	404340 <error@@Base+0x24a4>
  40433c:	ldp	w9, w8, [sp, #32]
  404340:	cmn	w8, #0x1
  404344:	mov	w10, #0x21                  	// #33
  404348:	csel	w26, w10, w8, eq  // eq = none
  40434c:	cmn	w9, #0x1
  404350:	mov	w8, #0x23                  	// #35
  404354:	csel	w19, w8, w9, eq  // eq = none
  404358:	ldr	x20, [x29, #8]
  40435c:	cbz	x20, 4046b4 <error@@Base+0x2818>
  404360:	ldur	x8, [x29, #-16]
  404364:	str	x8, [sp, #56]
  404368:	cbz	x8, 4046b4 <error@@Base+0x2818>
  40436c:	ldp	x24, x22, [x29, #-32]
  404370:	ldr	x10, [sp, #64]
  404374:	str	w21, [sp, #52]
  404378:	add	x8, x24, x10
  40437c:	sub	x9, x10, w19, sxtw
  404380:	udiv	x8, x8, x9
  404384:	ldr	x9, [sp, #40]
  404388:	madd	x0, x9, x8, x10
  40438c:	bl	405c50 <error@@Base+0x3db4>
  404390:	mov	x1, x20
  404394:	mov	x2, x22
  404398:	mov	x21, x0
  40439c:	strb	wzr, [x0]
  4043a0:	bl	401be0 <strncat@plt>
  4043a4:	sub	w20, w26, #0x2
  4043a8:	cmp	x22, w20, sxtw
  4043ac:	str	x24, [sp, #72]
  4043b0:	stur	w27, [x29, #-112]
  4043b4:	b.ls	404400 <error@@Base+0x2564>  // b.plast
  4043b8:	cmp	x24, #0x2
  4043bc:	b.cc	40444c <error@@Base+0x25b0>  // b.lo, b.ul, b.last
  4043c0:	mov	x0, x21
  4043c4:	bl	401870 <strlen@plt>
  4043c8:	cmp	w26, #0x2
  4043cc:	mov	w8, #0xa                   	// #10
  4043d0:	strh	w8, [x21, x0]
  4043d4:	b.lt	40443c <error@@Base+0x25a0>  // b.tstop
  4043d8:	sub	w22, w26, #0x1
  4043dc:	mov	x0, x21
  4043e0:	bl	401870 <strlen@plt>
  4043e4:	subs	w22, w22, #0x1
  4043e8:	mov	w8, #0x20                  	// #32
  4043ec:	strh	w8, [x21, x0]
  4043f0:	b.ne	4043dc <error@@Base+0x2540>  // b.any
  4043f4:	mov	w8, w20
  4043f8:	add	x22, x8, #0x1
  4043fc:	b	404440 <error@@Base+0x25a4>
  404400:	mvn	x8, x22
  404404:	adds	x20, x8, w26, sxtw
  404408:	b.eq	404440 <error@@Base+0x25a4>  // b.none
  40440c:	ldr	x8, [sp, #72]
  404410:	cmp	x8, #0x3
  404414:	b.cc	404444 <error@@Base+0x25a8>  // b.lo, b.ul, b.last
  404418:	sxtw	x22, w26
  40441c:	mov	x0, x21
  404420:	bl	401870 <strlen@plt>
  404424:	subs	x20, x20, #0x1
  404428:	mov	w8, #0x20                  	// #32
  40442c:	strh	w8, [x21, x0]
  404430:	b.ne	40441c <error@@Base+0x2580>  // b.any
  404434:	sub	x22, x22, #0x1
  404438:	b	404440 <error@@Base+0x25a4>
  40443c:	mov	x22, xzr
  404440:	ldr	x8, [sp, #72]
  404444:	cmp	x8, #0x3
  404448:	b.cs	404460 <error@@Base+0x25c4>  // b.hs, b.nlast
  40444c:	mov	x0, x21
  404450:	bl	401870 <strlen@plt>
  404454:	mov	w8, #0xa                   	// #10
  404458:	strh	w8, [x21, x0]
  40445c:	b	40469c <error@@Base+0x2800>
  404460:	str	x28, [sp, #112]
  404464:	mov	x28, xzr
  404468:	mov	x27, xzr
  40446c:	sub	w8, w19, #0x1
  404470:	str	w8, [sp, #28]
  404474:	ldr	x9, [sp, #56]
  404478:	adrp	x8, 424000 <error@@Base+0x22164>
  40447c:	ldr	x8, [x8, #1760]
  404480:	add	x20, x27, #0x1
  404484:	ldrb	w26, [x9, x28]
  404488:	cmp	x20, x8
  40448c:	b.cc	4044ac <error@@Base+0x2610>  // b.lo, b.ul, b.last
  404490:	adrp	x24, 424000 <error@@Base+0x22164>
  404494:	ldr	x0, [x24, #1752]
  404498:	adrp	x8, 424000 <error@@Base+0x22164>
  40449c:	add	x1, x27, #0x2
  4044a0:	str	x20, [x8, #1760]
  4044a4:	bl	405ca0 <error@@Base+0x3e04>
  4044a8:	str	x0, [x24, #1752]
  4044ac:	cmp	w26, #0xa
  4044b0:	b.eq	4044c4 <error@@Base+0x2628>  // b.none
  4044b4:	cmp	w26, #0xd
  4044b8:	b.ne	404508 <error@@Base+0x266c>  // b.any
  4044bc:	mov	x22, xzr
  4044c0:	b	404660 <error@@Base+0x27c4>
  4044c4:	adrp	x8, 424000 <error@@Base+0x22164>
  4044c8:	ldr	x1, [x8, #1752]
  4044cc:	mov	w8, #0xa                   	// #10
  4044d0:	mov	x0, x21
  4044d4:	mov	x2, x20
  4044d8:	strb	w8, [x1, x27]
  4044dc:	bl	401be0 <strncat@plt>
  4044e0:	mov	x22, xzr
  4044e4:	mov	x27, xzr
  4044e8:	b	404670 <error@@Base+0x27d4>
  4044ec:	add	x2, x27, #0x1
  4044f0:	mov	w8, #0xa                   	// #10
  4044f4:	mov	x0, x21
  4044f8:	strb	w8, [x1, x27]
  4044fc:	bl	401be0 <strncat@plt>
  404500:	mov	x22, xzr
  404504:	mov	x27, xzr
  404508:	cmp	w26, #0x9
  40450c:	b.eq	404528 <error@@Base+0x268c>  // b.none
  404510:	cmp	w26, #0x8
  404514:	b.ne	404534 <error@@Base+0x2698>  // b.any
  404518:	sub	x8, x22, #0x1
  40451c:	cmp	x22, #0x0
  404520:	csel	x22, xzr, x8, eq  // eq = none
  404524:	b	404538 <error@@Base+0x269c>
  404528:	and	x8, x22, #0xfffffffffffffff8
  40452c:	add	x22, x8, #0x8
  404530:	b	404538 <error@@Base+0x269c>
  404534:	add	x22, x22, #0x1
  404538:	ldr	x8, [sp, #64]
  40453c:	cmp	x22, x8
  404540:	b.ls	40465c <error@@Base+0x27c0>  // b.plast
  404544:	adrp	x8, 424000 <error@@Base+0x22164>
  404548:	ldr	x1, [x8, #1752]
  40454c:	mov	x9, xzr
  404550:	mov	w20, #0x1                   	// #1
  404554:	add	x8, x1, x27
  404558:	add	x10, x27, x20
  40455c:	cmp	x10, #0x1
  404560:	b.eq	40464c <error@@Base+0x27b0>  // b.none
  404564:	mov	x24, x9
  404568:	add	x9, x8, x20
  40456c:	ldurb	w9, [x9, #-2]
  404570:	sub	x20, x20, #0x1
  404574:	cmp	w9, #0x20
  404578:	b.eq	404588 <error@@Base+0x26ec>  // b.none
  40457c:	cmp	w9, #0x9
  404580:	add	x9, x24, #0x1
  404584:	b.ne	404558 <error@@Base+0x26bc>  // b.any
  404588:	add	x2, x27, x20
  40458c:	mov	x0, x21
  404590:	bl	401be0 <strncat@plt>
  404594:	bl	401870 <strlen@plt>
  404598:	cmp	w19, #0x2
  40459c:	mov	w8, #0xa                   	// #10
  4045a0:	strh	w8, [x21, x0]
  4045a4:	b.lt	4045c4 <error@@Base+0x2728>  // b.tstop
  4045a8:	ldr	w22, [sp, #28]
  4045ac:	mov	x0, x21
  4045b0:	bl	401870 <strlen@plt>
  4045b4:	subs	w22, w22, #0x1
  4045b8:	mov	w8, #0x20                  	// #32
  4045bc:	strh	w8, [x21, x0]
  4045c0:	b.ne	4045ac <error@@Base+0x2710>  // b.any
  4045c4:	adrp	x8, 424000 <error@@Base+0x22164>
  4045c8:	ldr	x0, [x8, #1752]
  4045cc:	neg	x2, x20
  4045d0:	add	x8, x0, x27
  4045d4:	add	x1, x8, x20
  4045d8:	stp	x2, x0, [sp, #8]
  4045dc:	bl	401850 <memmove@plt>
  4045e0:	mov	x22, xzr
  4045e4:	mov	x27, xzr
  4045e8:	cbz	x20, 404508 <error@@Base+0x266c>
  4045ec:	ldr	x9, [sp, #16]
  4045f0:	mov	x22, xzr
  4045f4:	ldrb	w8, [x9]
  4045f8:	cmp	w8, #0xd
  4045fc:	b.eq	404620 <error@@Base+0x2784>  // b.none
  404600:	cmp	w8, #0x9
  404604:	b.eq	404628 <error@@Base+0x278c>  // b.none
  404608:	cmp	w8, #0x8
  40460c:	b.ne	404634 <error@@Base+0x2798>  // b.any
  404610:	sub	x8, x22, #0x1
  404614:	cmp	x22, #0x0
  404618:	csel	x22, xzr, x8, eq  // eq = none
  40461c:	b	404638 <error@@Base+0x279c>
  404620:	mov	x22, xzr
  404624:	b	404638 <error@@Base+0x279c>
  404628:	and	x8, x22, #0xfffffffffffffff8
  40462c:	add	x22, x8, #0x8
  404630:	b	404638 <error@@Base+0x279c>
  404634:	add	x22, x22, #0x1
  404638:	subs	x24, x24, #0x1
  40463c:	add	x9, x9, #0x1
  404640:	b.ne	4045f4 <error@@Base+0x2758>  // b.any
  404644:	ldr	x27, [sp, #8]
  404648:	b	404508 <error@@Base+0x266c>
  40464c:	cbnz	x27, 4044ec <error@@Base+0x2650>
  404650:	mov	w27, #0x1                   	// #1
  404654:	strb	w26, [x1]
  404658:	b	404670 <error@@Base+0x27d4>
  40465c:	add	x20, x27, #0x1
  404660:	adrp	x8, 424000 <error@@Base+0x22164>
  404664:	ldr	x8, [x8, #1752]
  404668:	strb	w26, [x8, x27]
  40466c:	mov	x27, x20
  404670:	ldr	x8, [sp, #72]
  404674:	add	x28, x28, #0x1
  404678:	cmp	x28, x8
  40467c:	b.ne	404474 <error@@Base+0x25d8>  // b.any
  404680:	ldr	x28, [sp, #112]
  404684:	cbz	x27, 40469c <error@@Base+0x2800>
  404688:	adrp	x8, 424000 <error@@Base+0x22164>
  40468c:	ldr	x1, [x8, #1752]
  404690:	mov	x0, x21
  404694:	mov	x2, x27
  404698:	bl	401be0 <strncat@plt>
  40469c:	mov	x0, x21
  4046a0:	str	x21, [x25, #8]
  4046a4:	bl	401870 <strlen@plt>
  4046a8:	ldur	w27, [x29, #-112]
  4046ac:	ldr	w21, [sp, #52]
  4046b0:	str	x0, [x25, #16]
  4046b4:	ldr	x25, [x25]
  4046b8:	ldr	x26, [sp, #120]
  4046bc:	cbnz	x25, 4042b8 <error@@Base+0x241c>
  4046c0:	ldur	x0, [x29, #-64]
  4046c4:	cbnz	x0, 4046f8 <error@@Base+0x285c>
  4046c8:	mov	w0, #0x18                  	// #24
  4046cc:	bl	405c50 <error@@Base+0x3db4>
  4046d0:	adrp	x8, 424000 <error@@Base+0x22164>
  4046d4:	ldr	x8, [x8, #1744]
  4046d8:	adrp	x9, 412000 <error@@Base+0x10164>
  4046dc:	add	x9, x9, #0x85d
  4046e0:	mov	w10, #0x1                   	// #1
  4046e4:	cmp	x8, #0x0
  4046e8:	csel	x8, x9, x8, eq  // eq = none
  4046ec:	stur	x0, [x29, #-64]
  4046f0:	stp	xzr, x8, [x0]
  4046f4:	str	w10, [x0, #16]
  4046f8:	ldur	x25, [x29, #-88]
  4046fc:	cbnz	x26, 404724 <error@@Base+0x2888>
  404700:	ldr	w8, [sp, #100]
  404704:	cbnz	w8, 403abc <error@@Base+0x1c20>
  404708:	adrp	x1, 412000 <error@@Base+0x10164>
  40470c:	add	x1, x1, #0xbbf
  404710:	mov	w2, #0x5                   	// #5
  404714:	mov	x0, xzr
  404718:	bl	401c20 <dcgettext@plt>
  40471c:	mov	x1, x25
  404720:	b	403b14 <error@@Base+0x1c78>
  404724:	cmp	w27, #0x1
  404728:	b.lt	40474c <error@@Base+0x28b0>  // b.tstop
  40472c:	ldr	x8, [x26, #24]
  404730:	ldur	w24, [x29, #-96]
  404734:	cbnz	x8, 404750 <error@@Base+0x28b4>
  404738:	mov	x8, x26
  40473c:	str	x0, [x8, #24]
  404740:	ldr	x8, [x8]
  404744:	cbnz	x8, 40473c <error@@Base+0x28a0>
  404748:	b	404750 <error@@Base+0x28b4>
  40474c:	ldur	w24, [x29, #-96]
  404750:	mov	w19, wzr
  404754:	cbnz	w24, 404af4 <error@@Base+0x2c58>
  404758:	cbz	x23, 404af4 <error@@Base+0x2c58>
  40475c:	ldur	x25, [x29, #-64]
  404760:	ldur	x12, [x29, #-104]
  404764:	str	x28, [sp, #112]
  404768:	mov	w13, #0x28                  	// #40
  40476c:	mov	x28, x23
  404770:	stur	w27, [x29, #-112]
  404774:	ldr	x27, [x28, #32]
  404778:	cbnz	x27, 404788 <error@@Base+0x28ec>
  40477c:	ldr	x28, [x28]
  404780:	cbnz	x28, 404774 <error@@Base+0x28d8>
  404784:	b	4049c8 <error@@Base+0x2b2c>
  404788:	ldpsw	x8, x10, [x27, #16]
  40478c:	orr	x9, xzr, #0xffffffffffffffe0
  404790:	madd	x9, x10, x13, x9
  404794:	mov	x21, x10
  404798:	cmp	x10, x8
  40479c:	b.le	4047b0 <error@@Base+0x2914>
  4047a0:	ldr	w11, [x12, x9]
  4047a4:	sub	x10, x21, #0x1
  4047a8:	sub	x9, x9, #0x28
  4047ac:	cbz	w11, 404794 <error@@Base+0x28f8>
  4047b0:	str	w21, [x27, #20]
  4047b4:	cbz	x25, 4047ec <error@@Base+0x2950>
  4047b8:	ldr	x20, [x27, #8]
  4047bc:	mov	x22, x25
  4047c0:	ldr	x0, [x22, #8]
  4047c4:	mov	x1, x20
  4047c8:	bl	401b50 <strcmp@plt>
  4047cc:	cbz	w0, 4047e0 <error@@Base+0x2944>
  4047d0:	ldr	x22, [x22]
  4047d4:	mov	w13, #0x28                  	// #40
  4047d8:	cbnz	x22, 4047c0 <error@@Base+0x2924>
  4047dc:	b	4047ec <error@@Base+0x2950>
  4047e0:	mov	w13, #0x28                  	// #40
  4047e4:	str	wzr, [x22, #16]
  4047e8:	cbnz	x26, 4047fc <error@@Base+0x2960>
  4047ec:	ldr	x27, [x27]
  4047f0:	ldur	x12, [x29, #-104]
  4047f4:	cbnz	x27, 404788 <error@@Base+0x28ec>
  4047f8:	b	40477c <error@@Base+0x28e0>
  4047fc:	mov	x22, x26
  404800:	ldr	x20, [x22, #24]
  404804:	cbz	x20, 40483c <error@@Base+0x29a0>
  404808:	mov	x24, x26
  40480c:	ldr	x26, [x22, #32]
  404810:	cmp	x20, x26
  404814:	b.eq	404834 <error@@Base+0x2998>  // b.none
  404818:	ldr	x0, [x20, #8]
  40481c:	ldr	x1, [x27, #8]
  404820:	bl	401b50 <strcmp@plt>
  404824:	cbz	w0, 404848 <error@@Base+0x29ac>
  404828:	ldr	x20, [x20]
  40482c:	mov	w13, #0x28                  	// #40
  404830:	cbnz	x20, 404810 <error@@Base+0x2974>
  404834:	mov	x26, x24
  404838:	ldur	w24, [x29, #-96]
  40483c:	ldr	x22, [x22]
  404840:	cbnz	x22, 404800 <error@@Base+0x2964>
  404844:	b	4047ec <error@@Base+0x2950>
  404848:	ldpsw	x14, x12, [x27, #16]
  40484c:	mov	w13, #0x28                  	// #40
  404850:	cmp	w12, w14
  404854:	b.ge	404864 <error@@Base+0x29c8>  // b.tcont
  404858:	mov	x26, x24
  40485c:	ldur	w24, [x29, #-96]
  404860:	b	4049a0 <error@@Base+0x2b04>
  404864:	ldur	x8, [x29, #-104]
  404868:	mov	x26, x24
  40486c:	ldur	w24, [x29, #-96]
  404870:	mov	w15, wzr
  404874:	madd	x20, x12, x13, x8
  404878:	mov	x16, x12
  40487c:	ldur	x9, [x29, #-104]
  404880:	mov	x17, x16
  404884:	sub	x16, x16, #0x1
  404888:	mul	x8, x16, x13
  40488c:	ldr	x2, [x9, x8]
  404890:	ldrb	w8, [x2]
  404894:	cmp	w8, #0x2a
  404898:	b.ne	404990 <error@@Base+0x2af4>  // b.any
  40489c:	madd	x8, x16, x13, x9
  4048a0:	ldr	w1, [x22, #16]
  4048a4:	ldr	w3, [x8, #8]
  4048a8:	ldr	x0, [x22, #8]
  4048ac:	cmp	w3, w1
  4048b0:	csel	w8, w1, w3, gt
  4048b4:	cmp	w8, #0x1
  4048b8:	b.lt	4048fc <error@@Base+0x2a60>  // b.tstop
  4048bc:	ldrb	w10, [x0]
  4048c0:	mov	w8, w8
  4048c4:	mov	w11, #0x2a                  	// #42
  4048c8:	mov	w9, #0x1                   	// #1
  4048cc:	and	w10, w10, #0xff
  4048d0:	cmp	w10, w11, uxtb
  4048d4:	b.ne	404954 <error@@Base+0x2ab8>  // b.any
  4048d8:	cmp	x9, x8
  4048dc:	b.cs	4048fc <error@@Base+0x2a60>  // b.hs, b.nlast
  4048e0:	ldrb	w10, [x0, x9]
  4048e4:	ldrb	w11, [x2, x9]
  4048e8:	add	x9, x9, #0x1
  4048ec:	cmp	w10, #0x3a
  4048f0:	b.ne	4048cc <error@@Base+0x2a30>  // b.any
  4048f4:	cmp	w11, #0x3a
  4048f8:	b.ne	4048cc <error@@Base+0x2a30>  // b.any
  4048fc:	ldur	x8, [x29, #-104]
  404900:	madd	x8, x16, x13, x8
  404904:	ldr	w9, [x8, #36]!
  404908:	cbnz	w9, 404954 <error@@Base+0x2ab8>
  40490c:	adrp	x9, 424000 <error@@Base+0x22164>
  404910:	ldr	w9, [x9, #1732]
  404914:	cbnz	w9, 4049c0 <error@@Base+0x2b24>
  404918:	cmp	w17, w12
  40491c:	mov	w9, #0x1                   	// #1
  404920:	str	w9, [x8]
  404924:	b.ge	404954 <error@@Base+0x2ab8>  // b.tcont
  404928:	mov	w8, w15
  40492c:	mov	x9, x20
  404930:	ldr	x10, [x9]
  404934:	ldrb	w10, [x10]
  404938:	cmp	w10, #0x2a
  40493c:	b.eq	404954 <error@@Base+0x2ab8>  // b.none
  404940:	mov	w10, #0x1                   	// #1
  404944:	str	w10, [x9, #36]
  404948:	subs	w8, w8, #0x1
  40494c:	add	x9, x9, #0x28
  404950:	b.ne	404930 <error@@Base+0x2a94>  // b.any
  404954:	ldrb	w8, [x2]
  404958:	cmp	w8, #0x2a
  40495c:	b.ne	404990 <error@@Base+0x2af4>  // b.any
  404960:	str	x12, [sp, #120]
  404964:	str	x14, [sp, #88]
  404968:	str	w15, [sp, #80]
  40496c:	stp	x17, x16, [sp, #64]
  404970:	bl	40531c <error@@Base+0x3480>
  404974:	ldp	x17, x16, [sp, #64]
  404978:	ldr	w15, [sp, #80]
  40497c:	ldr	x14, [sp, #88]
  404980:	ldr	x12, [sp, #120]
  404984:	cmp	w0, #0x0
  404988:	mov	w13, #0x28                  	// #40
  40498c:	csel	w21, w21, w16, eq  // eq = none
  404990:	sub	x20, x20, #0x28
  404994:	cmp	x17, x14
  404998:	add	w15, w15, #0x1
  40499c:	b.gt	40487c <error@@Base+0x29e0>
  4049a0:	tbnz	w21, #31, 40483c <error@@Base+0x29a0>
  4049a4:	ldur	x2, [x29, #-104]
  4049a8:	ldur	w3, [x29, #-112]
  4049ac:	mov	x0, x22
  4049b0:	mov	w1, w21
  4049b4:	bl	405394 <error@@Base+0x34f8>
  4049b8:	mov	w13, #0x28                  	// #40
  4049bc:	b	40483c <error@@Base+0x29a0>
  4049c0:	mov	w21, #0xffffffff            	// #-1
  4049c4:	b	40483c <error@@Base+0x29a0>
  4049c8:	ldur	w27, [x29, #-112]
  4049cc:	ldur	x25, [x29, #-88]
  4049d0:	ldr	x28, [sp, #112]
  4049d4:	cbz	x23, 404af4 <error@@Base+0x2c58>
  4049d8:	adrp	x20, 412000 <error@@Base+0x10164>
  4049dc:	mov	x21, xzr
  4049e0:	add	x20, x20, #0xeae
  4049e4:	ldr	x0, [x23, #8]
  4049e8:	cbz	x0, 4049fc <error@@Base+0x2b60>
  4049ec:	mov	x1, x20
  4049f0:	bl	401b50 <strcmp@plt>
  4049f4:	cmp	w0, #0x0
  4049f8:	csel	x21, x23, x21, eq  // eq = none
  4049fc:	ldr	x23, [x23]
  404a00:	cbnz	x23, 4049e4 <error@@Base+0x2b48>
  404a04:	cbz	x21, 404af4 <error@@Base+0x2c58>
  404a08:	ldur	x22, [x29, #-64]
  404a0c:	cbz	x22, 404af4 <error@@Base+0x2c58>
  404a10:	mov	w23, #0x28                  	// #40
  404a14:	ldr	w8, [x22, #16]
  404a18:	cbz	w8, 404aec <error@@Base+0x2c50>
  404a1c:	adrp	x8, 424000 <error@@Base+0x22164>
  404a20:	ldr	w8, [x8, #1668]
  404a24:	cbz	w8, 404ab4 <error@@Base+0x2c18>
  404a28:	ldr	x25, [x21, #32]
  404a2c:	cbz	x25, 404ab4 <error@@Base+0x2c18>
  404a30:	ldr	x20, [x22, #8]
  404a34:	ldr	x1, [x25, #8]
  404a38:	mov	x24, x26
  404a3c:	mov	x0, x20
  404a40:	bl	4055a4 <error@@Base+0x3708>
  404a44:	tbz	w0, #31, 404a50 <error@@Base+0x2bb4>
  404a48:	mov	x26, xzr
  404a4c:	b	404a70 <error@@Base+0x2bd4>
  404a50:	mov	x27, x25
  404a54:	mov	x26, x27
  404a58:	ldr	x27, [x27]
  404a5c:	cbz	x27, 404a8c <error@@Base+0x2bf0>
  404a60:	ldr	x1, [x27, #8]
  404a64:	mov	x0, x20
  404a68:	bl	4055a4 <error@@Base+0x3708>
  404a6c:	tbz	w0, #31, 404a54 <error@@Base+0x2bb8>
  404a70:	lsr	w8, w0, #31
  404a74:	cbnz	x26, 404a98 <error@@Base+0x2bfc>
  404a78:	ldrsw	x9, [x25, #16]
  404a7c:	ldur	x10, [x29, #-104]
  404a80:	madd	x9, x9, x23, x10
  404a84:	sub	x20, x9, #0x50
  404a88:	b	404aa4 <error@@Base+0x2c08>
  404a8c:	mov	x20, xzr
  404a90:	lsr	w8, w0, #31
  404a94:	b	404aa4 <error@@Base+0x2c08>
  404a98:	ldrsw	x9, [x26, #20]
  404a9c:	ldur	x10, [x29, #-104]
  404aa0:	madd	x20, x9, x23, x10
  404aa4:	ldur	w27, [x29, #-112]
  404aa8:	mov	x26, x24
  404aac:	ldur	w24, [x29, #-96]
  404ab0:	cbnz	w8, 404ac0 <error@@Base+0x2c24>
  404ab4:	ldrsw	x8, [x21, #20]
  404ab8:	ldur	x9, [x29, #-104]
  404abc:	madd	x20, x8, x23, x9
  404ac0:	ldrsw	x8, [x20, #32]
  404ac4:	ldr	x0, [x20, #24]
  404ac8:	add	x8, x8, #0x1
  404acc:	lsl	x1, x8, #3
  404ad0:	str	w8, [x20, #32]
  404ad4:	bl	405ca0 <error@@Base+0x3e04>
  404ad8:	ldrsw	x8, [x20, #32]
  404adc:	ldur	x25, [x29, #-88]
  404ae0:	str	x0, [x20, #24]
  404ae4:	add	x8, x0, x8, lsl #3
  404ae8:	stur	x22, [x8, #-8]
  404aec:	ldr	x22, [x22]
  404af0:	cbnz	x22, 404a14 <error@@Base+0x2b78>
  404af4:	cbz	w24, 404b20 <error@@Base+0x2c84>
  404af8:	ldr	w8, [sp, #100]
  404afc:	orr	w8, w19, w8
  404b00:	cbnz	w8, 404b20 <error@@Base+0x2c84>
  404b04:	adrp	x1, 412000 <error@@Base+0x10164>
  404b08:	add	x1, x1, #0xbd9
  404b0c:	mov	w2, #0x5                   	// #5
  404b10:	mov	x0, xzr
  404b14:	bl	401c20 <dcgettext@plt>
  404b18:	mov	x1, x25
  404b1c:	bl	401f14 <error@@Base+0x78>
  404b20:	ldr	w8, [sp, #104]
  404b24:	cbz	w8, 404b38 <error@@Base+0x2c9c>
  404b28:	ldur	x1, [x29, #-40]
  404b2c:	adrp	x0, 412000 <error@@Base+0x10164>
  404b30:	add	x0, x0, #0xc04
  404b34:	bl	401c60 <printf@plt>
  404b38:	adrp	x8, 424000 <error@@Base+0x22164>
  404b3c:	ldr	w8, [x8, #1736]
  404b40:	ldur	x20, [x29, #-40]
  404b44:	cbnz	w8, 404b74 <error@@Base+0x2cd8>
  404b48:	ldur	x19, [x29, #-48]
  404b4c:	cbz	x19, 404b84 <error@@Base+0x2ce8>
  404b50:	adrp	x1, 412000 <error@@Base+0x10164>
  404b54:	add	x1, x1, #0xf0a
  404b58:	mov	x0, x19
  404b5c:	mov	x2, x20
  404b60:	bl	402000 <error@@Base+0x164>
  404b64:	adrp	x1, 412000 <error@@Base+0x10164>
  404b68:	add	x1, x1, #0xc93
  404b6c:	bl	4019b0 <popen@plt>
  404b70:	b	404b94 <error@@Base+0x2cf8>
  404b74:	adrp	x0, 412000 <error@@Base+0x10164>
  404b78:	add	x0, x0, #0xc20
  404b7c:	mov	x1, x20
  404b80:	b	403ab8 <error@@Base+0x1c1c>
  404b84:	adrp	x1, 412000 <error@@Base+0x10164>
  404b88:	add	x1, x1, #0xc93
  404b8c:	mov	x0, x20
  404b90:	bl	401950 <fopen@plt>
  404b94:	ldur	x22, [x29, #-104]
  404b98:	mov	x21, x0
  404b9c:	cbnz	x0, 404bb0 <error@@Base+0x2d14>
  404ba0:	mov	x0, x20
  404ba4:	bl	4018a0 <perror@plt>
  404ba8:	mov	w0, #0x1                   	// #1
  404bac:	bl	401890 <exit@plt>
  404bb0:	str	x26, [sp, #120]
  404bb4:	tbnz	w28, #31, 404e64 <error@@Base+0x2fc8>
  404bb8:	mov	x26, xzr
  404bbc:	mov	w24, wzr
  404bc0:	add	x25, x28, #0x1
  404bc4:	mov	w8, w27
  404bc8:	mov	w10, #0x28                  	// #40
  404bcc:	stur	x8, [x29, #-88]
  404bd0:	madd	x20, x26, x10, x22
  404bd4:	ldr	x8, [x20, #16]!
  404bd8:	cmp	w27, #0x1
  404bdc:	b.lt	404c7c <error@@Base+0x2de0>  // b.tstop
  404be0:	cbz	x8, 404c7c <error@@Base+0x2de0>
  404be4:	ldr	x8, [x8]
  404be8:	cbz	x8, 404c7c <error@@Base+0x2de0>
  404bec:	mov	w9, w24
  404bf0:	stur	x25, [x29, #-96]
  404bf4:	mov	w24, w27
  404bf8:	add	w22, w9, w27
  404bfc:	mov	w25, w9
  404c00:	mov	w27, w9
  404c04:	mov	w23, #0x1                   	// #1
  404c08:	add	w9, w27, w23
  404c0c:	sub	w9, w9, #0x1
  404c10:	cmp	w9, #0x1
  404c14:	b.lt	404c24 <error@@Base+0x2d88>  // b.tstop
  404c18:	adrp	x9, 424000 <error@@Base+0x22164>
  404c1c:	ldr	w9, [x9, #1660]
  404c20:	cbz	w9, 404c50 <error@@Base+0x2db4>
  404c24:	ldr	x0, [x8, #8]
  404c28:	mov	x1, x21
  404c2c:	bl	401880 <fputs@plt>
  404c30:	ldur	x8, [x29, #-88]
  404c34:	cmp	x8, x23
  404c38:	b.eq	404c68 <error@@Base+0x2dcc>  // b.none
  404c3c:	ldr	x8, [x20]
  404c40:	mov	w10, #0x28                  	// #40
  404c44:	ldr	x8, [x8, x23, lsl #3]
  404c48:	add	x23, x23, #0x1
  404c4c:	cbnz	x8, 404c08 <error@@Base+0x2d6c>
  404c50:	ldur	x22, [x29, #-104]
  404c54:	add	w8, w25, w23
  404c58:	sub	w8, w8, #0x1
  404c5c:	mov	w27, w24
  404c60:	mov	w24, w8
  404c64:	b	404c78 <error@@Base+0x2ddc>
  404c68:	mov	w27, w24
  404c6c:	mov	w24, w22
  404c70:	ldur	x22, [x29, #-104]
  404c74:	mov	w10, #0x28                  	// #40
  404c78:	ldur	x25, [x29, #-96]
  404c7c:	madd	x23, x26, x10, x22
  404c80:	ldr	x0, [x23, #24]!
  404c84:	cbz	x0, 404e1c <error@@Base+0x2f80>
  404c88:	cmp	w24, #0x1
  404c8c:	b.lt	404c9c <error@@Base+0x2e00>  // b.tstop
  404c90:	adrp	x8, 424000 <error@@Base+0x22164>
  404c94:	ldr	w8, [x8, #1660]
  404c98:	cbz	w8, 404e64 <error@@Base+0x2fc8>
  404c9c:	madd	x8, x26, x10, x22
  404ca0:	ldrsw	x1, [x8, #32]!
  404ca4:	adrp	x3, 405000 <error@@Base+0x3164>
  404ca8:	mov	w2, #0x8                   	// #8
  404cac:	add	x3, x3, #0x500
  404cb0:	stur	x8, [x29, #-96]
  404cb4:	bl	401900 <qsort@plt>
  404cb8:	ldr	x8, [sp, #120]
  404cbc:	mov	x0, xzr
  404cc0:	str	x28, [sp, #112]
  404cc4:	cbnz	x8, 404cd8 <error@@Base+0x2e3c>
  404cc8:	bl	405c50 <error@@Base+0x3db4>
  404ccc:	mov	x20, xzr
  404cd0:	str	wzr, [sp, #100]
  404cd4:	b	404d0c <error@@Base+0x2e70>
  404cd8:	mov	x20, xzr
  404cdc:	ldr	x8, [x8]
  404ce0:	add	x20, x20, #0x1
  404ce4:	add	x0, x0, #0x8
  404ce8:	cbnz	x8, 404cdc <error@@Base+0x2e40>
  404cec:	bl	405c50 <error@@Base+0x3db4>
  404cf0:	ldr	x9, [sp, #120]
  404cf4:	mov	x8, x0
  404cf8:	str	x9, [x8], #8
  404cfc:	ldr	x9, [x9]
  404d00:	cbnz	x9, 404cf8 <error@@Base+0x2e5c>
  404d04:	mov	w8, #0x1                   	// #1
  404d08:	str	w8, [sp, #100]
  404d0c:	adrp	x3, 405000 <error@@Base+0x3164>
  404d10:	mov	w2, #0x8                   	// #8
  404d14:	mov	x1, x20
  404d18:	add	x3, x3, #0x514
  404d1c:	stur	w27, [x29, #-112]
  404d20:	str	x0, [sp, #104]
  404d24:	bl	401900 <qsort@plt>
  404d28:	ldur	x8, [x29, #-96]
  404d2c:	ldr	w8, [x8]
  404d30:	cmp	w8, #0x1
  404d34:	b.lt	404e00 <error@@Base+0x2f64>  // b.tstop
  404d38:	mov	x22, xzr
  404d3c:	ldr	x8, [x23]
  404d40:	ldr	x28, [x8, x22, lsl #3]
  404d44:	ldr	w8, [x28, #16]
  404d48:	cbz	w8, 404dec <error@@Base+0x2f50>
  404d4c:	mov	w0, #0xa                   	// #10
  404d50:	mov	x1, x21
  404d54:	bl	4018e0 <putc@plt>
  404d58:	ldr	x0, [x28, #8]
  404d5c:	mov	x1, x21
  404d60:	bl	401880 <fputs@plt>
  404d64:	mov	w0, #0xa                   	// #10
  404d68:	mov	x1, x21
  404d6c:	bl	4018e0 <putc@plt>
  404d70:	ldr	w8, [sp, #100]
  404d74:	str	wzr, [x28, #16]
  404d78:	cbz	w8, 404dec <error@@Base+0x2f50>
  404d7c:	mov	x27, xzr
  404d80:	str	w24, [sp, #88]
  404d84:	ldr	x8, [sp, #104]
  404d88:	mov	x24, x25
  404d8c:	ldr	x8, [x8, x27, lsl #3]
  404d90:	ldr	x25, [x8, #24]
  404d94:	cbz	x25, 404dd8 <error@@Base+0x2f3c>
  404d98:	ldr	x9, [x8, #32]
  404d9c:	cmp	x25, x9
  404da0:	b.eq	404dd8 <error@@Base+0x2f3c>  // b.none
  404da4:	stp	x9, x8, [sp, #72]
  404da8:	ldr	x0, [x25, #8]
  404dac:	ldr	x1, [x28, #8]
  404db0:	bl	401b50 <strcmp@plt>
  404db4:	cbz	w0, 404dc8 <error@@Base+0x2f2c>
  404db8:	ldr	x25, [x25]
  404dbc:	ldp	x9, x8, [sp, #72]
  404dc0:	cbz	x25, 404dd8 <error@@Base+0x2f3c>
  404dc4:	b	404d9c <error@@Base+0x2f00>
  404dc8:	ldr	x8, [sp, #80]
  404dcc:	mov	x1, x21
  404dd0:	ldr	x0, [x8, #8]
  404dd4:	bl	401880 <fputs@plt>
  404dd8:	mov	x25, x24
  404ddc:	ldr	w24, [sp, #88]
  404de0:	add	x27, x27, #0x1
  404de4:	cmp	x27, x20
  404de8:	b.ne	404d84 <error@@Base+0x2ee8>  // b.any
  404dec:	ldur	x8, [x29, #-96]
  404df0:	add	x22, x22, #0x1
  404df4:	ldrsw	x8, [x8]
  404df8:	cmp	x22, x8
  404dfc:	b.lt	404d3c <error@@Base+0x2ea0>  // b.tstop
  404e00:	ldr	x0, [sp, #104]
  404e04:	add	w24, w24, #0x1
  404e08:	bl	401b80 <free@plt>
  404e0c:	ldur	w27, [x29, #-112]
  404e10:	ldr	x28, [sp, #112]
  404e14:	ldur	x22, [x29, #-104]
  404e18:	mov	w10, #0x28                  	// #40
  404e1c:	cmp	x26, x28
  404e20:	b.cs	404e58 <error@@Base+0x2fbc>  // b.hs, b.nlast
  404e24:	madd	x8, x26, x10, x22
  404e28:	ldr	w8, [x8, #36]
  404e2c:	cbnz	w8, 404e58 <error@@Base+0x2fbc>
  404e30:	madd	x8, x26, x10, x22
  404e34:	ldr	x0, [x8]
  404e38:	ldrsw	x2, [x8, #8]
  404e3c:	mov	w1, #0x1                   	// #1
  404e40:	mov	x3, x21
  404e44:	bl	401bc0 <fwrite@plt>
  404e48:	mov	w0, #0xa                   	// #10
  404e4c:	mov	x1, x21
  404e50:	bl	4018e0 <putc@plt>
  404e54:	mov	w10, #0x28                  	// #40
  404e58:	add	x26, x26, #0x1
  404e5c:	cmp	x26, x25
  404e60:	b.ne	404bd0 <error@@Base+0x2d34>  // b.any
  404e64:	mov	x0, x21
  404e68:	cbz	x19, 404e74 <error@@Base+0x2fd8>
  404e6c:	bl	401c30 <pclose@plt>
  404e70:	b	403abc <error@@Base+0x1c20>
  404e74:	bl	401930 <fclose@plt>
  404e78:	b	403abc <error@@Base+0x1c20>
  404e7c:	cmp	w21, #0x6
  404e80:	b.cc	404ea0 <error@@Base+0x3004>  // b.lo, b.ul, b.last
  404e84:	adrp	x1, 412000 <error@@Base+0x10164>
  404e88:	sub	x0, x22, #0x5
  404e8c:	add	x1, x1, #0x817
  404e90:	bl	401b50 <strcmp@plt>
  404e94:	cbnz	w0, 404ed4 <error@@Base+0x3038>
  404e98:	mov	w8, #0xfffffffb            	// #-5
  404e9c:	b	4041d0 <error@@Base+0x2334>
  404ea0:	ldur	x22, [x29, #-104]
  404ea4:	cmp	w21, #0x5
  404ea8:	b.cc	403f64 <error@@Base+0x20c8>  // b.lo, b.ul, b.last
  404eac:	mov	w21, #0x5                   	// #5
  404eb0:	add	x8, x19, w21, uxtw
  404eb4:	adrp	x1, 412000 <error@@Base+0x10164>
  404eb8:	sub	x0, x8, #0x4
  404ebc:	add	x1, x1, #0xc61
  404ec0:	bl	401b50 <strcmp@plt>
  404ec4:	cbnz	w0, 403f64 <error@@Base+0x20c8>
  404ec8:	sub	w8, w21, #0x4
  404ecc:	strb	wzr, [x19, w8, uxtw]
  404ed0:	b	403f64 <error@@Base+0x20c8>
  404ed4:	ldur	x22, [x29, #-104]
  404ed8:	b	4041e4 <error@@Base+0x2348>
  404edc:	adrp	x0, 412000 <error@@Base+0x10164>
  404ee0:	add	x0, x0, #0x8d6
  404ee4:	bl	4020f4 <error@@Base+0x258>
  404ee8:	stp	x29, x30, [sp, #-48]!
  404eec:	stp	x22, x21, [sp, #16]
  404ef0:	stp	x20, x19, [sp, #32]
  404ef4:	adrp	x8, 424000 <error@@Base+0x22164>
  404ef8:	ldr	w8, [x8, #1736]
  404efc:	mov	x29, sp
  404f00:	cbz	w8, 404f14 <error@@Base+0x3078>
  404f04:	ldp	x20, x19, [sp, #32]
  404f08:	ldp	x22, x21, [sp, #16]
  404f0c:	ldp	x29, x30, [sp], #48
  404f10:	ret
  404f14:	mov	w1, wzr
  404f18:	mov	x19, x0
  404f1c:	bl	4019a0 <open@plt>
  404f20:	mov	w21, w0
  404f24:	tbz	w0, #31, 404fa8 <error@@Base+0x310c>
  404f28:	bl	401c80 <__errno_location@plt>
  404f2c:	ldr	w8, [x0]
  404f30:	cmp	w8, #0x2
  404f34:	b.ne	404fa8 <error@@Base+0x310c>  // b.any
  404f38:	mov	x20, x0
  404f3c:	mov	w0, #0x2                   	// #2
  404f40:	bl	401a60 <strerror@plt>
  404f44:	adrp	x1, 412000 <error@@Base+0x10164>
  404f48:	mov	x21, x0
  404f4c:	add	x1, x1, #0xc93
  404f50:	mov	x0, x19
  404f54:	bl	401950 <fopen@plt>
  404f58:	cbz	x0, 404fbc <error@@Base+0x3120>
  404f5c:	adrp	x1, 412000 <error@@Base+0x10164>
  404f60:	mov	x22, x0
  404f64:	add	x1, x1, #0xc95
  404f68:	mov	w2, #0x5                   	// #5
  404f6c:	mov	x0, xzr
  404f70:	bl	401c20 <dcgettext@plt>
  404f74:	adrp	x3, 412000 <error@@Base+0x10164>
  404f78:	adrp	x4, 412000 <error@@Base+0x10164>
  404f7c:	mov	x1, x0
  404f80:	add	x3, x3, #0xe9d
  404f84:	add	x4, x4, #0xeb2
  404f88:	mov	w2, #0x1f                  	// #31
  404f8c:	mov	x0, x22
  404f90:	bl	401cd0 <fprintf@plt>
  404f94:	mov	x0, x22
  404f98:	bl	401930 <fclose@plt>
  404f9c:	tbz	w0, #31, 404f04 <error@@Base+0x3068>
  404fa0:	mov	x0, x19
  404fa4:	bl	4020f4 <error@@Base+0x258>
  404fa8:	mov	w0, w21
  404fac:	ldp	x20, x19, [sp, #32]
  404fb0:	ldp	x22, x21, [sp, #16]
  404fb4:	ldp	x29, x30, [sp], #48
  404fb8:	b	401a70 <close@plt>
  404fbc:	adrp	x1, 412000 <error@@Base+0x10164>
  404fc0:	add	x1, x1, #0xeba
  404fc4:	mov	w2, #0x5                   	// #5
  404fc8:	bl	401c20 <dcgettext@plt>
  404fcc:	ldr	w8, [x20]
  404fd0:	mov	x20, x0
  404fd4:	mov	w0, w8
  404fd8:	bl	401a60 <strerror@plt>
  404fdc:	mov	x3, x0
  404fe0:	mov	x0, x20
  404fe4:	mov	x1, x19
  404fe8:	mov	x2, x21
  404fec:	bl	401f90 <error@@Base+0xf4>
  404ff0:	stp	x29, x30, [sp, #-80]!
  404ff4:	stp	x22, x21, [sp, #48]
  404ff8:	mov	x21, x0
  404ffc:	mov	w0, #0x5000                	// #20480
  405000:	stp	x26, x25, [sp, #16]
  405004:	stp	x24, x23, [sp, #32]
  405008:	stp	x20, x19, [sp, #64]
  40500c:	mov	x29, sp
  405010:	mov	x19, x2
  405014:	mov	w20, w1
  405018:	bl	405c50 <error@@Base+0x3db4>
  40501c:	cmp	w20, #0x1
  405020:	b.lt	4050d0 <error@@Base+0x3234>  // b.tstop
  405024:	mov	w22, wzr
  405028:	mov	w23, w20
  40502c:	mov	w8, #0x1                   	// #1
  405030:	mov	w24, #0x1ff                 	// #511
  405034:	mov	w25, #0x28                  	// #40
  405038:	mov	x26, x21
  40503c:	cbz	w8, 405094 <error@@Base+0x31f8>
  405040:	cmp	w22, w24
  405044:	b.ne	405060 <error@@Base+0x31c4>  // b.any
  405048:	lsl	w8, w22, #1
  40504c:	add	w8, w8, #0x2
  405050:	mov	w24, #0x1                   	// #1
  405054:	smull	x1, w8, w25
  405058:	bfi	w24, w22, #1, #31
  40505c:	bl	405ca0 <error@@Base+0x3e04>
  405060:	smaddl	x8, w22, w25, x0
  405064:	cmp	w22, #0x1
  405068:	str	x26, [x8]
  40506c:	stp	xzr, xzr, [x8, #24]
  405070:	str	xzr, [x8, #16]
  405074:	b.lt	405090 <error@@Base+0x31f4>  // b.tstop
  405078:	sxtw	x8, w22
  40507c:	madd	x8, x8, x25, x0
  405080:	ldur	w9, [x8, #-40]
  405084:	mvn	w9, w9
  405088:	add	w9, w9, w26
  40508c:	stur	w9, [x8, #-32]
  405090:	add	w22, w22, #0x1
  405094:	ldrb	w8, [x26], #1
  405098:	cmp	w8, #0xa
  40509c:	cset	w8, eq  // eq = none
  4050a0:	subs	x23, x23, #0x1
  4050a4:	b.ne	40503c <error@@Base+0x31a0>  // b.any
  4050a8:	cmp	w22, #0x1
  4050ac:	b.lt	4050d4 <error@@Base+0x3238>  // b.tstop
  4050b0:	mov	w9, #0x28                  	// #40
  4050b4:	smaddl	x9, w22, w9, x0
  4050b8:	ldur	w10, [x9, #-40]
  4050bc:	add	w11, w21, w20
  4050c0:	sub	w10, w11, w10
  4050c4:	sub	w8, w10, w8
  4050c8:	stur	w8, [x9, #-32]
  4050cc:	b	4050d4 <error@@Base+0x3238>
  4050d0:	mov	w22, wzr
  4050d4:	mov	w8, #0x28                  	// #40
  4050d8:	smaddl	x8, w22, w8, x0
  4050dc:	str	xzr, [x8]
  4050e0:	str	wzr, [x8, #8]
  4050e4:	stp	xzr, xzr, [x8, #24]
  4050e8:	str	xzr, [x8, #16]
  4050ec:	str	w22, [x19]
  4050f0:	ldp	x20, x19, [sp, #64]
  4050f4:	ldp	x22, x21, [sp, #48]
  4050f8:	ldp	x24, x23, [sp, #32]
  4050fc:	ldp	x26, x25, [sp, #16]
  405100:	ldp	x29, x30, [sp], #80
  405104:	ret
  405108:	stp	x29, x30, [sp, #-96]!
  40510c:	stp	x24, x23, [sp, #48]
  405110:	mov	x24, x1
  405114:	mov	w1, #0x2e                  	// #46
  405118:	str	x27, [sp, #16]
  40511c:	stp	x26, x25, [sp, #32]
  405120:	stp	x22, x21, [sp, #64]
  405124:	stp	x20, x19, [sp, #80]
  405128:	mov	x29, sp
  40512c:	mov	x19, x4
  405130:	mov	x20, x3
  405134:	mov	x23, x2
  405138:	mov	x22, x0
  40513c:	bl	401bb0 <strchr@plt>
  405140:	cbz	x0, 405184 <error@@Base+0x32e8>
  405144:	mov	x27, #0x600                 	// #1536
  405148:	mov	x25, x0
  40514c:	mov	w26, #0x1                   	// #1
  405150:	movk	x27, #0x1, lsl #32
  405154:	mov	x21, x25
  405158:	ldrb	w8, [x21, #1]!
  40515c:	cmp	w8, #0x20
  405160:	b.hi	405170 <error@@Base+0x32d4>  // b.pmore
  405164:	lsl	x8, x26, x8
  405168:	tst	x8, x27
  40516c:	b.ne	4051ac <error@@Base+0x3310>  // b.any
  405170:	mov	w1, #0x2e                  	// #46
  405174:	mov	x0, x21
  405178:	bl	401bb0 <strchr@plt>
  40517c:	mov	x25, x0
  405180:	cbnz	x0, 405154 <error@@Base+0x32b8>
  405184:	mov	x0, x22
  405188:	bl	401870 <strlen@plt>
  40518c:	cbz	x0, 405300 <error@@Base+0x3464>
  405190:	mov	x19, x0
  405194:	mov	x0, x22
  405198:	bl	401a50 <strdup@plt>
  40519c:	add	x8, x19, #0x1
  4051a0:	str	x0, [x24]
  4051a4:	str	x8, [x23]
  4051a8:	b	405300 <error@@Base+0x3464>
  4051ac:	sub	x8, x25, x22
  4051b0:	add	x9, x8, #0x1
  4051b4:	add	x0, x8, #0x2
  4051b8:	str	x9, [x23]
  4051bc:	bl	405c50 <error@@Base+0x3db4>
  4051c0:	str	x0, [x24]
  4051c4:	strb	wzr, [x0]
  4051c8:	ldr	x2, [x23]
  4051cc:	mov	x1, x22
  4051d0:	bl	401be0 <strncat@plt>
  4051d4:	mov	x0, x22
  4051d8:	bl	401870 <strlen@plt>
  4051dc:	bl	405c50 <error@@Base+0x3db4>
  4051e0:	str	x0, [x20]
  4051e4:	strb	wzr, [x0]
  4051e8:	ldrb	w23, [x25, #1]
  4051ec:	cbz	w23, 4052e0 <error@@Base+0x3444>
  4051f0:	bl	401b60 <__ctype_b_loc@plt>
  4051f4:	mov	x22, x0
  4051f8:	mov	w25, #0x2020                	// #8224
  4051fc:	mov	w26, #0x20                  	// #32
  405200:	ldr	x8, [x22]
  405204:	and	x9, x23, #0xff
  405208:	ldrh	w9, [x8, x9, lsl #1]
  40520c:	tbz	w9, #13, 405220 <error@@Base+0x3384>
  405210:	ldrb	w9, [x21, #1]!
  405214:	ldrh	w10, [x8, x9, lsl #1]
  405218:	tbnz	w10, #13, 405210 <error@@Base+0x3374>
  40521c:	cbz	w9, 4052ac <error@@Base+0x3410>
  405220:	mov	w1, #0xa                   	// #10
  405224:	mov	x0, x21
  405228:	bl	401bb0 <strchr@plt>
  40522c:	cbz	x0, 405288 <error@@Base+0x33ec>
  405230:	mov	x23, x0
  405234:	ldr	x0, [x20]
  405238:	sub	x24, x23, x21
  40523c:	mov	x1, x21
  405240:	mov	x2, x24
  405244:	bl	401be0 <strncat@plt>
  405248:	cmp	x24, #0x2
  40524c:	add	x21, x23, #0x1
  405250:	b.cc	4052ac <error@@Base+0x3410>  // b.lo, b.ul, b.last
  405254:	mov	x0, x21
  405258:	bl	401870 <strlen@plt>
  40525c:	cbz	x0, 4052ac <error@@Base+0x3410>
  405260:	ldurb	w8, [x23, #-1]
  405264:	cmp	x8, #0x2e
  405268:	b.ne	4052b8 <error@@Base+0x341c>  // b.any
  40526c:	ldr	x23, [x20]
  405270:	mov	x0, x23
  405274:	bl	401870 <strlen@plt>
  405278:	add	x8, x23, x0
  40527c:	strh	w25, [x8]
  405280:	strb	wzr, [x8, #2]
  405284:	b	4052ac <error@@Base+0x3410>
  405288:	mov	x0, x21
  40528c:	bl	401870 <strlen@plt>
  405290:	ldr	x8, [x20]
  405294:	mov	x23, x0
  405298:	mov	x1, x21
  40529c:	mov	x2, x23
  4052a0:	mov	x0, x8
  4052a4:	bl	401be0 <strncat@plt>
  4052a8:	add	x21, x21, x23
  4052ac:	ldrb	w23, [x21]
  4052b0:	cbnz	w23, 405200 <error@@Base+0x3364>
  4052b4:	b	4052d8 <error@@Base+0x343c>
  4052b8:	ldr	x9, [x22]
  4052bc:	ldrh	w8, [x9, x8, lsl #1]
  4052c0:	tbnz	w8, #13, 4052ac <error@@Base+0x3410>
  4052c4:	ldr	x23, [x20]
  4052c8:	mov	x0, x23
  4052cc:	bl	401870 <strlen@plt>
  4052d0:	strh	w26, [x23, x0]
  4052d4:	b	4052ac <error@@Base+0x3410>
  4052d8:	ldr	x22, [x20]
  4052dc:	b	4052e4 <error@@Base+0x3448>
  4052e0:	mov	x22, x0
  4052e4:	mov	x0, x22
  4052e8:	bl	401870 <strlen@plt>
  4052ec:	mov	w8, #0xa                   	// #10
  4052f0:	strh	w8, [x22, x0]
  4052f4:	ldr	x0, [x20]
  4052f8:	bl	401870 <strlen@plt>
  4052fc:	str	x0, [x19]
  405300:	ldp	x20, x19, [sp, #80]
  405304:	ldp	x22, x21, [sp, #64]
  405308:	ldp	x24, x23, [sp, #48]
  40530c:	ldp	x26, x25, [sp, #32]
  405310:	ldr	x27, [sp, #16]
  405314:	ldp	x29, x30, [sp], #96
  405318:	ret
  40531c:	cmp	w1, w3
  405320:	csel	w8, w1, w3, lt  // lt = tstop
  405324:	cmp	w8, #0x1
  405328:	b.lt	405380 <error@@Base+0x34e4>  // b.tstop
  40532c:	mov	x9, xzr
  405330:	mov	w10, w8
  405334:	ldrb	w8, [x0, x9]
  405338:	ldrb	w11, [x2, x9]
  40533c:	cmp	w8, #0x3a
  405340:	b.ne	405350 <error@@Base+0x34b4>  // b.any
  405344:	cmp	w11, #0x3a
  405348:	b.eq	405364 <error@@Base+0x34c8>  // b.none
  40534c:	b	405388 <error@@Base+0x34ec>
  405350:	b.eq	40535c <error@@Base+0x34c0>  // b.none
  405354:	cmp	w11, #0x3a
  405358:	b.eq	405380 <error@@Base+0x34e4>  // b.none
  40535c:	cmp	w8, w11
  405360:	b.cc	405388 <error@@Base+0x34ec>  // b.lo, b.ul, b.last
  405364:	cmp	w8, w11
  405368:	mov	w8, wzr
  40536c:	b.hi	40538c <error@@Base+0x34f0>  // b.pmore
  405370:	add	x9, x9, #0x1
  405374:	cmp	x9, x10
  405378:	b.cc	405334 <error@@Base+0x3498>  // b.lo, b.ul, b.last
  40537c:	b	40538c <error@@Base+0x34f0>
  405380:	mov	w8, wzr
  405384:	b	40538c <error@@Base+0x34f0>
  405388:	mov	w8, #0x1                   	// #1
  40538c:	mov	w0, w8
  405390:	ret
  405394:	stp	x29, x30, [sp, #-96]!
  405398:	mov	w8, #0x28                  	// #40
  40539c:	str	x27, [sp, #16]
  4053a0:	stp	x26, x25, [sp, #32]
  4053a4:	stp	x24, x23, [sp, #48]
  4053a8:	stp	x22, x21, [sp, #64]
  4053ac:	stp	x20, x19, [sp, #80]
  4053b0:	smaddl	x24, w1, w8, x2
  4053b4:	ldr	x8, [x24, #16]!
  4053b8:	mov	w20, w3
  4053bc:	mov	x19, x0
  4053c0:	mov	x29, sp
  4053c4:	cbz	x8, 405428 <error@@Base+0x358c>
  4053c8:	cmp	w20, #0x1
  4053cc:	b.lt	405468 <error@@Base+0x35cc>  // b.tstop
  4053d0:	ldr	x26, [x24]
  4053d4:	mov	x25, xzr
  4053d8:	mov	w27, w20
  4053dc:	ldr	x22, [x26, x25, lsl #3]
  4053e0:	cbz	x22, 40546c <error@@Base+0x35d0>
  4053e4:	ldr	x21, [x19, #8]
  4053e8:	mov	x0, x21
  4053ec:	bl	401870 <strlen@plt>
  4053f0:	ldr	x22, [x22, #8]
  4053f4:	mov	x23, x0
  4053f8:	mov	x0, x22
  4053fc:	bl	401870 <strlen@plt>
  405400:	mov	x3, x0
  405404:	mov	x0, x21
  405408:	mov	w1, w23
  40540c:	mov	x2, x22
  405410:	bl	40531c <error@@Base+0x3480>
  405414:	cbnz	w0, 40546c <error@@Base+0x35d0>
  405418:	add	x25, x25, #0x1
  40541c:	cmp	x27, x25
  405420:	b.ne	4053dc <error@@Base+0x3540>  // b.any
  405424:	bl	401ac0 <abort@plt>
  405428:	sbfiz	x0, x20, #3, #32
  40542c:	bl	405c50 <error@@Base+0x3db4>
  405430:	cmp	w20, #0x1
  405434:	str	x0, [x24]
  405438:	b.lt	405468 <error@@Base+0x35cc>  // b.tstop
  40543c:	cmp	w20, #0x1
  405440:	str	xzr, [x0]
  405444:	b.eq	4053c8 <error@@Base+0x352c>  // b.none
  405448:	mov	w8, w20
  40544c:	mov	w9, #0x1                   	// #1
  405450:	ldr	x10, [x24]
  405454:	str	xzr, [x10, x9, lsl #3]
  405458:	add	x9, x9, #0x1
  40545c:	cmp	x8, x9
  405460:	b.ne	405450 <error@@Base+0x35b4>  // b.any
  405464:	b	4053c8 <error@@Base+0x352c>
  405468:	mov	w25, wzr
  40546c:	cmp	w25, w20
  405470:	b.eq	405424 <error@@Base+0x3588>  // b.none
  405474:	ldr	x10, [x24]
  405478:	mov	w8, w25
  40547c:	ldr	x9, [x10, w25, uxtw #3]
  405480:	cbz	x9, 4054e0 <error@@Base+0x3644>
  405484:	sub	w11, w20, #0x1
  405488:	cmp	w11, w25
  40548c:	b.le	4054e0 <error@@Base+0x3644>
  405490:	sub	w9, w20, #0x2
  405494:	ldr	x13, [x10, w9, sxtw #3]
  405498:	sxtw	x12, w11
  40549c:	sub	x9, x12, #0x1
  4054a0:	cmp	x9, w25, sxtw
  4054a4:	str	x13, [x10, w11, sxtw #3]
  4054a8:	b.le	4054dc <error@@Base+0x3640>
  4054ac:	mov	x11, #0xfffffffe00000000    	// #-8589934592
  4054b0:	sxtw	x10, w25
  4054b4:	add	x11, x11, x12, lsl #32
  4054b8:	mov	x12, #0xffffffff00000000    	// #-4294967296
  4054bc:	ldr	x13, [x24]
  4054c0:	asr	x14, x11, #29
  4054c4:	add	x11, x11, x12
  4054c8:	ldr	x14, [x13, x14]
  4054cc:	str	x14, [x13, x9, lsl #3]
  4054d0:	sub	x9, x9, #0x1
  4054d4:	cmp	x9, x10
  4054d8:	b.gt	4054bc <error@@Base+0x3620>
  4054dc:	ldr	x10, [x24]
  4054e0:	str	x19, [x10, x8, lsl #3]
  4054e4:	ldp	x20, x19, [sp, #80]
  4054e8:	ldp	x22, x21, [sp, #64]
  4054ec:	ldp	x24, x23, [sp, #48]
  4054f0:	ldp	x26, x25, [sp, #32]
  4054f4:	ldr	x27, [sp, #16]
  4054f8:	ldp	x29, x30, [sp], #96
  4054fc:	ret
  405500:	ldr	x8, [x0]
  405504:	ldr	x9, [x1]
  405508:	ldr	x0, [x8, #8]
  40550c:	ldr	x1, [x9, #8]
  405510:	b	401b50 <strcmp@plt>
  405514:	stp	x29, x30, [sp, #-48]!
  405518:	stp	x22, x21, [sp, #16]
  40551c:	stp	x20, x19, [sp, #32]
  405520:	ldr	x8, [x0]
  405524:	ldr	x9, [x1]
  405528:	mov	w1, #0x3a                  	// #58
  40552c:	mov	x29, sp
  405530:	ldr	x20, [x8, #8]
  405534:	ldr	x19, [x9, #8]
  405538:	mov	x0, x20
  40553c:	bl	401bb0 <strchr@plt>
  405540:	mov	x21, x0
  405544:	mov	w1, #0x3a                  	// #58
  405548:	mov	x0, x19
  40554c:	bl	401bb0 <strchr@plt>
  405550:	mov	x22, x0
  405554:	cbz	x21, 405568 <error@@Base+0x36cc>
  405558:	sub	x21, x21, x20
  40555c:	cbz	x22, 405578 <error@@Base+0x36dc>
  405560:	sub	x0, x22, x19
  405564:	b	405580 <error@@Base+0x36e4>
  405568:	mov	x0, x20
  40556c:	bl	401870 <strlen@plt>
  405570:	mov	x21, x0
  405574:	cbnz	x22, 405560 <error@@Base+0x36c4>
  405578:	mov	x0, x19
  40557c:	bl	401870 <strlen@plt>
  405580:	cmp	w21, w0
  405584:	csel	x8, x0, x21, gt
  405588:	mov	x0, x20
  40558c:	mov	x1, x19
  405590:	ldp	x20, x19, [sp, #32]
  405594:	ldp	x22, x21, [sp, #16]
  405598:	sxtw	x2, w8
  40559c:	ldp	x29, x30, [sp], #48
  4055a0:	b	4057a8 <error@@Base+0x390c>
  4055a4:	sub	sp, sp, #0xc0
  4055a8:	cmp	x0, x1
  4055ac:	stp	x29, x30, [sp, #128]
  4055b0:	str	x23, [sp, #144]
  4055b4:	stp	x22, x21, [sp, #160]
  4055b8:	stp	x20, x19, [sp, #176]
  4055bc:	add	x29, sp, #0x80
  4055c0:	b.eq	40569c <error@@Base+0x3800>  // b.none
  4055c4:	mov	x19, x1
  4055c8:	mov	x20, x0
  4055cc:	bl	401b90 <__ctype_get_mb_cur_max@plt>
  4055d0:	cmp	x0, #0x1
  4055d4:	b.ls	4056a4 <error@@Base+0x3808>  // b.plast
  4055d8:	str	x20, [sp, #80]
  4055dc:	strb	wzr, [sp, #64]
  4055e0:	stur	xzr, [sp, #68]
  4055e4:	strb	wzr, [sp, #76]
  4055e8:	str	x19, [sp, #16]
  4055ec:	strb	wzr, [sp]
  4055f0:	stur	xzr, [sp, #4]
  4055f4:	add	x0, sp, #0x40
  4055f8:	strb	wzr, [sp, #12]
  4055fc:	bl	4059cc <error@@Base+0x3b30>
  405600:	ldrb	w8, [sp, #96]
  405604:	cbz	w8, 405610 <error@@Base+0x3774>
  405608:	ldr	w8, [sp, #100]
  40560c:	cbz	w8, 405700 <error@@Base+0x3864>
  405610:	mov	x0, sp
  405614:	bl	4059cc <error@@Base+0x3b30>
  405618:	ldrb	w8, [sp, #32]
  40561c:	cbz	w8, 405628 <error@@Base+0x378c>
  405620:	ldr	w9, [sp, #36]
  405624:	cbz	w9, 405700 <error@@Base+0x3864>
  405628:	ldrb	w9, [sp, #96]
  40562c:	cbz	w9, 405658 <error@@Base+0x37bc>
  405630:	cbz	w8, 40575c <error@@Base+0x38c0>
  405634:	ldr	w0, [sp, #100]
  405638:	bl	401cc0 <towlower@plt>
  40563c:	ldr	w8, [sp, #36]
  405640:	mov	w19, w0
  405644:	mov	w0, w8
  405648:	bl	401cc0 <towlower@plt>
  40564c:	sub	w0, w19, w0
  405650:	cbz	w0, 40567c <error@@Base+0x37e0>
  405654:	b	405744 <error@@Base+0x38a8>
  405658:	cbnz	w8, 405764 <error@@Base+0x38c8>
  40565c:	ldr	x2, [sp, #88]
  405660:	ldr	x8, [sp, #24]
  405664:	cmp	x2, x8
  405668:	b.ne	40576c <error@@Base+0x38d0>  // b.any
  40566c:	ldr	x0, [sp, #80]
  405670:	ldr	x1, [sp, #16]
  405674:	bl	401b10 <memcmp@plt>
  405678:	cbnz	w0, 405744 <error@@Base+0x38a8>
  40567c:	ldp	x9, x8, [sp, #80]
  405680:	ldp	x11, x10, [sp, #16]
  405684:	strb	wzr, [sp, #76]
  405688:	add	x8, x9, x8
  40568c:	add	x9, x11, x10
  405690:	str	x8, [sp, #80]
  405694:	str	x9, [sp, #16]
  405698:	b	4055f4 <error@@Base+0x3758>
  40569c:	mov	w0, wzr
  4056a0:	b	405744 <error@@Base+0x38a8>
  4056a4:	bl	401b60 <__ctype_b_loc@plt>
  4056a8:	ldr	x22, [x0]
  4056ac:	ldrb	w21, [x20]
  4056b0:	ldrh	w8, [x22, x21, lsl #1]
  4056b4:	tbz	w8, #8, 4056c8 <error@@Base+0x382c>
  4056b8:	bl	401910 <__ctype_tolower_loc@plt>
  4056bc:	ldr	x8, [x0]
  4056c0:	lsl	x9, x21, #2
  4056c4:	ldrb	w21, [x8, x9]
  4056c8:	ldrb	w23, [x19]
  4056cc:	ldrh	w8, [x22, x23, lsl #1]
  4056d0:	tbz	w8, #8, 4056e4 <error@@Base+0x3848>
  4056d4:	bl	401910 <__ctype_tolower_loc@plt>
  4056d8:	ldr	x8, [x0]
  4056dc:	lsl	x9, x23, #2
  4056e0:	ldrb	w23, [x8, x9]
  4056e4:	cbz	w21, 4056f8 <error@@Base+0x385c>
  4056e8:	add	x20, x20, #0x1
  4056ec:	cmp	w21, w23
  4056f0:	add	x19, x19, #0x1
  4056f4:	b.eq	4056ac <error@@Base+0x3810>  // b.none
  4056f8:	sub	w0, w21, w23
  4056fc:	b	405744 <error@@Base+0x38a8>
  405700:	add	x0, sp, #0x40
  405704:	bl	4059cc <error@@Base+0x3b30>
  405708:	ldrb	w8, [sp, #96]
  40570c:	mov	w0, #0x1                   	// #1
  405710:	cbz	w8, 405744 <error@@Base+0x38a8>
  405714:	ldr	w8, [sp, #100]
  405718:	cbnz	w8, 405744 <error@@Base+0x38a8>
  40571c:	mov	x0, sp
  405720:	bl	4059cc <error@@Base+0x3b30>
  405724:	ldrb	w8, [sp, #32]
  405728:	ldr	w9, [sp, #36]
  40572c:	cmp	w8, #0x0
  405730:	cset	w8, eq  // eq = none
  405734:	cmp	w9, #0x0
  405738:	cset	w9, ne  // ne = any
  40573c:	orr	w8, w8, w9
  405740:	sbfx	w0, w8, #0, #1
  405744:	ldp	x20, x19, [sp, #176]
  405748:	ldp	x22, x21, [sp, #160]
  40574c:	ldr	x23, [sp, #144]
  405750:	ldp	x29, x30, [sp, #128]
  405754:	add	sp, sp, #0xc0
  405758:	ret
  40575c:	mov	w0, #0xffffffff            	// #-1
  405760:	b	405744 <error@@Base+0x38a8>
  405764:	mov	w0, #0x1                   	// #1
  405768:	b	405744 <error@@Base+0x38a8>
  40576c:	ldr	x0, [sp, #80]
  405770:	ldr	x1, [sp, #16]
  405774:	cmp	x2, x8
  405778:	b.cs	405790 <error@@Base+0x38f4>  // b.hs, b.nlast
  40577c:	bl	401b10 <memcmp@plt>
  405780:	cmp	w0, #0x1
  405784:	mov	w8, #0xffffffff            	// #-1
  405788:	cneg	w0, w8, ge  // ge = tcont
  40578c:	b	405744 <error@@Base+0x38a8>
  405790:	mov	x2, x8
  405794:	bl	401b10 <memcmp@plt>
  405798:	cmp	w0, #0x0
  40579c:	mov	w8, #0x1                   	// #1
  4057a0:	cneg	w0, w8, lt  // lt = tstop
  4057a4:	b	405744 <error@@Base+0x38a8>
  4057a8:	sub	sp, sp, #0xc0
  4057ac:	stp	x22, x21, [sp, #160]
  4057b0:	mov	x21, x0
  4057b4:	cmp	x0, x1
  4057b8:	mov	w0, wzr
  4057bc:	stp	x29, x30, [sp, #128]
  4057c0:	stp	x24, x23, [sp, #144]
  4057c4:	stp	x20, x19, [sp, #176]
  4057c8:	add	x29, sp, #0x80
  4057cc:	b.eq	4059b4 <error@@Base+0x3b18>  // b.none
  4057d0:	mov	x19, x2
  4057d4:	cbz	x2, 4059b4 <error@@Base+0x3b18>
  4057d8:	mov	x20, x1
  4057dc:	bl	401b90 <__ctype_get_mb_cur_max@plt>
  4057e0:	cmp	x0, #0x1
  4057e4:	b.ls	4058b4 <error@@Base+0x3a18>  // b.plast
  4057e8:	str	x21, [sp, #80]
  4057ec:	strb	wzr, [sp, #64]
  4057f0:	stur	xzr, [sp, #68]
  4057f4:	strb	wzr, [sp, #76]
  4057f8:	str	x20, [sp, #16]
  4057fc:	strb	wzr, [sp]
  405800:	stur	xzr, [sp, #4]
  405804:	add	x0, sp, #0x40
  405808:	strb	wzr, [sp, #12]
  40580c:	bl	4059cc <error@@Base+0x3b30>
  405810:	ldrb	w8, [sp, #96]
  405814:	cbz	w8, 405820 <error@@Base+0x3984>
  405818:	ldr	w8, [sp, #100]
  40581c:	cbz	w8, 40591c <error@@Base+0x3a80>
  405820:	mov	x0, sp
  405824:	bl	4059cc <error@@Base+0x3b30>
  405828:	ldrb	w8, [sp, #32]
  40582c:	cbz	w8, 405838 <error@@Base+0x399c>
  405830:	ldr	w9, [sp, #36]
  405834:	cbz	w9, 40591c <error@@Base+0x3a80>
  405838:	ldrb	w9, [sp, #96]
  40583c:	cbz	w9, 405868 <error@@Base+0x39cc>
  405840:	cbz	w8, 40596c <error@@Base+0x3ad0>
  405844:	ldr	w0, [sp, #100]
  405848:	bl	401cc0 <towlower@plt>
  40584c:	ldr	w8, [sp, #36]
  405850:	mov	w20, w0
  405854:	mov	w0, w8
  405858:	bl	401cc0 <towlower@plt>
  40585c:	sub	w0, w20, w0
  405860:	cbz	w0, 40588c <error@@Base+0x39f0>
  405864:	b	4059b4 <error@@Base+0x3b18>
  405868:	cbnz	w8, 405974 <error@@Base+0x3ad8>
  40586c:	ldr	x2, [sp, #88]
  405870:	ldr	x8, [sp, #24]
  405874:	cmp	x2, x8
  405878:	b.ne	40597c <error@@Base+0x3ae0>  // b.any
  40587c:	ldr	x0, [sp, #80]
  405880:	ldr	x1, [sp, #16]
  405884:	bl	401b10 <memcmp@plt>
  405888:	cbnz	w0, 4059b4 <error@@Base+0x3b18>
  40588c:	subs	x19, x19, #0x1
  405890:	b.eq	405964 <error@@Base+0x3ac8>  // b.none
  405894:	ldp	x9, x8, [sp, #80]
  405898:	ldp	x11, x10, [sp, #16]
  40589c:	strb	wzr, [sp, #76]
  4058a0:	add	x8, x9, x8
  4058a4:	add	x9, x11, x10
  4058a8:	str	x8, [sp, #80]
  4058ac:	str	x9, [sp, #16]
  4058b0:	b	405804 <error@@Base+0x3968>
  4058b4:	bl	401b60 <__ctype_b_loc@plt>
  4058b8:	ldr	x22, [x0]
  4058bc:	ldrb	w23, [x21]
  4058c0:	sub	x19, x19, #0x1
  4058c4:	ldrh	w8, [x22, x23, lsl #1]
  4058c8:	tbz	w8, #8, 4058dc <error@@Base+0x3a40>
  4058cc:	bl	401910 <__ctype_tolower_loc@plt>
  4058d0:	ldr	x8, [x0]
  4058d4:	lsl	x9, x23, #2
  4058d8:	ldrb	w23, [x8, x9]
  4058dc:	ldrb	w24, [x20]
  4058e0:	ldrh	w8, [x22, x24, lsl #1]
  4058e4:	tbz	w8, #8, 4058f8 <error@@Base+0x3a5c>
  4058e8:	bl	401910 <__ctype_tolower_loc@plt>
  4058ec:	ldr	x8, [x0]
  4058f0:	lsl	x9, x24, #2
  4058f4:	ldrb	w24, [x8, x9]
  4058f8:	cbz	x19, 405914 <error@@Base+0x3a78>
  4058fc:	cbz	w23, 405914 <error@@Base+0x3a78>
  405900:	cmp	w23, w24
  405904:	b.ne	405914 <error@@Base+0x3a78>  // b.any
  405908:	add	x21, x21, #0x1
  40590c:	add	x20, x20, #0x1
  405910:	b	4058bc <error@@Base+0x3a20>
  405914:	sub	w0, w23, w24
  405918:	b	4059b4 <error@@Base+0x3b18>
  40591c:	add	x0, sp, #0x40
  405920:	bl	4059cc <error@@Base+0x3b30>
  405924:	ldrb	w8, [sp, #96]
  405928:	mov	w0, #0x1                   	// #1
  40592c:	cbz	w8, 4059b4 <error@@Base+0x3b18>
  405930:	ldr	w8, [sp, #100]
  405934:	cbnz	w8, 4059b4 <error@@Base+0x3b18>
  405938:	mov	x0, sp
  40593c:	bl	4059cc <error@@Base+0x3b30>
  405940:	ldrb	w8, [sp, #32]
  405944:	ldr	w9, [sp, #36]
  405948:	cmp	w8, #0x0
  40594c:	cset	w8, eq  // eq = none
  405950:	cmp	w9, #0x0
  405954:	cset	w9, ne  // ne = any
  405958:	orr	w8, w8, w9
  40595c:	sbfx	w0, w8, #0, #1
  405960:	b	4059b4 <error@@Base+0x3b18>
  405964:	mov	w0, wzr
  405968:	b	4059b4 <error@@Base+0x3b18>
  40596c:	mov	w0, #0xffffffff            	// #-1
  405970:	b	4059b4 <error@@Base+0x3b18>
  405974:	mov	w0, #0x1                   	// #1
  405978:	b	4059b4 <error@@Base+0x3b18>
  40597c:	ldr	x0, [sp, #80]
  405980:	ldr	x1, [sp, #16]
  405984:	cmp	x2, x8
  405988:	b.cs	4059a0 <error@@Base+0x3b04>  // b.hs, b.nlast
  40598c:	bl	401b10 <memcmp@plt>
  405990:	cmp	w0, #0x1
  405994:	mov	w8, #0xffffffff            	// #-1
  405998:	cneg	w0, w8, ge  // ge = tcont
  40599c:	b	4059b4 <error@@Base+0x3b18>
  4059a0:	mov	x2, x8
  4059a4:	bl	401b10 <memcmp@plt>
  4059a8:	cmp	w0, #0x0
  4059ac:	mov	w8, #0x1                   	// #1
  4059b0:	cneg	w0, w8, lt  // lt = tstop
  4059b4:	ldp	x20, x19, [sp, #176]
  4059b8:	ldp	x22, x21, [sp, #160]
  4059bc:	ldp	x24, x23, [sp, #144]
  4059c0:	ldp	x29, x30, [sp, #128]
  4059c4:	add	sp, sp, #0xc0
  4059c8:	ret
  4059cc:	stp	x29, x30, [sp, #-48]!
  4059d0:	stp	x22, x21, [sp, #16]
  4059d4:	stp	x20, x19, [sp, #32]
  4059d8:	ldrb	w8, [x0, #12]
  4059dc:	mov	x29, sp
  4059e0:	cbnz	w8, 405acc <error@@Base+0x3c30>
  4059e4:	ldrb	w8, [x0]
  4059e8:	ldr	x20, [x0, #16]
  4059ec:	mov	x19, x0
  4059f0:	cbz	w8, 405a44 <error@@Base+0x3ba8>
  4059f4:	add	x22, x19, #0x24
  4059f8:	bl	401b90 <__ctype_get_mb_cur_max@plt>
  4059fc:	mov	x1, x0
  405a00:	mov	x0, x20
  405a04:	bl	405bf4 <error@@Base+0x3d58>
  405a08:	add	x21, x19, #0x4
  405a0c:	mov	x2, x0
  405a10:	mov	x0, x22
  405a14:	mov	x1, x20
  405a18:	mov	x3, x21
  405a1c:	bl	405e9c <error@@Base+0x4000>
  405a20:	cmn	x0, #0x2
  405a24:	str	x0, [x19, #24]
  405a28:	b.eq	405ab4 <error@@Base+0x3c18>  // b.none
  405a2c:	cbz	x0, 405a7c <error@@Base+0x3be0>
  405a30:	cmn	x0, #0x1
  405a34:	b.ne	405a98 <error@@Base+0x3bfc>  // b.any
  405a38:	mov	w8, #0x1                   	// #1
  405a3c:	str	x8, [x19, #24]
  405a40:	b	405ac0 <error@@Base+0x3c24>
  405a44:	ldrb	w8, [x20]
  405a48:	adrp	x10, 413000 <error@@Base+0x11164>
  405a4c:	add	x10, x10, #0x5c4
  405a50:	lsr	w9, w8, #3
  405a54:	and	x9, x9, #0x1c
  405a58:	ldr	w9, [x10, x9]
  405a5c:	lsr	w8, w9, w8
  405a60:	tbz	w8, #0, 405adc <error@@Base+0x3c40>
  405a64:	mov	w8, #0x1                   	// #1
  405a68:	str	x8, [x19, #24]
  405a6c:	ldrb	w9, [x20]
  405a70:	strb	w8, [x19, #32]
  405a74:	str	w9, [x19, #36]
  405a78:	b	405ac4 <error@@Base+0x3c28>
  405a7c:	ldr	x8, [x19, #16]
  405a80:	mov	w9, #0x1                   	// #1
  405a84:	str	x9, [x19, #24]
  405a88:	ldrb	w8, [x8]
  405a8c:	cbnz	w8, 405af4 <error@@Base+0x3c58>
  405a90:	ldr	w8, [x22]
  405a94:	cbnz	w8, 405b14 <error@@Base+0x3c78>
  405a98:	mov	w8, #0x1                   	// #1
  405a9c:	mov	x0, x21
  405aa0:	strb	w8, [x19, #32]
  405aa4:	bl	401ad0 <mbsinit@plt>
  405aa8:	cbz	w0, 405ac4 <error@@Base+0x3c28>
  405aac:	strb	wzr, [x19]
  405ab0:	b	405ac4 <error@@Base+0x3c28>
  405ab4:	ldr	x0, [x19, #16]
  405ab8:	bl	401870 <strlen@plt>
  405abc:	str	x0, [x19, #24]
  405ac0:	strb	wzr, [x19, #32]
  405ac4:	mov	w8, #0x1                   	// #1
  405ac8:	strb	w8, [x19, #12]
  405acc:	ldp	x20, x19, [sp, #32]
  405ad0:	ldp	x22, x21, [sp, #16]
  405ad4:	ldp	x29, x30, [sp], #48
  405ad8:	ret
  405adc:	add	x0, x19, #0x4
  405ae0:	bl	401ad0 <mbsinit@plt>
  405ae4:	cbz	w0, 405b34 <error@@Base+0x3c98>
  405ae8:	mov	w8, #0x1                   	// #1
  405aec:	strb	w8, [x19]
  405af0:	b	4059f4 <error@@Base+0x3b58>
  405af4:	adrp	x0, 412000 <error@@Base+0x10164>
  405af8:	adrp	x1, 412000 <error@@Base+0x10164>
  405afc:	adrp	x3, 412000 <error@@Base+0x10164>
  405b00:	add	x0, x0, #0xf5f
  405b04:	add	x1, x1, #0xf23
  405b08:	add	x3, x3, #0xf2f
  405b0c:	mov	w2, #0xb2                  	// #178
  405b10:	bl	401c70 <__assert_fail@plt>
  405b14:	adrp	x0, 412000 <error@@Base+0x10164>
  405b18:	adrp	x1, 412000 <error@@Base+0x10164>
  405b1c:	adrp	x3, 412000 <error@@Base+0x10164>
  405b20:	add	x0, x0, #0xf76
  405b24:	add	x1, x1, #0xf23
  405b28:	add	x3, x3, #0xf2f
  405b2c:	mov	w2, #0xb3                  	// #179
  405b30:	bl	401c70 <__assert_fail@plt>
  405b34:	adrp	x0, 412000 <error@@Base+0x10164>
  405b38:	adrp	x1, 412000 <error@@Base+0x10164>
  405b3c:	adrp	x3, 412000 <error@@Base+0x10164>
  405b40:	add	x0, x0, #0xf0c
  405b44:	add	x1, x1, #0xf23
  405b48:	add	x3, x3, #0xf2f
  405b4c:	mov	w2, #0x96                  	// #150
  405b50:	bl	401c70 <__assert_fail@plt>
  405b54:	ldr	x8, [x0, #16]
  405b58:	add	x8, x8, x1
  405b5c:	str	x8, [x0, #16]
  405b60:	ret
  405b64:	stp	x29, x30, [sp, #-48]!
  405b68:	stp	x20, x19, [sp, #32]
  405b6c:	ldrb	w8, [x1]
  405b70:	mov	x19, x1
  405b74:	mov	x20, x0
  405b78:	str	x21, [sp, #16]
  405b7c:	mov	x29, sp
  405b80:	strb	w8, [x0]
  405b84:	cbz	w8, 405b94 <error@@Base+0x3cf8>
  405b88:	ldur	x8, [x19, #4]
  405b8c:	stur	x8, [x20, #4]
  405b90:	b	405b98 <error@@Base+0x3cfc>
  405b94:	stur	xzr, [x20, #4]
  405b98:	ldrb	w8, [x19, #12]
  405b9c:	strb	w8, [x20, #12]
  405ba0:	ldr	x1, [x19, #16]
  405ba4:	add	x8, x19, #0x28
  405ba8:	cmp	x1, x8
  405bac:	b.ne	405bc4 <error@@Base+0x3d28>  // b.any
  405bb0:	ldr	x2, [x19, #24]
  405bb4:	add	x21, x20, #0x28
  405bb8:	mov	x0, x21
  405bbc:	bl	401840 <memcpy@plt>
  405bc0:	mov	x1, x21
  405bc4:	str	x1, [x20, #16]
  405bc8:	ldr	x8, [x19, #24]
  405bcc:	str	x8, [x20, #24]
  405bd0:	ldrb	w8, [x19, #32]
  405bd4:	strb	w8, [x20, #32]
  405bd8:	cbz	w8, 405be4 <error@@Base+0x3d48>
  405bdc:	ldr	w8, [x19, #36]
  405be0:	str	w8, [x20, #36]
  405be4:	ldp	x20, x19, [sp, #32]
  405be8:	ldr	x21, [sp, #16]
  405bec:	ldp	x29, x30, [sp], #48
  405bf0:	ret
  405bf4:	stp	x29, x30, [sp, #-32]!
  405bf8:	stp	x20, x19, [sp, #16]
  405bfc:	mov	x19, x1
  405c00:	mov	w1, wzr
  405c04:	mov	x2, x19
  405c08:	mov	x29, sp
  405c0c:	mov	x20, x0
  405c10:	bl	401bf0 <memchr@plt>
  405c14:	sub	x8, x0, x20
  405c18:	cmp	x0, #0x0
  405c1c:	csinc	x0, x19, x8, eq  // eq = none
  405c20:	ldp	x20, x19, [sp, #16]
  405c24:	ldp	x29, x30, [sp], #32
  405c28:	ret
  405c2c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405c30:	udiv	x8, x8, x1
  405c34:	cmp	x8, x0
  405c38:	b.cc	405c44 <error@@Base+0x3da8>  // b.lo, b.ul, b.last
  405c3c:	mul	x0, x1, x0
  405c40:	b	405c50 <error@@Base+0x3db4>
  405c44:	stp	x29, x30, [sp, #-16]!
  405c48:	mov	x29, sp
  405c4c:	bl	405e58 <error@@Base+0x3fbc>
  405c50:	stp	x29, x30, [sp, #-32]!
  405c54:	str	x19, [sp, #16]
  405c58:	mov	x29, sp
  405c5c:	mov	x19, x0
  405c60:	bl	401970 <malloc@plt>
  405c64:	cbz	x19, 405c6c <error@@Base+0x3dd0>
  405c68:	cbz	x0, 405c78 <error@@Base+0x3ddc>
  405c6c:	ldr	x19, [sp, #16]
  405c70:	ldp	x29, x30, [sp], #32
  405c74:	ret
  405c78:	bl	405e58 <error@@Base+0x3fbc>
  405c7c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405c80:	udiv	x8, x8, x2
  405c84:	cmp	x8, x1
  405c88:	b.cc	405c94 <error@@Base+0x3df8>  // b.lo, b.ul, b.last
  405c8c:	mul	x1, x2, x1
  405c90:	b	405ca0 <error@@Base+0x3e04>
  405c94:	stp	x29, x30, [sp, #-16]!
  405c98:	mov	x29, sp
  405c9c:	bl	405e58 <error@@Base+0x3fbc>
  405ca0:	stp	x29, x30, [sp, #-32]!
  405ca4:	str	x19, [sp, #16]
  405ca8:	mov	x19, x1
  405cac:	mov	x29, sp
  405cb0:	cbz	x0, 405cc4 <error@@Base+0x3e28>
  405cb4:	cbnz	x19, 405cc4 <error@@Base+0x3e28>
  405cb8:	bl	401b80 <free@plt>
  405cbc:	mov	x0, xzr
  405cc0:	b	405cd4 <error@@Base+0x3e38>
  405cc4:	mov	x1, x19
  405cc8:	bl	401a20 <realloc@plt>
  405ccc:	cbz	x19, 405cd4 <error@@Base+0x3e38>
  405cd0:	cbz	x0, 405ce0 <error@@Base+0x3e44>
  405cd4:	ldr	x19, [sp, #16]
  405cd8:	ldp	x29, x30, [sp], #32
  405cdc:	ret
  405ce0:	bl	405e58 <error@@Base+0x3fbc>
  405ce4:	stp	x29, x30, [sp, #-16]!
  405ce8:	ldr	x9, [x1]
  405cec:	mov	x29, sp
  405cf0:	cbz	x0, 405d14 <error@@Base+0x3e78>
  405cf4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  405cf8:	movk	x8, #0x5554
  405cfc:	udiv	x8, x8, x2
  405d00:	cmp	x8, x9
  405d04:	b.ls	405d4c <error@@Base+0x3eb0>  // b.plast
  405d08:	add	x8, x9, x9, lsr #1
  405d0c:	add	x9, x8, #0x1
  405d10:	b	405d38 <error@@Base+0x3e9c>
  405d14:	cbnz	x9, 405d28 <error@@Base+0x3e8c>
  405d18:	mov	w8, #0x80                  	// #128
  405d1c:	udiv	x8, x8, x2
  405d20:	cmp	x2, #0x80
  405d24:	cinc	x9, x8, hi  // hi = pmore
  405d28:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405d2c:	udiv	x8, x8, x2
  405d30:	cmp	x8, x9
  405d34:	b.cc	405d4c <error@@Base+0x3eb0>  // b.lo, b.ul, b.last
  405d38:	mul	x8, x9, x2
  405d3c:	str	x9, [x1]
  405d40:	mov	x1, x8
  405d44:	ldp	x29, x30, [sp], #16
  405d48:	b	405ca0 <error@@Base+0x3e04>
  405d4c:	bl	405e58 <error@@Base+0x3fbc>
  405d50:	b	405c50 <error@@Base+0x3db4>
  405d54:	stp	x29, x30, [sp, #-16]!
  405d58:	ldr	x8, [x1]
  405d5c:	mov	x29, sp
  405d60:	cbz	x0, 405d80 <error@@Base+0x3ee4>
  405d64:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405d68:	movk	x9, #0x5554
  405d6c:	cmp	x8, x9
  405d70:	b.cs	405d88 <error@@Base+0x3eec>  // b.hs, b.nlast
  405d74:	add	x8, x8, x8, lsr #1
  405d78:	add	x8, x8, #0x1
  405d7c:	b	405d90 <error@@Base+0x3ef4>
  405d80:	cbz	x8, 405d8c <error@@Base+0x3ef0>
  405d84:	tbz	x8, #63, 405d90 <error@@Base+0x3ef4>
  405d88:	bl	405e58 <error@@Base+0x3fbc>
  405d8c:	mov	w8, #0x80                  	// #128
  405d90:	str	x8, [x1]
  405d94:	mov	x1, x8
  405d98:	ldp	x29, x30, [sp], #16
  405d9c:	b	405ca0 <error@@Base+0x3e04>
  405da0:	stp	x29, x30, [sp, #-32]!
  405da4:	str	x19, [sp, #16]
  405da8:	mov	x29, sp
  405dac:	mov	x19, x0
  405db0:	bl	405c50 <error@@Base+0x3db4>
  405db4:	mov	x2, x19
  405db8:	ldr	x19, [sp, #16]
  405dbc:	mov	w1, wzr
  405dc0:	ldp	x29, x30, [sp], #32
  405dc4:	b	4019f0 <memset@plt>
  405dc8:	stp	x29, x30, [sp, #-16]!
  405dcc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405dd0:	udiv	x8, x8, x1
  405dd4:	cmp	x8, x0
  405dd8:	mov	x29, sp
  405ddc:	b.cc	405df0 <error@@Base+0x3f54>  // b.lo, b.ul, b.last
  405de0:	bl	401a00 <calloc@plt>
  405de4:	cbz	x0, 405df0 <error@@Base+0x3f54>
  405de8:	ldp	x29, x30, [sp], #16
  405dec:	ret
  405df0:	bl	405e58 <error@@Base+0x3fbc>
  405df4:	stp	x29, x30, [sp, #-32]!
  405df8:	stp	x20, x19, [sp, #16]
  405dfc:	mov	x20, x0
  405e00:	mov	x0, x1
  405e04:	mov	x29, sp
  405e08:	mov	x19, x1
  405e0c:	bl	405c50 <error@@Base+0x3db4>
  405e10:	mov	x1, x20
  405e14:	mov	x2, x19
  405e18:	ldp	x20, x19, [sp, #16]
  405e1c:	ldp	x29, x30, [sp], #32
  405e20:	b	401840 <memcpy@plt>
  405e24:	stp	x29, x30, [sp, #-32]!
  405e28:	stp	x20, x19, [sp, #16]
  405e2c:	mov	x29, sp
  405e30:	mov	x19, x0
  405e34:	bl	401870 <strlen@plt>
  405e38:	add	x20, x0, #0x1
  405e3c:	mov	x0, x20
  405e40:	bl	405c50 <error@@Base+0x3db4>
  405e44:	mov	x1, x19
  405e48:	mov	x2, x20
  405e4c:	ldp	x20, x19, [sp, #16]
  405e50:	ldp	x29, x30, [sp], #32
  405e54:	b	401840 <memcpy@plt>
  405e58:	stp	x29, x30, [sp, #-32]!
  405e5c:	str	x19, [sp, #16]
  405e60:	adrp	x8, 424000 <error@@Base+0x22164>
  405e64:	ldr	w19, [x8, #1672]
  405e68:	adrp	x1, 412000 <error@@Base+0x10164>
  405e6c:	add	x1, x1, #0xf88
  405e70:	mov	w2, #0x5                   	// #5
  405e74:	mov	x0, xzr
  405e78:	mov	x29, sp
  405e7c:	bl	401c20 <dcgettext@plt>
  405e80:	adrp	x2, 412000 <error@@Base+0x10164>
  405e84:	mov	x3, x0
  405e88:	add	x2, x2, #0x9a9
  405e8c:	mov	w0, w19
  405e90:	mov	w1, wzr
  405e94:	bl	401e9c <error@@Base>
  405e98:	bl	401ac0 <abort@plt>
  405e9c:	sub	sp, sp, #0x40
  405ea0:	stp	x29, x30, [sp, #16]
  405ea4:	add	x29, sp, #0x10
  405ea8:	cmp	x0, #0x0
  405eac:	sub	x8, x29, #0x4
  405eb0:	stp	x20, x19, [sp, #48]
  405eb4:	csel	x20, x8, x0, eq  // eq = none
  405eb8:	mov	x0, x20
  405ebc:	stp	x22, x21, [sp, #32]
  405ec0:	mov	x22, x2
  405ec4:	mov	x19, x1
  405ec8:	bl	401830 <mbrtowc@plt>
  405ecc:	mov	x21, x0
  405ed0:	cbz	x22, 405ef4 <error@@Base+0x4058>
  405ed4:	cmn	x21, #0x2
  405ed8:	b.cc	405ef4 <error@@Base+0x4058>  // b.lo, b.ul, b.last
  405edc:	mov	w0, wzr
  405ee0:	bl	411650 <error@@Base+0xf7b4>
  405ee4:	tbnz	w0, #0, 405ef4 <error@@Base+0x4058>
  405ee8:	ldrb	w8, [x19]
  405eec:	mov	w21, #0x1                   	// #1
  405ef0:	str	w8, [x20]
  405ef4:	mov	x0, x21
  405ef8:	ldp	x20, x19, [sp, #48]
  405efc:	ldp	x22, x21, [sp, #32]
  405f00:	ldp	x29, x30, [sp, #16]
  405f04:	add	sp, sp, #0x40
  405f08:	ret
  405f0c:	stp	x29, x30, [sp, #-16]!
  405f10:	adrp	x9, 424000 <error@@Base+0x22164>
  405f14:	ldr	x3, [x9, #1768]
  405f18:	ldrb	w9, [x2, #56]
  405f1c:	mov	x8, x1
  405f20:	mov	x1, x0
  405f24:	ubfx	x10, x3, #21, #11
  405f28:	and	w10, w10, #0x10
  405f2c:	and	w9, w9, #0xffffffef
  405f30:	orr	w9, w9, w10
  405f34:	orr	w9, w9, #0x80
  405f38:	strb	w9, [x2, #56]
  405f3c:	mov	x0, x2
  405f40:	mov	x2, x8
  405f44:	mov	x29, sp
  405f48:	bl	405f84 <error@@Base+0x40e8>
  405f4c:	cbz	w0, 405f78 <error@@Base+0x40dc>
  405f50:	adrp	x8, 413000 <error@@Base+0x11164>
  405f54:	add	x8, x8, #0x1e8
  405f58:	ldr	x8, [x8, w0, sxtw #3]
  405f5c:	adrp	x9, 413000 <error@@Base+0x11164>
  405f60:	add	x9, x9, #0x67
  405f64:	mov	w2, #0x5                   	// #5
  405f68:	add	x1, x9, x8
  405f6c:	mov	x0, xzr
  405f70:	ldp	x29, x30, [sp], #16
  405f74:	b	401c20 <dcgettext@plt>
  405f78:	mov	x0, xzr
  405f7c:	ldp	x29, x30, [sp], #16
  405f80:	ret
  405f84:	sub	sp, sp, #0x140
  405f88:	stp	x29, x30, [sp, #224]
  405f8c:	add	x29, sp, #0xe0
  405f90:	stp	x28, x27, [sp, #240]
  405f94:	stp	x26, x25, [sp, #256]
  405f98:	stp	x24, x23, [sp, #272]
  405f9c:	stp	x22, x21, [sp, #288]
  405fa0:	stp	x20, x19, [sp, #304]
  405fa4:	str	x1, [sp, #8]
  405fa8:	stur	wzr, [x29, #-52]
  405fac:	ldrb	w8, [x0, #56]
  405fb0:	ldp	x20, x9, [x0]
  405fb4:	mov	w10, #0x90                  	// #144
  405fb8:	mov	x21, x3
  405fbc:	mov	x22, x2
  405fc0:	mov	x19, x0
  405fc4:	and	w8, w8, w10
  405fc8:	cmp	x9, #0xe7
  405fcc:	stp	xzr, x3, [x0, #16]
  405fd0:	str	xzr, [x0, #48]
  405fd4:	strb	w8, [x0, #56]
  405fd8:	b.ls	4069f0 <error@@Base+0x4b54>  // b.plast
  405fdc:	mov	w8, #0xe8                  	// #232
  405fe0:	mov	w2, #0xe8                  	// #232
  405fe4:	mov	x0, x20
  405fe8:	mov	w1, wzr
  405fec:	str	x8, [x19, #16]
  405ff0:	bl	4019f0 <memset@plt>
  405ff4:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405ff8:	movk	x9, #0x5554
  405ffc:	movk	x9, #0x555, lsl #48
  406000:	mov	w8, #0xf                   	// #15
  406004:	cmp	x22, x9
  406008:	str	w8, [x20, #128]
  40600c:	b.hi	40620c <error@@Base+0x4370>  // b.pmore
  406010:	add	x24, x22, #0x1
  406014:	lsl	x0, x24, #4
  406018:	str	x24, [x20, #8]
  40601c:	bl	401970 <malloc@plt>
  406020:	mov	w8, #0x1                   	// #1
  406024:	str	x0, [x20]
  406028:	mov	x25, x8
  40602c:	cmp	x8, x22
  406030:	lsl	x8, x8, #1
  406034:	b.ls	406028 <error@@Base+0x418c>  // b.plast
  406038:	mov	w0, #0x18                  	// #24
  40603c:	mov	x1, x25
  406040:	bl	401a00 <calloc@plt>
  406044:	sub	x8, x25, #0x1
  406048:	str	x0, [x20, #64]
  40604c:	str	x8, [x20, #136]
  406050:	bl	401b90 <__ctype_get_mb_cur_max@plt>
  406054:	str	w0, [x20, #180]
  406058:	mov	w0, #0xe                   	// #14
  40605c:	bl	401940 <nl_langinfo@plt>
  406060:	ldrb	w8, [x0]
  406064:	orr	w8, w8, #0x20
  406068:	cmp	w8, #0x75
  40606c:	b.ne	4060b8 <error@@Base+0x421c>  // b.any
  406070:	ldrb	w8, [x0, #1]
  406074:	orr	w8, w8, #0x20
  406078:	cmp	w8, #0x74
  40607c:	b.ne	4060b8 <error@@Base+0x421c>  // b.any
  406080:	ldrb	w8, [x0, #2]
  406084:	orr	w8, w8, #0x20
  406088:	cmp	w8, #0x66
  40608c:	b.ne	4060b8 <error@@Base+0x421c>  // b.any
  406090:	ldrb	w8, [x0, #3]!
  406094:	adrp	x1, 413000 <error@@Base+0x11164>
  406098:	add	x1, x1, #0x2c0
  40609c:	cmp	w8, #0x2d
  4060a0:	cinc	x0, x0, eq  // eq = none
  4060a4:	bl	401b50 <strcmp@plt>
  4060a8:	cbnz	w0, 4060b8 <error@@Base+0x421c>
  4060ac:	ldrb	w8, [x20, #176]
  4060b0:	orr	w8, w8, #0x4
  4060b4:	strb	w8, [x20, #176]
  4060b8:	ldrb	w8, [x20, #176]
  4060bc:	ldr	w9, [x20, #180]
  4060c0:	and	w10, w8, #0xfffffff7
  4060c4:	cmp	w9, #0x2
  4060c8:	strb	w10, [x20, #176]
  4060cc:	b.lt	40616c <error@@Base+0x42d0>  // b.tstop
  4060d0:	tbnz	w8, #2, 406160 <error@@Base+0x42c4>
  4060d4:	mov	w0, #0x20                  	// #32
  4060d8:	mov	w1, #0x1                   	// #1
  4060dc:	bl	401a00 <calloc@plt>
  4060e0:	str	x0, [x20, #120]
  4060e4:	cbz	x0, 40620c <error@@Base+0x4370>
  4060e8:	mov	x26, xzr
  4060ec:	mov	w8, wzr
  4060f0:	mov	w27, #0x1                   	// #1
  4060f4:	mov	x28, xzr
  4060f8:	mov	w23, w8
  4060fc:	add	x25, x23, x28
  406100:	mov	w0, w25
  406104:	bl	401aa0 <btowc@plt>
  406108:	cmn	w0, #0x1
  40610c:	b.eq	406124 <error@@Base+0x4288>  // b.none
  406110:	ldr	x8, [x20, #120]
  406114:	lsl	x10, x27, x28
  406118:	ldr	x9, [x8, x26, lsl #3]
  40611c:	orr	x9, x9, x10
  406120:	str	x9, [x8, x26, lsl #3]
  406124:	cmp	w25, #0x7f
  406128:	b.hi	406140 <error@@Base+0x42a4>  // b.pmore
  40612c:	cmp	w25, w0
  406130:	b.eq	406140 <error@@Base+0x42a4>  // b.none
  406134:	ldrb	w8, [x20, #176]
  406138:	orr	w8, w8, #0x8
  40613c:	strb	w8, [x20, #176]
  406140:	add	x28, x28, #0x1
  406144:	cmp	x28, #0x40
  406148:	b.ne	4060fc <error@@Base+0x4260>  // b.any
  40614c:	add	x26, x26, #0x1
  406150:	cmp	x26, #0x4
  406154:	add	w8, w23, w28
  406158:	b.ne	4060f4 <error@@Base+0x4258>  // b.any
  40615c:	b	40616c <error@@Base+0x42d0>
  406160:	adrp	x8, 413000 <error@@Base+0x11164>
  406164:	add	x8, x8, #0x270
  406168:	str	x8, [x20, #120]
  40616c:	ldr	x8, [x20]
  406170:	cbz	x8, 40620c <error@@Base+0x4370>
  406174:	ldr	x8, [x20, #64]
  406178:	cbz	x8, 40620c <error@@Base+0x4370>
  40617c:	stur	wzr, [x29, #-52]
  406180:	ldr	x26, [x19, #40]
  406184:	add	x8, sp, #0x10
  406188:	and	x25, x21, #0x400000
  40618c:	add	x0, x8, #0x8
  406190:	mov	w2, #0x90                  	// #144
  406194:	mov	w1, wzr
  406198:	orr	x23, x25, x26
  40619c:	bl	4019f0 <memset@plt>
  4061a0:	ldr	x9, [sp, #8]
  4061a4:	cmp	x23, #0x0
  4061a8:	ubfx	x8, x21, #22, #1
  4061ac:	stp	x22, x22, [sp, #96]
  4061b0:	str	x9, [sp, #16]
  4061b4:	cset	w9, ne  // ne = any
  4061b8:	str	x26, [sp, #136]
  4061bc:	strb	w8, [sp, #152]
  4061c0:	strb	w9, [sp, #155]
  4061c4:	ldr	w8, [x20, #180]
  4061c8:	cmp	x22, #0x1
  4061cc:	str	w8, [sp, #160]
  4061d0:	ldrb	w10, [x20, #176]
  4061d4:	stp	x22, x22, [sp, #112]
  4061d8:	ubfx	w11, w10, #2, #1
  4061dc:	ubfx	w10, w10, #3, #1
  4061e0:	strb	w11, [sp, #153]
  4061e4:	strb	w10, [sp, #154]
  4061e8:	b.lt	406224 <error@@Base+0x4388>  // b.tstop
  4061ec:	add	x0, sp, #0x10
  4061f0:	mov	x1, x24
  4061f4:	bl	4091e0 <error@@Base+0x7344>
  4061f8:	cbnz	w0, 40695c <error@@Base+0x4ac0>
  4061fc:	ldrb	w9, [sp, #155]
  406200:	ldr	x10, [sp, #24]
  406204:	ldr	w8, [x20, #180]
  406208:	b	406228 <error@@Base+0x438c>
  40620c:	mov	w21, #0xc                   	// #12
  406210:	mov	x0, x20
  406214:	stur	w21, [x29, #-52]
  406218:	bl	407004 <error@@Base+0x5168>
  40621c:	stp	xzr, xzr, [x19]
  406220:	b	406934 <error@@Base+0x4a98>
  406224:	mov	x10, xzr
  406228:	cmp	w9, #0x0
  40622c:	ldr	x9, [sp, #8]
  406230:	csel	x10, x9, x10, eq  // eq = none
  406234:	cmp	w8, #0x2
  406238:	str	x10, [sp, #24]
  40623c:	cbz	x25, 406288 <error@@Base+0x43ec>
  406240:	b.lt	406298 <error@@Base+0x43fc>  // b.tstop
  406244:	add	x0, sp, #0x10
  406248:	bl	409270 <error@@Base+0x73d4>
  40624c:	cbnz	w0, 40695c <error@@Base+0x4ac0>
  406250:	ldr	x8, [sp, #72]
  406254:	cmp	x8, x22
  406258:	b.ge	40631c <error@@Base+0x4480>  // b.tcont
  40625c:	ldr	x9, [sp, #64]
  406260:	ldrsw	x10, [x20, #180]
  406264:	ldr	x8, [sp, #80]
  406268:	add	x9, x9, x10
  40626c:	cmp	x8, x9
  406270:	b.gt	40631c <error@@Base+0x4480>
  406274:	lsl	x1, x8, #1
  406278:	add	x0, sp, #0x10
  40627c:	bl	4091e0 <error@@Base+0x7344>
  406280:	cbz	w0, 406244 <error@@Base+0x43a8>
  406284:	b	40695c <error@@Base+0x4ac0>
  406288:	b.lt	4062a4 <error@@Base+0x4408>  // b.tstop
  40628c:	add	x0, sp, #0x10
  406290:	bl	4097e8 <error@@Base+0x794c>
  406294:	b	40631c <error@@Base+0x4480>
  406298:	add	x0, sp, #0x10
  40629c:	bl	409770 <error@@Base+0x78d4>
  4062a0:	b	40631c <error@@Base+0x4480>
  4062a4:	ldr	x9, [sp, #80]
  4062a8:	cbz	x26, 406318 <error@@Base+0x447c>
  4062ac:	ldr	x11, [sp, #104]
  4062b0:	ldr	x8, [sp, #64]
  4062b4:	cmp	x9, x11
  4062b8:	csel	x9, x11, x9, gt
  4062bc:	cmp	x8, x9
  4062c0:	b.ge	406310 <error@@Base+0x4474>  // b.tcont
  4062c4:	ldr	x11, [sp, #56]
  4062c8:	ldr	x12, [sp, #16]
  4062cc:	ldr	x13, [sp, #136]
  4062d0:	add	x11, x11, x8
  4062d4:	ldrb	w11, [x12, x11]
  4062d8:	ldrb	w11, [x13, x11]
  4062dc:	strb	w11, [x10, x8]
  4062e0:	add	x8, x8, #0x1
  4062e4:	cmp	x8, x9
  4062e8:	b.ge	406310 <error@@Base+0x4474>  // b.tcont
  4062ec:	ldr	x10, [sp, #16]
  4062f0:	ldr	x11, [sp, #56]
  4062f4:	ldr	x12, [sp, #136]
  4062f8:	add	x10, x10, x11
  4062fc:	ldrb	w10, [x10, x8]
  406300:	ldr	x11, [sp, #24]
  406304:	ldrb	w10, [x12, x10]
  406308:	strb	w10, [x11, x8]
  40630c:	b	4062e0 <error@@Base+0x4444>
  406310:	stp	x8, x8, [sp, #64]
  406314:	b	40631c <error@@Base+0x4480>
  406318:	stp	x9, x9, [sp, #64]
  40631c:	stur	wzr, [x29, #-52]
  406320:	ldr	x22, [x19]
  406324:	orr	x2, x21, #0x800000
  406328:	sub	x0, x29, #0x30
  40632c:	add	x1, sp, #0x10
  406330:	str	xzr, [x19, #48]
  406334:	str	x21, [x22, #216]
  406338:	bl	409b88 <error@@Base+0x7cec>
  40633c:	ldr	x8, [sp, #88]
  406340:	sub	x2, x29, #0x30
  406344:	sub	x5, x29, #0x34
  406348:	mov	x1, x19
  40634c:	add	x8, x8, w0, sxtw
  406350:	add	x0, sp, #0x10
  406354:	mov	x3, x21
  406358:	mov	x4, xzr
  40635c:	str	x8, [sp, #88]
  406360:	bl	409a04 <error@@Base+0x7b68>
  406364:	mov	x21, x0
  406368:	cbnz	x0, 406374 <error@@Base+0x44d8>
  40636c:	ldur	w8, [x29, #-52]
  406370:	cbnz	w8, 406a20 <error@@Base+0x4b84>
  406374:	mov	w8, #0x2                   	// #2
  406378:	sub	x3, x29, #0x20
  40637c:	mov	x0, x22
  406380:	mov	x1, xzr
  406384:	mov	x2, xzr
  406388:	stur	w8, [x29, #-24]
  40638c:	bl	40b5ac <error@@Base+0x9710>
  406390:	mov	x23, x0
  406394:	cbz	x21, 4063b4 <error@@Base+0x4518>
  406398:	mov	w8, #0x10                  	// #16
  40639c:	sub	x3, x29, #0x20
  4063a0:	mov	x0, x22
  4063a4:	mov	x1, x21
  4063a8:	mov	x2, x23
  4063ac:	stur	w8, [x29, #-24]
  4063b0:	bl	40b5ac <error@@Base+0x9710>
  4063b4:	cbz	x23, 406a18 <error@@Base+0x4b7c>
  4063b8:	cbz	x0, 406a18 <error@@Base+0x4b7c>
  4063bc:	str	x0, [x20, #104]
  4063c0:	ldr	x21, [x19]
  4063c4:	ldr	x8, [x21, #8]
  4063c8:	lsl	x0, x8, #3
  4063cc:	bl	401970 <malloc@plt>
  4063d0:	ldr	x8, [x21, #8]
  4063d4:	str	x0, [x21, #24]
  4063d8:	lsl	x0, x8, #3
  4063dc:	bl	401970 <malloc@plt>
  4063e0:	ldr	x8, [x21, #8]
  4063e4:	str	x0, [x21, #32]
  4063e8:	add	x8, x8, x8, lsl #1
  4063ec:	lsl	x0, x8, #3
  4063f0:	bl	401970 <malloc@plt>
  4063f4:	ldr	x8, [x21, #8]
  4063f8:	str	x0, [x21, #40]
  4063fc:	add	x8, x8, x8, lsl #1
  406400:	lsl	x0, x8, #3
  406404:	bl	401970 <malloc@plt>
  406408:	ldr	x9, [x21, #24]
  40640c:	str	x0, [x21, #48]
  406410:	cbz	x9, 406958 <error@@Base+0x4abc>
  406414:	ldr	x9, [x21, #32]
  406418:	cbz	x9, 406958 <error@@Base+0x4abc>
  40641c:	mov	x8, x0
  406420:	mov	w0, #0xc                   	// #12
  406424:	cbz	x8, 40695c <error@@Base+0x4ac0>
  406428:	ldr	x8, [x21, #40]
  40642c:	cbz	x8, 40695c <error@@Base+0x4ac0>
  406430:	ldr	x22, [x19, #48]
  406434:	lsl	x0, x22, #3
  406438:	bl	401970 <malloc@plt>
  40643c:	str	x0, [x21, #224]
  406440:	cbz	x0, 4064b4 <error@@Base+0x4618>
  406444:	cbz	x22, 40645c <error@@Base+0x45c0>
  406448:	mov	x8, xzr
  40644c:	str	x8, [x0, x8, lsl #3]
  406450:	add	x8, x8, #0x1
  406454:	cmp	x22, x8
  406458:	b.ne	40644c <error@@Base+0x45b0>  // b.any
  40645c:	ldr	x0, [x21, #104]
  406460:	adrp	x1, 40c000 <error@@Base+0xa164>
  406464:	add	x1, x1, #0x600
  406468:	mov	x2, x21
  40646c:	bl	40c57c <error@@Base+0xa6e0>
  406470:	ldr	x8, [x19, #48]
  406474:	cbz	x8, 40649c <error@@Base+0x4600>
  406478:	ldr	x0, [x21, #224]
  40647c:	mov	x9, xzr
  406480:	ldr	x10, [x0, x9, lsl #3]
  406484:	cmp	x9, x10
  406488:	b.ne	4064a4 <error@@Base+0x4608>  // b.any
  40648c:	add	x9, x9, #0x1
  406490:	cmp	x8, x9
  406494:	b.ne	406480 <error@@Base+0x45e4>  // b.any
  406498:	b	4064ac <error@@Base+0x4610>
  40649c:	ldr	x0, [x21, #224]
  4064a0:	b	4064ac <error@@Base+0x4610>
  4064a4:	cmp	x8, x9
  4064a8:	b.ne	4064b4 <error@@Base+0x4618>  // b.any
  4064ac:	bl	401b80 <free@plt>
  4064b0:	str	xzr, [x21, #224]
  4064b4:	ldr	x0, [x21, #104]
  4064b8:	adrp	x1, 40c000 <error@@Base+0xa164>
  4064bc:	add	x1, x1, #0x6a0
  4064c0:	mov	x2, x19
  4064c4:	bl	40a358 <error@@Base+0x84bc>
  4064c8:	cbnz	w0, 40695c <error@@Base+0x4ac0>
  4064cc:	ldr	x0, [x21, #104]
  4064d0:	adrp	x1, 40c000 <error@@Base+0xa164>
  4064d4:	add	x1, x1, #0x728
  4064d8:	mov	x2, x21
  4064dc:	bl	40a358 <error@@Base+0x84bc>
  4064e0:	cbnz	w0, 40695c <error@@Base+0x4ac0>
  4064e4:	ldr	x0, [x21, #104]
  4064e8:	adrp	x1, 40c000 <error@@Base+0xa164>
  4064ec:	add	x1, x1, #0x7c4
  4064f0:	mov	x2, x21
  4064f4:	bl	40c57c <error@@Base+0xa6e0>
  4064f8:	ldr	x0, [x21, #104]
  4064fc:	adrp	x1, 40c000 <error@@Base+0xa164>
  406500:	add	x1, x1, #0x81c
  406504:	mov	x2, x21
  406508:	bl	40c57c <error@@Base+0xa6e0>
  40650c:	cbnz	w0, 40695c <error@@Base+0x4ac0>
  406510:	ldr	x8, [x21, #16]
  406514:	cbz	x8, 40659c <error@@Base+0x4700>
  406518:	mov	w24, wzr
  40651c:	mov	x22, xzr
  406520:	mov	w23, #0x18                  	// #24
  406524:	ldr	x8, [x21, #48]
  406528:	madd	x8, x22, x23, x8
  40652c:	ldr	x8, [x8, #8]
  406530:	cbnz	x8, 406568 <error@@Base+0x46cc>
  406534:	sub	x0, x29, #0x20
  406538:	mov	w3, #0x1                   	// #1
  40653c:	mov	x1, x21
  406540:	mov	x2, x22
  406544:	bl	40cd68 <error@@Base+0xaecc>
  406548:	cbnz	w0, 40695c <error@@Base+0x4ac0>
  40654c:	ldr	x8, [x21, #48]
  406550:	madd	x8, x22, x23, x8
  406554:	ldr	x8, [x8, #8]
  406558:	cbnz	x8, 406568 <error@@Base+0x46cc>
  40655c:	ldur	x0, [x29, #-16]
  406560:	bl	401b80 <free@plt>
  406564:	mov	w24, #0x1                   	// #1
  406568:	ldr	x9, [x21, #16]
  40656c:	add	x8, x22, #0x1
  406570:	mov	w10, w24
  406574:	cmp	x8, x9
  406578:	cset	w11, ne  // ne = any
  40657c:	csinc	x22, xzr, x22, eq  // eq = none
  406580:	and	w24, w24, w11
  406584:	tbnz	w10, #0, 406524 <error@@Base+0x4688>
  406588:	cmp	x8, x9
  40658c:	b.ne	406524 <error@@Base+0x4688>  // b.any
  406590:	add	x8, x8, x8, lsl #1
  406594:	lsl	x0, x8, #3
  406598:	b	4065a0 <error@@Base+0x4704>
  40659c:	mov	x0, xzr
  4065a0:	ldrb	w8, [x19, #56]
  4065a4:	tbnz	w8, #4, 4065b8 <error@@Base+0x471c>
  4065a8:	ldr	x8, [x19, #48]
  4065ac:	cbz	x8, 4065b8 <error@@Base+0x471c>
  4065b0:	ldrb	w8, [x21, #176]
  4065b4:	tbnz	w8, #0, 4065c0 <error@@Base+0x4724>
  4065b8:	ldr	x8, [x21, #152]
  4065bc:	cbz	x8, 40667c <error@@Base+0x47e0>
  4065c0:	bl	401970 <malloc@plt>
  4065c4:	str	x0, [x21, #56]
  4065c8:	cbz	x0, 406958 <error@@Base+0x4abc>
  4065cc:	ldr	x8, [x21, #16]
  4065d0:	cbz	x8, 40667c <error@@Base+0x47e0>
  4065d4:	stp	xzr, xzr, [x0]
  4065d8:	str	xzr, [x0, #16]
  4065dc:	ldr	x8, [x21, #16]
  4065e0:	cmp	x8, #0x2
  4065e4:	b.cc	406614 <error@@Base+0x4778>  // b.lo, b.ul, b.last
  4065e8:	mov	w9, #0x1                   	// #1
  4065ec:	mov	w10, #0x18                  	// #24
  4065f0:	ldr	x8, [x21, #56]
  4065f4:	add	x9, x9, #0x1
  4065f8:	add	x8, x8, x10
  4065fc:	stp	xzr, xzr, [x8]
  406600:	str	xzr, [x8, #16]
  406604:	ldr	x8, [x21, #16]
  406608:	add	x10, x10, #0x18
  40660c:	cmp	x9, x8
  406610:	b.cc	4065f0 <error@@Base+0x4754>  // b.lo, b.ul, b.last
  406614:	cbz	x8, 40667c <error@@Base+0x47e0>
  406618:	ldr	x9, [x21, #48]
  40661c:	mov	x22, xzr
  406620:	mov	w23, #0x18                  	// #24
  406624:	madd	x10, x22, x23, x9
  406628:	ldr	x11, [x10, #8]
  40662c:	cmp	x11, #0x1
  406630:	b.lt	406670 <error@@Base+0x47d4>  // b.tstop
  406634:	ldr	x24, [x10, #16]
  406638:	mov	x26, xzr
  40663c:	ldr	x8, [x21, #56]
  406640:	ldr	x9, [x24, x26, lsl #3]
  406644:	mov	x1, x22
  406648:	madd	x0, x9, x23, x8
  40664c:	bl	40d504 <error@@Base+0xb668>
  406650:	tbz	w0, #0, 406958 <error@@Base+0x4abc>
  406654:	ldr	x9, [x21, #48]
  406658:	add	x26, x26, #0x1
  40665c:	madd	x8, x22, x23, x9
  406660:	ldr	x8, [x8, #8]
  406664:	cmp	x26, x8
  406668:	b.lt	40663c <error@@Base+0x47a0>  // b.tstop
  40666c:	ldr	x8, [x21, #16]
  406670:	add	x22, x22, #0x1
  406674:	cmp	x22, x8
  406678:	b.cc	406624 <error@@Base+0x4788>  // b.lo, b.ul, b.last
  40667c:	stur	wzr, [x29, #-52]
  406680:	cbnz	x25, 406778 <error@@Base+0x48dc>
  406684:	ldrb	w9, [x20, #176]
  406688:	tbz	w9, #2, 406778 <error@@Base+0x48dc>
  40668c:	ldr	x8, [x19, #40]
  406690:	cbnz	x8, 406778 <error@@Base+0x48dc>
  406694:	ldr	x11, [x20, #16]
  406698:	cbz	x11, 406744 <error@@Base+0x48a8>
  40669c:	ldr	x10, [x20]
  4066a0:	adrp	x13, 412000 <error@@Base+0x10164>
  4066a4:	mov	w8, wzr
  4066a8:	mov	w12, wzr
  4066ac:	add	x13, x13, #0xfa0
  4066b0:	mov	w14, #0x1                   	// #1
  4066b4:	mov	w15, #0x8b                  	// #139
  4066b8:	mov	x16, x10
  4066bc:	ldrb	w17, [x16, #8]
  4066c0:	sub	w17, w17, #0x1
  4066c4:	cmp	w17, #0xb
  4066c8:	b.hi	406a30 <error@@Base+0x4b94>  // b.pmore
  4066cc:	adr	x18, 4066dc <error@@Base+0x4840>
  4066d0:	ldrb	w0, [x13, x17]
  4066d4:	add	x18, x18, x0, lsl #2
  4066d8:	br	x18
  4066dc:	subs	x11, x11, #0x1
  4066e0:	add	x16, x16, #0x10
  4066e4:	b.ne	4066bc <error@@Base+0x4820>  // b.any
  4066e8:	b	406984 <error@@Base+0x4ae8>
  4066ec:	ldr	x17, [x16]
  4066f0:	ldr	x18, [x17, #16]
  4066f4:	cbnz	x18, 406778 <error@@Base+0x48dc>
  4066f8:	ldr	x17, [x17, #24]
  4066fc:	cbz	x17, 4066dc <error@@Base+0x4840>
  406700:	b	406778 <error@@Base+0x48dc>
  406704:	ldr	w17, [x16]
  406708:	sub	w17, w17, #0x10
  40670c:	ror	w17, w17, #4
  406710:	cmp	w17, #0x7
  406714:	b.hi	406778 <error@@Base+0x48dc>  // b.pmore
  406718:	lsl	w17, w14, w17
  40671c:	tst	w17, w15
  406720:	b.ne	4066dc <error@@Base+0x4840>  // b.any
  406724:	b	406778 <error@@Base+0x48dc>
  406728:	ldrsb	w17, [x16]
  40672c:	cmp	w17, #0x0
  406730:	cset	w17, lt  // lt = tstop
  406734:	orr	w12, w12, w17
  406738:	b	4066dc <error@@Base+0x4840>
  40673c:	mov	w8, #0x1                   	// #1
  406740:	b	4066dc <error@@Base+0x4840>
  406744:	mov	w8, wzr
  406748:	ldr	x10, [x20, #152]
  40674c:	mov	w12, #0x2                   	// #2
  406750:	and	w9, w9, #0xfffffff9
  406754:	mov	w11, #0x1                   	// #1
  406758:	cmp	x10, #0x0
  40675c:	cset	w10, gt
  406760:	orr	w8, w8, w10
  406764:	tst	w8, #0x1
  406768:	csel	w8, w12, wzr, ne  // ne = any
  40676c:	orr	w8, w8, w9
  406770:	str	w11, [x20, #180]
  406774:	strb	w8, [x20, #176]
  406778:	ldr	x8, [x20, #104]
  40677c:	ldr	x9, [x20, #48]
  406780:	mov	w10, #0x18                  	// #24
  406784:	sub	x0, x29, #0x20
  406788:	ldr	x8, [x8, #24]
  40678c:	ldr	x8, [x8, #56]
  406790:	madd	x1, x8, x10, x9
  406794:	str	x8, [x20, #144]
  406798:	bl	40d56c <error@@Base+0xb6d0>
  40679c:	stur	w0, [x29, #-48]
  4067a0:	cbnz	w0, 406914 <error@@Base+0x4a78>
  4067a4:	ldr	x8, [x20, #152]
  4067a8:	cmp	x8, #0x1
  4067ac:	b.lt	40687c <error@@Base+0x49e0>  // b.tstop
  4067b0:	ldur	x23, [x29, #-24]
  4067b4:	cmp	x23, #0x1
  4067b8:	b.lt	40687c <error@@Base+0x49e0>  // b.tstop
  4067bc:	mov	x24, xzr
  4067c0:	mov	w22, #0x18                  	// #24
  4067c4:	ldur	x9, [x29, #-16]
  4067c8:	ldr	x10, [x20]
  4067cc:	ldr	x8, [x9, x24, lsl #3]
  4067d0:	add	x11, x10, x8, lsl #4
  4067d4:	ldrb	w11, [x11, #8]
  4067d8:	cmp	w11, #0x4
  4067dc:	b.ne	406870 <error@@Base+0x49d4>  // b.any
  4067e0:	cmp	x23, #0x1
  4067e4:	b.lt	406828 <error@@Base+0x498c>  // b.tstop
  4067e8:	mov	x11, xzr
  4067ec:	add	x12, x10, x8, lsl #4
  4067f0:	ldr	x13, [x9, x11, lsl #3]
  4067f4:	add	x14, x10, x13, lsl #4
  4067f8:	ldrb	w14, [x14, #8]
  4067fc:	cmp	w14, #0x9
  406800:	b.ne	406818 <error@@Base+0x497c>  // b.any
  406804:	lsl	x13, x13, #4
  406808:	ldr	x13, [x10, x13]
  40680c:	ldr	x14, [x12]
  406810:	cmp	x13, x14
  406814:	b.eq	40682c <error@@Base+0x4990>  // b.none
  406818:	add	x11, x11, #0x1
  40681c:	cmp	x23, x11
  406820:	b.ne	4067f0 <error@@Base+0x4954>  // b.any
  406824:	b	406870 <error@@Base+0x49d4>
  406828:	mov	x11, xzr
  40682c:	cmp	x11, x23
  406830:	b.eq	406870 <error@@Base+0x49d4>  // b.none
  406834:	ldr	x9, [x20, #40]
  406838:	sub	x0, x29, #0x20
  40683c:	madd	x8, x8, x22, x9
  406840:	ldr	x8, [x8, #16]
  406844:	ldr	x21, [x8]
  406848:	mov	x1, x21
  40684c:	bl	40d5e8 <error@@Base+0xb74c>
  406850:	cbnz	x0, 406870 <error@@Base+0x49d4>
  406854:	ldr	x8, [x20, #48]
  406858:	sub	x0, x29, #0x20
  40685c:	madd	x1, x21, x22, x8
  406860:	bl	40d1e0 <error@@Base+0xb344>
  406864:	cbnz	w0, 406914 <error@@Base+0x4a78>
  406868:	ldur	x23, [x29, #-24]
  40686c:	mov	x24, xzr
  406870:	add	x24, x24, #0x1
  406874:	cmp	x24, x23
  406878:	b.lt	4067c4 <error@@Base+0x4928>  // b.tstop
  40687c:	sub	x0, x29, #0x30
  406880:	sub	x2, x29, #0x20
  406884:	mov	x1, x20
  406888:	mov	w3, wzr
  40688c:	bl	40d638 <error@@Base+0xb79c>
  406890:	str	x0, [x20, #72]
  406894:	cbz	x0, 406a10 <error@@Base+0x4b74>
  406898:	ldrsb	w8, [x0, #104]
  40689c:	tbnz	w8, #31, 4068ac <error@@Base+0x4a10>
  4068a0:	stp	x0, x0, [x20, #88]
  4068a4:	str	x0, [x20, #80]
  4068a8:	b	406908 <error@@Base+0x4a6c>
  4068ac:	sub	x0, x29, #0x30
  4068b0:	sub	x2, x29, #0x20
  4068b4:	mov	w3, #0x1                   	// #1
  4068b8:	mov	x1, x20
  4068bc:	bl	40d638 <error@@Base+0xb79c>
  4068c0:	str	x0, [x20, #80]
  4068c4:	sub	x0, x29, #0x30
  4068c8:	sub	x2, x29, #0x20
  4068cc:	mov	w3, #0x2                   	// #2
  4068d0:	mov	x1, x20
  4068d4:	bl	40d638 <error@@Base+0xb79c>
  4068d8:	str	x0, [x20, #88]
  4068dc:	sub	x0, x29, #0x30
  4068e0:	sub	x2, x29, #0x20
  4068e4:	mov	w3, #0x6                   	// #6
  4068e8:	mov	x1, x20
  4068ec:	bl	40d638 <error@@Base+0xb79c>
  4068f0:	ldr	x8, [x20, #80]
  4068f4:	str	x0, [x20, #96]
  4068f8:	cbz	x8, 406a10 <error@@Base+0x4b74>
  4068fc:	cbz	x0, 406a10 <error@@Base+0x4b74>
  406900:	ldr	x8, [x20, #88]
  406904:	cbz	x8, 406a10 <error@@Base+0x4b74>
  406908:	ldur	x0, [x29, #-16]
  40690c:	bl	401b80 <free@plt>
  406910:	mov	w0, wzr
  406914:	stur	w0, [x29, #-52]
  406918:	mov	x0, x19
  40691c:	bl	409150 <error@@Base+0x72b4>
  406920:	add	x0, sp, #0x10
  406924:	bl	40919c <error@@Base+0x7300>
  406928:	ldur	w8, [x29, #-52]
  40692c:	cbnz	w8, 406970 <error@@Base+0x4ad4>
  406930:	mov	w21, wzr
  406934:	mov	w0, w21
  406938:	ldp	x20, x19, [sp, #304]
  40693c:	ldp	x22, x21, [sp, #288]
  406940:	ldp	x24, x23, [sp, #272]
  406944:	ldp	x26, x25, [sp, #256]
  406948:	ldp	x28, x27, [sp, #240]
  40694c:	ldp	x29, x30, [sp, #224]
  406950:	add	sp, sp, #0x140
  406954:	ret
  406958:	mov	w0, #0xc                   	// #12
  40695c:	stur	w0, [x29, #-52]
  406960:	mov	x0, x19
  406964:	bl	409150 <error@@Base+0x72b4>
  406968:	add	x0, sp, #0x10
  40696c:	bl	40919c <error@@Base+0x7300>
  406970:	mov	x0, x20
  406974:	bl	407004 <error@@Base+0x5168>
  406978:	stp	xzr, xzr, [x19]
  40697c:	ldur	w21, [x29, #-52]
  406980:	b	406934 <error@@Base+0x4a98>
  406984:	orr	w11, w12, w8
  406988:	tbz	w11, #0, 406748 <error@@Base+0x48ac>
  40698c:	mov	x9, xzr
  406990:	mov	w11, #0x1                   	// #1
  406994:	add	x12, x10, x9
  406998:	ldr	w13, [x12, #8]
  40699c:	and	w14, w13, #0xff
  4069a0:	cmp	w14, #0x5
  4069a4:	b.eq	4069c0 <error@@Base+0x4b24>  // b.none
  4069a8:	cmp	w14, #0x1
  4069ac:	b.ne	4069cc <error@@Base+0x4b30>  // b.any
  4069b0:	ldrsb	w10, [x10, x9]
  4069b4:	tbz	w10, #31, 4069cc <error@@Base+0x4b30>
  4069b8:	and	w10, w13, #0xffdfffff
  4069bc:	b	4069c8 <error@@Base+0x4b2c>
  4069c0:	and	w10, w13, #0xffffff00
  4069c4:	orr	w10, w10, #0x7
  4069c8:	str	w10, [x12, #8]
  4069cc:	ldr	x10, [x20, #16]
  4069d0:	cmp	x11, x10
  4069d4:	b.cs	4069e8 <error@@Base+0x4b4c>  // b.hs, b.nlast
  4069d8:	ldr	x10, [x20]
  4069dc:	add	x9, x9, #0x10
  4069e0:	add	x11, x11, #0x1
  4069e4:	b	406994 <error@@Base+0x4af8>
  4069e8:	ldrb	w9, [x20, #176]
  4069ec:	b	406748 <error@@Base+0x48ac>
  4069f0:	mov	w1, #0xe8                  	// #232
  4069f4:	mov	x0, x20
  4069f8:	bl	401a20 <realloc@plt>
  4069fc:	cbz	x0, 406a28 <error@@Base+0x4b8c>
  406a00:	mov	x20, x0
  406a04:	mov	w8, #0xe8                  	// #232
  406a08:	stp	x0, x8, [x19]
  406a0c:	b	405fdc <error@@Base+0x4140>
  406a10:	ldur	w0, [x29, #-48]
  406a14:	b	406914 <error@@Base+0x4a78>
  406a18:	mov	w8, #0xc                   	// #12
  406a1c:	stur	w8, [x29, #-52]
  406a20:	str	xzr, [x20, #104]
  406a24:	b	406960 <error@@Base+0x4ac4>
  406a28:	mov	w21, #0xc                   	// #12
  406a2c:	b	406934 <error@@Base+0x4a98>
  406a30:	bl	401ac0 <abort@plt>
  406a34:	adrp	x9, 424000 <error@@Base+0x22164>
  406a38:	ldr	x8, [x9, #1768]
  406a3c:	str	x0, [x9, #1768]
  406a40:	mov	x0, x8
  406a44:	ret
  406a48:	stp	x29, x30, [sp, #-48]!
  406a4c:	stp	x20, x19, [sp, #32]
  406a50:	ldr	x20, [x0, #32]
  406a54:	str	x21, [sp, #16]
  406a58:	ldr	x21, [x0]
  406a5c:	mov	x19, x0
  406a60:	mov	w2, #0x100                 	// #256
  406a64:	mov	x0, x20
  406a68:	mov	w1, wzr
  406a6c:	mov	x29, sp
  406a70:	bl	4019f0 <memset@plt>
  406a74:	ldr	x1, [x21, #72]
  406a78:	mov	x0, x19
  406a7c:	mov	x2, x20
  406a80:	bl	406af4 <error@@Base+0x4c58>
  406a84:	ldp	x8, x1, [x21, #72]
  406a88:	cmp	x8, x1
  406a8c:	b.eq	406aa0 <error@@Base+0x4c04>  // b.none
  406a90:	mov	x0, x19
  406a94:	mov	x2, x20
  406a98:	bl	406af4 <error@@Base+0x4c58>
  406a9c:	ldr	x8, [x21, #72]
  406aa0:	ldr	x1, [x21, #88]
  406aa4:	cmp	x8, x1
  406aa8:	b.eq	406abc <error@@Base+0x4c20>  // b.none
  406aac:	mov	x0, x19
  406ab0:	mov	x2, x20
  406ab4:	bl	406af4 <error@@Base+0x4c58>
  406ab8:	ldr	x8, [x21, #72]
  406abc:	ldr	x1, [x21, #96]
  406ac0:	cmp	x8, x1
  406ac4:	b.eq	406ad4 <error@@Base+0x4c38>  // b.none
  406ac8:	mov	x0, x19
  406acc:	mov	x2, x20
  406ad0:	bl	406af4 <error@@Base+0x4c58>
  406ad4:	ldrb	w8, [x19, #56]
  406ad8:	ldr	x21, [sp, #16]
  406adc:	mov	w0, wzr
  406ae0:	orr	w8, w8, #0x8
  406ae4:	strb	w8, [x19, #56]
  406ae8:	ldp	x20, x19, [sp, #32]
  406aec:	ldp	x29, x30, [sp], #48
  406af0:	ret
  406af4:	sub	sp, sp, #0x1a0
  406af8:	stp	x29, x30, [sp, #320]
  406afc:	stp	x28, x27, [sp, #336]
  406b00:	stp	x26, x25, [sp, #352]
  406b04:	stp	x24, x23, [sp, #368]
  406b08:	stp	x22, x21, [sp, #384]
  406b0c:	stp	x20, x19, [sp, #400]
  406b10:	ldr	x23, [x0]
  406b14:	mov	x20, x2
  406b18:	add	x29, sp, #0x140
  406b1c:	str	x0, [sp, #32]
  406b20:	ldr	w8, [x23, #180]
  406b24:	cmp	w8, #0x1
  406b28:	b.ne	406b38 <error@@Base+0x4c9c>  // b.any
  406b2c:	ldrb	w8, [x0, #26]
  406b30:	ubfx	w24, w8, #6, #1
  406b34:	b	406b3c <error@@Base+0x4ca0>
  406b38:	mov	w24, wzr
  406b3c:	ldr	x8, [x1, #16]
  406b40:	cmp	x8, #0x1
  406b44:	b.lt	406e14 <error@@Base+0x4f78>  // b.tstop
  406b48:	add	x8, sp, #0x28
  406b4c:	mov	x9, xzr
  406b50:	mov	w28, #0x1                   	// #1
  406b54:	orr	x8, x8, #0x1
  406b58:	stp	x8, x1, [sp, #8]
  406b5c:	ldr	x8, [x1, #24]
  406b60:	str	x9, [sp, #24]
  406b64:	ldr	x21, [x8, x9, lsl #3]
  406b68:	ldr	x8, [x23]
  406b6c:	add	x9, x8, x21, lsl #4
  406b70:	ldrb	w19, [x9, #8]
  406b74:	sub	w10, w19, #0x1
  406b78:	cmp	w10, #0x6
  406b7c:	b.hi	406dd4 <error@@Base+0x4f38>  // b.pmore
  406b80:	adrp	x13, 412000 <error@@Base+0x10164>
  406b84:	add	x13, x13, #0xfac
  406b88:	adr	x11, 406b9c <error@@Base+0x4d00>
  406b8c:	ldrb	w12, [x13, x10]
  406b90:	add	x11, x11, x12, lsl #2
  406b94:	lsl	x22, x21, #4
  406b98:	br	x11
  406b9c:	ldrb	w0, [x9]
  406ba0:	strb	w28, [x20, x0]
  406ba4:	cbz	w24, 406bb0 <error@@Base+0x4d14>
  406ba8:	bl	401c90 <tolower@plt>
  406bac:	strb	w28, [x20, w0, sxtw]
  406bb0:	ldr	x8, [sp, #32]
  406bb4:	ldrb	w8, [x8, #26]
  406bb8:	tbz	w8, #6, 406dd4 <error@@Base+0x4f38>
  406bbc:	ldr	w8, [x23, #180]
  406bc0:	cmp	w8, #0x2
  406bc4:	b.lt	406dd4 <error@@Base+0x4f38>  // b.tstop
  406bc8:	ldr	x8, [x23]
  406bcc:	add	x9, x21, #0x1
  406bd0:	mov	w13, #0x1                   	// #1
  406bd4:	movk	w13, #0x20, lsl #16
  406bd8:	ldrb	w8, [x8, x22]
  406bdc:	strb	w8, [sp, #40]
  406be0:	ldr	x8, [x23, #16]
  406be4:	cmp	x9, x8
  406be8:	ldr	x8, [sp, #8]
  406bec:	b.cs	406c2c <error@@Base+0x4d90>  // b.hs, b.nlast
  406bf0:	ldr	x8, [sp, #8]
  406bf4:	ldr	x10, [x23]
  406bf8:	add	w12, w13, #0xfe
  406bfc:	add	x10, x10, x22
  406c00:	ldr	w11, [x10, #24]
  406c04:	and	w11, w11, w12
  406c08:	cmp	w11, w13
  406c0c:	b.ne	406c2c <error@@Base+0x4d90>  // b.any
  406c10:	ldrb	w10, [x10, #16]
  406c14:	add	x9, x9, #0x1
  406c18:	add	x22, x22, #0x10
  406c1c:	strb	w10, [x8], #1
  406c20:	ldr	x10, [x23, #16]
  406c24:	cmp	x9, x10
  406c28:	b.cc	406bf4 <error@@Base+0x4d58>  // b.lo, b.ul, b.last
  406c2c:	add	x9, sp, #0x28
  406c30:	sub	x22, x8, x9
  406c34:	sub	x0, x29, #0xc
  406c38:	add	x1, sp, #0x28
  406c3c:	sub	x3, x29, #0x18
  406c40:	mov	x2, x22
  406c44:	stur	xzr, [x29, #-24]
  406c48:	bl	405e9c <error@@Base+0x4000>
  406c4c:	cmp	x0, x22
  406c50:	b.ne	406dd4 <error@@Base+0x4f38>  // b.any
  406c54:	ldur	w0, [x29, #-12]
  406c58:	bl	401cc0 <towlower@plt>
  406c5c:	mov	w1, w0
  406c60:	add	x0, sp, #0x28
  406c64:	sub	x2, x29, #0x18
  406c68:	bl	401cf0 <wcrtomb@plt>
  406c6c:	cmn	x0, #0x1
  406c70:	b.eq	406dd4 <error@@Base+0x4f38>  // b.none
  406c74:	ldrb	w8, [sp, #40]
  406c78:	strb	w28, [x20, x8]
  406c7c:	b	406dd4 <error@@Base+0x4f38>
  406c80:	mov	x27, xzr
  406c84:	mov	x26, xzr
  406c88:	ldr	x8, [x8, x22]
  406c8c:	mov	x21, xzr
  406c90:	add	x25, x20, w26, sxtw
  406c94:	ldr	x19, [x8, x27, lsl #3]
  406c98:	lsr	x8, x19, x21
  406c9c:	tbz	w8, #0, 406cb4 <error@@Base+0x4e18>
  406ca0:	strb	w28, [x25, x21]
  406ca4:	cbz	w24, 406cb4 <error@@Base+0x4e18>
  406ca8:	add	w0, w26, w21
  406cac:	bl	401c90 <tolower@plt>
  406cb0:	strb	w28, [x20, w0, sxtw]
  406cb4:	add	x21, x21, #0x1
  406cb8:	cmp	x21, #0x40
  406cbc:	b.ne	406c98 <error@@Base+0x4dfc>  // b.any
  406cc0:	add	x27, x27, #0x1
  406cc4:	cmp	x27, #0x4
  406cc8:	b.eq	406dd4 <error@@Base+0x4f38>  // b.none
  406ccc:	ldr	x8, [x23]
  406cd0:	add	x26, x21, w26, sxtw
  406cd4:	b	406c88 <error@@Base+0x4dec>
  406cd8:	ldr	w8, [x23, #180]
  406cdc:	ldr	x22, [x9]
  406ce0:	cmp	w8, #0x2
  406ce4:	b.lt	406d3c <error@@Base+0x4ea0>  // b.tstop
  406ce8:	ldr	x8, [x22, #72]
  406cec:	cbnz	x8, 406d00 <error@@Base+0x4e64>
  406cf0:	ldrb	w8, [x22, #32]
  406cf4:	tbnz	w8, #0, 406d00 <error@@Base+0x4e64>
  406cf8:	ldr	x8, [x22, #64]
  406cfc:	cbz	x8, 406d3c <error@@Base+0x4ea0>
  406d00:	sturb	wzr, [x29, #-24]
  406d04:	sub	x1, x29, #0x18
  406d08:	add	x3, sp, #0x28
  406d0c:	mov	w2, #0x1                   	// #1
  406d10:	mov	x0, xzr
  406d14:	str	xzr, [sp, #40]
  406d18:	bl	405e9c <error@@Base+0x4000>
  406d1c:	ldurb	w8, [x29, #-24]
  406d20:	cmn	x0, #0x2
  406d24:	b.ne	406d2c <error@@Base+0x4e90>  // b.any
  406d28:	strb	w28, [x20, x8]
  406d2c:	add	w8, w8, #0x1
  406d30:	sturb	w8, [x29, #-24]
  406d34:	tbz	w8, #8, 406d04 <error@@Base+0x4e68>
  406d38:	b	406dd4 <error@@Base+0x4f38>
  406d3c:	ldr	x8, [x22, #40]
  406d40:	cmp	x8, #0x1
  406d44:	b.lt	406dd4 <error@@Base+0x4f38>  // b.tstop
  406d48:	mov	x27, xzr
  406d4c:	stur	xzr, [x29, #-24]
  406d50:	ldr	x8, [x22]
  406d54:	add	x0, sp, #0x28
  406d58:	sub	x2, x29, #0x18
  406d5c:	ldr	w1, [x8, x27, lsl #2]
  406d60:	bl	401cf0 <wcrtomb@plt>
  406d64:	cmn	x0, #0x1
  406d68:	b.eq	406d80 <error@@Base+0x4ee4>  // b.none
  406d6c:	ldrb	w0, [sp, #40]
  406d70:	strb	w28, [x20, x0]
  406d74:	cbz	w24, 406d80 <error@@Base+0x4ee4>
  406d78:	bl	401c90 <tolower@plt>
  406d7c:	strb	w28, [x20, w0, sxtw]
  406d80:	ldr	x8, [sp, #32]
  406d84:	ldrb	w8, [x8, #26]
  406d88:	tbz	w8, #6, 406dc4 <error@@Base+0x4f28>
  406d8c:	ldr	w8, [x23, #180]
  406d90:	cmp	w8, #0x2
  406d94:	b.lt	406dc4 <error@@Base+0x4f28>  // b.tstop
  406d98:	ldr	x8, [x22]
  406d9c:	ldr	w0, [x8, x27, lsl #2]
  406da0:	bl	401cc0 <towlower@plt>
  406da4:	mov	w1, w0
  406da8:	add	x0, sp, #0x28
  406dac:	sub	x2, x29, #0x18
  406db0:	bl	401cf0 <wcrtomb@plt>
  406db4:	cmn	x0, #0x1
  406db8:	b.eq	406dc4 <error@@Base+0x4f28>  // b.none
  406dbc:	ldrb	w8, [sp, #40]
  406dc0:	strb	w28, [x20, x8]
  406dc4:	ldr	x8, [x22, #40]
  406dc8:	add	x27, x27, #0x1
  406dcc:	cmp	x27, x8
  406dd0:	b.lt	406d4c <error@@Base+0x4eb0>  // b.tstop
  406dd4:	ldp	x1, x9, [sp, #16]
  406dd8:	ldr	x8, [x1, #16]
  406ddc:	add	x9, x9, #0x1
  406de0:	cmp	x9, x8
  406de4:	b.lt	406b5c <error@@Base+0x4cc0>  // b.tstop
  406de8:	b	406e14 <error@@Base+0x4f78>
  406dec:	mov	w1, #0x1                   	// #1
  406df0:	mov	w2, #0x100                 	// #256
  406df4:	mov	x0, x20
  406df8:	bl	4019f0 <memset@plt>
  406dfc:	cmp	w19, #0x2
  406e00:	b.ne	406e14 <error@@Base+0x4f78>  // b.any
  406e04:	ldr	x9, [sp, #32]
  406e08:	ldrb	w8, [x9, #56]
  406e0c:	orr	w8, w8, #0x1
  406e10:	strb	w8, [x9, #56]
  406e14:	ldp	x20, x19, [sp, #400]
  406e18:	ldp	x22, x21, [sp, #384]
  406e1c:	ldp	x24, x23, [sp, #368]
  406e20:	ldp	x26, x25, [sp, #352]
  406e24:	ldp	x28, x27, [sp, #336]
  406e28:	ldp	x29, x30, [sp, #320]
  406e2c:	add	sp, sp, #0x1a0
  406e30:	ret
  406e34:	stp	x29, x30, [sp, #-48]!
  406e38:	stp	x20, x19, [sp, #32]
  406e3c:	mov	x19, x0
  406e40:	stp	xzr, xzr, [x0]
  406e44:	str	xzr, [x0, #16]
  406e48:	mov	w0, #0x100                 	// #256
  406e4c:	stp	x22, x21, [sp, #16]
  406e50:	mov	x29, sp
  406e54:	mov	w21, w2
  406e58:	mov	x20, x1
  406e5c:	bl	401970 <malloc@plt>
  406e60:	str	x0, [x19, #32]
  406e64:	cbz	x0, 406f18 <error@@Base+0x507c>
  406e68:	mov	w8, #0xb2fc                	// #45820
  406e6c:	mov	w9, #0x2c6                 	// #710
  406e70:	tst	w21, #0x1
  406e74:	movk	w8, #0x3, lsl #16
  406e78:	movk	w9, #0x101, lsl #16
  406e7c:	lsl	w10, w21, #21
  406e80:	csel	x8, x9, x8, eq  // eq = none
  406e84:	and	w9, w10, #0x400000
  406e88:	orr	x22, x8, x9
  406e8c:	tbnz	w21, #2, 406e9c <error@@Base+0x5000>
  406e90:	ldrb	w8, [x19, #56]
  406e94:	and	w8, w8, #0x7f
  406e98:	b	406eb4 <error@@Base+0x5018>
  406e9c:	ldrb	w8, [x19, #56]
  406ea0:	mov	w9, #0xb2be                	// #45758
  406ea4:	movk	w9, #0x143, lsl #16
  406ea8:	and	x9, x22, x9
  406eac:	orr	x22, x9, #0x100
  406eb0:	orr	w8, w8, #0xffffff80
  406eb4:	lsl	w9, w21, #1
  406eb8:	strb	w8, [x19, #56]
  406ebc:	and	w8, w8, #0xffffffef
  406ec0:	and	w9, w9, #0x10
  406ec4:	orr	w8, w8, w9
  406ec8:	mov	x0, x20
  406ecc:	strb	w8, [x19, #56]
  406ed0:	str	xzr, [x19, #40]
  406ed4:	bl	401870 <strlen@plt>
  406ed8:	mov	x2, x0
  406edc:	mov	x0, x19
  406ee0:	mov	x1, x20
  406ee4:	mov	x3, x22
  406ee8:	bl	405f84 <error@@Base+0x40e8>
  406eec:	cmp	w0, #0x10
  406ef0:	mov	w8, #0x8                   	// #8
  406ef4:	csel	w20, w8, w0, eq  // eq = none
  406ef8:	cbnz	w20, 406f20 <error@@Base+0x5084>
  406efc:	mov	x0, x19
  406f00:	bl	406a48 <error@@Base+0x4bac>
  406f04:	mov	w0, w20
  406f08:	ldp	x20, x19, [sp, #32]
  406f0c:	ldp	x22, x21, [sp, #16]
  406f10:	ldp	x29, x30, [sp], #48
  406f14:	ret
  406f18:	mov	w20, #0xc                   	// #12
  406f1c:	b	406f04 <error@@Base+0x5068>
  406f20:	ldr	x0, [x19, #32]
  406f24:	bl	401b80 <free@plt>
  406f28:	str	xzr, [x19, #32]
  406f2c:	b	406f04 <error@@Base+0x5068>
  406f30:	stp	x29, x30, [sp, #-48]!
  406f34:	cmp	w0, #0x11
  406f38:	stp	x22, x21, [sp, #16]
  406f3c:	stp	x20, x19, [sp, #32]
  406f40:	mov	x29, sp
  406f44:	b.cs	406fbc <error@@Base+0x5120>  // b.hs, b.nlast
  406f48:	adrp	x8, 413000 <error@@Base+0x11164>
  406f4c:	add	x8, x8, #0x1e8
  406f50:	ldr	x8, [x8, w0, uxtw #3]
  406f54:	adrp	x9, 413000 <error@@Base+0x11164>
  406f58:	add	x9, x9, #0x67
  406f5c:	mov	x19, x2
  406f60:	add	x1, x9, x8
  406f64:	mov	w2, #0x5                   	// #5
  406f68:	mov	x0, xzr
  406f6c:	mov	x20, x3
  406f70:	bl	401c20 <dcgettext@plt>
  406f74:	mov	x21, x0
  406f78:	bl	401870 <strlen@plt>
  406f7c:	add	x22, x0, #0x1
  406f80:	cbz	x20, 406f9c <error@@Base+0x5100>
  406f84:	cmp	x22, x20
  406f88:	mov	x2, x22
  406f8c:	b.hi	406fb0 <error@@Base+0x5114>  // b.pmore
  406f90:	mov	x0, x19
  406f94:	mov	x1, x21
  406f98:	bl	401840 <memcpy@plt>
  406f9c:	mov	x0, x22
  406fa0:	ldp	x20, x19, [sp, #32]
  406fa4:	ldp	x22, x21, [sp, #16]
  406fa8:	ldp	x29, x30, [sp], #48
  406fac:	ret
  406fb0:	sub	x2, x20, #0x1
  406fb4:	strb	wzr, [x19, x2]
  406fb8:	b	406f90 <error@@Base+0x50f4>
  406fbc:	bl	401ac0 <abort@plt>
  406fc0:	stp	x29, x30, [sp, #-32]!
  406fc4:	str	x19, [sp, #16]
  406fc8:	mov	x19, x0
  406fcc:	ldr	x0, [x0]
  406fd0:	mov	x29, sp
  406fd4:	cbz	x0, 406fdc <error@@Base+0x5140>
  406fd8:	bl	407004 <error@@Base+0x5168>
  406fdc:	ldr	x0, [x19, #32]
  406fe0:	stp	xzr, xzr, [x19]
  406fe4:	bl	401b80 <free@plt>
  406fe8:	ldr	x0, [x19, #40]
  406fec:	str	xzr, [x19, #32]
  406ff0:	bl	401b80 <free@plt>
  406ff4:	str	xzr, [x19, #40]
  406ff8:	ldr	x19, [sp, #16]
  406ffc:	ldp	x29, x30, [sp], #32
  407000:	ret
  407004:	stp	x29, x30, [sp, #-64]!
  407008:	stp	x24, x23, [sp, #16]
  40700c:	stp	x22, x21, [sp, #32]
  407010:	stp	x20, x19, [sp, #48]
  407014:	mov	x19, x0
  407018:	ldr	x0, [x0]
  40701c:	mov	x29, sp
  407020:	cbz	x0, 407064 <error@@Base+0x51c8>
  407024:	ldr	x8, [x19, #16]
  407028:	cbz	x8, 407064 <error@@Base+0x51c8>
  40702c:	bl	409074 <error@@Base+0x71d8>
  407030:	ldr	x8, [x19, #16]
  407034:	cmp	x8, #0x2
  407038:	b.cc	407064 <error@@Base+0x51c8>  // b.lo, b.ul, b.last
  40703c:	mov	w20, #0x1                   	// #1
  407040:	mov	w21, #0x10                  	// #16
  407044:	ldr	x8, [x19]
  407048:	add	x0, x8, x21
  40704c:	bl	409074 <error@@Base+0x71d8>
  407050:	ldr	x8, [x19, #16]
  407054:	add	x20, x20, #0x1
  407058:	add	x21, x21, #0x10
  40705c:	cmp	x20, x8
  407060:	b.cc	407044 <error@@Base+0x51a8>  // b.lo, b.ul, b.last
  407064:	ldr	x0, [x19, #24]
  407068:	bl	401b80 <free@plt>
  40706c:	ldr	x8, [x19, #16]
  407070:	cbz	x8, 4070c0 <error@@Base+0x5224>
  407074:	mov	x20, xzr
  407078:	mov	w21, #0x10                  	// #16
  40707c:	ldr	x8, [x19, #48]
  407080:	cbz	x8, 40708c <error@@Base+0x51f0>
  407084:	ldr	x0, [x8, x21]
  407088:	bl	401b80 <free@plt>
  40708c:	ldr	x8, [x19, #56]
  407090:	cbz	x8, 40709c <error@@Base+0x5200>
  407094:	ldr	x0, [x8, x21]
  407098:	bl	401b80 <free@plt>
  40709c:	ldr	x8, [x19, #40]
  4070a0:	cbz	x8, 4070ac <error@@Base+0x5210>
  4070a4:	ldr	x0, [x8, x21]
  4070a8:	bl	401b80 <free@plt>
  4070ac:	ldr	x8, [x19, #16]
  4070b0:	add	x20, x20, #0x1
  4070b4:	add	x21, x21, #0x18
  4070b8:	cmp	x20, x8
  4070bc:	b.cc	40707c <error@@Base+0x51e0>  // b.lo, b.ul, b.last
  4070c0:	ldr	x0, [x19, #40]
  4070c4:	bl	401b80 <free@plt>
  4070c8:	ldr	x0, [x19, #48]
  4070cc:	bl	401b80 <free@plt>
  4070d0:	ldr	x0, [x19, #56]
  4070d4:	bl	401b80 <free@plt>
  4070d8:	ldr	x0, [x19]
  4070dc:	bl	401b80 <free@plt>
  4070e0:	ldr	x0, [x19, #64]
  4070e4:	cbz	x0, 407148 <error@@Base+0x52ac>
  4070e8:	mov	x20, xzr
  4070ec:	mov	w21, #0x18                  	// #24
  4070f0:	madd	x23, x20, x21, x0
  4070f4:	mov	x22, x23
  4070f8:	ldr	x8, [x22], #16
  4070fc:	cmp	x8, #0x1
  407100:	b.lt	407124 <error@@Base+0x5288>  // b.tstop
  407104:	mov	x24, xzr
  407108:	ldr	x8, [x22]
  40710c:	ldr	x0, [x8, x24, lsl #3]
  407110:	bl	4090a8 <error@@Base+0x720c>
  407114:	ldr	x8, [x23]
  407118:	add	x24, x24, #0x1
  40711c:	cmp	x24, x8
  407120:	b.lt	407108 <error@@Base+0x526c>  // b.tstop
  407124:	ldr	x0, [x22]
  407128:	bl	401b80 <free@plt>
  40712c:	ldr	x8, [x19, #136]
  407130:	cmp	x20, x8
  407134:	b.cs	407144 <error@@Base+0x52a8>  // b.hs, b.nlast
  407138:	ldr	x0, [x19, #64]
  40713c:	add	x20, x20, #0x1
  407140:	b	4070f0 <error@@Base+0x5254>
  407144:	ldr	x0, [x19, #64]
  407148:	bl	401b80 <free@plt>
  40714c:	ldr	x0, [x19, #120]
  407150:	adrp	x8, 413000 <error@@Base+0x11164>
  407154:	add	x8, x8, #0x270
  407158:	cmp	x0, x8
  40715c:	b.eq	407164 <error@@Base+0x52c8>  // b.none
  407160:	bl	401b80 <free@plt>
  407164:	ldr	x0, [x19, #224]
  407168:	bl	401b80 <free@plt>
  40716c:	mov	x0, x19
  407170:	ldp	x20, x19, [sp, #48]
  407174:	ldp	x22, x21, [sp, #32]
  407178:	ldp	x24, x23, [sp, #16]
  40717c:	ldp	x29, x30, [sp], #64
  407180:	b	401b80 <free@plt>
  407184:	cmp	w4, #0x7
  407188:	b.ls	407194 <error@@Base+0x52f8>  // b.plast
  40718c:	mov	w0, #0x2                   	// #2
  407190:	ret
  407194:	sub	sp, sp, #0x50
  407198:	str	x23, [sp, #32]
  40719c:	stp	x22, x21, [sp, #48]
  4071a0:	stp	x20, x19, [sp, #64]
  4071a4:	mov	w22, w4
  4071a8:	mov	x19, x3
  4071ac:	mov	x21, x2
  4071b0:	mov	x20, x1
  4071b4:	mov	x23, x0
  4071b8:	stp	x29, x30, [sp, #16]
  4071bc:	add	x29, sp, #0x10
  4071c0:	tbnz	w4, #2, 4071d8 <error@@Base+0x533c>
  4071c4:	mov	x0, x20
  4071c8:	bl	401870 <strlen@plt>
  4071cc:	mov	x2, x0
  4071d0:	mov	x3, xzr
  4071d4:	b	4071dc <error@@Base+0x5340>
  4071d8:	ldp	x3, x2, [x19]
  4071dc:	ldrb	w8, [x23, #56]
  4071e0:	tbnz	w8, #4, 407204 <error@@Base+0x5368>
  4071e4:	mov	x0, x23
  4071e8:	mov	x1, x20
  4071ec:	mov	x4, x2
  4071f0:	mov	x5, x2
  4071f4:	mov	x6, x21
  4071f8:	mov	x7, x19
  4071fc:	str	w22, [sp]
  407200:	b	407220 <error@@Base+0x5384>
  407204:	str	w22, [sp]
  407208:	mov	x0, x23
  40720c:	mov	x1, x20
  407210:	mov	x4, x2
  407214:	mov	x5, x2
  407218:	mov	x6, xzr
  40721c:	mov	x7, xzr
  407220:	bl	407244 <error@@Base+0x53a8>
  407224:	ldp	x20, x19, [sp, #64]
  407228:	ldp	x22, x21, [sp, #48]
  40722c:	ldr	x23, [sp, #32]
  407230:	ldp	x29, x30, [sp, #16]
  407234:	cmp	w0, #0x0
  407238:	cset	w0, ne  // ne = any
  40723c:	add	sp, sp, #0x50
  407240:	ret
  407244:	stp	x29, x30, [sp, #-96]!
  407248:	stp	x28, x27, [sp, #16]
  40724c:	stp	x26, x25, [sp, #32]
  407250:	stp	x24, x23, [sp, #48]
  407254:	stp	x22, x21, [sp, #64]
  407258:	stp	x20, x19, [sp, #80]
  40725c:	mov	x29, sp
  407260:	sub	sp, sp, #0x2f0
  407264:	stp	x1, x2, [sp, #248]
  407268:	ldr	x25, [x0]
  40726c:	mov	x28, x0
  407270:	add	x0, sp, #0x120
  407274:	mov	w2, #0x100                 	// #256
  407278:	mov	w1, wzr
  40727c:	mov	x21, x7
  407280:	mov	x24, x6
  407284:	mov	x27, x5
  407288:	mov	x19, x4
  40728c:	mov	x26, x3
  407290:	bl	4019f0 <memset@plt>
  407294:	str	x25, [sp, #440]
  407298:	ldr	x8, [x28, #32]
  40729c:	cbz	x8, 4072bc <error@@Base+0x5420>
  4072a0:	ldrb	w9, [x28, #56]
  4072a4:	mov	w10, #0x9                   	// #9
  4072a8:	and	w9, w9, w10
  4072ac:	cmp	w9, #0x8
  4072b0:	ccmp	x26, x19, #0x4, eq  // eq = none
  4072b4:	csel	x22, x8, xzr, ne  // ne = any
  4072b8:	b	4072c0 <error@@Base+0x5424>
  4072bc:	mov	x22, xzr
  4072c0:	ldr	x8, [x28, #48]
  4072c4:	ldr	x9, [x28, #16]
  4072c8:	mvn	x10, x8
  4072cc:	add	x10, x10, x24
  4072d0:	cmp	x8, x24
  4072d4:	csel	x12, x10, xzr, cc  // cc = lo, ul, last
  4072d8:	cbz	x9, 408994 <error@@Base+0x6af8>
  4072dc:	ldr	x10, [x25, #72]
  4072e0:	cbz	x10, 408994 <error@@Base+0x6af8>
  4072e4:	ldr	x9, [x25, #80]
  4072e8:	cbz	x9, 408994 <error@@Base+0x6af8>
  4072ec:	ldr	x8, [x25, #88]
  4072f0:	cbz	x8, 408994 <error@@Base+0x6af8>
  4072f4:	ldr	x11, [x25, #96]
  4072f8:	cbz	x11, 408994 <error@@Base+0x6af8>
  4072fc:	ldr	x10, [x10, #16]
  407300:	ldr	x23, [x28, #40]
  407304:	cbnz	x10, 407310 <error@@Base+0x5474>
  407308:	ldr	x9, [x9, #16]
  40730c:	cbz	x9, 408974 <error@@Base+0x6ad8>
  407310:	mov	x20, x19
  407314:	sub	x8, x24, x12
  407318:	str	x8, [sp, #216]
  40731c:	str	x24, [sp, #120]
  407320:	str	x12, [sp, #136]
  407324:	cbz	x8, 407330 <error@@Base+0x5494>
  407328:	mov	w8, #0x1                   	// #1
  40732c:	b	40733c <error@@Base+0x54a0>
  407330:	ldr	x8, [x25, #152]
  407334:	cmp	x8, #0x0
  407338:	cset	w8, ne  // ne = any
  40733c:	str	w8, [sp, #156]
  407340:	ldp	x12, x19, [sp, #248]
  407344:	ldr	x8, [x25, #16]
  407348:	ldrsw	x10, [x25, #180]
  40734c:	ldr	x9, [x28, #24]
  407350:	str	x12, [sp, #288]
  407354:	add	x12, x8, #0x1
  407358:	cmp	x12, x10
  40735c:	add	x11, x19, #0x1
  407360:	and	x12, x9, #0x400000
  407364:	ubfx	x9, x9, #22, #1
  407368:	csinc	x8, x10, x8, lt  // lt = tstop
  40736c:	strb	w9, [sp, #424]
  407370:	orr	x9, x23, x12
  407374:	cmp	x11, x8
  407378:	csinc	x1, x8, x19, ge  // ge = tcont
  40737c:	cmp	x9, #0x0
  407380:	cset	w8, ne  // ne = any
  407384:	stp	x19, x19, [sp, #368]
  407388:	str	x23, [sp, #408]
  40738c:	str	w10, [sp, #432]
  407390:	strb	w8, [sp, #427]
  407394:	ldrb	w8, [x25, #176]
  407398:	add	x0, sp, #0x120
  40739c:	str	x28, [sp, #224]
  4073a0:	stp	x19, x19, [sp, #384]
  4073a4:	ubfx	w9, w8, #2, #1
  4073a8:	ubfx	w8, w8, #3, #1
  4073ac:	strb	w9, [sp, #425]
  4073b0:	strb	w8, [sp, #426]
  4073b4:	bl	4091e0 <error@@Base+0x7344>
  4073b8:	cbnz	w0, 408b18 <error@@Base+0x6c7c>
  4073bc:	add	x8, x25, #0xb8
  4073c0:	str	x8, [sp, #416]
  4073c4:	ldrb	w8, [x25, #176]
  4073c8:	ldrb	w9, [sp, #427]
  4073cc:	ldr	w10, [x29, #96]
  4073d0:	str	x21, [sp, #128]
  4073d4:	ubfx	w8, w8, #4, #1
  4073d8:	strb	w8, [sp, #430]
  4073dc:	str	w10, [sp, #276]
  4073e0:	cbz	w9, 4073ec <error@@Base+0x5550>
  4073e4:	mov	x8, xzr
  4073e8:	b	407400 <error@@Base+0x5564>
  4073ec:	ldr	x8, [sp, #248]
  4073f0:	str	x8, [sp, #296]
  4073f4:	ldr	w8, [x25, #180]
  4073f8:	cmp	w8, #0x1
  4073fc:	csel	x8, xzr, x19, gt
  407400:	ldr	x9, [sp, #224]
  407404:	stp	x8, x8, [sp, #336]
  407408:	stp	x27, x27, [sp, #384]
  40740c:	ldrb	w8, [x9, #56]
  407410:	ldr	w9, [sp, #276]
  407414:	lsr	w8, w8, #7
  407418:	strb	w8, [sp, #429]
  40741c:	ldr	x24, [x25, #152]
  407420:	mov	x8, #0xffffffffffffffff    	// #-1
  407424:	str	w9, [sp, #448]
  407428:	str	x8, [sp, #456]
  40742c:	lsl	x21, x24, #1
  407430:	cmp	x24, #0x1
  407434:	b.lt	407478 <error@@Base+0x55dc>  // b.tstop
  407438:	mov	x8, #0x6666666666666666    	// #7378697629483820646
  40743c:	movk	x8, #0x666, lsl #48
  407440:	cmp	x21, x8
  407444:	b.hi	408b58 <error@@Base+0x6cbc>  // b.pmore
  407448:	add	x8, x24, x24, lsl #2
  40744c:	lsl	x0, x8, #4
  407450:	bl	401970 <malloc@plt>
  407454:	mov	x19, x0
  407458:	str	x0, [sp, #504]
  40745c:	lsl	x0, x24, #4
  407460:	bl	401970 <malloc@plt>
  407464:	mov	w28, #0xc                   	// #12
  407468:	str	x0, [sp, #536]
  40746c:	cbz	x19, 408abc <error@@Base+0x6c20>
  407470:	ldr	x19, [sp, #256]
  407474:	cbz	x0, 408abc <error@@Base+0x6c20>
  407478:	ldr	x9, [sp, #216]
  40747c:	mov	w8, #0x1                   	// #1
  407480:	str	x21, [sp, #496]
  407484:	str	w8, [sp, #512]
  407488:	cmp	x9, #0x1
  40748c:	str	x21, [sp, #528]
  407490:	b.hi	4074a4 <error@@Base+0x5608>  // b.pmore
  407494:	ldrb	w8, [x25, #176]
  407498:	tbnz	w8, #1, 4074a4 <error@@Base+0x5608>
  40749c:	str	xzr, [sp, #472]
  4074a0:	b	4074c8 <error@@Base+0x562c>
  4074a4:	ldr	x8, [sp, #352]
  4074a8:	mov	x9, #0x1ffffffffffffffe    	// #2305843009213693950
  4074ac:	cmp	x8, x9
  4074b0:	b.hi	408b58 <error@@Base+0x6cbc>  // b.pmore
  4074b4:	lsl	x8, x8, #3
  4074b8:	add	x0, x8, #0x8
  4074bc:	bl	401970 <malloc@plt>
  4074c0:	str	x0, [sp, #472]
  4074c4:	cbz	x0, 408b58 <error@@Base+0x6cbc>
  4074c8:	ldr	w9, [sp, #276]
  4074cc:	mov	w10, #0x6                   	// #6
  4074d0:	stur	x26, [x29, #-208]
  4074d4:	add	x8, sp, #0x120
  4074d8:	tst	w9, #0x1
  4074dc:	mov	w9, #0x4                   	// #4
  4074e0:	csel	w9, w10, w9, eq  // eq = none
  4074e4:	str	w9, [sp, #400]
  4074e8:	ldr	w21, [x25, #180]
  4074ec:	cmp	x20, x26
  4074f0:	csel	x27, x20, x26, lt  // lt = tstop
  4074f4:	csel	x24, x26, x20, lt  // lt = tstop
  4074f8:	cbz	x22, 40750c <error@@Base+0x5670>
  4074fc:	cmp	w21, #0x1
  407500:	b.ne	407514 <error@@Base+0x5678>  // b.any
  407504:	mov	w9, #0x4                   	// #4
  407508:	b	407530 <error@@Base+0x5694>
  40750c:	mov	w9, #0x8                   	// #8
  407510:	b	407548 <error@@Base+0x56ac>
  407514:	ldr	x9, [sp, #224]
  407518:	ldr	x9, [x9, #24]
  40751c:	and	x9, x9, #0x400000
  407520:	orr	x9, x23, x9
  407524:	cmp	x9, #0x0
  407528:	cset	w9, eq  // eq = none
  40752c:	lsl	w9, w9, #2
  407530:	cmp	x20, x26
  407534:	cset	w10, ge  // ge = tcont
  407538:	cmp	x23, #0x0
  40753c:	cset	w11, ne  // ne = any
  407540:	bfi	w11, w10, #1, #1
  407544:	orr	w9, w11, w9
  407548:	add	x8, x8, #0x38
  40754c:	str	x8, [sp, #112]
  407550:	add	x8, sp, #0x120
  407554:	cmp	x20, x26
  407558:	sub	x10, x29, #0xd0
  40755c:	add	x8, x8, #0xc0
  407560:	mov	x11, #0xffffffffffffffff    	// #-1
  407564:	str	x8, [sp, #168]
  407568:	csel	x8, xzr, x10, lt  // lt = tstop
  40756c:	sub	x12, x29, #0x40
  407570:	sub	w20, w9, #0x4
  407574:	cneg	x9, x11, ge  // ge = tcont
  407578:	cmp	x8, #0x0
  40757c:	str	x9, [sp, #280]
  407580:	add	x9, x12, #0x20
  407584:	str	x8, [sp, #160]
  407588:	cset	w8, ne  // ne = any
  40758c:	str	x9, [sp, #144]
  407590:	str	w8, [sp, #180]
  407594:	str	x25, [sp, #240]
  407598:	str	w21, [sp, #204]
  40759c:	str	x27, [sp, #192]
  4075a0:	str	x20, [sp, #208]
  4075a4:	cmp	w20, #0x4
  4075a8:	b.hi	4076fc <error@@Base+0x5860>  // b.pmore
  4075ac:	adrp	x10, 412000 <error@@Base+0x10164>
  4075b0:	add	x10, x10, #0xfb3
  4075b4:	adr	x8, 4075c4 <error@@Base+0x5728>
  4075b8:	ldrb	w9, [x10, x20]
  4075bc:	add	x8, x8, x9, lsl #2
  4075c0:	br	x8
  4075c4:	cmp	x26, x27
  4075c8:	b.lt	4088f8 <error@@Base+0x6a5c>  // b.tstop
  4075cc:	ldr	x9, [sp, #248]
  4075d0:	cmp	x26, x19
  4075d4:	b.ge	4075e4 <error@@Base+0x5748>  // b.tcont
  4075d8:	ldrb	w8, [x9, x26]
  4075dc:	cbnz	x23, 4075ec <error@@Base+0x5750>
  4075e0:	b	4075f0 <error@@Base+0x5754>
  4075e4:	mov	w8, wzr
  4075e8:	cbz	x23, 4075f0 <error@@Base+0x5754>
  4075ec:	ldrb	w8, [x23, w8, uxtw]
  4075f0:	ldrb	w8, [x22, w8, uxtw]
  4075f4:	cbnz	w8, 40766c <error@@Base+0x57d0>
  4075f8:	cmp	x26, x27
  4075fc:	sub	x26, x26, #0x1
  407600:	stur	x26, [x29, #-208]
  407604:	b.gt	4075d0 <error@@Base+0x5734>
  407608:	b	4088f8 <error@@Base+0x6a5c>
  40760c:	cmp	x26, x24
  407610:	b.ge	407664 <error@@Base+0x57c8>  // b.tcont
  407614:	ldr	x9, [sp, #248]
  407618:	ldrb	w8, [x9, x26]
  40761c:	ldrb	w8, [x23, x8]
  407620:	ldrb	w8, [x22, x8]
  407624:	cbnz	w8, 407664 <error@@Base+0x57c8>
  407628:	add	x26, x26, #0x1
  40762c:	cmp	x26, x24
  407630:	stur	x26, [x29, #-208]
  407634:	b.lt	407618 <error@@Base+0x577c>  // b.tstop
  407638:	b	407664 <error@@Base+0x57c8>
  40763c:	ldr	x9, [sp, #248]
  407640:	cmp	x26, x24
  407644:	b.ge	407664 <error@@Base+0x57c8>  // b.tcont
  407648:	ldrb	w8, [x9, x26]
  40764c:	ldrb	w8, [x22, x8]
  407650:	cbnz	w8, 407664 <error@@Base+0x57c8>
  407654:	add	x26, x26, #0x1
  407658:	cmp	x26, x24
  40765c:	stur	x26, [x29, #-208]
  407660:	b.lt	407648 <error@@Base+0x57ac>  // b.tstop
  407664:	cmp	x26, x24
  407668:	b.eq	408838 <error@@Base+0x699c>  // b.none
  40766c:	ldr	w2, [sp, #276]
  407670:	add	x0, sp, #0x120
  407674:	mov	x1, x26
  407678:	bl	40da10 <error@@Base+0xbb74>
  40767c:	cbnz	w0, 408b18 <error@@Base+0x6c7c>
  407680:	cmp	w21, #0x1
  407684:	b.eq	4076a0 <error@@Base+0x5804>  // b.none
  407688:	ldr	x8, [sp, #336]
  40768c:	cbz	x8, 4076a0 <error@@Base+0x5804>
  407690:	ldr	x8, [sp, #304]
  407694:	ldr	w8, [x8]
  407698:	cmn	w8, #0x1
  40769c:	b.eq	4086d0 <error@@Base+0x6834>  // b.none
  4076a0:	ldr	x8, [sp, #168]
  4076a4:	str	wzr, [sp, #512]
  4076a8:	stur	wzr, [x29, #-196]
  4076ac:	stp	xzr, xzr, [x8]
  4076b0:	ldr	x19, [sp, #440]
  4076b4:	ldr	x27, [sp, #360]
  4076b8:	ldr	x28, [x19, #72]
  4076bc:	ldrsb	w8, [x28, #104]
  4076c0:	tbnz	w8, #31, 4076cc <error@@Base+0x5830>
  4076c4:	ldr	w21, [sp, #180]
  4076c8:	b	40777c <error@@Base+0x58e0>
  4076cc:	ldr	w2, [sp, #448]
  4076d0:	sub	x1, x27, #0x1
  4076d4:	add	x0, sp, #0x120
  4076d8:	bl	40e754 <error@@Base+0xc8b8>
  4076dc:	ldr	w21, [sp, #180]
  4076e0:	tbnz	w0, #0, 407778 <error@@Base+0x58dc>
  4076e4:	mov	w3, w0
  4076e8:	cbz	w0, 40777c <error@@Base+0x58e0>
  4076ec:	tbz	w3, #1, 4087a0 <error@@Base+0x6904>
  4076f0:	tbz	w3, #2, 4087a0 <error@@Base+0x6904>
  4076f4:	ldr	x28, [x19, #96]
  4076f8:	b	40777c <error@@Base+0x58e0>
  4076fc:	ldr	x8, [sp, #328]
  407700:	ldr	x10, [sp, #344]
  407704:	sub	x9, x26, x8
  407708:	cmp	x9, x10
  40770c:	b.cs	407754 <error@@Base+0x58b8>  // b.hs, b.nlast
  407710:	cmp	x26, x19
  407714:	b.ge	407724 <error@@Base+0x5888>  // b.tcont
  407718:	ldr	x10, [sp, #296]
  40771c:	ldrb	w9, [x10, x9]
  407720:	b	407728 <error@@Base+0x588c>
  407724:	mov	x9, xzr
  407728:	ldrb	w9, [x22, x9]
  40772c:	cbnz	w9, 40766c <error@@Base+0x57d0>
  407730:	ldr	x9, [sp, #280]
  407734:	mov	w28, #0x1                   	// #1
  407738:	add	x26, x26, x9
  40773c:	cmp	x26, x27
  407740:	stur	x26, [x29, #-208]
  407744:	b.lt	408abc <error@@Base+0x6c20>  // b.tstop
  407748:	cmp	x26, x24
  40774c:	b.le	407700 <error@@Base+0x5864>
  407750:	b	408abc <error@@Base+0x6c20>
  407754:	ldr	w2, [sp, #276]
  407758:	add	x0, sp, #0x120
  40775c:	mov	x1, x26
  407760:	bl	40da10 <error@@Base+0xbb74>
  407764:	cbnz	w0, 408b18 <error@@Base+0x6c7c>
  407768:	ldur	x26, [x29, #-208]
  40776c:	ldr	x8, [sp, #328]
  407770:	sub	x9, x26, x8
  407774:	b	407710 <error@@Base+0x5874>
  407778:	ldr	x28, [x19, #80]
  40777c:	cbz	x28, 408b20 <error@@Base+0x6c84>
  407780:	ldr	x8, [sp, #472]
  407784:	mov	w20, w21
  407788:	cbz	x8, 40779c <error@@Base+0x5900>
  40778c:	str	x28, [x8, x27, lsl #3]
  407790:	ldr	x8, [x19, #152]
  407794:	mov	w20, w21
  407798:	cbnz	x8, 4087f8 <error@@Base+0x695c>
  40779c:	ldrsb	w25, [x28, #104]
  4077a0:	tbnz	w25, #4, 4087d8 <error@@Base+0x693c>
  4077a4:	mov	x8, #0xffffffffffffffff    	// #-1
  4077a8:	str	xzr, [sp, #184]
  4077ac:	str	x8, [sp, #264]
  4077b0:	ldr	x8, [sp, #392]
  4077b4:	ldr	x19, [sp, #360]
  4077b8:	cmp	x8, x19
  4077bc:	b.le	408510 <error@@Base+0x6674>
  4077c0:	ldr	x8, [sp, #160]
  4077c4:	str	x8, [sp, #232]
  4077c8:	ldr	x9, [sp, #352]
  4077cc:	ldr	x8, [sp, #376]
  4077d0:	add	x21, x19, #0x1
  4077d4:	mov	x26, x28
  4077d8:	cmp	x21, x9
  4077dc:	b.lt	4077e8 <error@@Base+0x594c>  // b.tstop
  4077e0:	cmp	x9, x8
  4077e4:	b.lt	407930 <error@@Base+0x5a94>  // b.tstop
  4077e8:	ldr	x9, [sp, #336]
  4077ec:	cmp	x21, x9
  4077f0:	b.lt	4077fc <error@@Base+0x5960>  // b.tstop
  4077f4:	cmp	x9, x8
  4077f8:	b.lt	407930 <error@@Base+0x5a94>  // b.tstop
  4077fc:	tbnz	w25, #5, 40794c <error@@Base+0x5ab0>
  407800:	ldr	x8, [sp, #360]
  407804:	ldr	x9, [sp, #296]
  407808:	mov	x25, x26
  40780c:	add	x10, x8, #0x1
  407810:	str	x10, [sp, #360]
  407814:	ldrb	w19, [x9, x8]
  407818:	ldr	x0, [x25, #88]!
  40781c:	cbz	x0, 407b9c <error@@Base+0x5d00>
  407820:	ldr	x28, [x0, x19, lsl #3]
  407824:	ldr	x8, [sp, #472]
  407828:	cbz	x8, 407840 <error@@Base+0x59a4>
  40782c:	sub	x0, x29, #0xc4
  407830:	add	x1, sp, #0x120
  407834:	mov	x2, x28
  407838:	bl	40f020 <error@@Base+0xd184>
  40783c:	mov	x28, x0
  407840:	cbz	x28, 407864 <error@@Base+0x59c8>
  407844:	ldrsb	w25, [x28, #104]
  407848:	cmp	x26, x28
  40784c:	cset	w26, eq  // eq = none
  407850:	tst	w20, w26
  407854:	csel	x27, x21, x27, ne  // ne = any
  407858:	tbnz	w25, #4, 4078e0 <error@@Base+0x5a44>
  40785c:	ldr	x19, [sp, #360]
  407860:	b	407914 <error@@Base+0x5a78>
  407864:	ldur	w8, [x29, #-196]
  407868:	ldr	x25, [sp, #240]
  40786c:	cbnz	w8, 408b58 <error@@Base+0x6cbc>
  407870:	ldr	x8, [sp, #184]
  407874:	ldr	w9, [sp, #156]
  407878:	cmp	x8, #0x0
  40787c:	cset	w8, ne  // ne = any
  407880:	bic	w8, w8, w9
  407884:	tbnz	w8, #0, 408518 <error@@Base+0x667c>
  407888:	ldr	x10, [sp, #472]
  40788c:	cbz	x10, 408518 <error@@Base+0x667c>
  407890:	ldr	x8, [sp, #480]
  407894:	ldr	x9, [sp, #360]
  407898:	add	x10, x10, #0x8
  40789c:	cmp	x9, x8
  4078a0:	b.ge	408518 <error@@Base+0x667c>  // b.tcont
  4078a4:	add	x11, x9, #0x1
  4078a8:	str	x11, [sp, #360]
  4078ac:	ldr	x12, [x10, x9, lsl #3]
  4078b0:	mov	x9, x11
  4078b4:	cbz	x12, 40789c <error@@Base+0x5a00>
  4078b8:	sub	x0, x29, #0xc4
  4078bc:	add	x1, sp, #0x120
  4078c0:	mov	x2, xzr
  4078c4:	bl	40f020 <error@@Base+0xd184>
  4078c8:	mov	x28, x0
  4078cc:	cbnz	x0, 407928 <error@@Base+0x5a8c>
  4078d0:	ldur	w8, [x29, #-196]
  4078d4:	cbnz	w8, 407928 <error@@Base+0x5a8c>
  4078d8:	ldr	x10, [sp, #472]
  4078dc:	b	407890 <error@@Base+0x59f4>
  4078e0:	ldr	x19, [sp, #360]
  4078e4:	tbz	w25, #31, 4078fc <error@@Base+0x5a60>
  4078e8:	add	x0, sp, #0x120
  4078ec:	mov	x1, x28
  4078f0:	mov	x2, x19
  4078f4:	bl	40e064 <error@@Base+0xc1c8>
  4078f8:	cbz	x0, 407914 <error@@Base+0x5a78>
  4078fc:	ldr	w8, [sp, #156]
  407900:	cbz	w8, 4087c8 <error@@Base+0x692c>
  407904:	mov	w8, #0x1                   	// #1
  407908:	str	xzr, [sp, #232]
  40790c:	str	x19, [sp, #264]
  407910:	str	x8, [sp, #184]
  407914:	ldr	x8, [sp, #392]
  407918:	and	w20, w20, w26
  40791c:	cmp	x8, x19
  407920:	b.gt	4077c8 <error@@Base+0x592c>
  407924:	b	408518 <error@@Base+0x667c>
  407928:	cbnz	x28, 407844 <error@@Base+0x59a8>
  40792c:	b	408518 <error@@Base+0x667c>
  407930:	add	w1, w19, #0x2
  407934:	add	x0, sp, #0x120
  407938:	bl	40ef58 <error@@Base+0xd0bc>
  40793c:	stur	w0, [x29, #-196]
  407940:	cbnz	w0, 408b60 <error@@Base+0x6cc4>
  407944:	ldrb	w25, [x26, #104]
  407948:	tbz	w25, #5, 407800 <error@@Base+0x5964>
  40794c:	ldr	x8, [x26, #16]
  407950:	cmp	x8, #0x1
  407954:	b.lt	407ab0 <error@@Base+0x5c14>  // b.tstop
  407958:	ldr	x8, [sp, #440]
  40795c:	mov	x25, xzr
  407960:	stp	x26, x8, [sp, #96]
  407964:	ldr	x8, [x26, #24]
  407968:	ldr	x19, [x8, x25, lsl #3]
  40796c:	ldr	x8, [sp, #104]
  407970:	ldr	x8, [x8]
  407974:	add	x8, x8, x19, lsl #4
  407978:	ldr	w26, [x8, #8]
  40797c:	tbz	w26, #20, 407a9c <error@@Base+0x5c00>
  407980:	ldr	x28, [sp, #360]
  407984:	tst	w26, #0x3ff00
  407988:	b.eq	4079c0 <error@@Base+0x5b24>  // b.none
  40798c:	ldr	w2, [sp, #448]
  407990:	add	x0, sp, #0x120
  407994:	mov	x1, x28
  407998:	bl	40e754 <error@@Base+0xc8b8>
  40799c:	and	w8, w0, #0x1
  4079a0:	tbz	w26, #10, 4079a8 <error@@Base+0x5b0c>
  4079a4:	cbz	w8, 407a9c <error@@Base+0x5c00>
  4079a8:	tbz	w26, #11, 4079b0 <error@@Base+0x5b14>
  4079ac:	cbnz	w8, 407a9c <error@@Base+0x5c00>
  4079b0:	tbz	w26, #13, 4079b8 <error@@Base+0x5b1c>
  4079b4:	tbz	w0, #1, 407a9c <error@@Base+0x5c00>
  4079b8:	tbz	w26, #15, 4079c0 <error@@Base+0x5b24>
  4079bc:	tbz	w0, #3, 407a9c <error@@Base+0x5c00>
  4079c0:	ldr	x0, [sp, #104]
  4079c4:	add	x2, sp, #0x120
  4079c8:	mov	x1, x19
  4079cc:	mov	x3, x28
  4079d0:	bl	410128 <error@@Base+0xe28c>
  4079d4:	cbz	w0, 407a9c <error@@Base+0x5c00>
  4079d8:	ldr	x8, [sp, #360]
  4079dc:	ldr	w9, [sp, #512]
  4079e0:	add	x28, x8, w0, sxtw
  4079e4:	cmp	w9, w0
  4079e8:	csel	w8, w0, w9, lt  // lt = tstop
  4079ec:	add	x0, sp, #0x120
  4079f0:	mov	x1, x28
  4079f4:	str	w8, [sp, #512]
  4079f8:	bl	40f394 <error@@Base+0xd4f8>
  4079fc:	stur	w0, [x29, #-96]
  407a00:	cbnz	w0, 407ab8 <error@@Base+0x5c1c>
  407a04:	ldr	x10, [sp, #104]
  407a08:	ldr	x9, [sp, #472]
  407a0c:	ldr	x8, [x10, #24]
  407a10:	ldr	x10, [x10, #48]
  407a14:	ldr	x8, [x8, x19, lsl #3]
  407a18:	ldr	x19, [x9, x28, lsl #3]
  407a1c:	mov	w9, #0x18                  	// #24
  407a20:	madd	x2, x8, x9, x10
  407a24:	cbz	x19, 407a40 <error@@Base+0x5ba4>
  407a28:	ldr	x1, [x19, #80]
  407a2c:	sub	x0, x29, #0x40
  407a30:	bl	40f168 <error@@Base+0xd2cc>
  407a34:	stur	w0, [x29, #-96]
  407a38:	cbz	w0, 407a50 <error@@Base+0x5bb4>
  407a3c:	b	407ab8 <error@@Base+0x5c1c>
  407a40:	ldr	x8, [x2, #16]
  407a44:	ldr	q0, [x2]
  407a48:	stur	x8, [x29, #-48]
  407a4c:	stur	q0, [x29, #-64]
  407a50:	ldr	w2, [sp, #448]
  407a54:	sub	x1, x28, #0x1
  407a58:	add	x0, sp, #0x120
  407a5c:	bl	40e754 <error@@Base+0xc8b8>
  407a60:	ldr	x1, [sp, #104]
  407a64:	mov	w3, w0
  407a68:	sub	x0, x29, #0x60
  407a6c:	sub	x2, x29, #0x40
  407a70:	bl	40d638 <error@@Base+0xb79c>
  407a74:	ldr	x8, [sp, #472]
  407a78:	str	x0, [x8, x28, lsl #3]
  407a7c:	cbz	x19, 407a88 <error@@Base+0x5bec>
  407a80:	ldur	x0, [x29, #-48]
  407a84:	bl	401b80 <free@plt>
  407a88:	ldr	x8, [sp, #472]
  407a8c:	ldr	x8, [x8, x28, lsl #3]
  407a90:	cbnz	x8, 407a9c <error@@Base+0x5c00>
  407a94:	ldur	w0, [x29, #-96]
  407a98:	cbnz	w0, 407ab8 <error@@Base+0x5c1c>
  407a9c:	ldr	x26, [sp, #96]
  407aa0:	add	x25, x25, #0x1
  407aa4:	ldr	x8, [x26, #16]
  407aa8:	cmp	x25, x8
  407aac:	b.lt	407964 <error@@Base+0x5ac8>  // b.tstop
  407ab0:	stur	wzr, [x29, #-196]
  407ab4:	b	407800 <error@@Base+0x5964>
  407ab8:	mov	x28, xzr
  407abc:	stur	w0, [x29, #-196]
  407ac0:	b	4084a4 <error@@Base+0x6608>
  407ac4:	ldr	x26, [sp, #104]
  407ac8:	cmp	x26, #0x1
  407acc:	b.lt	407ae8 <error@@Base+0x5c4c>  // b.tstop
  407ad0:	ldr	x8, [sp, #72]
  407ad4:	add	x28, x8, #0x10
  407ad8:	ldr	x0, [x28], #24
  407adc:	bl	401b80 <free@plt>
  407ae0:	subs	x26, x26, #0x1
  407ae4:	b.ne	407ad8 <error@@Base+0x5c3c>  // b.any
  407ae8:	mov	x8, #0xffffffffffffffff    	// #-1
  407aec:	str	x8, [sp, #104]
  407af0:	b	4083fc <error@@Base+0x6560>
  407af4:	stp	xzr, xzr, [x28]
  407af8:	b	407ac8 <error@@Base+0x5c2c>
  407afc:	mov	w0, #0x8                   	// #8
  407b00:	mov	w1, #0x200                 	// #512
  407b04:	bl	401a00 <calloc@plt>
  407b08:	ldr	x8, [sp, #96]
  407b0c:	str	x0, [x8, #96]
  407b10:	cbz	x0, 4084b0 <error@@Base+0x6614>
  407b14:	ldr	x10, [sp, #32]
  407b18:	ldr	x11, [sp, #56]
  407b1c:	mov	x8, xzr
  407b20:	mov	x9, xzr
  407b24:	sub	x10, x10, #0x8
  407b28:	ldr	x12, [x26, x9, lsl #3]
  407b2c:	cbz	x12, 407b84 <error@@Base+0x5ce8>
  407b30:	mov	x13, x8
  407b34:	mov	w14, #0x1                   	// #1
  407b38:	tbnz	w12, #0, 407b50 <error@@Base+0x5cb4>
  407b3c:	lsl	x14, x14, #1
  407b40:	lsr	x12, x12, #1
  407b44:	add	x13, x13, #0x1
  407b48:	cbnz	x12, 407b38 <error@@Base+0x5c9c>
  407b4c:	b	407b84 <error@@Base+0x5ce8>
  407b50:	mov	x16, x11
  407b54:	mov	x15, x10
  407b58:	ldr	x17, [x16], #32
  407b5c:	add	x15, x15, #0x8
  407b60:	tst	x17, x14
  407b64:	b.eq	407b58 <error@@Base+0x5cbc>  // b.none
  407b68:	ldr	x17, [sp, #104]
  407b6c:	ldr	x16, [x15]
  407b70:	ldr	x15, [x15, x17, lsl #3]
  407b74:	add	x17, x0, x13, lsl #3
  407b78:	str	x16, [x17]
  407b7c:	str	x15, [x17, #2048]
  407b80:	b	407b3c <error@@Base+0x5ca0>
  407b84:	add	x9, x9, #0x1
  407b88:	add	x8, x8, #0x40
  407b8c:	cmp	x9, #0x4
  407b90:	add	x11, x11, #0x8
  407b94:	b.ne	407b28 <error@@Base+0x5c8c>  // b.any
  407b98:	b	4083bc <error@@Base+0x6520>
  407b9c:	str	x26, [sp, #96]
  407ba0:	ldr	x26, [x26, #96]
  407ba4:	cbnz	x26, 408484 <error@@Base+0x65e8>
  407ba8:	ldr	x8, [sp, #440]
  407bac:	mov	w0, #0x3800                	// #14336
  407bb0:	str	x8, [sp, #88]
  407bb4:	bl	401970 <malloc@plt>
  407bb8:	str	x0, [sp, #72]
  407bbc:	cbz	x0, 4084f4 <error@@Base+0x6658>
  407bc0:	stp	xzr, xzr, [x25]
  407bc4:	ldr	x8, [sp, #96]
  407bc8:	movi	v0.2d, #0x0
  407bcc:	stp	q0, q0, [x29, #-64]
  407bd0:	ldr	x8, [x8, #16]
  407bd4:	cmp	x8, #0x1
  407bd8:	b.lt	4083f8 <error@@Base+0x655c>  // b.tstop
  407bdc:	ldr	x9, [sp, #72]
  407be0:	mov	w8, #0x1800                	// #6144
  407be4:	str	xzr, [sp, #104]
  407be8:	add	x8, x9, x8
  407bec:	stp	x8, xzr, [sp, #56]
  407bf0:	ldr	x8, [sp, #88]
  407bf4:	add	x8, x8, #0xb8
  407bf8:	str	x8, [sp, #16]
  407bfc:	ldp	x9, x8, [sp, #88]
  407c00:	ldr	x10, [sp, #64]
  407c04:	ldr	x8, [x8, #24]
  407c08:	ldr	x9, [x9]
  407c0c:	ldr	x8, [x8, x10, lsl #3]
  407c10:	add	x8, x9, x8, lsl #4
  407c14:	str	x8, [sp, #24]
  407c18:	ldr	w8, [x8, #8]
  407c1c:	and	w9, w8, #0xff
  407c20:	cmp	w9, #0x1
  407c24:	str	w9, [sp, #84]
  407c28:	b.ne	407ce8 <error@@Base+0x5e4c>  // b.any
  407c2c:	ldr	x9, [sp, #24]
  407c30:	sub	x12, x29, #0x40
  407c34:	mov	w13, #0x1                   	// #1
  407c38:	ldrb	w9, [x9]
  407c3c:	lsr	x10, x9, #3
  407c40:	and	x10, x10, #0x18
  407c44:	ldr	x11, [x12, x10]
  407c48:	lsl	x9, x13, x9
  407c4c:	orr	x9, x9, x11
  407c50:	str	x9, [x12, x10]
  407c54:	and	w9, w8, #0x3ff00
  407c58:	cbz	w9, 407ed0 <error@@Base+0x6034>
  407c5c:	tbz	w8, #13, 407c78 <error@@Base+0x5ddc>
  407c60:	ldur	x9, [x29, #-64]
  407c64:	movi	v0.2d, #0x0
  407c68:	stp	q0, q0, [x29, #-64]
  407c6c:	tbz	w9, #10, 4080b4 <error@@Base+0x6218>
  407c70:	mov	w9, #0x400                 	// #1024
  407c74:	stur	x9, [x29, #-64]
  407c78:	tbnz	w8, #15, 4080ac <error@@Base+0x6210>
  407c7c:	tbz	w8, #10, 407e28 <error@@Base+0x5f8c>
  407c80:	mov	w9, #0xff                  	// #255
  407c84:	movk	w9, #0x40, lsl #16
  407c88:	and	w9, w8, w9
  407c8c:	cmp	w9, #0x1
  407c90:	b.eq	4080ac <error@@Base+0x6210>  // b.none
  407c94:	ldr	x9, [sp, #88]
  407c98:	ldr	w9, [x9, #180]
  407c9c:	cmp	w9, #0x1
  407ca0:	b.le	407de8 <error@@Base+0x5f4c>
  407ca4:	ldr	x10, [sp, #88]
  407ca8:	mov	x9, xzr
  407cac:	movi	v0.2d, #0x0
  407cb0:	ldr	x10, [x10, #120]
  407cb4:	ldr	x11, [sp, #16]
  407cb8:	ldr	q2, [x10, x9]
  407cbc:	ldr	q1, [x11, x9]
  407cc0:	sub	x11, x29, #0x40
  407cc4:	ldr	q3, [x11, x9]
  407cc8:	orn	v1.16b, v1.16b, v2.16b
  407ccc:	and	v1.16b, v3.16b, v1.16b
  407cd0:	str	q1, [x11, x9]
  407cd4:	add	x9, x9, #0x10
  407cd8:	cmp	x9, #0x20
  407cdc:	orr	v0.16b, v1.16b, v0.16b
  407ce0:	b.ne	407cb4 <error@@Base+0x5e18>  // b.any
  407ce4:	b	407e18 <error@@Base+0x5f7c>
  407ce8:	ldr	w9, [sp, #84]
  407cec:	cmp	w9, #0x7
  407cf0:	b.eq	407d7c <error@@Base+0x5ee0>  // b.none
  407cf4:	ldr	w9, [sp, #84]
  407cf8:	cmp	w9, #0x5
  407cfc:	b.eq	407d3c <error@@Base+0x5ea0>  // b.none
  407d00:	ldr	w9, [sp, #84]
  407d04:	cmp	w9, #0x3
  407d08:	b.ne	4080b4 <error@@Base+0x6218>  // b.any
  407d0c:	ldr	x9, [sp, #24]
  407d10:	mov	x10, xzr
  407d14:	ldr	x9, [x9]
  407d18:	sub	x11, x29, #0x40
  407d1c:	ldr	q0, [x9, x10]
  407d20:	ldr	q1, [x11, x10]
  407d24:	orr	v0.16b, v1.16b, v0.16b
  407d28:	str	q0, [x11, x10]
  407d2c:	add	x10, x10, #0x10
  407d30:	cmp	x10, #0x20
  407d34:	b.ne	407d18 <error@@Base+0x5e7c>  // b.any
  407d38:	b	407c54 <error@@Base+0x5db8>
  407d3c:	ldr	x9, [sp, #88]
  407d40:	ldr	w9, [x9, #180]
  407d44:	cmp	w9, #0x2
  407d48:	b.lt	407db4 <error@@Base+0x5f18>  // b.tstop
  407d4c:	ldr	x9, [sp, #88]
  407d50:	mov	x10, xzr
  407d54:	ldr	x9, [x9, #120]
  407d58:	sub	x11, x29, #0x40
  407d5c:	ldr	q0, [x9, x10]
  407d60:	ldr	q1, [x11, x10]
  407d64:	orr	v0.16b, v1.16b, v0.16b
  407d68:	str	q0, [x11, x10]
  407d6c:	add	x10, x10, #0x10
  407d70:	cmp	x10, #0x20
  407d74:	b.ne	407d58 <error@@Base+0x5ebc>  // b.any
  407d78:	b	407dbc <error@@Base+0x5f20>
  407d7c:	mov	x9, #0xffffffffffffffff    	// #-1
  407d80:	stp	x9, x9, [x29, #-64]
  407d84:	ldr	x9, [sp, #88]
  407d88:	ldr	x9, [x9, #216]
  407d8c:	tbz	w9, #6, 407d94 <error@@Base+0x5ef8>
  407d90:	tbz	w9, #7, 407c54 <error@@Base+0x5db8>
  407d94:	tst	x9, #0x40
  407d98:	mov	x10, #0xfffffffffffffffe    	// #-2
  407d9c:	mov	x11, #0xfffffffffffffbfe    	// #-1026
  407da0:	csel	x10, x11, x10, eq  // eq = none
  407da4:	tst	x9, #0x80
  407da8:	mov	x9, #0xfffffffffffffbff    	// #-1025
  407dac:	csel	x9, x9, x10, eq  // eq = none
  407db0:	b	407de0 <error@@Base+0x5f44>
  407db4:	movi	v0.2d, #0xffffffffffffffff
  407db8:	stp	q0, q0, [x29, #-64]
  407dbc:	ldr	x9, [sp, #88]
  407dc0:	ldr	x9, [x9, #216]
  407dc4:	tbnz	w9, #6, 407dd4 <error@@Base+0x5f38>
  407dc8:	ldur	x10, [x29, #-64]
  407dcc:	and	x10, x10, #0xfffffffffffffbff
  407dd0:	stur	x10, [x29, #-64]
  407dd4:	tbz	w9, #7, 407c54 <error@@Base+0x5db8>
  407dd8:	ldur	x9, [x29, #-64]
  407ddc:	and	x9, x9, #0xfffffffffffffffe
  407de0:	stur	x9, [x29, #-64]
  407de4:	b	407c54 <error@@Base+0x5db8>
  407de8:	mov	x9, xzr
  407dec:	movi	v0.2d, #0x0
  407df0:	ldr	x10, [sp, #16]
  407df4:	ldr	q1, [x10, x9]
  407df8:	sub	x10, x29, #0x40
  407dfc:	ldr	q2, [x10, x9]
  407e00:	and	v1.16b, v2.16b, v1.16b
  407e04:	str	q1, [x10, x9]
  407e08:	add	x9, x9, #0x10
  407e0c:	cmp	x9, #0x20
  407e10:	orr	v0.16b, v1.16b, v0.16b
  407e14:	b.ne	407df0 <error@@Base+0x5f54>  // b.any
  407e18:	dup	v1.2d, v0.d[1]
  407e1c:	orr	v0.16b, v0.16b, v1.16b
  407e20:	fmov	x9, d0
  407e24:	cbz	x9, 4080b4 <error@@Base+0x6218>
  407e28:	tbz	w8, #11, 407ed0 <error@@Base+0x6034>
  407e2c:	tbz	w8, #22, 407e3c <error@@Base+0x5fa0>
  407e30:	ldr	w8, [sp, #84]
  407e34:	cmp	w8, #0x1
  407e38:	b.eq	4080ac <error@@Base+0x6210>  // b.none
  407e3c:	ldr	x8, [sp, #88]
  407e40:	ldr	w8, [x8, #180]
  407e44:	cmp	w8, #0x1
  407e48:	b.le	407e90 <error@@Base+0x5ff4>
  407e4c:	ldr	x9, [sp, #88]
  407e50:	mov	x8, xzr
  407e54:	movi	v0.2d, #0x0
  407e58:	ldr	x9, [x9, #120]
  407e5c:	ldr	x10, [sp, #16]
  407e60:	ldr	q2, [x9, x8]
  407e64:	ldr	q1, [x10, x8]
  407e68:	sub	x10, x29, #0x40
  407e6c:	ldr	q3, [x10, x8]
  407e70:	and	v1.16b, v2.16b, v1.16b
  407e74:	bic	v1.16b, v3.16b, v1.16b
  407e78:	str	q1, [x10, x8]
  407e7c:	add	x8, x8, #0x10
  407e80:	cmp	x8, #0x20
  407e84:	orr	v0.16b, v1.16b, v0.16b
  407e88:	b.ne	407e5c <error@@Base+0x5fc0>  // b.any
  407e8c:	b	407ec0 <error@@Base+0x6024>
  407e90:	mov	x8, xzr
  407e94:	movi	v0.2d, #0x0
  407e98:	ldr	x9, [sp, #16]
  407e9c:	ldr	q1, [x9, x8]
  407ea0:	sub	x9, x29, #0x40
  407ea4:	ldr	q2, [x9, x8]
  407ea8:	bic	v1.16b, v2.16b, v1.16b
  407eac:	str	q1, [x9, x8]
  407eb0:	add	x8, x8, #0x10
  407eb4:	cmp	x8, #0x20
  407eb8:	orr	v0.16b, v1.16b, v0.16b
  407ebc:	b.ne	407e98 <error@@Base+0x5ffc>  // b.any
  407ec0:	dup	v1.2d, v0.d[1]
  407ec4:	orr	v0.16b, v0.16b, v1.16b
  407ec8:	fmov	x8, d0
  407ecc:	cbz	x8, 4080b4 <error@@Base+0x6218>
  407ed0:	ldr	x8, [sp, #104]
  407ed4:	cmp	x8, #0x1
  407ed8:	b.lt	408044 <error@@Base+0x61a8>  // b.tstop
  407edc:	ldr	x28, [sp, #56]
  407ee0:	mov	x26, xzr
  407ee4:	ldr	w8, [sp, #84]
  407ee8:	cmp	w8, #0x1
  407eec:	b.ne	407f14 <error@@Base+0x6078>  // b.any
  407ef0:	ldr	x8, [sp, #24]
  407ef4:	ldr	x10, [sp, #56]
  407ef8:	ldrb	w8, [x8]
  407efc:	add	x10, x10, x26, lsl #5
  407f00:	lsr	x9, x8, #3
  407f04:	and	x9, x9, #0x18
  407f08:	ldr	x9, [x10, x9]
  407f0c:	lsr	x8, x9, x8
  407f10:	tbz	w8, #0, 408024 <error@@Base+0x6188>
  407f14:	mov	x8, xzr
  407f18:	movi	v0.2d, #0x0
  407f1c:	sub	x9, x29, #0x40
  407f20:	sub	x10, x29, #0x60
  407f24:	ldr	q1, [x9, x8]
  407f28:	ldr	q2, [x28, x8]
  407f2c:	and	v1.16b, v2.16b, v1.16b
  407f30:	str	q1, [x10, x8]
  407f34:	add	x8, x8, #0x10
  407f38:	cmp	x8, #0x20
  407f3c:	orr	v0.16b, v1.16b, v0.16b
  407f40:	b.ne	407f24 <error@@Base+0x6088>  // b.any
  407f44:	dup	v1.2d, v0.d[1]
  407f48:	orr	v0.16b, v0.16b, v1.16b
  407f4c:	fmov	x8, d0
  407f50:	cbz	x8, 408024 <error@@Base+0x6188>
  407f54:	mov	x8, xzr
  407f58:	movi	v4.2d, #0x0
  407f5c:	movi	v0.2d, #0x0
  407f60:	sub	x9, x29, #0x40
  407f64:	sub	x10, x29, #0x80
  407f68:	ldr	q1, [x9, x8]
  407f6c:	ldr	q2, [x28, x8]
  407f70:	bic	v3.16b, v2.16b, v1.16b
  407f74:	bic	v1.16b, v1.16b, v2.16b
  407f78:	str	q3, [x10, x8]
  407f7c:	str	q1, [x9, x8]
  407f80:	add	x8, x8, #0x10
  407f84:	orr	v0.16b, v3.16b, v0.16b
  407f88:	cmp	x8, #0x20
  407f8c:	orr	v4.16b, v1.16b, v4.16b
  407f90:	b.ne	407f68 <error@@Base+0x60cc>  // b.any
  407f94:	dup	v1.2d, v0.d[1]
  407f98:	orr	v0.16b, v0.16b, v1.16b
  407f9c:	fmov	x8, d0
  407fa0:	str	q4, [sp, #32]
  407fa4:	cbz	x8, 407fec <error@@Base+0x6150>
  407fa8:	ldr	x12, [sp, #104]
  407fac:	ldr	x9, [sp, #56]
  407fb0:	ldr	x11, [sp, #72]
  407fb4:	ldp	q0, q1, [x29, #-128]
  407fb8:	ldp	q2, q3, [x29, #-96]
  407fbc:	mov	w10, #0x18                  	// #24
  407fc0:	add	x8, x9, x12, lsl #5
  407fc4:	add	x9, x9, x26, lsl #5
  407fc8:	madd	x0, x12, x10, x11
  407fcc:	madd	x1, x26, x10, x11
  407fd0:	stp	q0, q1, [x8]
  407fd4:	stp	q2, q3, [x9]
  407fd8:	bl	40d56c <error@@Base+0xb6d0>
  407fdc:	cbnz	w0, 407ac4 <error@@Base+0x5c28>
  407fe0:	ldr	x8, [sp, #104]
  407fe4:	add	x8, x8, #0x1
  407fe8:	str	x8, [sp, #104]
  407fec:	ldr	x8, [sp, #96]
  407ff0:	ldr	x9, [sp, #64]
  407ff4:	ldr	x8, [x8, #24]
  407ff8:	ldr	x1, [x8, x9, lsl #3]
  407ffc:	ldr	x9, [sp, #72]
  408000:	mov	w8, #0x18                  	// #24
  408004:	madd	x0, x26, x8, x9
  408008:	bl	40d364 <error@@Base+0xb4c8>
  40800c:	tbz	w0, #0, 407ac4 <error@@Base+0x5c28>
  408010:	ldr	q1, [sp, #32]
  408014:	dup	v0.2d, v1.d[1]
  408018:	orr	v0.16b, v1.16b, v0.16b
  40801c:	fmov	x8, d0
  408020:	cbz	x8, 408048 <error@@Base+0x61ac>
  408024:	ldr	x8, [sp, #104]
  408028:	mov	x9, x26
  40802c:	add	x9, x26, #0x1
  408030:	mov	x26, x9
  408034:	cmp	x9, x8
  408038:	add	x28, x28, #0x20
  40803c:	b.lt	407ee4 <error@@Base+0x6048>  // b.tstop
  408040:	b	408048 <error@@Base+0x61ac>
  408044:	mov	x26, xzr
  408048:	ldr	x8, [sp, #104]
  40804c:	cmp	x26, x8
  408050:	b.ne	4080b4 <error@@Base+0x6218>  // b.any
  408054:	ldp	x8, x9, [sp, #56]
  408058:	ldp	q1, q0, [x29, #-64]
  40805c:	mov	w0, #0x8                   	// #8
  408060:	add	x8, x8, x26, lsl #5
  408064:	stp	q1, q0, [x8]
  408068:	ldr	x8, [sp, #96]
  40806c:	ldr	x8, [x8, #24]
  408070:	ldr	x8, [x8, x9, lsl #3]
  408074:	ldr	x9, [sp, #72]
  408078:	str	x8, [sp, #104]
  40807c:	mov	w8, #0x18                  	// #24
  408080:	madd	x28, x26, x8, x9
  408084:	mov	w8, #0x1                   	// #1
  408088:	dup	v0.2d, x8
  40808c:	str	q0, [x28]
  408090:	bl	401970 <malloc@plt>
  408094:	str	x0, [x28, #16]
  408098:	cbz	x0, 407af4 <error@@Base+0x5c58>
  40809c:	ldr	x8, [sp, #104]
  4080a0:	str	x8, [x0]
  4080a4:	add	x8, x26, #0x1
  4080a8:	str	x8, [sp, #104]
  4080ac:	movi	v0.2d, #0x0
  4080b0:	stp	q0, q0, [x29, #-64]
  4080b4:	ldr	x8, [sp, #96]
  4080b8:	ldr	x9, [sp, #64]
  4080bc:	ldr	x8, [x8, #16]
  4080c0:	add	x9, x9, #0x1
  4080c4:	str	x9, [sp, #64]
  4080c8:	cmp	x9, x8
  4080cc:	b.lt	407bfc <error@@Base+0x5d60>  // b.tstop
  4080d0:	ldr	x8, [sp, #104]
  4080d4:	cmp	x8, #0x0
  4080d8:	b.le	4083fc <error@@Base+0x6560>
  4080dc:	ldr	x26, [sp, #104]
  4080e0:	add	x8, x26, #0x1
  4080e4:	lsl	x0, x8, #3
  4080e8:	stp	x8, xzr, [x29, #-160]
  4080ec:	bl	401970 <malloc@plt>
  4080f0:	cmp	x0, #0x0
  4080f4:	mov	w8, #0xc                   	// #12
  4080f8:	csel	w9, w8, wzr, eq  // eq = none
  4080fc:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408100:	movk	x8, #0xa855
  408104:	movk	x8, #0xaaa, lsl #48
  408108:	mov	x28, x0
  40810c:	cmp	x26, x8
  408110:	stur	x0, [x29, #-144]
  408114:	str	w9, [sp, #84]
  408118:	stur	w9, [x29, #-132]
  40811c:	b.hi	408504 <error@@Base+0x6668>  // b.pmore
  408120:	cbz	x28, 408504 <error@@Base+0x6668>
  408124:	ldr	x8, [sp, #104]
  408128:	add	x8, x8, x8, lsl #1
  40812c:	lsl	x0, x8, #3
  408130:	bl	401970 <malloc@plt>
  408134:	str	x0, [sp, #32]
  408138:	cbz	x0, 408504 <error@@Base+0x6668>
  40813c:	ldr	x8, [sp, #104]
  408140:	ldr	x9, [sp, #32]
  408144:	movi	v0.2d, #0x0
  408148:	str	xzr, [sp, #64]
  40814c:	str	wzr, [sp, #4]
  408150:	add	x9, x9, x8, lsl #3
  408154:	add	x8, x9, x8, lsl #3
  408158:	stp	x8, x9, [sp, #8]
  40815c:	ldr	x8, [sp, #56]
  408160:	stp	q0, q0, [x29, #-192]
  408164:	str	x8, [sp, #24]
  408168:	ldp	x10, x9, [sp, #64]
  40816c:	mov	w8, #0x18                  	// #24
  408170:	stur	xzr, [x29, #-152]
  408174:	madd	x8, x10, x8, x9
  408178:	ldr	x26, [x8, #8]
  40817c:	cmp	x26, #0x1
  408180:	b.lt	4081e0 <error@@Base+0x6344>  // b.tstop
  408184:	ldp	x10, x9, [sp, #64]
  408188:	mov	w8, #0x18                  	// #24
  40818c:	madd	x8, x10, x8, x9
  408190:	ldr	x28, [x8, #16]
  408194:	ldr	x10, [sp, #88]
  408198:	ldr	x8, [x10, #24]
  40819c:	ldr	x9, [x28]
  4081a0:	ldr	x8, [x8, x9, lsl #3]
  4081a4:	cmn	x8, #0x1
  4081a8:	b.eq	4081cc <error@@Base+0x6330>  // b.none
  4081ac:	ldr	x9, [x10, #48]
  4081b0:	mov	w10, #0x18                  	// #24
  4081b4:	sub	x0, x29, #0xa0
  4081b8:	madd	x1, x8, x10, x9
  4081bc:	bl	40d1e0 <error@@Base+0xb344>
  4081c0:	cbnz	w0, 4084ac <error@@Base+0x6610>
  4081c4:	ldr	x10, [sp, #88]
  4081c8:	str	wzr, [sp, #84]
  4081cc:	subs	x26, x26, #0x1
  4081d0:	add	x28, x28, #0x8
  4081d4:	b.ne	408198 <error@@Base+0x62fc>  // b.any
  4081d8:	ldr	w8, [sp, #84]
  4081dc:	stur	w8, [x29, #-132]
  4081e0:	ldr	x1, [sp, #88]
  4081e4:	sub	x0, x29, #0x84
  4081e8:	sub	x2, x29, #0xa0
  4081ec:	mov	w3, wzr
  4081f0:	bl	40d638 <error@@Base+0xb79c>
  4081f4:	ldur	w8, [x29, #-132]
  4081f8:	ldr	x9, [sp, #64]
  4081fc:	str	w8, [sp, #84]
  408200:	ldr	x8, [sp, #32]
  408204:	str	x0, [x8, x9, lsl #3]
  408208:	cbnz	x0, 408214 <error@@Base+0x6378>
  40820c:	ldr	w8, [sp, #84]
  408210:	cbnz	w8, 4084b0 <error@@Base+0x6614>
  408214:	ldrsb	w8, [x0, #104]
  408218:	tbnz	w8, #31, 408238 <error@@Base+0x639c>
  40821c:	ldp	x10, x8, [sp, #8]
  408220:	ldr	x9, [sp, #64]
  408224:	str	x0, [x8, x9, lsl #3]
  408228:	ldr	x8, [sp, #32]
  40822c:	ldr	x8, [x8, x9, lsl #3]
  408230:	str	x8, [x10, x9, lsl #3]
  408234:	b	4082c8 <error@@Base+0x642c>
  408238:	ldr	x1, [sp, #88]
  40823c:	sub	x0, x29, #0x84
  408240:	sub	x2, x29, #0xa0
  408244:	mov	w3, #0x1                   	// #1
  408248:	bl	40d638 <error@@Base+0xb79c>
  40824c:	ldr	x8, [sp, #16]
  408250:	ldr	x9, [sp, #64]
  408254:	str	x0, [x8, x9, lsl #3]
  408258:	cbnz	x0, 408264 <error@@Base+0x63c8>
  40825c:	ldur	w8, [x29, #-132]
  408260:	cbnz	w8, 4084b0 <error@@Base+0x6614>
  408264:	ldr	x8, [sp, #32]
  408268:	ldr	x9, [sp, #64]
  40826c:	ldr	x8, [x8, x9, lsl #3]
  408270:	cmp	x8, x0
  408274:	b.eq	408294 <error@@Base+0x63f8>  // b.none
  408278:	ldr	x8, [sp, #88]
  40827c:	ldr	w9, [sp, #4]
  408280:	ldr	w8, [x8, #180]
  408284:	cmp	w8, #0x1
  408288:	cset	w8, gt
  40828c:	orr	w9, w9, w8
  408290:	str	w9, [sp, #4]
  408294:	ldr	x1, [sp, #88]
  408298:	sub	x0, x29, #0x84
  40829c:	sub	x2, x29, #0xa0
  4082a0:	mov	w3, #0x2                   	// #2
  4082a4:	bl	40d638 <error@@Base+0xb79c>
  4082a8:	ldur	w8, [x29, #-132]
  4082ac:	ldr	x9, [sp, #8]
  4082b0:	str	w8, [sp, #84]
  4082b4:	ldr	x8, [sp, #64]
  4082b8:	str	x0, [x9, x8, lsl #3]
  4082bc:	cbnz	x0, 4082c8 <error@@Base+0x642c>
  4082c0:	ldr	w8, [sp, #84]
  4082c4:	cbnz	w8, 4084b0 <error@@Base+0x6614>
  4082c8:	ldr	x10, [sp, #24]
  4082cc:	mov	x8, xzr
  4082d0:	sub	x9, x29, #0xc0
  4082d4:	ldr	q0, [x10, x8]
  4082d8:	ldr	q1, [x9, x8]
  4082dc:	orr	v0.16b, v1.16b, v0.16b
  4082e0:	str	q0, [x9, x8]
  4082e4:	add	x8, x8, #0x10
  4082e8:	cmp	x8, #0x20
  4082ec:	b.ne	4082d4 <error@@Base+0x6438>  // b.any
  4082f0:	ldr	x9, [sp, #64]
  4082f4:	ldr	x8, [sp, #104]
  4082f8:	sub	x26, x29, #0xc0
  4082fc:	add	x10, x10, #0x20
  408300:	add	x9, x9, #0x1
  408304:	cmp	x9, x8
  408308:	str	x9, [sp, #64]
  40830c:	str	x10, [sp, #24]
  408310:	b.ne	408168 <error@@Base+0x62cc>  // b.any
  408314:	ldr	w8, [sp, #4]
  408318:	tbnz	w8, #0, 407afc <error@@Base+0x5c60>
  40831c:	mov	w0, #0x8                   	// #8
  408320:	mov	w1, #0x100                 	// #256
  408324:	bl	401a00 <calloc@plt>
  408328:	str	x0, [x25]
  40832c:	cbz	x0, 4084b0 <error@@Base+0x6614>
  408330:	ldr	x10, [sp, #56]
  408334:	mov	x8, xzr
  408338:	mov	x9, xzr
  40833c:	ldr	x11, [x26, x9, lsl #3]
  408340:	cbz	x11, 4083a8 <error@@Base+0x650c>
  408344:	ldr	x12, [sp, #88]
  408348:	mov	w14, #0x1                   	// #1
  40834c:	add	x13, x12, x9, lsl #3
  408350:	mov	x12, x8
  408354:	add	x13, x13, #0xb8
  408358:	tbnz	w11, #0, 408370 <error@@Base+0x64d4>
  40835c:	lsl	x14, x14, #1
  408360:	lsr	x11, x11, #1
  408364:	add	x12, x12, #0x1
  408368:	cbnz	x11, 408358 <error@@Base+0x64bc>
  40836c:	b	4083a8 <error@@Base+0x650c>
  408370:	mov	x15, #0xfffffffffffffff8    	// #-8
  408374:	mov	x16, x10
  408378:	ldr	x17, [x16], #32
  40837c:	add	x15, x15, #0x8
  408380:	tst	x17, x14
  408384:	b.eq	408378 <error@@Base+0x64dc>  // b.none
  408388:	ldr	x16, [x13]
  40838c:	ldr	x17, [sp, #16]
  408390:	tst	x16, x14
  408394:	ldr	x16, [sp, #32]
  408398:	csel	x16, x16, x17, eq  // eq = none
  40839c:	ldr	x15, [x16, x15]
  4083a0:	str	x15, [x0, x12, lsl #3]
  4083a4:	b	40835c <error@@Base+0x64c0>
  4083a8:	add	x9, x9, #0x1
  4083ac:	add	x8, x8, #0x40
  4083b0:	cmp	x9, #0x4
  4083b4:	add	x10, x10, #0x8
  4083b8:	b.ne	40833c <error@@Base+0x64a0>  // b.any
  4083bc:	ldurb	w8, [x29, #-191]
  4083c0:	tbz	w8, #2, 408438 <error@@Base+0x659c>
  4083c4:	ldr	x9, [sp, #104]
  4083c8:	ldr	x8, [sp, #32]
  4083cc:	add	x8, x8, x9, lsl #4
  4083d0:	ldr	x10, [sp, #56]
  4083d4:	ldrb	w10, [x10, #1]
  4083d8:	tbnz	w10, #2, 408424 <error@@Base+0x6588>
  4083dc:	ldr	x10, [sp, #56]
  4083e0:	add	x8, x8, #0x8
  4083e4:	subs	x9, x9, #0x1
  4083e8:	add	x10, x10, #0x20
  4083ec:	str	x10, [sp, #56]
  4083f0:	b.ne	4083d0 <error@@Base+0x6534>  // b.any
  4083f4:	b	408438 <error@@Base+0x659c>
  4083f8:	str	xzr, [sp, #104]
  4083fc:	ldr	x0, [sp, #72]
  408400:	bl	401b80 <free@plt>
  408404:	ldr	x8, [sp, #104]
  408408:	cbnz	x8, 4084f4 <error@@Base+0x6658>
  40840c:	mov	w0, #0x8                   	// #8
  408410:	mov	w1, #0x100                 	// #256
  408414:	bl	401a00 <calloc@plt>
  408418:	str	x0, [x25]
  40841c:	cbnz	x0, 408478 <error@@Base+0x65dc>
  408420:	b	4084f4 <error@@Base+0x6658>
  408424:	ldr	x8, [x8]
  408428:	ldr	w9, [sp, #4]
  40842c:	str	x8, [x0, #80]
  408430:	tbz	w9, #0, 408438 <error@@Base+0x659c>
  408434:	str	x8, [x0, #2128]
  408438:	ldr	x0, [sp, #32]
  40843c:	bl	401b80 <free@plt>
  408440:	ldur	x0, [x29, #-144]
  408444:	bl	401b80 <free@plt>
  408448:	mov	w26, #0x10                  	// #16
  40844c:	ldr	x8, [sp, #72]
  408450:	ldr	x0, [x8, x26]
  408454:	bl	401b80 <free@plt>
  408458:	ldr	x8, [sp, #104]
  40845c:	add	x26, x26, #0x18
  408460:	subs	x8, x8, #0x1
  408464:	str	x8, [sp, #104]
  408468:	b.ne	40844c <error@@Base+0x65b0>  // b.any
  40846c:	ldr	x0, [sp, #72]
  408470:	bl	401b80 <free@plt>
  408474:	ldr	x0, [x25]
  408478:	ldr	x26, [sp, #96]
  40847c:	cbnz	x0, 407820 <error@@Base+0x5984>
  408480:	b	407b9c <error@@Base+0x5d00>
  408484:	ldr	x8, [sp, #360]
  408488:	ldr	w2, [sp, #448]
  40848c:	add	x0, sp, #0x120
  408490:	sub	x1, x8, #0x1
  408494:	bl	40e754 <error@@Base+0xc8b8>
  408498:	ubfiz	w8, w0, #8, #1
  40849c:	orr	x8, x8, x19
  4084a0:	ldr	x28, [x26, x8, lsl #3]
  4084a4:	ldr	x26, [sp, #96]
  4084a8:	b	407824 <error@@Base+0x5988>
  4084ac:	stur	w0, [x29, #-132]
  4084b0:	ldr	x0, [sp, #32]
  4084b4:	bl	401b80 <free@plt>
  4084b8:	ldur	x0, [x29, #-144]
  4084bc:	bl	401b80 <free@plt>
  4084c0:	ldr	x8, [sp, #104]
  4084c4:	cmp	x8, #0x1
  4084c8:	b.lt	4084ec <error@@Base+0x6650>  // b.tstop
  4084cc:	ldr	x8, [sp, #72]
  4084d0:	add	x19, x8, #0x10
  4084d4:	ldr	x0, [x19], #24
  4084d8:	bl	401b80 <free@plt>
  4084dc:	ldr	x8, [sp, #104]
  4084e0:	subs	x8, x8, #0x1
  4084e4:	str	x8, [sp, #104]
  4084e8:	b.ne	4084d4 <error@@Base+0x6638>  // b.any
  4084ec:	ldr	x0, [sp, #72]
  4084f0:	bl	401b80 <free@plt>
  4084f4:	mov	x28, xzr
  4084f8:	mov	w8, #0xc                   	// #12
  4084fc:	stur	w8, [x29, #-196]
  408500:	b	4084a4 <error@@Base+0x6608>
  408504:	mov	x0, x28
  408508:	bl	401b80 <free@plt>
  40850c:	b	4084cc <error@@Base+0x6630>
  408510:	ldr	x8, [sp, #160]
  408514:	str	x8, [sp, #232]
  408518:	ldr	x9, [sp, #232]
  40851c:	cbz	x9, 40852c <error@@Base+0x6690>
  408520:	ldr	x8, [x9]
  408524:	add	x8, x8, x27
  408528:	str	x8, [x9]
  40852c:	ldr	x25, [sp, #240]
  408530:	ldp	x19, x28, [sp, #256]
  408534:	ldr	x20, [sp, #208]
  408538:	ldr	w21, [sp, #204]
  40853c:	ldr	x27, [sp, #192]
  408540:	cmn	x28, #0x1
  408544:	b.eq	4086c8 <error@@Base+0x682c>  // b.none
  408548:	cmn	x28, #0x2
  40854c:	b.eq	408b58 <error@@Base+0x6cbc>  // b.none
  408550:	ldr	x26, [sp, #216]
  408554:	str	x28, [sp, #456]
  408558:	cmp	x26, #0x2
  40855c:	b.cc	40859c <error@@Base+0x6700>  // b.lo, b.ul, b.last
  408560:	ldr	x8, [sp, #224]
  408564:	ldrb	w8, [x8, #56]
  408568:	tbnz	w8, #4, 40859c <error@@Base+0x6700>
  40856c:	ldr	x8, [sp, #472]
  408570:	add	x0, sp, #0x120
  408574:	mov	x2, x28
  408578:	ldr	x1, [x8, x28, lsl #3]
  40857c:	bl	40e064 <error@@Base+0xc1c8>
  408580:	str	x0, [sp, #464]
  408584:	ldrb	w8, [x25, #176]
  408588:	mov	x20, x0
  40858c:	tbnz	w8, #0, 4085c0 <error@@Base+0x6724>
  408590:	ldr	x8, [x25, #152]
  408594:	cbnz	x8, 4085c0 <error@@Base+0x6724>
  408598:	b	408918 <error@@Base+0x6a7c>
  40859c:	ldr	x8, [x25, #152]
  4085a0:	cbz	x8, 408918 <error@@Base+0x6a7c>
  4085a4:	ldr	x8, [sp, #472]
  4085a8:	add	x0, sp, #0x120
  4085ac:	mov	x2, x28
  4085b0:	ldr	x1, [x8, x28, lsl #3]
  4085b4:	bl	40e064 <error@@Base+0xc1c8>
  4085b8:	mov	x20, x0
  4085bc:	str	x0, [sp, #464]
  4085c0:	mov	x8, #0x1fffffffffffffff    	// #2305843009213693951
  4085c4:	cmp	x28, x8
  4085c8:	b.cs	408b58 <error@@Base+0x6cbc>  // b.hs, b.nlast
  4085cc:	ldr	x19, [sp, #440]
  4085d0:	lsl	x8, x28, #3
  4085d4:	add	x21, x8, #0x8
  4085d8:	mov	x0, x21
  4085dc:	bl	401970 <malloc@plt>
  4085e0:	mov	x27, x0
  4085e4:	cbz	x0, 408b4c <error@@Base+0x6cb0>
  4085e8:	ldr	x8, [x19, #152]
  4085ec:	str	x28, [sp, #264]
  4085f0:	cbz	x8, 408674 <error@@Base+0x67d8>
  4085f4:	mov	x0, x21
  4085f8:	bl	401970 <malloc@plt>
  4085fc:	cbz	x0, 408b4c <error@@Base+0x6cb0>
  408600:	add	x21, x28, #0x1
  408604:	lsl	x2, x21, #3
  408608:	mov	w1, wzr
  40860c:	mov	x25, x0
  408610:	bl	4019f0 <memset@plt>
  408614:	ldr	x8, [sp, #144]
  408618:	add	x0, sp, #0x120
  40861c:	sub	x1, x29, #0x40
  408620:	stp	x27, x25, [x29, #-64]
  408624:	stp	x20, x28, [x29, #-48]
  408628:	stp	xzr, xzr, [x8, #8]
  40862c:	str	xzr, [x8]
  408630:	bl	410524 <error@@Base+0xe688>
  408634:	cbnz	w0, 4088b8 <error@@Base+0x6a1c>
  408638:	ldr	x8, [x27]
  40863c:	cbnz	x8, 408648 <error@@Base+0x67ac>
  408640:	ldr	x8, [x25]
  408644:	cbz	x8, 4086f8 <error@@Base+0x685c>
  408648:	mov	x0, x19
  40864c:	mov	x1, x27
  408650:	mov	x2, x25
  408654:	mov	x3, x21
  408658:	bl	410770 <error@@Base+0xe8d4>
  40865c:	mov	w28, w0
  408660:	mov	x0, x25
  408664:	bl	401b80 <free@plt>
  408668:	ldr	x26, [sp, #216]
  40866c:	cbz	w28, 408900 <error@@Base+0x6a64>
  408670:	b	4088ac <error@@Base+0x6a10>
  408674:	ldr	x8, [sp, #144]
  408678:	add	x0, sp, #0x120
  40867c:	sub	x1, x29, #0x40
  408680:	stp	x27, xzr, [x29, #-64]
  408684:	stp	x20, x28, [x29, #-48]
  408688:	stp	xzr, xzr, [x8]
  40868c:	str	xzr, [x8, #16]
  408690:	bl	410524 <error@@Base+0xe688>
  408694:	cbnz	w0, 4088a8 <error@@Base+0x6a0c>
  408698:	ldr	x8, [x27]
  40869c:	cbnz	x8, 408900 <error@@Base+0x6a64>
  4086a0:	mov	x25, xzr
  4086a4:	ldr	x20, [sp, #208]
  4086a8:	mov	x0, x27
  4086ac:	bl	401b80 <free@plt>
  4086b0:	mov	x0, x25
  4086b4:	bl	401b80 <free@plt>
  4086b8:	ldr	x25, [sp, #240]
  4086bc:	ldr	x19, [sp, #256]
  4086c0:	ldr	w21, [sp, #204]
  4086c4:	ldr	x27, [sp, #192]
  4086c8:	add	x0, sp, #0x120
  4086cc:	bl	40e104 <error@@Base+0xc268>
  4086d0:	ldur	x8, [x29, #-208]
  4086d4:	ldr	x9, [sp, #280]
  4086d8:	mov	w28, #0x1                   	// #1
  4086dc:	add	x26, x8, x9
  4086e0:	cmp	x26, x27
  4086e4:	stur	x26, [x29, #-208]
  4086e8:	b.lt	408abc <error@@Base+0x6c20>  // b.tstop
  4086ec:	cmp	x24, x26
  4086f0:	b.ge	4075a4 <error@@Base+0x5708>  // b.tcont
  4086f4:	b	408abc <error@@Base+0x6c20>
  4086f8:	ldr	x9, [sp, #264]
  4086fc:	cmp	x9, #0x1
  408700:	b.lt	4086a4 <error@@Base+0x6808>  // b.tstop
  408704:	ldr	x8, [sp, #472]
  408708:	ldr	x20, [sp, #208]
  40870c:	add	x26, x9, #0x1
  408710:	lsl	x21, x9, #3
  408714:	sub	x8, x8, #0x8
  408718:	ldr	x1, [x8, x21]
  40871c:	cbz	x1, 408728 <error@@Base+0x688c>
  408720:	ldrb	w9, [x1, #104]
  408724:	tbnz	w9, #4, 40873c <error@@Base+0x68a0>
  408728:	sub	x26, x26, #0x1
  40872c:	cmp	x26, #0x2
  408730:	sub	x21, x21, #0x8
  408734:	b.ge	408718 <error@@Base+0x687c>  // b.tcont
  408738:	b	4086a8 <error@@Base+0x680c>
  40873c:	sub	x28, x26, #0x2
  408740:	add	x0, sp, #0x120
  408744:	mov	x2, x28
  408748:	bl	40e064 <error@@Base+0xc1c8>
  40874c:	mov	x20, x0
  408750:	mov	x0, x25
  408754:	mov	w1, wzr
  408758:	mov	x2, x21
  40875c:	bl	4019f0 <memset@plt>
  408760:	ldr	x8, [sp, #144]
  408764:	add	x0, sp, #0x120
  408768:	sub	x1, x29, #0x40
  40876c:	stp	x27, x25, [x29, #-64]
  408770:	stp	x20, x28, [x29, #-48]
  408774:	str	x28, [sp, #264]
  408778:	stp	xzr, xzr, [x8, #8]
  40877c:	str	xzr, [x8]
  408780:	bl	410524 <error@@Base+0xe688>
  408784:	cbnz	w0, 4088b4 <error@@Base+0x6a18>
  408788:	ldr	x8, [x27]
  40878c:	cbnz	x8, 408798 <error@@Base+0x68fc>
  408790:	ldr	x8, [x25]
  408794:	cbz	x8, 4086f8 <error@@Base+0x685c>
  408798:	sub	x21, x26, #0x1
  40879c:	b	408648 <error@@Base+0x67ac>
  4087a0:	tbnz	w3, #1, 4087c0 <error@@Base+0x6924>
  4087a4:	tbz	w3, #2, 40777c <error@@Base+0x58e0>
  4087a8:	ldr	x2, [x28, #80]
  4087ac:	sub	x0, x29, #0xc4
  4087b0:	mov	x1, x19
  4087b4:	bl	40d638 <error@@Base+0xb79c>
  4087b8:	mov	x28, x0
  4087bc:	b	40777c <error@@Base+0x58e0>
  4087c0:	ldr	x28, [x19, #88]
  4087c4:	b	40777c <error@@Base+0x58e0>
  4087c8:	ldr	x25, [sp, #240]
  4087cc:	mov	x28, x19
  4087d0:	ldr	x19, [sp, #256]
  4087d4:	b	408534 <error@@Base+0x6698>
  4087d8:	ldr	x19, [sp, #256]
  4087dc:	tbnz	w25, #31, 40884c <error@@Base+0x69b0>
  4087e0:	ldr	w8, [sp, #156]
  4087e4:	cbz	w8, 408880 <error@@Base+0x69e4>
  4087e8:	mov	w8, #0x1                   	// #1
  4087ec:	str	x27, [sp, #264]
  4087f0:	str	x8, [sp, #184]
  4087f4:	b	4077b0 <error@@Base+0x5914>
  4087f8:	add	x19, x28, #0x8
  4087fc:	add	x0, sp, #0x120
  408800:	mov	x1, x19
  408804:	mov	x2, xzr
  408808:	bl	40e848 <error@@Base+0xc9ac>
  40880c:	stur	w0, [x29, #-196]
  408810:	cbnz	w0, 4088f0 <error@@Base+0x6a54>
  408814:	ldrb	w8, [x28, #104]
  408818:	tbz	w8, #6, 408830 <error@@Base+0x6994>
  40881c:	add	x0, sp, #0x120
  408820:	mov	x1, x19
  408824:	bl	40e94c <error@@Base+0xcab0>
  408828:	stur	w0, [x29, #-196]
  40882c:	cbnz	w0, 4088f0 <error@@Base+0x6a54>
  408830:	mov	w20, wzr
  408834:	b	40779c <error@@Base+0x5900>
  408838:	cmp	x24, x19
  40883c:	b.ge	40888c <error@@Base+0x69f0>  // b.tcont
  408840:	ldr	x8, [sp, #248]
  408844:	ldrb	w8, [x8, x24]
  408848:	b	408890 <error@@Base+0x69f4>
  40884c:	add	x0, sp, #0x120
  408850:	mov	x1, x28
  408854:	mov	x2, x27
  408858:	bl	40e064 <error@@Base+0xc1c8>
  40885c:	ldr	w9, [sp, #156]
  408860:	cmp	x0, #0x0
  408864:	cset	w8, ne  // ne = any
  408868:	str	x8, [sp, #184]
  40886c:	cset	w8, eq  // eq = none
  408870:	orr	w8, w9, w8
  408874:	csinv	x9, x27, xzr, ne  // ne = any
  408878:	str	x9, [sp, #264]
  40887c:	tbnz	w8, #0, 4077b0 <error@@Base+0x5914>
  408880:	ldr	x25, [sp, #240]
  408884:	mov	x28, x27
  408888:	b	408534 <error@@Base+0x6698>
  40888c:	mov	w8, wzr
  408890:	cbz	x23, 408898 <error@@Base+0x69fc>
  408894:	ldrb	w8, [x23, w8, uxtw]
  408898:	ldrb	w8, [x22, w8, uxtw]
  40889c:	mov	x26, x24
  4088a0:	cbnz	w8, 40766c <error@@Base+0x57d0>
  4088a4:	b	4088f8 <error@@Base+0x6a5c>
  4088a8:	mov	w28, w0
  4088ac:	mov	x25, xzr
  4088b0:	b	4088bc <error@@Base+0x6a20>
  4088b4:	ldr	x26, [sp, #216]
  4088b8:	mov	w28, w0
  4088bc:	mov	x0, x27
  4088c0:	bl	401b80 <free@plt>
  4088c4:	mov	x0, x25
  4088c8:	bl	401b80 <free@plt>
  4088cc:	ldr	x25, [sp, #240]
  4088d0:	ldr	x19, [sp, #256]
  4088d4:	ldr	w21, [sp, #204]
  4088d8:	ldr	x27, [sp, #192]
  4088dc:	cbz	w28, 408918 <error@@Base+0x6a7c>
  4088e0:	ldr	x20, [sp, #208]
  4088e4:	cmp	w28, #0x1
  4088e8:	b.eq	4086c8 <error@@Base+0x682c>  // b.none
  4088ec:	b	408abc <error@@Base+0x6c20>
  4088f0:	sxtw	x28, w0
  4088f4:	b	4087d0 <error@@Base+0x6934>
  4088f8:	mov	w28, #0x1                   	// #1
  4088fc:	b	408abc <error@@Base+0x6c20>
  408900:	ldr	x0, [sp, #472]
  408904:	bl	401b80 <free@plt>
  408908:	ldr	x8, [sp, #264]
  40890c:	ldr	x25, [sp, #240]
  408910:	stp	x20, x27, [sp, #464]
  408914:	str	x8, [sp, #456]
  408918:	cbz	x26, 408ab8 <error@@Base+0x6c1c>
  40891c:	ldr	x19, [sp, #128]
  408920:	cmp	x26, #0x1
  408924:	b.eq	408948 <error@@Base+0x6aac>  // b.none
  408928:	ldr	x8, [sp, #136]
  40892c:	ldr	x9, [sp, #120]
  408930:	add	x0, x19, #0x10
  408934:	mov	w1, #0xff                  	// #255
  408938:	mvn	x8, x8
  40893c:	add	x8, x8, x9
  408940:	lsl	x2, x8, #4
  408944:	bl	4019f0 <memset@plt>
  408948:	ldr	x8, [sp, #456]
  40894c:	cmp	x26, #0x2
  408950:	stp	xzr, x8, [x19]
  408954:	ldr	x0, [sp, #224]
  408958:	b.cc	4089bc <error@@Base+0x6b20>  // b.lo, b.ul, b.last
  40895c:	ldrb	w8, [x0, #56]
  408960:	tbnz	w8, #4, 4089bc <error@@Base+0x6b20>
  408964:	ldrb	w8, [x25, #176]
  408968:	tbnz	w8, #0, 40899c <error@@Base+0x6b00>
  40896c:	mov	w4, wzr
  408970:	b	4089a8 <error@@Base+0x6b0c>
  408974:	ldr	x8, [x8, #16]
  408978:	cbz	x8, 408984 <error@@Base+0x6ae8>
  40897c:	ldrsb	w8, [x28, #56]
  408980:	tbnz	w8, #31, 407310 <error@@Base+0x5474>
  408984:	mov	x20, xzr
  408988:	cbz	x26, 408b10 <error@@Base+0x6c74>
  40898c:	mov	x26, x20
  408990:	cbz	x19, 407314 <error@@Base+0x5478>
  408994:	mov	w28, #0x1                   	// #1
  408998:	b	408aec <error@@Base+0x6c50>
  40899c:	ldr	x8, [x25, #152]
  4089a0:	cmp	x8, #0x0
  4089a4:	cset	w4, gt
  4089a8:	add	x1, sp, #0x120
  4089ac:	mov	x2, x26
  4089b0:	mov	x3, x19
  4089b4:	bl	40e1c0 <error@@Base+0xc324>
  4089b8:	cbnz	w0, 408b18 <error@@Base+0x6c7c>
  4089bc:	ldrb	w9, [sp, #428]
  4089c0:	ldr	x10, [sp, #336]
  4089c4:	ldr	x11, [sp, #312]
  4089c8:	ldur	x12, [x29, #-208]
  4089cc:	ldr	x20, [sp, #136]
  4089d0:	ldr	x17, [sp, #112]
  4089d4:	mov	x8, xzr
  4089d8:	add	x13, x19, #0x8
  4089dc:	ldur	x14, [x13, #-8]
  4089e0:	cmn	x14, #0x1
  4089e4:	b.eq	4089fc <error@@Base+0x6b60>  // b.none
  4089e8:	cbnz	w9, 408a10 <error@@Base+0x6b74>
  4089ec:	ldr	x15, [x13]
  4089f0:	add	x14, x14, x12
  4089f4:	add	x15, x15, x12
  4089f8:	stp	x14, x15, [x13, #-8]
  4089fc:	add	x8, x8, #0x1
  408a00:	cmp	x8, x26
  408a04:	add	x13, x13, #0x10
  408a08:	b.cc	4089dc <error@@Base+0x6b40>  // b.lo, b.ul, b.last
  408a0c:	b	408a40 <error@@Base+0x6ba4>
  408a10:	add	x15, x11, x14, lsl #3
  408a14:	cmp	x14, x10
  408a18:	ldr	x16, [x13]
  408a1c:	csel	x14, x17, x15, eq  // eq = none
  408a20:	ldr	x14, [x14]
  408a24:	add	x15, x11, x16, lsl #3
  408a28:	cmp	x16, x10
  408a2c:	stur	x14, [x13, #-8]
  408a30:	csel	x15, x17, x15, eq  // eq = none
  408a34:	ldr	x15, [x15]
  408a38:	str	x15, [x13]
  408a3c:	b	4089f0 <error@@Base+0x6b54>
  408a40:	cmp	x20, #0x1
  408a44:	b.lt	408a58 <error@@Base+0x6bbc>  // b.tstop
  408a48:	add	x0, x19, x26, lsl #4
  408a4c:	lsl	x2, x20, #4
  408a50:	mov	w1, #0xff                  	// #255
  408a54:	bl	4019f0 <memset@plt>
  408a58:	ldr	x8, [x25, #224]
  408a5c:	mov	w28, wzr
  408a60:	cbz	x8, 408abc <error@@Base+0x6c20>
  408a64:	cmp	x26, #0x2
  408a68:	b.cc	408abc <error@@Base+0x6c20>  // b.lo, b.ul, b.last
  408a6c:	ldp	x11, x13, [sp, #120]
  408a70:	mvn	x10, x20
  408a74:	mov	x9, xzr
  408a78:	add	x10, x10, x11
  408a7c:	add	x11, x13, #0x18
  408a80:	ldr	x12, [x8, x9, lsl #3]
  408a84:	cmp	x9, x12
  408a88:	b.eq	408aa8 <error@@Base+0x6c0c>  // b.none
  408a8c:	add	x12, x13, x12, lsl #4
  408a90:	ldr	x12, [x12, #16]
  408a94:	stur	x12, [x11, #-8]
  408a98:	ldr	x12, [x8, x9, lsl #3]
  408a9c:	add	x12, x13, x12, lsl #4
  408aa0:	ldr	x12, [x12, #24]
  408aa4:	str	x12, [x11]
  408aa8:	add	x9, x9, #0x1
  408aac:	cmp	x10, x9
  408ab0:	add	x11, x11, #0x10
  408ab4:	b.ne	408a80 <error@@Base+0x6be4>  // b.any
  408ab8:	mov	w28, wzr
  408abc:	ldr	x0, [sp, #472]
  408ac0:	bl	401b80 <free@plt>
  408ac4:	ldr	x8, [x25, #152]
  408ac8:	cbz	x8, 408ae4 <error@@Base+0x6c48>
  408acc:	add	x0, sp, #0x120
  408ad0:	bl	40e104 <error@@Base+0xc268>
  408ad4:	ldr	x0, [sp, #536]
  408ad8:	bl	401b80 <free@plt>
  408adc:	ldr	x0, [sp, #504]
  408ae0:	bl	401b80 <free@plt>
  408ae4:	add	x0, sp, #0x120
  408ae8:	bl	40919c <error@@Base+0x7300>
  408aec:	mov	w0, w28
  408af0:	add	sp, sp, #0x2f0
  408af4:	ldp	x20, x19, [sp, #80]
  408af8:	ldp	x22, x21, [sp, #64]
  408afc:	ldp	x24, x23, [sp, #48]
  408b00:	ldp	x26, x25, [sp, #32]
  408b04:	ldp	x28, x27, [sp, #16]
  408b08:	ldp	x29, x30, [sp], #96
  408b0c:	ret
  408b10:	mov	x26, x20
  408b14:	b	407314 <error@@Base+0x5478>
  408b18:	mov	w28, w0
  408b1c:	b	408abc <error@@Base+0x6c20>
  408b20:	ldur	w8, [x29, #-196]
  408b24:	cmp	w8, #0xc
  408b28:	b.eq	408b58 <error@@Base+0x6cbc>  // b.none
  408b2c:	adrp	x0, 413000 <error@@Base+0x11164>
  408b30:	adrp	x1, 413000 <error@@Base+0x11164>
  408b34:	adrp	x3, 413000 <error@@Base+0x11164>
  408b38:	add	x0, x0, #0x514
  408b3c:	add	x1, x1, #0x411
  408b40:	add	x3, x3, #0x526
  408b44:	mov	w2, #0x435                 	// #1077
  408b48:	bl	401c70 <__assert_fail@plt>
  408b4c:	mov	x0, x27
  408b50:	bl	401b80 <free@plt>
  408b54:	ldr	x25, [sp, #240]
  408b58:	mov	w28, #0xc                   	// #12
  408b5c:	b	408abc <error@@Base+0x6c20>
  408b60:	ldr	x25, [sp, #240]
  408b64:	cmp	w0, #0xc
  408b68:	b.eq	408b58 <error@@Base+0x6cbc>  // b.none
  408b6c:	adrp	x0, 413000 <error@@Base+0x11164>
  408b70:	adrp	x1, 413000 <error@@Base+0x11164>
  408b74:	adrp	x3, 413000 <error@@Base+0x11164>
  408b78:	add	x0, x0, #0x514
  408b7c:	add	x1, x1, #0x411
  408b80:	add	x3, x3, #0x526
  408b84:	mov	w2, #0x46c                 	// #1132
  408b88:	bl	401c70 <__assert_fail@plt>
  408b8c:	mov	x6, x4
  408b90:	mov	w7, #0x1                   	// #1
  408b94:	mov	x4, xzr
  408b98:	mov	x5, x2
  408b9c:	b	408ba0 <error@@Base+0x6d04>
  408ba0:	sub	sp, sp, #0x70
  408ba4:	cmp	x3, x2
  408ba8:	cset	w8, gt
  408bac:	orr	x8, x8, x3, lsr #63
  408bb0:	stp	x29, x30, [sp, #16]
  408bb4:	stp	x28, x27, [sp, #32]
  408bb8:	stp	x26, x25, [sp, #48]
  408bbc:	stp	x24, x23, [sp, #64]
  408bc0:	stp	x22, x21, [sp, #80]
  408bc4:	stp	x20, x19, [sp, #96]
  408bc8:	add	x29, sp, #0x10
  408bcc:	cbnz	x8, 408e08 <error@@Base+0x6f6c>
  408bd0:	add	x8, x4, x3
  408bd4:	ldrb	w20, [x0, #56]
  408bd8:	bic	x9, x8, x8, asr #63
  408bdc:	cmp	x8, x2
  408be0:	csel	x27, x2, x9, gt
  408be4:	mov	x22, x6
  408be8:	mov	x24, x5
  408bec:	mov	x19, x3
  408bf0:	mov	x25, x2
  408bf4:	mov	x26, x1
  408bf8:	mov	x21, x0
  408bfc:	cmp	x27, x3
  408c00:	stur	w7, [x29, #-4]
  408c04:	b.le	408c28 <error@@Base+0x6d8c>
  408c08:	tbnz	w20, #3, 408c28 <error@@Base+0x6d8c>
  408c0c:	ldr	x9, [x21, #32]
  408c10:	mov	w8, w20
  408c14:	cbz	x9, 408c2c <error@@Base+0x6d90>
  408c18:	mov	x0, x21
  408c1c:	bl	406a48 <error@@Base+0x4bac>
  408c20:	ldrb	w8, [x21, #56]
  408c24:	b	408c2c <error@@Base+0x6d90>
  408c28:	mov	w8, w20
  408c2c:	mov	x28, xzr
  408c30:	mov	w23, #0x1                   	// #1
  408c34:	cbz	x22, 408c74 <error@@Base+0x6dd8>
  408c38:	tbnz	w8, #4, 408c74 <error@@Base+0x6dd8>
  408c3c:	and	w8, w8, #0x6
  408c40:	cmp	w8, #0x4
  408c44:	b.ne	408c68 <error@@Base+0x6dcc>  // b.any
  408c48:	ldr	x8, [x22]
  408c4c:	ldr	x9, [x21, #48]
  408c50:	cmp	x8, x9
  408c54:	b.hi	408c6c <error@@Base+0x6dd0>  // b.pmore
  408c58:	cmp	x8, #0x1
  408c5c:	csel	x28, xzr, x22, lt  // lt = tstop
  408c60:	csinc	x23, x8, xzr, ge  // ge = tcont
  408c64:	b	408c74 <error@@Base+0x6dd8>
  408c68:	ldr	x9, [x21, #48]
  408c6c:	add	x23, x9, #0x1
  408c70:	mov	x28, x22
  408c74:	lsl	x0, x23, #4
  408c78:	bl	401970 <malloc@plt>
  408c7c:	cbz	x0, 408e10 <error@@Base+0x6f74>
  408c80:	mov	x22, x0
  408c84:	ubfx	w8, w20, #5, #2
  408c88:	mov	x0, x21
  408c8c:	mov	x1, x26
  408c90:	mov	x2, x25
  408c94:	mov	x3, x19
  408c98:	mov	x4, x27
  408c9c:	mov	x5, x24
  408ca0:	mov	x6, x23
  408ca4:	mov	x7, x22
  408ca8:	str	w8, [sp]
  408cac:	bl	407244 <error@@Base+0x53a8>
  408cb0:	cbz	w0, 408cec <error@@Base+0x6e50>
  408cb4:	cmp	w0, #0x1
  408cb8:	mov	x8, #0xfffffffffffffffe    	// #-2
  408cbc:	cinc	x21, x8, eq  // eq = none
  408cc0:	mov	x0, x22
  408cc4:	bl	401b80 <free@plt>
  408cc8:	mov	x0, x21
  408ccc:	ldp	x20, x19, [sp, #96]
  408cd0:	ldp	x22, x21, [sp, #80]
  408cd4:	ldp	x24, x23, [sp, #64]
  408cd8:	ldp	x26, x25, [sp, #48]
  408cdc:	ldp	x28, x27, [sp, #32]
  408ce0:	ldp	x29, x30, [sp, #16]
  408ce4:	add	sp, sp, #0x70
  408ce8:	ret
  408cec:	cbz	x28, 408de0 <error@@Base+0x6f44>
  408cf0:	ldrb	w8, [x21, #56]
  408cf4:	ubfx	w8, w8, #1, #2
  408cf8:	cmp	w8, #0x2
  408cfc:	b.eq	408d5c <error@@Base+0x6ec0>  // b.none
  408d00:	cmp	w8, #0x1
  408d04:	add	x26, x23, #0x1
  408d08:	b.eq	408d44 <error@@Base+0x6ea8>  // b.none
  408d0c:	cbnz	w8, 408e58 <error@@Base+0x6fbc>
  408d10:	lsl	x25, x26, #3
  408d14:	mov	x0, x25
  408d18:	bl	401970 <malloc@plt>
  408d1c:	str	x0, [x28, #8]
  408d20:	cbz	x0, 408e50 <error@@Base+0x6fb4>
  408d24:	mov	x24, x0
  408d28:	mov	x0, x25
  408d2c:	bl	401970 <malloc@plt>
  408d30:	str	x0, [x28, #16]
  408d34:	cbz	x0, 408e48 <error@@Base+0x6fac>
  408d38:	str	x26, [x28]
  408d3c:	mov	w8, #0x1                   	// #1
  408d40:	b	408d6c <error@@Base+0x6ed0>
  408d44:	ldr	x9, [x28]
  408d48:	cmp	x26, x9
  408d4c:	b.hi	408e18 <error@@Base+0x6f7c>  // b.pmore
  408d50:	mov	w8, #0x1                   	// #1
  408d54:	mov	x26, x9
  408d58:	b	408d6c <error@@Base+0x6ed0>
  408d5c:	ldr	x26, [x28]
  408d60:	cmp	x26, x23
  408d64:	b.cc	408e98 <error@@Base+0x6ffc>  // b.lo, b.ul, b.last
  408d68:	mov	w8, #0x2                   	// #2
  408d6c:	cmp	x23, #0x1
  408d70:	b.lt	408da0 <error@@Base+0x6f04>  // b.tstop
  408d74:	ldp	x9, x10, [x28, #8]
  408d78:	add	x11, x22, #0x8
  408d7c:	mov	x12, x23
  408d80:	ldur	x13, [x11, #-8]
  408d84:	subs	x12, x12, #0x1
  408d88:	str	x13, [x9], #8
  408d8c:	ldr	x13, [x11], #16
  408d90:	str	x13, [x10], #8
  408d94:	b.ne	408d80 <error@@Base+0x6ee4>  // b.any
  408d98:	ldr	x26, [x28]
  408d9c:	b	408da4 <error@@Base+0x6f08>
  408da0:	mov	x23, xzr
  408da4:	cmp	x23, x26
  408da8:	b.cs	408dcc <error@@Base+0x6f30>  // b.hs, b.nlast
  408dac:	ldp	x10, x9, [x28, #8]
  408db0:	mov	x11, #0xffffffffffffffff    	// #-1
  408db4:	str	x11, [x9, x23, lsl #3]
  408db8:	str	x11, [x10, x23, lsl #3]
  408dbc:	ldr	x12, [x28]
  408dc0:	add	x23, x23, #0x1
  408dc4:	cmp	x23, x12
  408dc8:	b.cc	408db4 <error@@Base+0x6f18>  // b.lo, b.ul, b.last
  408dcc:	ldrb	w9, [x21, #56]
  408dd0:	and	w9, w9, #0xfffffff9
  408dd4:	orr	w9, w9, w8, lsl #1
  408dd8:	strb	w9, [x21, #56]
  408ddc:	cbz	w8, 408e00 <error@@Base+0x6f64>
  408de0:	ldr	x21, [x22]
  408de4:	ldur	w8, [x29, #-4]
  408de8:	tbz	w8, #0, 408cc0 <error@@Base+0x6e24>
  408dec:	cmp	x21, x19
  408df0:	b.ne	408e78 <error@@Base+0x6fdc>  // b.any
  408df4:	ldr	x8, [x22, #8]
  408df8:	sub	x21, x8, x19
  408dfc:	b	408cc0 <error@@Base+0x6e24>
  408e00:	mov	x21, #0xfffffffffffffffe    	// #-2
  408e04:	b	408cc0 <error@@Base+0x6e24>
  408e08:	mov	x21, #0xffffffffffffffff    	// #-1
  408e0c:	b	408cc8 <error@@Base+0x6e2c>
  408e10:	mov	x21, #0xfffffffffffffffe    	// #-2
  408e14:	b	408cc8 <error@@Base+0x6e2c>
  408e18:	ldr	x0, [x28, #8]
  408e1c:	lsl	x25, x26, #3
  408e20:	mov	x1, x25
  408e24:	bl	401a20 <realloc@plt>
  408e28:	cbz	x0, 408e50 <error@@Base+0x6fb4>
  408e2c:	mov	x24, x0
  408e30:	ldr	x0, [x28, #16]
  408e34:	mov	x1, x25
  408e38:	bl	401a20 <realloc@plt>
  408e3c:	cbz	x0, 408e48 <error@@Base+0x6fac>
  408e40:	stp	x24, x0, [x28, #8]
  408e44:	b	408d38 <error@@Base+0x6e9c>
  408e48:	mov	x0, x24
  408e4c:	bl	401b80 <free@plt>
  408e50:	mov	w8, wzr
  408e54:	b	408dcc <error@@Base+0x6f30>
  408e58:	adrp	x0, 413000 <error@@Base+0x11164>
  408e5c:	adrp	x1, 413000 <error@@Base+0x11164>
  408e60:	adrp	x3, 413000 <error@@Base+0x11164>
  408e64:	add	x0, x0, #0x496
  408e68:	add	x1, x1, #0x411
  408e6c:	add	x3, x3, #0x4b3
  408e70:	mov	w2, #0x1f9                 	// #505
  408e74:	bl	401c70 <__assert_fail@plt>
  408e78:	adrp	x0, 413000 <error@@Base+0x11164>
  408e7c:	adrp	x1, 413000 <error@@Base+0x11164>
  408e80:	adrp	x3, 413000 <error@@Base+0x11164>
  408e84:	add	x0, x0, #0x3f8
  408e88:	add	x1, x1, #0x411
  408e8c:	add	x3, x3, #0x41d
  408e90:	mov	w2, #0x1be                 	// #446
  408e94:	bl	401c70 <__assert_fail@plt>
  408e98:	adrp	x0, 413000 <error@@Base+0x11164>
  408e9c:	adrp	x1, 413000 <error@@Base+0x11164>
  408ea0:	adrp	x3, 413000 <error@@Base+0x11164>
  408ea4:	add	x0, x0, #0x4fc
  408ea8:	add	x1, x1, #0x411
  408eac:	add	x3, x3, #0x4b3
  408eb0:	mov	w2, #0x1fb                 	// #507
  408eb4:	bl	401c70 <__assert_fail@plt>
  408eb8:	mov	x6, x5
  408ebc:	mov	x5, x2
  408ec0:	mov	w7, wzr
  408ec4:	b	408ba0 <error@@Base+0x6d04>
  408ec8:	sub	sp, sp, #0x20
  408ecc:	mov	x8, x6
  408ed0:	mov	w9, #0x1                   	// #1
  408ed4:	str	x7, [sp]
  408ed8:	mov	x6, xzr
  408edc:	mov	x7, x8
  408ee0:	stp	x29, x30, [sp, #16]
  408ee4:	add	x29, sp, #0x10
  408ee8:	strb	w9, [sp, #8]
  408eec:	bl	408efc <error@@Base+0x7060>
  408ef0:	ldp	x29, x30, [sp, #16]
  408ef4:	add	sp, sp, #0x20
  408ef8:	ret
  408efc:	sub	sp, sp, #0x70
  408f00:	stp	x29, x30, [sp, #16]
  408f04:	add	x29, sp, #0x10
  408f08:	stp	x22, x21, [sp, #80]
  408f0c:	ldr	x22, [x29, #96]
  408f10:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  408f14:	sub	x9, x9, x4
  408f18:	orr	x8, x4, x2
  408f1c:	cmp	x9, x2
  408f20:	orr	x8, x8, x22
  408f24:	cset	w9, lt  // lt = tstop
  408f28:	orr	x8, x9, x8, lsr #63
  408f2c:	stp	x28, x27, [sp, #32]
  408f30:	stp	x26, x25, [sp, #48]
  408f34:	stp	x24, x23, [sp, #64]
  408f38:	stp	x20, x19, [sp, #96]
  408f3c:	cbnz	x8, 409018 <error@@Base+0x717c>
  408f40:	mov	x10, x7
  408f44:	mov	x20, x6
  408f48:	mov	x21, x5
  408f4c:	mov	x28, x4
  408f50:	mov	x19, x2
  408f54:	mov	x24, x1
  408f58:	mov	x23, x0
  408f5c:	cmp	x4, #0x1
  408f60:	add	x25, x4, x2
  408f64:	b.lt	408fb0 <error@@Base+0x7114>  // b.tstop
  408f68:	mov	x27, x3
  408f6c:	cmp	x19, #0x1
  408f70:	b.lt	408fb8 <error@@Base+0x711c>  // b.tstop
  408f74:	mov	x0, x25
  408f78:	str	x10, [sp, #8]
  408f7c:	bl	401970 <malloc@plt>
  408f80:	cbz	x0, 409018 <error@@Base+0x717c>
  408f84:	mov	x1, x24
  408f88:	mov	x2, x19
  408f8c:	mov	x26, x0
  408f90:	bl	401840 <memcpy@plt>
  408f94:	add	x0, x26, x19
  408f98:	mov	x1, x27
  408f9c:	mov	x2, x28
  408fa0:	bl	401840 <memcpy@plt>
  408fa4:	ldr	x10, [sp, #8]
  408fa8:	mov	x24, x26
  408fac:	b	408fc0 <error@@Base+0x7124>
  408fb0:	mov	x26, xzr
  408fb4:	b	408fc0 <error@@Base+0x7124>
  408fb8:	mov	x26, xzr
  408fbc:	mov	x24, x27
  408fc0:	ldrb	w8, [x29, #104]
  408fc4:	mov	x0, x23
  408fc8:	mov	x1, x24
  408fcc:	mov	x2, x25
  408fd0:	and	w7, w8, #0x1
  408fd4:	mov	x3, x21
  408fd8:	mov	x4, x20
  408fdc:	mov	x5, x22
  408fe0:	mov	x6, x10
  408fe4:	bl	408ba0 <error@@Base+0x6d04>
  408fe8:	mov	x19, x0
  408fec:	mov	x0, x26
  408ff0:	bl	401b80 <free@plt>
  408ff4:	mov	x0, x19
  408ff8:	ldp	x20, x19, [sp, #96]
  408ffc:	ldp	x22, x21, [sp, #80]
  409000:	ldp	x24, x23, [sp, #64]
  409004:	ldp	x26, x25, [sp, #48]
  409008:	ldp	x28, x27, [sp, #32]
  40900c:	ldp	x29, x30, [sp, #16]
  409010:	add	sp, sp, #0x70
  409014:	ret
  409018:	mov	x0, #0xfffffffffffffffe    	// #-2
  40901c:	b	408ff8 <error@@Base+0x715c>
  409020:	sub	sp, sp, #0x20
  409024:	stp	x29, x30, [sp, #16]
  409028:	add	x29, sp, #0x10
  40902c:	ldr	x8, [x29, #16]
  409030:	strb	wzr, [sp, #8]
  409034:	str	x8, [sp]
  409038:	bl	408efc <error@@Base+0x7060>
  40903c:	ldp	x29, x30, [sp, #16]
  409040:	add	sp, sp, #0x20
  409044:	ret
  409048:	ldrb	w8, [x0, #56]
  40904c:	cmp	x2, #0x0
  409050:	csel	x9, xzr, x4, eq  // eq = none
  409054:	csel	x10, xzr, x3, eq  // eq = none
  409058:	and	w8, w8, #0xfffffff9
  40905c:	orr	w11, w8, #0x2
  409060:	csel	w8, w8, w11, eq  // eq = none
  409064:	strb	w8, [x0, #56]
  409068:	stp	x10, x9, [x1, #8]
  40906c:	str	x2, [x1]
  409070:	ret
  409074:	ldr	w8, [x0, #8]
  409078:	mov	w9, #0xff                  	// #255
  40907c:	movk	w9, #0x4, lsl #16
  409080:	and	w8, w8, w9
  409084:	cmp	w8, #0x3
  409088:	b.eq	40909c <error@@Base+0x7200>  // b.none
  40908c:	cmp	w8, #0x6
  409090:	b.ne	4090a4 <error@@Base+0x7208>  // b.any
  409094:	ldr	x0, [x0]
  409098:	b	409110 <error@@Base+0x7274>
  40909c:	ldr	x0, [x0]
  4090a0:	b	401b80 <free@plt>
  4090a4:	ret
  4090a8:	stp	x29, x30, [sp, #-32]!
  4090ac:	str	x19, [sp, #16]
  4090b0:	mov	x19, x0
  4090b4:	ldr	x0, [x0, #48]
  4090b8:	mov	x29, sp
  4090bc:	bl	401b80 <free@plt>
  4090c0:	ldr	x0, [x19, #72]
  4090c4:	bl	401b80 <free@plt>
  4090c8:	ldr	x8, [x19, #80]
  4090cc:	add	x9, x19, #0x8
  4090d0:	cmp	x8, x9
  4090d4:	b.eq	4090e8 <error@@Base+0x724c>  // b.none
  4090d8:	ldr	x0, [x8, #16]
  4090dc:	bl	401b80 <free@plt>
  4090e0:	ldr	x0, [x19, #80]
  4090e4:	bl	401b80 <free@plt>
  4090e8:	ldr	x0, [x19, #24]
  4090ec:	bl	401b80 <free@plt>
  4090f0:	ldr	x0, [x19, #96]
  4090f4:	bl	401b80 <free@plt>
  4090f8:	ldr	x0, [x19, #88]
  4090fc:	bl	401b80 <free@plt>
  409100:	mov	x0, x19
  409104:	ldr	x19, [sp, #16]
  409108:	ldp	x29, x30, [sp], #32
  40910c:	b	401b80 <free@plt>
  409110:	stp	x29, x30, [sp, #-32]!
  409114:	str	x19, [sp, #16]
  409118:	mov	x19, x0
  40911c:	ldr	x0, [x0]
  409120:	mov	x29, sp
  409124:	bl	401b80 <free@plt>
  409128:	ldr	x0, [x19, #8]
  40912c:	bl	401b80 <free@plt>
  409130:	ldr	x0, [x19, #16]
  409134:	bl	401b80 <free@plt>
  409138:	ldr	x0, [x19, #24]
  40913c:	bl	401b80 <free@plt>
  409140:	mov	x0, x19
  409144:	ldr	x19, [sp, #16]
  409148:	ldp	x29, x30, [sp], #32
  40914c:	b	401b80 <free@plt>
  409150:	stp	x29, x30, [sp, #-32]!
  409154:	stp	x20, x19, [sp, #16]
  409158:	ldr	x19, [x0]
  40915c:	mov	x29, sp
  409160:	ldr	x0, [x19, #112]
  409164:	cbz	x0, 409178 <error@@Base+0x72dc>
  409168:	ldr	x20, [x0]
  40916c:	bl	401b80 <free@plt>
  409170:	mov	x0, x20
  409174:	cbnz	x20, 409168 <error@@Base+0x72cc>
  409178:	ldr	x0, [x19, #32]
  40917c:	mov	w8, #0xf                   	// #15
  409180:	str	w8, [x19, #128]
  409184:	stp	xzr, xzr, [x19, #104]
  409188:	bl	401b80 <free@plt>
  40918c:	str	xzr, [x19, #32]
  409190:	ldp	x20, x19, [sp, #16]
  409194:	ldp	x29, x30, [sp], #32
  409198:	ret
  40919c:	stp	x29, x30, [sp, #-32]!
  4091a0:	str	x19, [sp, #16]
  4091a4:	mov	x19, x0
  4091a8:	ldr	x0, [x0, #16]
  4091ac:	mov	x29, sp
  4091b0:	bl	401b80 <free@plt>
  4091b4:	ldr	x0, [x19, #24]
  4091b8:	bl	401b80 <free@plt>
  4091bc:	ldrb	w8, [x19, #139]
  4091c0:	cbz	w8, 4091d4 <error@@Base+0x7338>
  4091c4:	ldr	x0, [x19, #8]
  4091c8:	ldr	x19, [sp, #16]
  4091cc:	ldp	x29, x30, [sp], #32
  4091d0:	b	401b80 <free@plt>
  4091d4:	ldr	x19, [sp, #16]
  4091d8:	ldp	x29, x30, [sp], #32
  4091dc:	ret
  4091e0:	stp	x29, x30, [sp, #-32]!
  4091e4:	stp	x20, x19, [sp, #16]
  4091e8:	ldr	w8, [x0, #144]
  4091ec:	mov	x19, x0
  4091f0:	mov	x20, x1
  4091f4:	mov	x29, sp
  4091f8:	cmp	w8, #0x2
  4091fc:	b.lt	409238 <error@@Base+0x739c>  // b.tstop
  409200:	lsr	x8, x20, #61
  409204:	cbnz	x8, 409268 <error@@Base+0x73cc>
  409208:	ldr	x0, [x19, #16]
  40920c:	lsl	x1, x20, #2
  409210:	bl	401a20 <realloc@plt>
  409214:	cbz	x0, 409268 <error@@Base+0x73cc>
  409218:	mov	x8, x0
  40921c:	ldr	x0, [x19, #24]
  409220:	str	x8, [x19, #16]
  409224:	cbz	x0, 409238 <error@@Base+0x739c>
  409228:	lsl	x1, x20, #3
  40922c:	bl	401a20 <realloc@plt>
  409230:	cbz	x0, 409268 <error@@Base+0x73cc>
  409234:	str	x0, [x19, #24]
  409238:	ldrb	w8, [x19, #139]
  40923c:	cbz	w8, 409254 <error@@Base+0x73b8>
  409240:	ldr	x0, [x19, #8]
  409244:	mov	x1, x20
  409248:	bl	401a20 <realloc@plt>
  40924c:	cbz	x0, 409268 <error@@Base+0x73cc>
  409250:	str	x0, [x19, #8]
  409254:	mov	w0, wzr
  409258:	str	x20, [x19, #64]
  40925c:	ldp	x20, x19, [sp, #16]
  409260:	ldp	x29, x30, [sp], #32
  409264:	ret
  409268:	mov	w0, #0xc                   	// #12
  40926c:	b	40925c <error@@Base+0x73c0>
  409270:	sub	sp, sp, #0xb0
  409274:	stp	x29, x30, [sp, #80]
  409278:	stp	x28, x27, [sp, #96]
  40927c:	stp	x26, x25, [sp, #112]
  409280:	stp	x24, x23, [sp, #128]
  409284:	stp	x22, x21, [sp, #144]
  409288:	stp	x20, x19, [sp, #160]
  40928c:	ldr	x8, [x0, #64]
  409290:	ldr	x9, [x0, #88]
  409294:	ldrb	w10, [x0, #138]
  409298:	ldr	x25, [x0, #48]
  40929c:	mov	x19, x0
  4092a0:	cmp	x8, x9
  4092a4:	csel	x26, x9, x8, gt
  4092a8:	add	x29, sp, #0x50
  4092ac:	cbnz	w10, 4092c0 <error@@Base+0x7424>
  4092b0:	ldr	x8, [x19, #120]
  4092b4:	cbnz	x8, 4092c0 <error@@Base+0x7424>
  4092b8:	ldrb	w8, [x19, #140]
  4092bc:	cbz	w8, 4092c8 <error@@Base+0x742c>
  4092c0:	ldr	x23, [x19, #56]
  4092c4:	b	409460 <error@@Base+0x75c4>
  4092c8:	cmp	x26, x25
  4092cc:	b.le	409458 <error@@Base+0x75bc>
  4092d0:	add	x20, x19, #0x20
  4092d4:	ldr	x21, [x19, #40]
  4092d8:	ldr	x22, [x19]
  4092dc:	add	x8, x21, x25
  4092e0:	ldrsb	w23, [x22, x8]
  4092e4:	tbnz	w23, #31, 409320 <error@@Base+0x7484>
  4092e8:	mov	x0, x20
  4092ec:	bl	401ad0 <mbsinit@plt>
  4092f0:	cbz	w0, 409320 <error@@Base+0x7484>
  4092f4:	and	x21, x23, #0xff
  4092f8:	bl	401a30 <__ctype_toupper_loc@plt>
  4092fc:	ldr	x8, [x0]
  409300:	ldr	x9, [x19, #8]
  409304:	add	x27, x25, #0x1
  409308:	ldr	w8, [x8, x21, lsl #2]
  40930c:	strb	w8, [x9, x25]
  409310:	ldp	x8, x9, [x19, #8]
  409314:	ldrb	w8, [x8, x25]
  409318:	str	w8, [x9, x25, lsl #2]
  40931c:	b	4093e8 <error@@Base+0x754c>
  409320:	ldr	x8, [x20]
  409324:	add	x9, x22, x21
  409328:	sub	x2, x26, x25
  40932c:	add	x1, x9, x25
  409330:	add	x0, sp, #0x4
  409334:	mov	x3, x20
  409338:	stur	x8, [x29, #-8]
  40933c:	bl	405e9c <error@@Base+0x4000>
  409340:	sub	x23, x0, #0x1
  409344:	mov	x21, x0
  409348:	cmn	x23, #0x4
  40934c:	b.hi	4093f8 <error@@Base+0x755c>  // b.pmore
  409350:	ldr	w0, [sp, #4]
  409354:	bl	401c40 <towupper@plt>
  409358:	ldr	w8, [sp, #4]
  40935c:	mov	w22, w0
  409360:	cmp	w0, w8
  409364:	b.ne	409380 <error@@Base+0x74e4>  // b.any
  409368:	ldp	x9, x8, [x19]
  40936c:	ldr	x10, [x19, #40]
  409370:	add	x0, x8, x25
  409374:	add	x8, x9, x10
  409378:	add	x1, x8, x25
  40937c:	b	4093a4 <error@@Base+0x7508>
  409380:	add	x0, sp, #0x8
  409384:	sub	x2, x29, #0x8
  409388:	mov	w1, w22
  40938c:	bl	401cf0 <wcrtomb@plt>
  409390:	cmp	x21, x0
  409394:	b.ne	409448 <error@@Base+0x75ac>  // b.any
  409398:	ldr	x8, [x19, #8]
  40939c:	add	x1, sp, #0x8
  4093a0:	add	x0, x8, x25
  4093a4:	mov	x2, x21
  4093a8:	bl	401840 <memcpy@plt>
  4093ac:	ldr	x8, [x19, #16]
  4093b0:	add	x24, x21, x25
  4093b4:	add	x27, x25, #0x1
  4093b8:	cmp	x27, x24
  4093bc:	str	w22, [x8, x25, lsl #2]
  4093c0:	b.ge	4093e8 <error@@Base+0x754c>  // b.tcont
  4093c4:	add	x8, x8, x25, lsl #2
  4093c8:	lsl	x9, x21, #2
  4093cc:	add	x0, x8, #0x4
  4093d0:	sub	x2, x9, #0x4
  4093d4:	mov	w1, #0xff                  	// #255
  4093d8:	bl	4019f0 <memset@plt>
  4093dc:	subs	x23, x23, #0x1
  4093e0:	b.ne	4093dc <error@@Base+0x7540>  // b.any
  4093e4:	mov	x27, x24
  4093e8:	cmp	x26, x27
  4093ec:	mov	x25, x27
  4093f0:	b.gt	4092d4 <error@@Base+0x7438>
  4093f4:	b	40972c <error@@Base+0x7890>
  4093f8:	add	x8, x21, #0x1
  4093fc:	cmp	x8, #0x2
  409400:	b.cc	409414 <error@@Base+0x7578>  // b.lo, b.ul, b.last
  409404:	ldr	x8, [x19, #64]
  409408:	ldr	x9, [x19, #88]
  40940c:	cmp	x8, x9
  409410:	b.lt	409450 <error@@Base+0x75b4>  // b.tstop
  409414:	ldr	x8, [x19, #40]
  409418:	ldp	x9, x10, [x19]
  40941c:	add	x27, x25, #0x1
  409420:	cmn	x21, #0x1
  409424:	add	x8, x8, x25
  409428:	ldrb	w8, [x9, x8]
  40942c:	strb	w8, [x10, x25]
  409430:	ldr	x9, [x19, #16]
  409434:	str	w8, [x9, x25, lsl #2]
  409438:	b.ne	4093e8 <error@@Base+0x754c>  // b.any
  40943c:	ldur	x8, [x29, #-8]
  409440:	str	x8, [x20]
  409444:	b	4093e8 <error@@Base+0x754c>
  409448:	mov	x27, x25
  40944c:	b	409470 <error@@Base+0x75d4>
  409450:	ldur	x8, [x29, #-8]
  409454:	str	x8, [x20]
  409458:	mov	x27, x25
  40945c:	b	40972c <error@@Base+0x7890>
  409460:	cmp	x25, x26
  409464:	mov	x27, x25
  409468:	mov	x25, x23
  40946c:	b.ge	40972c <error@@Base+0x7890>  // b.tcont
  409470:	mov	x21, x19
  409474:	ldr	x8, [x21, #32]!
  409478:	sub	x2, x26, x27
  40947c:	stur	x8, [x29, #-8]
  409480:	ldr	x8, [x21, #88]
  409484:	cbnz	x8, 409550 <error@@Base+0x76b4>
  409488:	ldr	x8, [x19]
  40948c:	ldr	x9, [x19, #40]
  409490:	add	x8, x8, x9
  409494:	add	x24, x8, x25
  409498:	mov	x0, sp
  40949c:	mov	x1, x24
  4094a0:	mov	x3, x21
  4094a4:	bl	405e9c <error@@Base+0x4000>
  4094a8:	sub	x28, x0, #0x1
  4094ac:	mov	x20, x0
  4094b0:	cmn	x28, #0x4
  4094b4:	b.hi	4095a4 <error@@Base+0x7708>  // b.pmore
  4094b8:	ldr	w0, [sp]
  4094bc:	bl	401c40 <towupper@plt>
  4094c0:	ldr	w8, [sp]
  4094c4:	mov	w22, w0
  4094c8:	cmp	w0, w8
  4094cc:	b.ne	4094dc <error@@Base+0x7640>  // b.any
  4094d0:	ldr	x8, [x19, #8]
  4094d4:	mov	x1, x24
  4094d8:	b	4094fc <error@@Base+0x7660>
  4094dc:	add	x0, sp, #0x8
  4094e0:	sub	x2, x29, #0x8
  4094e4:	mov	w1, w22
  4094e8:	bl	401cf0 <wcrtomb@plt>
  4094ec:	subs	x9, x0, x20
  4094f0:	b.ne	40960c <error@@Base+0x7770>  // b.any
  4094f4:	ldr	x8, [x19, #8]
  4094f8:	add	x1, sp, #0x8
  4094fc:	add	x0, x8, x27
  409500:	mov	x2, x20
  409504:	bl	401840 <memcpy@plt>
  409508:	ldrb	w8, [x19, #140]
  40950c:	cbnz	w8, 409700 <error@@Base+0x7864>
  409510:	ldr	x8, [x19, #16]
  409514:	add	x23, x20, x25
  409518:	add	x21, x20, x27
  40951c:	add	x25, x27, #0x1
  409520:	cmp	x25, x21
  409524:	str	w22, [x8, x27, lsl #2]
  409528:	b.ge	409460 <error@@Base+0x75c4>  // b.tcont
  40952c:	add	x0, x8, x25, lsl #2
  409530:	lsl	x8, x20, #2
  409534:	sub	x2, x8, #0x4
  409538:	mov	w1, #0xff                  	// #255
  40953c:	bl	4019f0 <memset@plt>
  409540:	subs	x28, x28, #0x1
  409544:	b.ne	409540 <error@@Base+0x76a4>  // b.any
  409548:	mov	x25, x21
  40954c:	b	409460 <error@@Base+0x75c4>
  409550:	ldr	w9, [x19, #144]
  409554:	add	x24, sp, #0x8
  409558:	cmp	w9, #0x1
  40955c:	b.lt	409498 <error@@Base+0x75fc>  // b.tstop
  409560:	cmp	x2, #0x1
  409564:	b.lt	409498 <error@@Base+0x75fc>  // b.tstop
  409568:	ldr	x11, [x19, #40]
  40956c:	ldr	x12, [x19]
  409570:	mov	x10, xzr
  409574:	add	x11, x25, x11
  409578:	add	x11, x12, x11
  40957c:	ldrb	w12, [x11, x10]
  409580:	add	x24, sp, #0x8
  409584:	ldrb	w12, [x8, x12]
  409588:	strb	w12, [x24, x10]
  40958c:	add	x10, x10, #0x1
  409590:	cmp	x10, x9
  409594:	b.cs	409498 <error@@Base+0x75fc>  // b.hs, b.nlast
  409598:	cmp	x2, x10
  40959c:	b.gt	40957c <error@@Base+0x76e0>
  4095a0:	b	409498 <error@@Base+0x75fc>
  4095a4:	add	x8, x20, #0x1
  4095a8:	cmp	x8, #0x2
  4095ac:	b.cc	4095c0 <error@@Base+0x7724>  // b.lo, b.ul, b.last
  4095b0:	ldr	x8, [x19, #64]
  4095b4:	ldr	x9, [x19, #88]
  4095b8:	cmp	x8, x9
  4095bc:	b.lt	409724 <error@@Base+0x7888>  // b.tstop
  4095c0:	ldr	x8, [x19, #40]
  4095c4:	ldr	x10, [x19]
  4095c8:	ldr	x9, [x19, #120]
  4095cc:	add	x8, x8, x25
  4095d0:	ldrb	w8, [x10, x8]
  4095d4:	cbnz	x9, 40975c <error@@Base+0x78c0>
  4095d8:	ldr	x9, [x19, #8]
  4095dc:	strb	w8, [x9, x27]
  4095e0:	ldrb	w9, [x19, #140]
  4095e4:	cbnz	w9, 409764 <error@@Base+0x78c8>
  4095e8:	ldr	x9, [x19, #16]
  4095ec:	add	x23, x25, #0x1
  4095f0:	add	x25, x27, #0x1
  4095f4:	cmn	x20, #0x1
  4095f8:	str	w8, [x9, x27, lsl #2]
  4095fc:	b.ne	409460 <error@@Base+0x75c4>  // b.any
  409600:	ldur	x8, [x29, #-8]
  409604:	str	x8, [x21]
  409608:	b	409460 <error@@Base+0x75c4>
  40960c:	mov	x23, x0
  409610:	cmn	x0, #0x1
  409614:	b.eq	4094d0 <error@@Base+0x7634>  // b.none
  409618:	ldr	x8, [x19, #64]
  40961c:	add	x24, x23, x27
  409620:	cmp	x24, x8
  409624:	b.hi	409724 <error@@Base+0x7888>  // b.pmore
  409628:	ldr	x0, [x19, #24]
  40962c:	mov	x21, x9
  409630:	cbnz	x0, 409644 <error@@Base+0x77a8>
  409634:	lsl	x0, x8, #3
  409638:	bl	401970 <malloc@plt>
  40963c:	str	x0, [x19, #24]
  409640:	cbz	x0, 409754 <error@@Base+0x78b8>
  409644:	ldrb	w8, [x19, #140]
  409648:	cbnz	w8, 40966c <error@@Base+0x77d0>
  40964c:	cbz	x27, 409664 <error@@Base+0x77c8>
  409650:	mov	x8, xzr
  409654:	str	x8, [x0, x8, lsl #3]
  409658:	add	x8, x8, #0x1
  40965c:	cmp	x27, x8
  409660:	b.ne	409654 <error@@Base+0x77b8>  // b.any
  409664:	mov	w8, #0x1                   	// #1
  409668:	strb	w8, [x19, #140]
  40966c:	ldr	x8, [x19, #8]
  409670:	add	x1, sp, #0x8
  409674:	mov	x2, x23
  409678:	add	x0, x8, x27
  40967c:	bl	401840 <memcpy@plt>
  409680:	ldr	x8, [x19, #16]
  409684:	cmp	x23, #0x2
  409688:	str	w22, [x8, x27, lsl #2]
  40968c:	ldr	x9, [x19, #24]
  409690:	str	x25, [x9, x27, lsl #3]
  409694:	b.cc	4096c8 <error@@Base+0x782c>  // b.lo, b.ul, b.last
  409698:	add	x8, x8, x27, lsl #2
  40969c:	add	x9, x9, x27, lsl #3
  4096a0:	mov	w10, #0x1                   	// #1
  4096a4:	mov	w11, #0xffffffff            	// #-1
  4096a8:	cmp	x10, x20
  4096ac:	csel	x12, x10, x28, cc  // cc = lo, ul, last
  4096b0:	add	x12, x12, x25
  4096b4:	str	x12, [x9, x10, lsl #3]
  4096b8:	str	w11, [x8, x10, lsl #2]
  4096bc:	add	x10, x10, #0x1
  4096c0:	cmp	x23, x10
  4096c4:	b.ne	4096a8 <error@@Base+0x780c>  // b.any
  4096c8:	ldp	x8, x9, [x19, #88]
  4096cc:	add	x8, x8, x21
  4096d0:	cmp	x9, x25
  4096d4:	str	x8, [x19, #88]
  4096d8:	b.le	4096e8 <error@@Base+0x784c>
  4096dc:	ldr	x9, [x19, #104]
  4096e0:	add	x9, x9, x21
  4096e4:	str	x9, [x19, #104]
  4096e8:	ldr	x9, [x19, #64]
  4096ec:	add	x23, x20, x25
  4096f0:	mov	x25, x24
  4096f4:	cmp	x9, x8
  4096f8:	csel	x26, x8, x9, gt
  4096fc:	b	409460 <error@@Base+0x75c4>
  409700:	ldr	x8, [x19, #24]
  409704:	mov	x9, x25
  409708:	mov	x10, x20
  40970c:	add	x8, x8, x27, lsl #3
  409710:	str	x9, [x8], #8
  409714:	subs	x10, x10, #0x1
  409718:	add	x9, x9, #0x1
  40971c:	b.ne	409710 <error@@Base+0x7874>  // b.any
  409720:	b	409510 <error@@Base+0x7674>
  409724:	ldur	x8, [x29, #-8]
  409728:	str	x8, [x21]
  40972c:	mov	w0, wzr
  409730:	stp	x27, x25, [x19, #48]
  409734:	ldp	x20, x19, [sp, #160]
  409738:	ldp	x22, x21, [sp, #144]
  40973c:	ldp	x24, x23, [sp, #128]
  409740:	ldp	x26, x25, [sp, #112]
  409744:	ldp	x28, x27, [sp, #96]
  409748:	ldp	x29, x30, [sp, #80]
  40974c:	add	sp, sp, #0xb0
  409750:	ret
  409754:	mov	w0, #0xc                   	// #12
  409758:	b	409734 <error@@Base+0x7898>
  40975c:	ldrb	w8, [x9, x8]
  409760:	b	4095d8 <error@@Base+0x773c>
  409764:	ldr	x9, [x19, #24]
  409768:	str	x25, [x9, x27, lsl #3]
  40976c:	b	4095e8 <error@@Base+0x774c>
  409770:	stp	x29, x30, [sp, #-48]!
  409774:	stp	x20, x19, [sp, #32]
  409778:	ldr	x8, [x0, #64]
  40977c:	ldr	x9, [x0, #88]
  409780:	ldr	x20, [x0, #48]
  409784:	str	x21, [sp, #16]
  409788:	mov	x19, x0
  40978c:	cmp	x8, x9
  409790:	csel	x21, x9, x8, gt
  409794:	mov	x29, sp
  409798:	cmp	x20, x21
  40979c:	b.ge	4097d4 <error@@Base+0x7938>  // b.tcont
  4097a0:	ldr	x8, [x19]
  4097a4:	ldr	x9, [x19, #40]
  4097a8:	add	x9, x8, x9
  4097ac:	ldr	x8, [x19, #120]
  4097b0:	ldrb	w0, [x9, x20]
  4097b4:	cbnz	x8, 4097cc <error@@Base+0x7930>
  4097b8:	bl	401980 <toupper@plt>
  4097bc:	ldr	x8, [x19, #8]
  4097c0:	strb	w0, [x8, x20]
  4097c4:	add	x20, x20, #0x1
  4097c8:	b	409798 <error@@Base+0x78fc>
  4097cc:	ldrb	w0, [x8, x0]
  4097d0:	b	4097b8 <error@@Base+0x791c>
  4097d4:	stp	x20, x20, [x19, #48]
  4097d8:	ldp	x20, x19, [sp, #32]
  4097dc:	ldr	x21, [sp, #16]
  4097e0:	ldp	x29, x30, [sp], #48
  4097e4:	ret
  4097e8:	sub	sp, sp, #0x90
  4097ec:	stp	x29, x30, [sp, #80]
  4097f0:	stp	x24, x23, [sp, #96]
  4097f4:	stp	x22, x21, [sp, #112]
  4097f8:	stp	x20, x19, [sp, #128]
  4097fc:	ldr	x8, [x0, #64]
  409800:	ldr	x9, [x0, #88]
  409804:	ldr	x23, [x0, #48]
  409808:	mov	x19, x0
  40980c:	add	x29, sp, #0x50
  409810:	cmp	x8, x9
  409814:	csel	x22, x9, x8, gt
  409818:	cmp	x22, x23
  40981c:	b.le	40999c <error@@Base+0x7b00>
  409820:	add	x20, x19, #0x20
  409824:	ldr	x8, [x19, #120]
  409828:	ldr	x24, [x19, #32]
  40982c:	sub	x2, x22, x23
  409830:	cbnz	x8, 4098f4 <error@@Base+0x7a58>
  409834:	ldr	x8, [x19]
  409838:	ldr	x9, [x19, #40]
  40983c:	add	x8, x8, x9
  409840:	add	x1, x8, x23
  409844:	add	x0, sp, #0xc
  409848:	mov	x3, x20
  40984c:	bl	405e9c <error@@Base+0x4000>
  409850:	add	x8, x0, #0x1
  409854:	cmp	x8, #0x2
  409858:	b.cc	409878 <error@@Base+0x79dc>  // b.lo, b.ul, b.last
  40985c:	mov	x21, x0
  409860:	cmn	x0, #0x2
  409864:	b.ne	4098a0 <error@@Base+0x7a04>  // b.any
  409868:	ldr	x8, [x19, #64]
  40986c:	ldr	x9, [x19, #88]
  409870:	cmp	x8, x9
  409874:	b.lt	409998 <error@@Base+0x7afc>  // b.tstop
  409878:	ldr	x8, [x19, #40]
  40987c:	ldr	x9, [x19]
  409880:	add	x8, x8, x23
  409884:	ldrb	w8, [x9, x8]
  409888:	str	w8, [sp, #12]
  40988c:	ldr	x9, [x19, #120]
  409890:	cbnz	x9, 40998c <error@@Base+0x7af0>
  409894:	mov	w21, #0x1                   	// #1
  409898:	str	x24, [x20]
  40989c:	b	4098a4 <error@@Base+0x7a08>
  4098a0:	ldr	w8, [sp, #12]
  4098a4:	ldr	x10, [x19, #16]
  4098a8:	add	x24, x21, x23
  4098ac:	add	x9, x23, #0x1
  4098b0:	cmp	x9, x24
  4098b4:	str	w8, [x10, x23, lsl #2]
  4098b8:	b.ge	4098e4 <error@@Base+0x7a48>  // b.tcont
  4098bc:	add	x8, x10, x23, lsl #2
  4098c0:	lsl	x9, x21, #2
  4098c4:	add	x0, x8, #0x4
  4098c8:	sub	x2, x9, #0x4
  4098cc:	mov	w1, #0xff                  	// #255
  4098d0:	bl	4019f0 <memset@plt>
  4098d4:	sub	x8, x21, #0x1
  4098d8:	subs	x8, x8, #0x1
  4098dc:	b.ne	4098d8 <error@@Base+0x7a3c>  // b.any
  4098e0:	mov	x9, x24
  4098e4:	cmp	x22, x9
  4098e8:	mov	x23, x9
  4098ec:	b.gt	409824 <error@@Base+0x7988>
  4098f0:	b	4099a0 <error@@Base+0x7b04>
  4098f4:	ldr	w9, [x19, #144]
  4098f8:	add	x1, sp, #0x10
  4098fc:	cmp	w9, #0x1
  409900:	b.lt	409844 <error@@Base+0x79a8>  // b.tstop
  409904:	cmp	x2, #0x1
  409908:	b.lt	409844 <error@@Base+0x79a8>  // b.tstop
  40990c:	ldr	x9, [x19, #40]
  409910:	ldp	x10, x11, [x19]
  409914:	add	x1, sp, #0x10
  409918:	add	x9, x23, x9
  40991c:	ldrb	w9, [x10, x9]
  409920:	ldrb	w8, [x8, x9]
  409924:	strb	w8, [x11, x23]
  409928:	strb	w8, [sp, #16]
  40992c:	ldr	w8, [x19, #144]
  409930:	cmp	w8, #0x2
  409934:	b.lt	409844 <error@@Base+0x79a8>  // b.tstop
  409938:	cmp	x2, #0x2
  40993c:	b.lt	409844 <error@@Base+0x79a8>  // b.tstop
  409940:	mov	w8, #0x1                   	// #1
  409944:	ldr	x9, [x19, #40]
  409948:	ldp	x10, x12, [x19]
  40994c:	ldr	x11, [x19, #120]
  409950:	add	x1, sp, #0x10
  409954:	add	x9, x10, x9
  409958:	add	x9, x9, x23
  40995c:	ldrb	w9, [x9, x8]
  409960:	add	x10, x12, x23
  409964:	ldrb	w9, [x11, x9]
  409968:	strb	w9, [x10, x8]
  40996c:	strb	w9, [x1, x8]
  409970:	ldr	w9, [x19, #144]
  409974:	add	x8, x8, #0x1
  409978:	cmp	w9, w8
  40997c:	b.le	409844 <error@@Base+0x79a8>
  409980:	cmp	x2, x8
  409984:	b.gt	409944 <error@@Base+0x7aa8>
  409988:	b	409844 <error@@Base+0x79a8>
  40998c:	ldrb	w8, [x9, w8, uxtw]
  409990:	str	w8, [sp, #12]
  409994:	b	409894 <error@@Base+0x79f8>
  409998:	str	x24, [x20]
  40999c:	mov	x9, x23
  4099a0:	stp	x9, x9, [x19, #48]
  4099a4:	ldp	x20, x19, [sp, #128]
  4099a8:	ldp	x22, x21, [sp, #112]
  4099ac:	ldp	x24, x23, [sp, #96]
  4099b0:	ldp	x29, x30, [sp, #80]
  4099b4:	add	sp, sp, #0x90
  4099b8:	ret
  4099bc:	ldr	x9, [x0, #64]
  4099c0:	ldr	x10, [x0, #88]
  4099c4:	ldr	x8, [x0, #48]
  4099c8:	cmp	x9, x10
  4099cc:	csel	x9, x10, x9, gt
  4099d0:	cmp	x8, x9
  4099d4:	b.ge	4099fc <error@@Base+0x7b60>  // b.tcont
  4099d8:	ldr	x10, [x0, #40]
  4099dc:	ldp	x11, x13, [x0]
  4099e0:	ldr	x12, [x0, #120]
  4099e4:	add	x10, x11, x10
  4099e8:	ldrb	w10, [x10, x8]
  4099ec:	ldrb	w10, [x12, x10]
  4099f0:	strb	w10, [x13, x8]
  4099f4:	add	x8, x8, #0x1
  4099f8:	b	4099d0 <error@@Base+0x7b34>
  4099fc:	stp	x8, x8, [x0, #48]
  409a00:	ret
  409a04:	sub	sp, sp, #0x80
  409a08:	stp	x29, x30, [sp, #32]
  409a0c:	stp	x28, x27, [sp, #48]
  409a10:	stp	x26, x25, [sp, #64]
  409a14:	stp	x24, x23, [sp, #80]
  409a18:	stp	x22, x21, [sp, #96]
  409a1c:	stp	x20, x19, [sp, #112]
  409a20:	ldr	x25, [x1]
  409a24:	add	x29, sp, #0x20
  409a28:	mov	x20, x5
  409a2c:	mov	x21, x4
  409a30:	ldr	x8, [x25, #168]
  409a34:	mov	x23, x2
  409a38:	mov	x24, x1
  409a3c:	mov	x26, x0
  409a40:	stp	x8, x3, [sp]
  409a44:	bl	40a18c <error@@Base+0x82f0>
  409a48:	mov	x19, x0
  409a4c:	cbnz	x0, 409a58 <error@@Base+0x7bbc>
  409a50:	ldr	w8, [x20]
  409a54:	cbnz	w8, 409b80 <error@@Base+0x7ce4>
  409a58:	ldr	x8, [sp, #8]
  409a5c:	mov	w28, #0xa                   	// #10
  409a60:	orr	x27, x8, #0x800000
  409a64:	ldrb	w8, [x23, #8]
  409a68:	cmp	w8, #0xa
  409a6c:	b.ne	409b18 <error@@Base+0x7c7c>  // b.any
  409a70:	mov	x0, x23
  409a74:	mov	x1, x26
  409a78:	mov	x2, x27
  409a7c:	bl	409b88 <error@@Base+0x7cec>
  409a80:	ldr	x8, [x26, #72]
  409a84:	add	x8, x8, w0, sxtw
  409a88:	str	x8, [x26, #72]
  409a8c:	ldrb	w8, [x23, #8]
  409a90:	orr	w9, w8, #0x8
  409a94:	cmp	w9, #0xa
  409a98:	b.ne	409ac0 <error@@Base+0x7c24>  // b.any
  409a9c:	mov	x2, xzr
  409aa0:	add	x3, sp, #0x10
  409aa4:	mov	x0, x25
  409aa8:	mov	x1, x19
  409aac:	str	w28, [sp, #24]
  409ab0:	bl	40b5ac <error@@Base+0x9710>
  409ab4:	mov	x19, x0
  409ab8:	cbnz	x0, 409a64 <error@@Base+0x7bc8>
  409abc:	b	409b10 <error@@Base+0x7c74>
  409ac0:	cbz	x21, 409acc <error@@Base+0x7c30>
  409ac4:	cmp	w8, #0x9
  409ac8:	b.eq	409a9c <error@@Base+0x7c00>  // b.none
  409acc:	ldp	x8, x3, [sp]
  409ad0:	ldr	x22, [x25, #168]
  409ad4:	mov	x0, x26
  409ad8:	mov	x1, x24
  409adc:	mov	x2, x23
  409ae0:	mov	x4, x21
  409ae4:	mov	x5, x20
  409ae8:	str	x8, [x25, #168]
  409aec:	bl	40a18c <error@@Base+0x82f0>
  409af0:	mov	x2, x0
  409af4:	cbnz	x0, 409b00 <error@@Base+0x7c64>
  409af8:	ldr	w8, [x20]
  409afc:	cbnz	w8, 409b3c <error@@Base+0x7ca0>
  409b00:	ldr	x8, [x25, #168]
  409b04:	orr	x8, x8, x22
  409b08:	str	x8, [x25, #168]
  409b0c:	b	409aa0 <error@@Base+0x7c04>
  409b10:	mov	w8, #0xc                   	// #12
  409b14:	str	w8, [x20]
  409b18:	mov	x0, x19
  409b1c:	ldp	x20, x19, [sp, #112]
  409b20:	ldp	x22, x21, [sp, #96]
  409b24:	ldp	x24, x23, [sp, #80]
  409b28:	ldp	x26, x25, [sp, #64]
  409b2c:	ldp	x28, x27, [sp, #48]
  409b30:	ldp	x29, x30, [sp, #32]
  409b34:	add	sp, sp, #0x80
  409b38:	ret
  409b3c:	cbz	x19, 409b18 <error@@Base+0x7c7c>
  409b40:	mov	x20, x19
  409b44:	ldr	x19, [x19, #8]
  409b48:	cbnz	x19, 409b40 <error@@Base+0x7ca4>
  409b4c:	ldr	x19, [x20, #16]
  409b50:	cbnz	x19, 409b40 <error@@Base+0x7ca4>
  409b54:	add	x0, x20, #0x28
  409b58:	bl	409074 <error@@Base+0x71d8>
  409b5c:	ldr	x8, [x20]
  409b60:	cbz	x8, 409b80 <error@@Base+0x7ce4>
  409b64:	ldr	x19, [x8, #16]
  409b68:	cmp	x19, x20
  409b6c:	mov	x20, x8
  409b70:	b.eq	409b54 <error@@Base+0x7cb8>  // b.none
  409b74:	mov	x20, x8
  409b78:	cbz	x19, 409b54 <error@@Base+0x7cb8>
  409b7c:	b	409b40 <error@@Base+0x7ca4>
  409b80:	mov	x19, xzr
  409b84:	b	409b18 <error@@Base+0x7c7c>
  409b88:	sub	sp, sp, #0x50
  409b8c:	stp	x29, x30, [sp, #16]
  409b90:	stp	x24, x23, [sp, #32]
  409b94:	stp	x22, x21, [sp, #48]
  409b98:	stp	x20, x19, [sp, #64]
  409b9c:	ldr	x9, [x1, #104]
  409ba0:	ldr	x8, [x1, #72]
  409ba4:	mov	x19, x0
  409ba8:	add	x29, sp, #0x10
  409bac:	cmp	x9, x8
  409bb0:	b.le	409c94 <error@@Base+0x7df8>
  409bb4:	ldr	x9, [x1, #8]
  409bb8:	mov	x23, x19
  409bbc:	mov	x20, x2
  409bc0:	mov	x21, x1
  409bc4:	ldrb	w24, [x9, x8]
  409bc8:	strb	w24, [x23], #8
  409bcc:	ldr	w8, [x23]
  409bd0:	and	w9, w8, #0xff9fffff
  409bd4:	str	w9, [x23]
  409bd8:	ldr	w11, [x1, #144]
  409bdc:	cmp	w11, #0x2
  409be0:	b.lt	409c04 <error@@Base+0x7d68>  // b.tstop
  409be4:	ldr	x9, [x21, #72]
  409be8:	ldr	x10, [x21, #48]
  409bec:	cmp	x9, x10
  409bf0:	b.eq	409c04 <error@@Base+0x7d68>  // b.none
  409bf4:	ldr	x10, [x21, #16]
  409bf8:	ldr	w9, [x10, x9, lsl #2]
  409bfc:	cmn	w9, #0x1
  409c00:	b.eq	409eb0 <error@@Base+0x8014>  // b.none
  409c04:	mov	w9, #0xff00                	// #65280
  409c08:	cmp	w24, #0x5c
  409c0c:	movk	w9, #0xff9f, lsl #16
  409c10:	b.ne	409ca4 <error@@Base+0x7e08>  // b.any
  409c14:	ldr	x12, [x21, #72]
  409c18:	ldr	x13, [x21, #88]
  409c1c:	add	x10, x12, #0x1
  409c20:	cmp	x10, x13
  409c24:	b.ge	409cf4 <error@@Base+0x7e58>  // b.tcont
  409c28:	ldrb	w13, [x21, #139]
  409c2c:	cbnz	w13, 40a128 <error@@Base+0x828c>
  409c30:	ldr	x11, [x21, #8]
  409c34:	ldrb	w22, [x11, x10]
  409c38:	and	w8, w8, w9
  409c3c:	orr	w24, w8, #0x1
  409c40:	strb	w22, [x19]
  409c44:	str	w24, [x19, #8]
  409c48:	ldr	w8, [x21, #144]
  409c4c:	cmp	w8, #0x2
  409c50:	b.lt	409e04 <error@@Base+0x7f68>  // b.tstop
  409c54:	ldr	x8, [x21, #72]
  409c58:	ldr	x9, [x21, #16]
  409c5c:	add	x8, x9, x8, lsl #2
  409c60:	ldr	w21, [x8, #4]
  409c64:	mov	w0, w21
  409c68:	bl	401c00 <iswalnum@plt>
  409c6c:	ldr	w9, [x23]
  409c70:	cmp	w0, #0x0
  409c74:	mov	w8, #0x5f                  	// #95
  409c78:	mov	w10, #0x400000              	// #4194304
  409c7c:	ccmp	w21, w8, #0x4, eq  // eq = none
  409c80:	csel	w8, w10, wzr, eq  // eq = none
  409c84:	and	w9, w9, #0xffbfffff
  409c88:	orr	w8, w8, w9
  409c8c:	and	x9, x22, #0xff
  409c90:	b	409e2c <error@@Base+0x7f90>
  409c94:	mov	w8, #0x2                   	// #2
  409c98:	mov	w0, wzr
  409c9c:	strb	w8, [x19, #8]
  409ca0:	b	40a110 <error@@Base+0x8274>
  409ca4:	and	w8, w8, w9
  409ca8:	orr	w22, w8, #0x1
  409cac:	str	w22, [x23]
  409cb0:	ldr	w8, [x21, #144]
  409cb4:	cmp	w8, #0x2
  409cb8:	b.lt	409d04 <error@@Base+0x7e68>  // b.tstop
  409cbc:	ldr	x8, [x21, #72]
  409cc0:	ldr	x9, [x21, #16]
  409cc4:	ldr	w22, [x9, x8, lsl #2]
  409cc8:	mov	w0, w22
  409ccc:	bl	401c00 <iswalnum@plt>
  409cd0:	ldr	w9, [x23]
  409cd4:	cmp	w0, #0x0
  409cd8:	mov	w8, #0x5f                  	// #95
  409cdc:	ccmp	w22, w8, #0x4, eq  // eq = none
  409ce0:	mov	w8, #0x400000              	// #4194304
  409ce4:	csel	w8, w8, wzr, eq  // eq = none
  409ce8:	and	w9, w9, #0xffbfffff
  409cec:	orr	w8, w8, w9
  409cf0:	b	409d30 <error@@Base+0x7e94>
  409cf4:	and	w8, w8, w9
  409cf8:	mov	w9, #0x24                  	// #36
  409cfc:	orr	w8, w8, w9
  409d00:	b	409f98 <error@@Base+0x80fc>
  409d04:	bl	401b60 <__ctype_b_loc@plt>
  409d08:	ldr	x8, [x0]
  409d0c:	cmp	w24, #0x5f
  409d10:	cset	w9, eq  // eq = none
  409d14:	ldrh	w8, [x8, x24, lsl #1]
  409d18:	and	w8, w8, #0x8
  409d1c:	orr	w8, w9, w8, lsr #3
  409d20:	cmp	w8, #0x0
  409d24:	mov	w8, #0x400000              	// #4194304
  409d28:	csel	w8, w8, wzr, ne  // ne = any
  409d2c:	orr	w8, w8, w22
  409d30:	cmp	w24, #0x3e
  409d34:	mov	w0, #0x1                   	// #1
  409d38:	str	w8, [x23]
  409d3c:	b.gt	409dbc <error@@Base+0x7f20>
  409d40:	sub	w9, w24, #0x24
  409d44:	cmp	w9, #0xa
  409d48:	b.hi	409efc <error@@Base+0x8060>  // b.pmore
  409d4c:	adrp	x10, 412000 <error@@Base+0x10164>
  409d50:	add	x10, x10, #0xfb8
  409d54:	adr	x11, 409d64 <error@@Base+0x7ec8>
  409d58:	ldrb	w12, [x10, x9]
  409d5c:	add	x11, x11, x12, lsl #2
  409d60:	br	x11
  409d64:	tbnz	w20, #3, 409db0 <error@@Base+0x7f14>
  409d68:	ldr	x9, [x21, #72]
  409d6c:	ldr	x10, [x21, #88]
  409d70:	add	x9, x9, #0x1
  409d74:	cmp	x9, x10
  409d78:	b.eq	409db0 <error@@Base+0x7f14>  // b.none
  409d7c:	mov	x0, sp
  409d80:	mov	x1, x21
  409d84:	mov	x2, x20
  409d88:	str	x9, [x21, #72]
  409d8c:	bl	409b88 <error@@Base+0x7cec>
  409d90:	ldr	x8, [x21, #72]
  409d94:	sub	x8, x8, #0x1
  409d98:	str	x8, [x21, #72]
  409d9c:	ldrb	w8, [sp, #8]
  409da0:	sub	w8, w8, #0x9
  409da4:	cmp	w8, #0x1
  409da8:	b.hi	409f9c <error@@Base+0x8100>  // b.pmore
  409dac:	ldr	w8, [x23]
  409db0:	and	w8, w8, #0xffffff00
  409db4:	mov	w9, #0x20                  	// #32
  409db8:	b	409df4 <error@@Base+0x7f58>
  409dbc:	cmp	w24, #0x7a
  409dc0:	b.gt	409e7c <error@@Base+0x7fe0>
  409dc4:	cmp	w24, #0x3f
  409dc8:	b.eq	409f4c <error@@Base+0x80b0>  // b.none
  409dcc:	cmp	w24, #0x5b
  409dd0:	b.eq	409f60 <error@@Base+0x80c4>  // b.none
  409dd4:	cmp	w24, #0x5e
  409dd8:	b.ne	40a110 <error@@Base+0x8274>  // b.any
  409ddc:	mov	w9, #0x8                   	// #8
  409de0:	movk	w9, #0x80, lsl #16
  409de4:	tst	x20, x9
  409de8:	b.eq	409fc4 <error@@Base+0x8128>  // b.none
  409dec:	and	w8, w8, #0xffffff00
  409df0:	mov	w9, #0x10                  	// #16
  409df4:	orr	w8, w8, #0xc
  409df8:	str	w9, [x19]
  409dfc:	str	w8, [x19, #8]
  409e00:	b	409f9c <error@@Base+0x8100>
  409e04:	bl	401b60 <__ctype_b_loc@plt>
  409e08:	ldr	x8, [x0]
  409e0c:	and	x9, x22, #0xff
  409e10:	and	w10, w22, #0xff
  409e14:	cmp	w10, #0x5f
  409e18:	ldrh	w8, [x8, x9, lsl #1]
  409e1c:	cset	w10, eq  // eq = none
  409e20:	ubfx	w8, w8, #3, #1
  409e24:	orr	w8, w8, w10
  409e28:	orr	w8, w24, w8, lsl #22
  409e2c:	and	w10, w22, #0xff
  409e30:	cmp	w10, #0x5f
  409e34:	mov	w0, #0x2                   	// #2
  409e38:	str	w8, [x23]
  409e3c:	b.gt	409ecc <error@@Base+0x8030>
  409e40:	sub	w11, w10, #0x27
  409e44:	cmp	w11, #0x2c
  409e48:	b.hi	409fe8 <error@@Base+0x814c>  // b.pmore
  409e4c:	adrp	x10, 412000 <error@@Base+0x10164>
  409e50:	add	x10, x10, #0xfc3
  409e54:	adr	x12, 409e64 <error@@Base+0x7fc8>
  409e58:	ldrb	w13, [x10, x11]
  409e5c:	add	x12, x12, x13, lsl #2
  409e60:	br	x12
  409e64:	tbnz	w20, #14, 40a10c <error@@Base+0x8270>
  409e68:	and	w8, w8, #0xffffff00
  409e6c:	sub	x9, x9, #0x31
  409e70:	orr	w8, w8, #0x4
  409e74:	str	x9, [x19]
  409e78:	b	40a0f4 <error@@Base+0x8258>
  409e7c:	cmp	w24, #0x7b
  409e80:	b.eq	409f68 <error@@Base+0x80cc>  // b.none
  409e84:	cmp	w24, #0x7c
  409e88:	b.eq	409f80 <error@@Base+0x80e4>  // b.none
  409e8c:	cmp	w24, #0x7d
  409e90:	b.ne	40a110 <error@@Base+0x8274>  // b.any
  409e94:	mvn	w9, w20
  409e98:	mov	w10, #0x1200                	// #4608
  409e9c:	tst	x9, x10
  409ea0:	b.ne	409f9c <error@@Base+0x8100>  // b.any
  409ea4:	and	w8, w8, #0xffffff00
  409ea8:	orr	w8, w8, #0x18
  409eac:	b	409f98 <error@@Base+0x80fc>
  409eb0:	mov	w9, #0xff00                	// #65280
  409eb4:	movk	w9, #0xff9f, lsl #16
  409eb8:	mov	w10, #0x1                   	// #1
  409ebc:	movk	w10, #0x20, lsl #16
  409ec0:	and	w8, w8, w9
  409ec4:	orr	w8, w8, w10
  409ec8:	b	409f98 <error@@Base+0x80fc>
  409ecc:	sub	w9, w10, #0x73
  409ed0:	cmp	w9, #0xa
  409ed4:	b.hi	409fa4 <error@@Base+0x8108>  // b.pmore
  409ed8:	adrp	x10, 412000 <error@@Base+0x10164>
  409edc:	add	x10, x10, #0xff0
  409ee0:	adr	x11, 409ef0 <error@@Base+0x8054>
  409ee4:	ldrb	w12, [x10, x9]
  409ee8:	add	x11, x11, x12, lsl #2
  409eec:	br	x11
  409ef0:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  409ef4:	mov	w9, #0x22                  	// #34
  409ef8:	b	40a104 <error@@Base+0x8268>
  409efc:	cmp	w24, #0xa
  409f00:	b.ne	40a110 <error@@Base+0x8274>  // b.any
  409f04:	tbnz	w20, #11, 409f90 <error@@Base+0x80f4>
  409f08:	b	409f9c <error@@Base+0x8100>
  409f0c:	tbz	w20, #13, 409f9c <error@@Base+0x8100>
  409f10:	and	w8, w8, #0xffffff00
  409f14:	orr	w8, w8, #0x8
  409f18:	b	409f98 <error@@Base+0x80fc>
  409f1c:	tbz	w20, #13, 409f9c <error@@Base+0x8100>
  409f20:	mov	w9, #0x9                   	// #9
  409f24:	b	409f94 <error@@Base+0x80f8>
  409f28:	mov	w9, #0xb                   	// #11
  409f2c:	b	409f94 <error@@Base+0x80f8>
  409f30:	mov	w9, #0x402                 	// #1026
  409f34:	tst	x20, x9
  409f38:	b.ne	409f9c <error@@Base+0x8100>  // b.any
  409f3c:	mov	w9, #0x12                  	// #18
  409f40:	b	409f94 <error@@Base+0x80f8>
  409f44:	mov	w9, #0x5                   	// #5
  409f48:	b	409f94 <error@@Base+0x80f8>
  409f4c:	mov	w9, #0x402                 	// #1026
  409f50:	tst	x20, x9
  409f54:	b.ne	409f9c <error@@Base+0x8100>  // b.any
  409f58:	mov	w9, #0x13                  	// #19
  409f5c:	b	409f94 <error@@Base+0x80f8>
  409f60:	mov	w9, #0x14                  	// #20
  409f64:	b	409f94 <error@@Base+0x80f8>
  409f68:	mvn	w9, w20
  409f6c:	mov	w10, #0x1200                	// #4608
  409f70:	tst	x9, x10
  409f74:	b.ne	409f9c <error@@Base+0x8100>  // b.any
  409f78:	mov	w9, #0x17                  	// #23
  409f7c:	b	409f94 <error@@Base+0x80f8>
  409f80:	mov	w9, #0x8400                	// #33792
  409f84:	and	x9, x20, x9
  409f88:	cmp	x9, #0x8, lsl #12
  409f8c:	b.ne	409f9c <error@@Base+0x8100>  // b.any
  409f90:	mov	w9, #0xa                   	// #10
  409f94:	bfxil	w8, w9, #0, #8
  409f98:	str	w8, [x23]
  409f9c:	mov	w0, #0x1                   	// #1
  409fa0:	b	40a110 <error@@Base+0x8274>
  409fa4:	cmp	w10, #0x60
  409fa8:	b.eq	40a054 <error@@Base+0x81b8>  // b.none
  409fac:	cmp	w10, #0x62
  409fb0:	b.ne	40a110 <error@@Base+0x8274>  // b.any
  409fb4:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  409fb8:	and	w8, w8, #0xffffff00
  409fbc:	mov	w9, #0x100                 	// #256
  409fc0:	b	40a0ec <error@@Base+0x8250>
  409fc4:	ldr	x9, [x21, #72]
  409fc8:	cbz	x9, 409dec <error@@Base+0x7f50>
  409fcc:	tbz	w20, #11, 409f9c <error@@Base+0x8100>
  409fd0:	ldr	x10, [x21, #8]
  409fd4:	add	x9, x9, x10
  409fd8:	ldurb	w9, [x9, #-1]
  409fdc:	cmp	w9, #0xa
  409fe0:	b.eq	409dec <error@@Base+0x7f50>  // b.none
  409fe4:	b	409f9c <error@@Base+0x8100>
  409fe8:	cmp	w10, #0x57
  409fec:	b.ne	40a110 <error@@Base+0x8274>  // b.any
  409ff0:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  409ff4:	mov	w9, #0x21                  	// #33
  409ff8:	b	40a104 <error@@Base+0x8268>
  409ffc:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  40a000:	and	w8, w8, #0xffffff00
  40a004:	orr	w8, w8, #0x20
  40a008:	b	40a108 <error@@Base+0x826c>
  40a00c:	mov	w9, #0x1200                	// #4608
  40a010:	and	x9, x20, x9
  40a014:	cmp	x9, #0x200
  40a018:	b.ne	40a10c <error@@Base+0x8270>  // b.any
  40a01c:	mov	w9, #0x17                  	// #23
  40a020:	b	40a104 <error@@Base+0x8268>
  40a024:	mov	w9, #0x8400                	// #33792
  40a028:	tst	x20, x9
  40a02c:	b.ne	40a10c <error@@Base+0x8270>  // b.any
  40a030:	mov	w9, #0xa                   	// #10
  40a034:	b	40a104 <error@@Base+0x8268>
  40a038:	mov	w9, #0x1200                	// #4608
  40a03c:	and	x9, x20, x9
  40a040:	cmp	x9, #0x200
  40a044:	b.ne	40a10c <error@@Base+0x8270>  // b.any
  40a048:	and	w8, w8, #0xffffff00
  40a04c:	orr	w8, w8, #0x18
  40a050:	b	40a108 <error@@Base+0x826c>
  40a054:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  40a058:	and	w8, w8, #0xffffff00
  40a05c:	mov	w9, #0x40                  	// #64
  40a060:	b	40a0ec <error@@Base+0x8250>
  40a064:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  40a068:	and	w8, w8, #0xffffff00
  40a06c:	mov	w9, #0x80                  	// #128
  40a070:	b	40a0ec <error@@Base+0x8250>
  40a074:	tbnz	w20, #13, 40a10c <error@@Base+0x8270>
  40a078:	and	w8, w8, #0xffffff00
  40a07c:	orr	w8, w8, #0x8
  40a080:	b	40a108 <error@@Base+0x826c>
  40a084:	tbnz	w20, #13, 40a10c <error@@Base+0x8270>
  40a088:	mov	w9, #0x9                   	// #9
  40a08c:	b	40a104 <error@@Base+0x8268>
  40a090:	mov	w9, #0x402                 	// #1026
  40a094:	and	x9, x20, x9
  40a098:	cmp	x9, #0x2
  40a09c:	b.ne	40a10c <error@@Base+0x8270>  // b.any
  40a0a0:	mov	w9, #0x12                  	// #18
  40a0a4:	b	40a104 <error@@Base+0x8268>
  40a0a8:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  40a0ac:	and	w8, w8, #0xffffff00
  40a0b0:	mov	w9, #0x6                   	// #6
  40a0b4:	b	40a0ec <error@@Base+0x8250>
  40a0b8:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  40a0bc:	and	w8, w8, #0xffffff00
  40a0c0:	mov	w9, #0x9                   	// #9
  40a0c4:	b	40a0ec <error@@Base+0x8250>
  40a0c8:	mov	w9, #0x402                 	// #1026
  40a0cc:	and	x9, x20, x9
  40a0d0:	cmp	x9, #0x2
  40a0d4:	b.ne	40a10c <error@@Base+0x8270>  // b.any
  40a0d8:	mov	w9, #0x13                  	// #19
  40a0dc:	b	40a104 <error@@Base+0x8268>
  40a0e0:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  40a0e4:	and	w8, w8, #0xffffff00
  40a0e8:	mov	w9, #0x200                 	// #512
  40a0ec:	orr	w8, w8, #0xc
  40a0f0:	str	w9, [x19]
  40a0f4:	str	w8, [x19, #8]
  40a0f8:	b	40a10c <error@@Base+0x8270>
  40a0fc:	tbnz	w20, #19, 40a10c <error@@Base+0x8270>
  40a100:	mov	w9, #0x23                  	// #35
  40a104:	bfxil	w8, w9, #0, #8
  40a108:	str	w8, [x23]
  40a10c:	mov	w0, #0x2                   	// #2
  40a110:	ldp	x20, x19, [sp, #64]
  40a114:	ldp	x22, x21, [sp, #48]
  40a118:	ldp	x24, x23, [sp, #32]
  40a11c:	ldp	x29, x30, [sp, #16]
  40a120:	add	sp, sp, #0x50
  40a124:	ret
  40a128:	cmp	w11, #0x2
  40a12c:	b.lt	40a15c <error@@Base+0x82c0>  // b.tstop
  40a130:	ldr	x11, [x21, #16]
  40a134:	ldr	w13, [x11, x10, lsl #2]
  40a138:	cmn	w13, #0x1
  40a13c:	b.eq	409c30 <error@@Base+0x7d94>  // b.none
  40a140:	ldr	x13, [x21, #48]
  40a144:	add	x12, x12, #0x2
  40a148:	cmp	x13, x12
  40a14c:	b.eq	40a15c <error@@Base+0x82c0>  // b.none
  40a150:	ldr	w11, [x11, x12, lsl #2]
  40a154:	cmn	w11, #0x1
  40a158:	b.eq	409c30 <error@@Base+0x7d94>  // b.none
  40a15c:	ldrb	w11, [x21, #140]
  40a160:	mov	x12, x10
  40a164:	cbz	w11, 40a170 <error@@Base+0x82d4>
  40a168:	ldr	x12, [x21, #24]
  40a16c:	ldr	x12, [x12, x10, lsl #3]
  40a170:	ldr	x13, [x21, #40]
  40a174:	ldr	x14, [x21]
  40a178:	add	x12, x13, x12
  40a17c:	ldrsb	w22, [x14, x12]
  40a180:	cbz	w11, 409c38 <error@@Base+0x7d9c>
  40a184:	tbnz	w22, #31, 409c30 <error@@Base+0x7d94>
  40a188:	b	409c38 <error@@Base+0x7d9c>
  40a18c:	sub	sp, sp, #0x70
  40a190:	stp	x29, x30, [sp, #16]
  40a194:	stp	x28, x27, [sp, #32]
  40a198:	stp	x26, x25, [sp, #48]
  40a19c:	stp	x24, x23, [sp, #64]
  40a1a0:	stp	x22, x21, [sp, #80]
  40a1a4:	stp	x20, x19, [sp, #96]
  40a1a8:	ldr	x25, [x1]
  40a1ac:	add	x29, sp, #0x10
  40a1b0:	mov	x19, x5
  40a1b4:	mov	x21, x4
  40a1b8:	mov	x22, x3
  40a1bc:	mov	x23, x2
  40a1c0:	mov	x24, x1
  40a1c4:	mov	x26, x0
  40a1c8:	bl	40a3c8 <error@@Base+0x852c>
  40a1cc:	cbnz	x0, 40a1d8 <error@@Base+0x833c>
  40a1d0:	ldr	w8, [x19]
  40a1d4:	cbnz	w8, 40a350 <error@@Base+0x84b4>
  40a1d8:	mov	w28, #0x10                  	// #16
  40a1dc:	ldrb	w8, [x23, #8]
  40a1e0:	mov	x20, x0
  40a1e4:	orr	w9, w8, #0x8
  40a1e8:	cmp	w9, #0xa
  40a1ec:	b.eq	40a2e8 <error@@Base+0x844c>  // b.none
  40a1f0:	cbz	x21, 40a1fc <error@@Base+0x8360>
  40a1f4:	cmp	w8, #0x9
  40a1f8:	b.eq	40a2e8 <error@@Base+0x844c>  // b.none
  40a1fc:	mov	x0, x26
  40a200:	mov	x1, x24
  40a204:	mov	x2, x23
  40a208:	mov	x3, x22
  40a20c:	mov	x4, x21
  40a210:	mov	x5, x19
  40a214:	bl	40a3c8 <error@@Base+0x852c>
  40a218:	mov	x27, x0
  40a21c:	cbnz	x0, 40a228 <error@@Base+0x838c>
  40a220:	ldr	w8, [x19]
  40a224:	cbnz	w8, 40a30c <error@@Base+0x8470>
  40a228:	cbz	x20, 40a250 <error@@Base+0x83b4>
  40a22c:	cbz	x27, 40a250 <error@@Base+0x83b4>
  40a230:	mov	x3, sp
  40a234:	mov	x0, x25
  40a238:	mov	x1, x20
  40a23c:	mov	x2, x27
  40a240:	str	w28, [sp, #8]
  40a244:	bl	40b5ac <error@@Base+0x9710>
  40a248:	cbnz	x0, 40a1dc <error@@Base+0x8340>
  40a24c:	b	40a25c <error@@Base+0x83c0>
  40a250:	cmp	x20, #0x0
  40a254:	csel	x0, x27, x20, eq  // eq = none
  40a258:	b	40a1dc <error@@Base+0x8340>
  40a25c:	mov	x21, x27
  40a260:	ldr	x27, [x27, #8]
  40a264:	cbnz	x27, 40a25c <error@@Base+0x83c0>
  40a268:	ldr	x27, [x21, #16]
  40a26c:	cbnz	x27, 40a25c <error@@Base+0x83c0>
  40a270:	add	x0, x21, #0x28
  40a274:	bl	409074 <error@@Base+0x71d8>
  40a278:	ldr	x8, [x21]
  40a27c:	cbz	x8, 40a29c <error@@Base+0x8400>
  40a280:	ldr	x27, [x8, #16]
  40a284:	cmp	x27, x21
  40a288:	mov	x21, x8
  40a28c:	b.eq	40a270 <error@@Base+0x83d4>  // b.none
  40a290:	mov	x21, x8
  40a294:	cbz	x27, 40a270 <error@@Base+0x83d4>
  40a298:	b	40a25c <error@@Base+0x83c0>
  40a29c:	mov	x21, x20
  40a2a0:	ldr	x20, [x20, #8]
  40a2a4:	cbnz	x20, 40a29c <error@@Base+0x8400>
  40a2a8:	ldr	x20, [x21, #16]
  40a2ac:	cbnz	x20, 40a29c <error@@Base+0x8400>
  40a2b0:	add	x0, x21, #0x28
  40a2b4:	bl	409074 <error@@Base+0x71d8>
  40a2b8:	ldr	x8, [x21]
  40a2bc:	cbz	x8, 40a2dc <error@@Base+0x8440>
  40a2c0:	ldr	x20, [x8, #16]
  40a2c4:	cmp	x20, x21
  40a2c8:	mov	x21, x8
  40a2cc:	b.eq	40a2b0 <error@@Base+0x8414>  // b.none
  40a2d0:	mov	x21, x8
  40a2d4:	cbz	x20, 40a2b0 <error@@Base+0x8414>
  40a2d8:	b	40a29c <error@@Base+0x8400>
  40a2dc:	mov	x20, xzr
  40a2e0:	mov	w8, #0xc                   	// #12
  40a2e4:	str	w8, [x19]
  40a2e8:	mov	x0, x20
  40a2ec:	ldp	x20, x19, [sp, #96]
  40a2f0:	ldp	x22, x21, [sp, #80]
  40a2f4:	ldp	x24, x23, [sp, #64]
  40a2f8:	ldp	x26, x25, [sp, #48]
  40a2fc:	ldp	x28, x27, [sp, #32]
  40a300:	ldp	x29, x30, [sp, #16]
  40a304:	add	sp, sp, #0x70
  40a308:	ret
  40a30c:	cbz	x20, 40a2e8 <error@@Base+0x844c>
  40a310:	mov	x19, x20
  40a314:	ldr	x20, [x20, #8]
  40a318:	cbnz	x20, 40a310 <error@@Base+0x8474>
  40a31c:	ldr	x20, [x19, #16]
  40a320:	cbnz	x20, 40a310 <error@@Base+0x8474>
  40a324:	add	x0, x19, #0x28
  40a328:	bl	409074 <error@@Base+0x71d8>
  40a32c:	ldr	x8, [x19]
  40a330:	cbz	x8, 40a350 <error@@Base+0x84b4>
  40a334:	ldr	x20, [x8, #16]
  40a338:	cmp	x20, x19
  40a33c:	mov	x19, x8
  40a340:	b.eq	40a324 <error@@Base+0x8488>  // b.none
  40a344:	mov	x19, x8
  40a348:	cbz	x20, 40a324 <error@@Base+0x8488>
  40a34c:	b	40a310 <error@@Base+0x8474>
  40a350:	mov	x20, xzr
  40a354:	b	40a2e8 <error@@Base+0x844c>
  40a358:	stp	x29, x30, [sp, #-48]!
  40a35c:	stp	x20, x19, [sp, #32]
  40a360:	mov	x19, x2
  40a364:	mov	x20, x1
  40a368:	str	x21, [sp, #16]
  40a36c:	mov	x29, sp
  40a370:	mov	x21, x0
  40a374:	ldr	x0, [x0, #8]
  40a378:	cbnz	x0, 40a370 <error@@Base+0x84d4>
  40a37c:	ldr	x0, [x21, #16]
  40a380:	cbnz	x0, 40a370 <error@@Base+0x84d4>
  40a384:	mov	x0, x19
  40a388:	mov	x1, x21
  40a38c:	blr	x20
  40a390:	cbnz	w0, 40a3b8 <error@@Base+0x851c>
  40a394:	ldr	x8, [x21]
  40a398:	cbz	x8, 40a3b8 <error@@Base+0x851c>
  40a39c:	ldr	x0, [x8, #16]
  40a3a0:	cmp	x0, x21
  40a3a4:	mov	x21, x8
  40a3a8:	b.eq	40a384 <error@@Base+0x84e8>  // b.none
  40a3ac:	mov	x21, x8
  40a3b0:	cbz	x0, 40a384 <error@@Base+0x84e8>
  40a3b4:	b	40a370 <error@@Base+0x84d4>
  40a3b8:	ldp	x20, x19, [sp, #32]
  40a3bc:	ldr	x21, [sp, #16]
  40a3c0:	ldp	x29, x30, [sp], #48
  40a3c4:	ret
  40a3c8:	sub	sp, sp, #0x120
  40a3cc:	stp	x29, x30, [sp, #192]
  40a3d0:	stp	x28, x27, [sp, #208]
  40a3d4:	stp	x26, x25, [sp, #224]
  40a3d8:	stp	x24, x23, [sp, #240]
  40a3dc:	stp	x22, x21, [sp, #256]
  40a3e0:	stp	x20, x19, [sp, #272]
  40a3e4:	ldr	w8, [x2, #8]
  40a3e8:	mov	x19, xzr
  40a3ec:	add	x29, sp, #0xc0
  40a3f0:	str	x3, [sp, #56]
  40a3f4:	and	w9, w8, #0xff
  40a3f8:	sub	w9, w9, #0x1
  40a3fc:	cmp	w9, #0x23
  40a400:	b.hi	40b344 <error@@Base+0x94a8>  // b.pmore
  40a404:	ldr	x23, [x1]
  40a408:	adrp	x10, 412000 <error@@Base+0x10164>
  40a40c:	add	x10, x10, #0xffc
  40a410:	adr	x11, 40a438 <error@@Base+0x859c>
  40a414:	ldrh	w12, [x10, x9, lsl #1]
  40a418:	add	x11, x11, x12, lsl #2
  40a41c:	mov	x20, x5
  40a420:	mov	x25, x4
  40a424:	mov	x22, x2
  40a428:	mov	x26, x1
  40a42c:	mov	x28, x0
  40a430:	str	x0, [sp, #48]
  40a434:	br	x11
  40a438:	ldr	x9, [sp, #56]
  40a43c:	tbnz	w9, #5, 40b338 <error@@Base+0x949c>
  40a440:	tbnz	w9, #4, 40a79c <error@@Base+0x8900>
  40a444:	ldr	x9, [sp, #56]
  40a448:	tbnz	w9, #17, 40a4d0 <error@@Base+0x8634>
  40a44c:	and	w9, w8, #0xff
  40a450:	cmp	w9, #0x9
  40a454:	b.ne	40a4d0 <error@@Base+0x8634>  // b.any
  40a458:	mov	x19, xzr
  40a45c:	mov	w8, #0x10                  	// #16
  40a460:	b	40b340 <error@@Base+0x94a4>
  40a464:	ldr	x1, [x28, #120]
  40a468:	and	w8, w8, #0xff
  40a46c:	cmp	w8, #0x23
  40a470:	adrp	x2, 413000 <error@@Base+0x11164>
  40a474:	adrp	x3, 412000 <error@@Base+0x10164>
  40a478:	cset	w4, eq  // eq = none
  40a47c:	add	x2, x2, #0x2ca
  40a480:	add	x3, x3, #0x954
  40a484:	b	40a4a8 <error@@Base+0x860c>
  40a488:	ldr	x1, [x28, #120]
  40a48c:	and	w8, w8, #0xff
  40a490:	cmp	w8, #0x21
  40a494:	adrp	x2, 413000 <error@@Base+0x11164>
  40a498:	adrp	x3, 413000 <error@@Base+0x11164>
  40a49c:	cset	w4, eq  // eq = none
  40a4a0:	add	x2, x2, #0x2c2
  40a4a4:	add	x3, x3, #0x2c8
  40a4a8:	mov	x0, x23
  40a4ac:	mov	x5, x20
  40a4b0:	bl	40b658 <error@@Base+0x97bc>
  40a4b4:	mov	x19, x0
  40a4b8:	str	x20, [sp, #40]
  40a4bc:	cbnz	x0, 40add8 <error@@Base+0x8f3c>
  40a4c0:	ldr	w8, [x20]
  40a4c4:	ldr	x25, [sp, #56]
  40a4c8:	cbz	w8, 40aee8 <error@@Base+0x904c>
  40a4cc:	b	40a81c <error@@Base+0x8980>
  40a4d0:	and	w8, w8, #0xffffff00
  40a4d4:	orr	w8, w8, #0x1
  40a4d8:	mov	x0, x23
  40a4dc:	mov	x1, xzr
  40a4e0:	mov	x2, xzr
  40a4e4:	mov	x3, x22
  40a4e8:	str	x20, [sp, #40]
  40a4ec:	str	w8, [x22, #8]
  40a4f0:	bl	40b5ac <error@@Base+0x9710>
  40a4f4:	ldr	x25, [sp, #56]
  40a4f8:	mov	x19, x0
  40a4fc:	cbnz	x0, 40aee8 <error@@Base+0x904c>
  40a500:	b	40a678 <error@@Base+0x87dc>
  40a504:	ldr	x9, [sp, #56]
  40a508:	tbnz	w9, #24, 40b338 <error@@Base+0x949c>
  40a50c:	b	40a438 <error@@Base+0x859c>
  40a510:	ldr	w8, [x22]
  40a514:	ldr	x9, [x23, #168]
  40a518:	mov	w10, #0x1                   	// #1
  40a51c:	lsl	w8, w10, w8
  40a520:	sxtw	x8, w8
  40a524:	tst	x9, x8
  40a528:	b.eq	40b468 <error@@Base+0x95cc>  // b.none
  40a52c:	ldr	x9, [x23, #160]
  40a530:	mov	x0, x23
  40a534:	mov	x1, xzr
  40a538:	mov	x2, xzr
  40a53c:	orr	x8, x9, x8
  40a540:	mov	x3, x22
  40a544:	str	x20, [sp, #40]
  40a548:	str	x8, [x23, #160]
  40a54c:	bl	40b5ac <error@@Base+0x9710>
  40a550:	ldr	x25, [sp, #56]
  40a554:	mov	x19, x0
  40a558:	cbz	x0, 40a678 <error@@Base+0x87dc>
  40a55c:	ldr	x8, [x23, #152]
  40a560:	ldrb	w9, [x23, #176]
  40a564:	add	x8, x8, #0x1
  40a568:	orr	w9, w9, #0x2
  40a56c:	str	x8, [x23, #152]
  40a570:	strb	w9, [x23, #176]
  40a574:	b	40aee8 <error@@Base+0x904c>
  40a578:	str	x20, [sp, #40]
  40a57c:	ldr	x20, [x26, #48]
  40a580:	ldr	x21, [sp, #56]
  40a584:	mov	x0, x22
  40a588:	mov	x1, x28
  40a58c:	add	x8, x20, #0x1
  40a590:	orr	x2, x21, #0x800000
  40a594:	str	x8, [x26, #48]
  40a598:	bl	409b88 <error@@Base+0x7cec>
  40a59c:	ldr	x8, [x28, #72]
  40a5a0:	add	x8, x8, w0, sxtw
  40a5a4:	str	x8, [x28, #72]
  40a5a8:	ldrb	w8, [x22, #8]
  40a5ac:	cmp	w8, #0x9
  40a5b0:	b.ne	40a7f4 <error@@Base+0x8958>  // b.any
  40a5b4:	mov	x1, xzr
  40a5b8:	b	40aea0 <error@@Base+0x9004>
  40a5bc:	mov	x0, x23
  40a5c0:	mov	x1, xzr
  40a5c4:	mov	x2, xzr
  40a5c8:	mov	x3, x22
  40a5cc:	bl	40b5ac <error@@Base+0x9710>
  40a5d0:	mov	x19, x0
  40a5d4:	cbz	x0, 40b42c <error@@Base+0x9590>
  40a5d8:	ldr	w8, [x23, #180]
  40a5dc:	ldr	x25, [sp, #56]
  40a5e0:	str	x20, [sp, #40]
  40a5e4:	cmp	w8, #0x2
  40a5e8:	b.lt	40aee8 <error@@Base+0x904c>  // b.tstop
  40a5ec:	mov	w20, #0x10                  	// #16
  40a5f0:	ldr	x9, [x28, #104]
  40a5f4:	ldr	x8, [x28, #72]
  40a5f8:	cmp	x9, x8
  40a5fc:	b.le	40aee8 <error@@Base+0x904c>
  40a600:	ldr	x9, [x28, #48]
  40a604:	cmp	x8, x9
  40a608:	b.eq	40aee8 <error@@Base+0x904c>  // b.none
  40a60c:	ldr	x9, [x28, #16]
  40a610:	ldr	w8, [x9, x8, lsl #2]
  40a614:	cmn	w8, #0x1
  40a618:	b.ne	40aee8 <error@@Base+0x904c>  // b.any
  40a61c:	mov	x0, x22
  40a620:	mov	x1, x28
  40a624:	mov	x2, x25
  40a628:	bl	409b88 <error@@Base+0x7cec>
  40a62c:	ldr	x8, [x28, #72]
  40a630:	mov	x1, xzr
  40a634:	mov	x2, xzr
  40a638:	mov	x3, x22
  40a63c:	add	x8, x8, w0, sxtw
  40a640:	mov	x0, x23
  40a644:	str	x8, [x28, #72]
  40a648:	bl	40b5ac <error@@Base+0x9710>
  40a64c:	mov	x24, x0
  40a650:	sub	x3, x29, #0x50
  40a654:	mov	x0, x23
  40a658:	mov	x1, x19
  40a65c:	mov	x2, x24
  40a660:	stur	w20, [x29, #-72]
  40a664:	bl	40b5ac <error@@Base+0x9710>
  40a668:	cbz	x24, 40a674 <error@@Base+0x87d8>
  40a66c:	mov	x19, x0
  40a670:	cbnz	x0, 40a5f0 <error@@Base+0x8754>
  40a674:	mov	x19, xzr
  40a678:	mov	w8, #0xc                   	// #12
  40a67c:	ldr	x9, [sp, #40]
  40a680:	str	w8, [x9]
  40a684:	b	40b344 <error@@Base+0x94a8>
  40a688:	mov	x0, x23
  40a68c:	mov	x1, xzr
  40a690:	mov	x2, xzr
  40a694:	mov	x3, x22
  40a698:	bl	40b5ac <error@@Base+0x9710>
  40a69c:	mov	x19, x0
  40a6a0:	cbz	x0, 40b42c <error@@Base+0x9590>
  40a6a4:	ldr	w8, [x23, #180]
  40a6a8:	ldr	x25, [sp, #56]
  40a6ac:	str	x20, [sp, #40]
  40a6b0:	cmp	w8, #0x2
  40a6b4:	b.lt	40aee8 <error@@Base+0x904c>  // b.tstop
  40a6b8:	ldrb	w8, [x23, #176]
  40a6bc:	orr	w8, w8, #0x2
  40a6c0:	strb	w8, [x23, #176]
  40a6c4:	b	40aee8 <error@@Base+0x904c>
  40a6c8:	ldr	w8, [x22]
  40a6cc:	mov	w9, #0x30f                 	// #783
  40a6d0:	tst	w8, w9
  40a6d4:	b.eq	40a70c <error@@Base+0x8870>  // b.none
  40a6d8:	ldrb	w8, [x23, #176]
  40a6dc:	mov	x21, x20
  40a6e0:	tbnz	w8, #4, 40a704 <error@@Base+0x8868>
  40a6e4:	orr	w9, w8, #0x10
  40a6e8:	strb	w9, [x23, #176]
  40a6ec:	tbnz	w8, #3, 40b494 <error@@Base+0x95f8>
  40a6f0:	adrp	x9, 413000 <error@@Base+0x11164>
  40a6f4:	ldr	q0, [x9, #688]
  40a6f8:	stur	q0, [x23, #184]
  40a6fc:	tbz	w8, #2, 40b4a0 <error@@Base+0x9604>
  40a700:	stp	xzr, xzr, [x23, #200]
  40a704:	ldr	w8, [x22]
  40a708:	mov	x20, x21
  40a70c:	cmp	w8, #0x100
  40a710:	b.eq	40ade0 <error@@Base+0x8f44>  // b.none
  40a714:	cmp	w8, #0x200
  40a718:	b.ne	40ae54 <error@@Base+0x8fb8>  // b.any
  40a71c:	mov	w19, #0xa                   	// #10
  40a720:	mov	w8, #0x5                   	// #5
  40a724:	b	40ade8 <error@@Base+0x8f4c>
  40a728:	mov	x19, xzr
  40a72c:	mov	w8, #0x5                   	// #5
  40a730:	b	40b340 <error@@Base+0x94a4>
  40a734:	mov	w0, #0x20                  	// #32
  40a738:	mov	w1, #0x1                   	// #1
  40a73c:	stur	xzr, [x29, #-16]
  40a740:	bl	401a00 <calloc@plt>
  40a744:	mov	x25, x0
  40a748:	mov	w0, #0x50                  	// #80
  40a74c:	mov	w1, #0x1                   	// #1
  40a750:	bl	401a00 <calloc@plt>
  40a754:	mov	x27, x0
  40a758:	str	x20, [sp, #40]
  40a75c:	cbz	x25, 40b474 <error@@Base+0x95d8>
  40a760:	cbz	x27, 40b474 <error@@Base+0x95d8>
  40a764:	ldr	x19, [sp, #56]
  40a768:	mov	x0, x22
  40a76c:	mov	x1, x28
  40a770:	mov	x2, x19
  40a774:	bl	40b850 <error@@Base+0x99b4>
  40a778:	ldr	w8, [x22, #8]
  40a77c:	mov	w3, w0
  40a780:	and	w9, w8, #0xff
  40a784:	cmp	w9, #0x19
  40a788:	b.eq	40a824 <error@@Base+0x8988>  // b.none
  40a78c:	cmp	w9, #0x2
  40a790:	b.eq	40b43c <error@@Base+0x95a0>  // b.none
  40a794:	str	wzr, [sp, #36]
  40a798:	b	40a878 <error@@Base+0x89dc>
  40a79c:	ldr	x19, [sp, #56]
  40a7a0:	mov	x0, x22
  40a7a4:	mov	x1, x28
  40a7a8:	mov	x2, x19
  40a7ac:	bl	409b88 <error@@Base+0x7cec>
  40a7b0:	ldr	x8, [x28, #72]
  40a7b4:	mov	x1, x26
  40a7b8:	mov	x2, x22
  40a7bc:	mov	x3, x19
  40a7c0:	add	x8, x8, w0, sxtw
  40a7c4:	str	x8, [x28, #72]
  40a7c8:	mov	x0, x28
  40a7cc:	mov	x4, x25
  40a7d0:	mov	x5, x20
  40a7d4:	ldp	x20, x19, [sp, #272]
  40a7d8:	ldp	x22, x21, [sp, #256]
  40a7dc:	ldp	x24, x23, [sp, #240]
  40a7e0:	ldp	x26, x25, [sp, #224]
  40a7e4:	ldp	x28, x27, [sp, #208]
  40a7e8:	ldp	x29, x30, [sp, #192]
  40a7ec:	add	sp, sp, #0x120
  40a7f0:	b	40a3c8 <error@@Base+0x852c>
  40a7f4:	ldr	x19, [sp, #40]
  40a7f8:	add	x4, x25, #0x1
  40a7fc:	mov	x0, x28
  40a800:	mov	x1, x26
  40a804:	mov	x2, x22
  40a808:	mov	x3, x21
  40a80c:	mov	x5, x19
  40a810:	bl	409a04 <error@@Base+0x7b68>
  40a814:	ldr	w8, [x19]
  40a818:	cbz	w8, 40ae90 <error@@Base+0x8ff4>
  40a81c:	mov	x19, xzr
  40a820:	b	40b344 <error@@Base+0x94a8>
  40a824:	ldrb	w8, [x27, #32]
  40a828:	orr	w8, w8, #0x1
  40a82c:	strb	w8, [x27, #32]
  40a830:	tbz	w19, #8, 40a840 <error@@Base+0x89a4>
  40a834:	ldr	x8, [x25]
  40a838:	orr	x8, x8, #0x400
  40a83c:	str	x8, [x25]
  40a840:	ldr	x8, [x28, #72]
  40a844:	ldr	x2, [sp, #56]
  40a848:	mov	x0, x22
  40a84c:	mov	x1, x28
  40a850:	add	x8, x8, w3, sxtw
  40a854:	str	x8, [x28, #72]
  40a858:	bl	40b850 <error@@Base+0x99b4>
  40a85c:	ldr	w8, [x22, #8]
  40a860:	and	w9, w8, #0xff
  40a864:	cmp	w9, #0x2
  40a868:	b.eq	40b43c <error@@Base+0x95a0>  // b.none
  40a86c:	mov	w3, w0
  40a870:	mov	w9, #0x1                   	// #1
  40a874:	str	w9, [sp, #36]
  40a878:	and	w9, w8, #0xff
  40a87c:	cmp	w9, #0x15
  40a880:	b.ne	40a890 <error@@Base+0x89f4>  // b.any
  40a884:	and	w8, w8, #0xffffff00
  40a888:	orr	w8, w8, #0x1
  40a88c:	str	w8, [x22, #8]
  40a890:	ldr	x4, [sp, #56]
  40a894:	sub	x21, x29, #0x50
  40a898:	mov	w8, #0x3                   	// #3
  40a89c:	sub	x0, x29, #0x20
  40a8a0:	mov	w5, #0x1                   	// #1
  40a8a4:	mov	x1, x28
  40a8a8:	mov	x2, x22
  40a8ac:	stur	x21, [x29, #-24]
  40a8b0:	stur	w8, [x29, #-32]
  40a8b4:	mov	w26, #0x1                   	// #1
  40a8b8:	bl	40b9ac <error@@Base+0x9b10>
  40a8bc:	cbnz	w0, 40b448 <error@@Base+0x95ac>
  40a8c0:	ldr	x19, [sp, #56]
  40a8c4:	stp	xzr, xzr, [sp, #16]
  40a8c8:	mov	x0, x22
  40a8cc:	mov	x1, x28
  40a8d0:	mov	x2, x19
  40a8d4:	bl	40b850 <error@@Base+0x99b4>
  40a8d8:	ldur	w19, [x29, #-32]
  40a8dc:	mov	w24, w0
  40a8e0:	cmp	w19, #0x2
  40a8e4:	b.eq	40aa50 <error@@Base+0x8bb4>  // b.none
  40a8e8:	cmp	w19, #0x4
  40a8ec:	b.ne	40a918 <error@@Base+0x8a7c>  // b.any
  40a8f0:	ldr	x0, [x28, #120]
  40a8f4:	ldur	x4, [x29, #-24]
  40a8f8:	ldr	x5, [sp, #56]
  40a8fc:	sub	x3, x29, #0x10
  40a900:	mov	x1, x25
  40a904:	mov	x2, x27
  40a908:	bl	40bc50 <error@@Base+0x9db4>
  40a90c:	str	w0, [x20]
  40a910:	cbz	w0, 40aa84 <error@@Base+0x8be8>
  40a914:	b	40b450 <error@@Base+0x95b4>
  40a918:	ldrb	w8, [x22, #8]
  40a91c:	cmp	w8, #0x16
  40a920:	b.eq	40a930 <error@@Base+0x8a94>  // b.none
  40a924:	cmp	w8, #0x2
  40a928:	b.ne	40aa28 <error@@Base+0x8b8c>  // b.any
  40a92c:	b	40b434 <error@@Base+0x9598>
  40a930:	ldr	x8, [x28, #72]
  40a934:	ldr	x2, [sp, #56]
  40a938:	add	x0, sp, #0x40
  40a93c:	mov	x1, x28
  40a940:	add	x8, x8, w24, sxtw
  40a944:	str	x8, [x28, #72]
  40a948:	bl	40b850 <error@@Base+0x99b4>
  40a94c:	ldrb	w8, [sp, #72]
  40a950:	cmp	w8, #0x15
  40a954:	b.eq	40aa10 <error@@Base+0x8b74>  // b.none
  40a958:	cmp	w8, #0x2
  40a95c:	b.eq	40b434 <error@@Base+0x9598>  // b.none
  40a960:	ldr	x20, [sp, #56]
  40a964:	add	x8, sp, #0x50
  40a968:	mov	w3, w0
  40a96c:	stur	x8, [x29, #-40]
  40a970:	mov	w8, #0x3                   	// #3
  40a974:	sub	x0, x29, #0x30
  40a978:	add	x2, sp, #0x40
  40a97c:	mov	w5, #0x1                   	// #1
  40a980:	mov	x1, x28
  40a984:	mov	x4, x20
  40a988:	stur	w8, [x29, #-48]
  40a98c:	bl	40b9ac <error@@Base+0x9b10>
  40a990:	cbnz	w0, 40b448 <error@@Base+0x95ac>
  40a994:	mov	x0, x22
  40a998:	mov	x1, x28
  40a99c:	mov	x2, x20
  40a9a0:	bl	40b850 <error@@Base+0x99b4>
  40a9a4:	ldr	w8, [x23, #180]
  40a9a8:	ldur	w21, [x29, #-48]
  40a9ac:	mov	w24, w0
  40a9b0:	mov	w0, #0xb                   	// #11
  40a9b4:	cmp	w8, #0x1
  40a9b8:	csel	x20, x27, xzr, gt
  40a9bc:	cmp	w21, #0x2
  40a9c0:	b.eq	40b448 <error@@Base+0x95ac>  // b.none
  40a9c4:	cmp	w21, #0x4
  40a9c8:	b.eq	40b448 <error@@Base+0x95ac>  // b.none
  40a9cc:	cmp	w19, #0x3
  40a9d0:	b.ne	40a9e4 <error@@Base+0x8b48>  // b.any
  40a9d4:	ldur	x0, [x29, #-24]
  40a9d8:	bl	401870 <strlen@plt>
  40a9dc:	cmp	x0, #0x1
  40a9e0:	b.hi	40b444 <error@@Base+0x95a8>  // b.pmore
  40a9e4:	cmp	w21, #0x3
  40a9e8:	b.ne	40a9fc <error@@Base+0x8b60>  // b.any
  40a9ec:	ldur	x0, [x29, #-40]
  40a9f0:	bl	401870 <strlen@plt>
  40a9f4:	cmp	x0, #0x1
  40a9f8:	b.hi	40b444 <error@@Base+0x95a8>  // b.pmore
  40a9fc:	cmp	w19, #0x3
  40aa00:	b.eq	40ab14 <error@@Base+0x8c78>  // b.none
  40aa04:	cbnz	w19, 40ab20 <error@@Base+0x8c84>
  40aa08:	ldurb	w26, [x29, #-24]
  40aa0c:	b	40ab24 <error@@Base+0x8c88>
  40aa10:	ldr	x8, [x28, #72]
  40aa14:	neg	w9, w24
  40aa18:	add	x8, x8, w9, sxtw
  40aa1c:	str	x8, [x28, #72]
  40aa20:	mov	w8, #0x1                   	// #1
  40aa24:	strb	w8, [x22, #8]
  40aa28:	mov	w26, #0x1                   	// #1
  40aa2c:	cmp	w19, #0x3
  40aa30:	b.hi	40b58c <error@@Base+0x96f0>  // b.pmore
  40aa34:	adrp	x11, 413000 <error@@Base+0x11164>
  40aa38:	mov	w8, w19
  40aa3c:	add	x11, x11, #0x44
  40aa40:	adr	x9, 40aa50 <error@@Base+0x8bb4>
  40aa44:	ldrb	w10, [x11, x8]
  40aa48:	add	x9, x9, x10, lsl #2
  40aa4c:	br	x9
  40aa50:	ldur	x19, [x29, #-24]
  40aa54:	mov	x0, x19
  40aa58:	bl	401870 <strlen@plt>
  40aa5c:	cmp	x0, #0x1
  40aa60:	b.ne	40b444 <error@@Base+0x95a8>  // b.any
  40aa64:	ldrb	w8, [x19]
  40aa68:	lsr	x9, x8, #3
  40aa6c:	and	x9, x9, #0x18
  40aa70:	ldr	x10, [x25, x9]
  40aa74:	lsl	x8, x26, x8
  40aa78:	orr	x8, x8, x10
  40aa7c:	str	x8, [x25, x9]
  40aa80:	str	wzr, [x20]
  40aa84:	ldrb	w8, [x22, #8]
  40aa88:	cmp	w8, #0x15
  40aa8c:	b.eq	40acc0 <error@@Base+0x8e24>  // b.none
  40aa90:	cmp	w8, #0x2
  40aa94:	b.eq	40b434 <error@@Base+0x9598>  // b.none
  40aa98:	ldr	x19, [sp, #56]
  40aa9c:	mov	w8, #0x3                   	// #3
  40aaa0:	sub	x0, x29, #0x20
  40aaa4:	mov	x1, x28
  40aaa8:	mov	x2, x22
  40aaac:	mov	w3, w24
  40aab0:	mov	x4, x19
  40aab4:	mov	w5, wzr
  40aab8:	stur	x21, [x29, #-24]
  40aabc:	stur	w8, [x29, #-32]
  40aac0:	bl	40b9ac <error@@Base+0x9b10>
  40aac4:	cbz	w0, 40a8c8 <error@@Base+0x8a2c>
  40aac8:	b	40b448 <error@@Base+0x95ac>
  40aacc:	ldurb	w8, [x29, #-24]
  40aad0:	lsr	x9, x8, #3
  40aad4:	and	x9, x9, #0x18
  40aad8:	ldr	x10, [x25, x9]
  40aadc:	lsl	x8, x26, x8
  40aae0:	orr	x8, x8, x10
  40aae4:	str	x8, [x25, x9]
  40aae8:	b	40aa84 <error@@Base+0x8be8>
  40aaec:	ldr	x8, [x27, #40]
  40aaf0:	ldr	x9, [sp, #24]
  40aaf4:	cmp	x9, x8
  40aaf8:	b.eq	40ac30 <error@@Base+0x8d94>  // b.none
  40aafc:	ldr	x0, [x27]
  40ab00:	ldur	w9, [x29, #-24]
  40ab04:	add	x10, x8, #0x1
  40ab08:	str	x10, [x27, #40]
  40ab0c:	str	w9, [x0, x8, lsl #2]
  40ab10:	b	40aa84 <error@@Base+0x8be8>
  40ab14:	ldur	x8, [x29, #-24]
  40ab18:	ldrb	w26, [x8]
  40ab1c:	b	40ab24 <error@@Base+0x8c88>
  40ab20:	mov	w26, wzr
  40ab24:	cmp	w21, #0x3
  40ab28:	b.eq	40ab38 <error@@Base+0x8c9c>  // b.none
  40ab2c:	cbnz	w21, 40ab44 <error@@Base+0x8ca8>
  40ab30:	ldurb	w28, [x29, #-40]
  40ab34:	b	40ab48 <error@@Base+0x8cac>
  40ab38:	ldur	x8, [x29, #-40]
  40ab3c:	ldrb	w28, [x8]
  40ab40:	b	40ab48 <error@@Base+0x8cac>
  40ab44:	mov	w28, wzr
  40ab48:	cmp	w19, #0x3
  40ab4c:	b.eq	40ab54 <error@@Base+0x8cb8>  // b.none
  40ab50:	cbnz	w19, 40ab68 <error@@Base+0x8ccc>
  40ab54:	cbz	x20, 40ab6c <error@@Base+0x8cd0>
  40ab58:	mov	w0, w26
  40ab5c:	bl	401aa0 <btowc@plt>
  40ab60:	mov	w26, w0
  40ab64:	b	40ab6c <error@@Base+0x8cd0>
  40ab68:	ldur	w26, [x29, #-24]
  40ab6c:	cmp	w21, #0x3
  40ab70:	b.eq	40ab78 <error@@Base+0x8cdc>  // b.none
  40ab74:	cbnz	w21, 40ab8c <error@@Base+0x8cf0>
  40ab78:	cbz	x20, 40ab90 <error@@Base+0x8cf4>
  40ab7c:	mov	w0, w28
  40ab80:	bl	401aa0 <btowc@plt>
  40ab84:	mov	w28, w0
  40ab88:	b	40ab90 <error@@Base+0x8cf4>
  40ab8c:	ldur	w28, [x29, #-40]
  40ab90:	cmn	w26, #0x1
  40ab94:	mov	w0, #0x3                   	// #3
  40ab98:	b.eq	40b448 <error@@Base+0x95ac>  // b.none
  40ab9c:	cmn	w28, #0x1
  40aba0:	b.eq	40b448 <error@@Base+0x95ac>  // b.none
  40aba4:	ldr	x8, [sp, #56]
  40aba8:	tbz	w8, #16, 40abb4 <error@@Base+0x8d18>
  40abac:	cmp	w26, w28
  40abb0:	b.hi	40b560 <error@@Base+0x96c4>  // b.pmore
  40abb4:	sub	x21, x29, #0x50
  40abb8:	mov	w14, #0x1                   	// #1
  40abbc:	cbz	x20, 40abe4 <error@@Base+0x8d48>
  40abc0:	ldr	x8, [x20, #64]
  40abc4:	ldr	x9, [sp, #16]
  40abc8:	cmp	x9, x8
  40abcc:	b.eq	40ac64 <error@@Base+0x8dc8>  // b.none
  40abd0:	ldp	x0, x19, [x20, #8]
  40abd4:	add	x9, x8, #0x1
  40abd8:	str	w26, [x0, x8, lsl #2]
  40abdc:	str	x9, [x20, #64]
  40abe0:	str	w28, [x19, x8, lsl #2]
  40abe4:	mov	w9, w28
  40abe8:	ldp	x20, x28, [sp, #40]
  40abec:	mov	x8, xzr
  40abf0:	mov	w10, w26
  40abf4:	cmp	x8, x10
  40abf8:	b.cc	40ac1c <error@@Base+0x8d80>  // b.lo, b.ul, b.last
  40abfc:	cmp	x8, x9
  40ac00:	b.hi	40ac1c <error@@Base+0x8d80>  // b.pmore
  40ac04:	lsr	x11, x8, #3
  40ac08:	and	x11, x11, #0x1ffffffffffffff8
  40ac0c:	ldr	x12, [x25, x11]
  40ac10:	lsl	x13, x14, x8
  40ac14:	orr	x12, x12, x13
  40ac18:	str	x12, [x25, x11]
  40ac1c:	add	x8, x8, #0x1
  40ac20:	cmp	x8, #0x100
  40ac24:	b.ne	40abf4 <error@@Base+0x8d58>  // b.any
  40ac28:	mov	w26, #0x1                   	// #1
  40ac2c:	b	40aa80 <error@@Base+0x8be4>
  40ac30:	ldr	x8, [sp, #24]
  40ac34:	ldr	x0, [x27]
  40ac38:	mov	w19, #0x1                   	// #1
  40ac3c:	bfi	x19, x8, #1, #63
  40ac40:	lsl	x1, x19, #2
  40ac44:	bl	401a20 <realloc@plt>
  40ac48:	cbz	x0, 40b568 <error@@Base+0x96cc>
  40ac4c:	ldr	x8, [x27, #40]
  40ac50:	ldr	x28, [sp, #48]
  40ac54:	sub	x21, x29, #0x50
  40ac58:	str	x0, [x27]
  40ac5c:	str	x19, [sp, #24]
  40ac60:	b	40ab00 <error@@Base+0x8c64>
  40ac64:	ldr	x8, [sp, #16]
  40ac68:	ldr	x0, [x20, #8]
  40ac6c:	mov	w21, #0x1                   	// #1
  40ac70:	bfi	x21, x8, #1, #63
  40ac74:	lsl	x19, x21, #2
  40ac78:	mov	x1, x19
  40ac7c:	bl	401a20 <realloc@plt>
  40ac80:	ldr	x8, [x20, #16]
  40ac84:	str	x0, [sp, #8]
  40ac88:	mov	x1, x19
  40ac8c:	mov	x0, x8
  40ac90:	bl	401a20 <realloc@plt>
  40ac94:	ldr	x8, [sp, #8]
  40ac98:	mov	x19, x0
  40ac9c:	mov	x0, x8
  40aca0:	cbz	x8, 40b578 <error@@Base+0x96dc>
  40aca4:	cbz	x19, 40b578 <error@@Base+0x96dc>
  40aca8:	ldr	x8, [x20, #64]
  40acac:	stp	x0, x19, [x20, #8]
  40acb0:	str	x21, [sp, #16]
  40acb4:	sub	x21, x29, #0x50
  40acb8:	mov	w14, #0x1                   	// #1
  40acbc:	b	40abd4 <error@@Base+0x8d38>
  40acc0:	ldr	x8, [x28, #72]
  40acc4:	add	x8, x8, w24, sxtw
  40acc8:	str	x8, [x28, #72]
  40accc:	ldr	w8, [sp, #36]
  40acd0:	cbz	w8, 40ace4 <error@@Base+0x8e48>
  40acd4:	ldp	q0, q1, [x25]
  40acd8:	mvn	v0.16b, v0.16b
  40acdc:	mvn	v1.16b, v1.16b
  40ace0:	stp	q0, q1, [x25]
  40ace4:	ldr	w8, [x23, #180]
  40ace8:	cmp	w8, #0x2
  40acec:	b.lt	40ad14 <error@@Base+0x8e78>  // b.tstop
  40acf0:	ldr	x9, [x23, #120]
  40acf4:	mov	x10, xzr
  40acf8:	ldr	x11, [x9, x10]
  40acfc:	ldr	x12, [x25, x10]
  40ad00:	and	x11, x12, x11
  40ad04:	str	x11, [x25, x10]
  40ad08:	add	x10, x10, #0x8
  40ad0c:	cmp	x10, #0x20
  40ad10:	b.ne	40acf8 <error@@Base+0x8e5c>  // b.any
  40ad14:	ldr	x9, [x27, #40]
  40ad18:	cbnz	x9, 40ad34 <error@@Base+0x8e98>
  40ad1c:	ldr	x9, [x27, #48]
  40ad20:	cbnz	x9, 40ad34 <error@@Base+0x8e98>
  40ad24:	ldr	x9, [x27, #56]
  40ad28:	cbnz	x9, 40ad34 <error@@Base+0x8e98>
  40ad2c:	ldr	x9, [x27, #64]
  40ad30:	cbz	x9, 40b3ec <error@@Base+0x9550>
  40ad34:	ldrb	w8, [x23, #176]
  40ad38:	mov	w9, #0x6                   	// #6
  40ad3c:	add	x3, sp, #0x50
  40ad40:	mov	x0, x23
  40ad44:	orr	w8, w8, #0x2
  40ad48:	mov	x1, xzr
  40ad4c:	mov	x2, xzr
  40ad50:	strb	w8, [x23, #176]
  40ad54:	str	w9, [sp, #88]
  40ad58:	str	x27, [sp, #80]
  40ad5c:	bl	40b5ac <error@@Base+0x9710>
  40ad60:	cbz	x0, 40b56c <error@@Base+0x96d0>
  40ad64:	mov	x19, x0
  40ad68:	mov	x8, xzr
  40ad6c:	ldr	x9, [x25, x8]
  40ad70:	cbnz	x9, 40ad8c <error@@Base+0x8ef0>
  40ad74:	add	x8, x8, #0x8
  40ad78:	cmp	x8, #0x20
  40ad7c:	b.ne	40ad6c <error@@Base+0x8ed0>  // b.any
  40ad80:	mov	x0, x25
  40ad84:	bl	401b80 <free@plt>
  40ad88:	b	40add4 <error@@Base+0x8f38>
  40ad8c:	mov	w8, #0x3                   	// #3
  40ad90:	add	x3, sp, #0x50
  40ad94:	mov	x0, x23
  40ad98:	mov	x1, xzr
  40ad9c:	mov	x2, xzr
  40ada0:	str	w8, [sp, #88]
  40ada4:	str	x25, [sp, #80]
  40ada8:	bl	40b5ac <error@@Base+0x9710>
  40adac:	cbz	x0, 40b56c <error@@Base+0x96d0>
  40adb0:	mov	w8, #0xa                   	// #10
  40adb4:	mov	x1, x0
  40adb8:	stur	w8, [x29, #-72]
  40adbc:	sub	x3, x29, #0x50
  40adc0:	mov	x0, x23
  40adc4:	mov	x2, x19
  40adc8:	bl	40b5ac <error@@Base+0x9710>
  40adcc:	mov	x19, x0
  40add0:	cbz	x0, 40b56c <error@@Base+0x96d0>
  40add4:	cbz	x19, 40a4c0 <error@@Base+0x8624>
  40add8:	ldr	x25, [sp, #56]
  40addc:	b	40aee8 <error@@Base+0x904c>
  40ade0:	mov	w19, #0x9                   	// #9
  40ade4:	mov	w8, #0x6                   	// #6
  40ade8:	mov	x0, x23
  40adec:	mov	x1, xzr
  40adf0:	mov	x2, xzr
  40adf4:	mov	x3, x22
  40adf8:	str	w8, [x22]
  40adfc:	bl	40b5ac <error@@Base+0x9710>
  40ae00:	mov	x25, x0
  40ae04:	mov	x0, x23
  40ae08:	mov	x1, xzr
  40ae0c:	mov	x2, xzr
  40ae10:	mov	x3, x22
  40ae14:	str	w19, [x22]
  40ae18:	bl	40b5ac <error@@Base+0x9710>
  40ae1c:	mov	x24, x0
  40ae20:	mov	w8, #0xa                   	// #10
  40ae24:	sub	x3, x29, #0x50
  40ae28:	mov	x0, x23
  40ae2c:	mov	x1, x25
  40ae30:	mov	x2, x24
  40ae34:	stur	w8, [x29, #-72]
  40ae38:	bl	40b5ac <error@@Base+0x9710>
  40ae3c:	cbz	x25, 40ae4c <error@@Base+0x8fb0>
  40ae40:	cbz	x24, 40ae4c <error@@Base+0x8fb0>
  40ae44:	mov	x19, x0
  40ae48:	cbnz	x0, 40ae70 <error@@Base+0x8fd4>
  40ae4c:	mov	x19, xzr
  40ae50:	b	40b42c <error@@Base+0x9590>
  40ae54:	mov	x0, x23
  40ae58:	mov	x1, xzr
  40ae5c:	mov	x2, xzr
  40ae60:	mov	x3, x22
  40ae64:	bl	40b5ac <error@@Base+0x9710>
  40ae68:	mov	x19, x0
  40ae6c:	cbz	x0, 40b42c <error@@Base+0x9590>
  40ae70:	ldr	x2, [sp, #56]
  40ae74:	mov	x0, x22
  40ae78:	mov	x1, x28
  40ae7c:	bl	409b88 <error@@Base+0x7cec>
  40ae80:	ldr	x8, [x28, #72]
  40ae84:	add	x8, x8, w0, sxtw
  40ae88:	str	x8, [x28, #72]
  40ae8c:	b	40b344 <error@@Base+0x94a8>
  40ae90:	ldrb	w8, [x22, #8]
  40ae94:	mov	x1, x0
  40ae98:	cmp	w8, #0x9
  40ae9c:	b.ne	40b510 <error@@Base+0x9674>  // b.any
  40aea0:	mov	x25, x21
  40aea4:	cmp	x20, #0x8
  40aea8:	b.hi	40aec4 <error@@Base+0x9028>  // b.pmore
  40aeac:	ldr	x8, [x23, #168]
  40aeb0:	mov	w9, #0x1                   	// #1
  40aeb4:	lsl	w9, w9, w20
  40aeb8:	sxtw	x9, w9
  40aebc:	orr	x8, x8, x9
  40aec0:	str	x8, [x23, #168]
  40aec4:	mov	w8, #0x11                  	// #17
  40aec8:	sub	x3, x29, #0x50
  40aecc:	mov	x0, x23
  40aed0:	mov	x2, xzr
  40aed4:	stur	w8, [x29, #-72]
  40aed8:	bl	40b5ac <error@@Base+0x9710>
  40aedc:	mov	x19, x0
  40aee0:	cbz	x0, 40a678 <error@@Base+0x87dc>
  40aee4:	str	x20, [x19, #40]
  40aee8:	mov	x0, x22
  40aeec:	mov	x1, x28
  40aef0:	mov	x2, x25
  40aef4:	bl	409b88 <error@@Base+0x7cec>
  40aef8:	ldr	x8, [x28, #72]
  40aefc:	mov	w26, #0x1                   	// #1
  40af00:	mov	w21, #0xa                   	// #10
  40af04:	mov	w20, #0x10                  	// #16
  40af08:	add	x8, x8, w0, sxtw
  40af0c:	str	x8, [x28, #72]
  40af10:	ldrb	w8, [x22, #8]
  40af14:	cmp	w8, #0x17
  40af18:	b.hi	40b344 <error@@Base+0x94a8>  // b.pmore
  40af1c:	mov	w10, #0x800                 	// #2048
  40af20:	lsl	w9, w26, w8
  40af24:	movk	w10, #0x8c, lsl #16
  40af28:	tst	w9, w10
  40af2c:	b.eq	40b344 <error@@Base+0x94a8>  // b.none
  40af30:	ldr	q0, [x22]
  40af34:	ldr	x24, [x28, #72]
  40af38:	cmp	w8, #0x17
  40af3c:	str	q0, [sp, #80]
  40af40:	b.ne	40af7c <error@@Base+0x90e0>  // b.any
  40af44:	mov	x0, x28
  40af48:	mov	x1, x22
  40af4c:	mov	x2, x25
  40af50:	bl	40c3c8 <error@@Base+0xa52c>
  40af54:	cmn	x0, #0x1
  40af58:	b.ne	40af94 <error@@Base+0x90f8>  // b.any
  40af5c:	ldrb	w8, [x22, #8]
  40af60:	cmp	w8, #0x1
  40af64:	b.ne	40b190 <error@@Base+0x92f4>  // b.any
  40af68:	ldrb	w9, [x22]
  40af6c:	cmp	w9, #0x2c
  40af70:	b.ne	40b190 <error@@Base+0x92f4>  // b.any
  40af74:	mov	x27, xzr
  40af78:	b	40afa4 <error@@Base+0x9108>
  40af7c:	cmp	w8, #0x12
  40af80:	cset	w27, eq  // eq = none
  40af84:	cmp	w8, #0x13
  40af88:	mov	w8, #0x1                   	// #1
  40af8c:	cneg	x26, x8, ne  // ne = any
  40af90:	b	40b010 <error@@Base+0x9174>
  40af94:	mov	x27, x0
  40af98:	cmn	x0, #0x2
  40af9c:	b.eq	40b1a0 <error@@Base+0x9304>  // b.none
  40afa0:	ldr	w8, [x22, #8]
  40afa4:	and	w8, w8, #0xff
  40afa8:	cmp	w8, #0x18
  40afac:	mov	x26, x27
  40afb0:	b.eq	40afe4 <error@@Base+0x9148>  // b.none
  40afb4:	cmp	w8, #0x1
  40afb8:	b.ne	40b1a0 <error@@Base+0x9304>  // b.any
  40afbc:	ldrb	w8, [x22]
  40afc0:	cmp	w8, #0x2c
  40afc4:	b.ne	40b1a0 <error@@Base+0x9304>  // b.any
  40afc8:	mov	x0, x28
  40afcc:	mov	x1, x22
  40afd0:	mov	x2, x25
  40afd4:	bl	40c3c8 <error@@Base+0xa52c>
  40afd8:	mov	x26, x0
  40afdc:	cmn	x0, #0x2
  40afe0:	b.eq	40b1a0 <error@@Base+0x9304>  // b.none
  40afe4:	cmn	x26, #0x1
  40afe8:	b.eq	40aff4 <error@@Base+0x9158>  // b.none
  40afec:	cmp	x27, x26
  40aff0:	b.gt	40b2e4 <error@@Base+0x9448>
  40aff4:	ldrb	w8, [x22, #8]
  40aff8:	cmp	w8, #0x18
  40affc:	b.ne	40b2e4 <error@@Base+0x9448>  // b.any
  40b000:	cmn	x26, #0x1
  40b004:	csel	x8, x27, x26, eq  // eq = none
  40b008:	cmp	x8, #0x8, lsl #12
  40b00c:	b.ge	40b318 <error@@Base+0x947c>  // b.tcont
  40b010:	mov	x0, x22
  40b014:	mov	x1, x28
  40b018:	mov	x2, x25
  40b01c:	bl	409b88 <error@@Base+0x7cec>
  40b020:	ldr	x8, [x28, #72]
  40b024:	add	x8, x8, w0, sxtw
  40b028:	str	x8, [x28, #72]
  40b02c:	cbz	x19, 40b1f8 <error@@Base+0x935c>
  40b030:	orr	x8, x26, x27
  40b034:	cbz	x8, 40b200 <error@@Base+0x9364>
  40b038:	subs	x28, x27, #0x1
  40b03c:	b.ge	40b250 <error@@Base+0x93b4>  // b.tcont
  40b040:	mov	x24, xzr
  40b044:	mov	x28, x19
  40b048:	ldrb	w8, [x28, #48]
  40b04c:	cmp	w8, #0x11
  40b050:	b.ne	40b0b8 <error@@Base+0x921c>  // b.any
  40b054:	ldr	x8, [x28, #40]
  40b058:	mov	x10, x28
  40b05c:	mov	x9, x10
  40b060:	ldr	x10, [x10, #8]
  40b064:	cbnz	x10, 40b05c <error@@Base+0x91c0>
  40b068:	ldr	x10, [x9, #16]
  40b06c:	cbnz	x10, 40b05c <error@@Base+0x91c0>
  40b070:	ldr	w10, [x9, #48]
  40b074:	and	w11, w10, #0xff
  40b078:	cmp	w11, #0x11
  40b07c:	b.ne	40b094 <error@@Base+0x91f8>  // b.any
  40b080:	ldr	x11, [x9, #40]
  40b084:	cmp	x11, x8
  40b088:	b.ne	40b094 <error@@Base+0x91f8>  // b.any
  40b08c:	orr	w10, w10, #0x80000
  40b090:	str	w10, [x9, #48]
  40b094:	ldr	x11, [x9]
  40b098:	cbz	x11, 40b0b8 <error@@Base+0x921c>
  40b09c:	ldr	x10, [x11, #16]
  40b0a0:	cmp	x10, x9
  40b0a4:	mov	x9, x11
  40b0a8:	b.eq	40b070 <error@@Base+0x91d4>  // b.none
  40b0ac:	mov	x9, x11
  40b0b0:	cbz	x10, 40b070 <error@@Base+0x91d4>
  40b0b4:	b	40b05c <error@@Base+0x91c0>
  40b0b8:	cmn	x26, #0x1
  40b0bc:	cinc	w8, w21, eq  // eq = none
  40b0c0:	sub	x3, x29, #0x50
  40b0c4:	mov	x0, x23
  40b0c8:	mov	x1, x28
  40b0cc:	mov	x2, xzr
  40b0d0:	stur	w8, [x29, #-72]
  40b0d4:	bl	40b5ac <error@@Base+0x9710>
  40b0d8:	cbz	x0, 40b2c8 <error@@Base+0x942c>
  40b0dc:	add	x8, x27, #0x2
  40b0e0:	mov	x25, x0
  40b0e4:	cmp	x8, x26
  40b0e8:	b.gt	40b14c <error@@Base+0x92b0>
  40b0ec:	add	x27, x27, #0x1
  40b0f0:	mov	x0, x28
  40b0f4:	mov	x1, x23
  40b0f8:	bl	40c4a8 <error@@Base+0xa60c>
  40b0fc:	mov	x28, x0
  40b100:	sub	x3, x29, #0x50
  40b104:	mov	x0, x23
  40b108:	mov	x1, x25
  40b10c:	mov	x2, x28
  40b110:	stur	w20, [x29, #-72]
  40b114:	bl	40b5ac <error@@Base+0x9710>
  40b118:	cbz	x28, 40b2c8 <error@@Base+0x942c>
  40b11c:	mov	x1, x0
  40b120:	cbz	x0, 40b2c8 <error@@Base+0x942c>
  40b124:	sub	x3, x29, #0x50
  40b128:	mov	x0, x23
  40b12c:	mov	x2, xzr
  40b130:	stur	w21, [x29, #-72]
  40b134:	bl	40b5ac <error@@Base+0x9710>
  40b138:	cbz	x0, 40b2c8 <error@@Base+0x942c>
  40b13c:	add	x27, x27, #0x1
  40b140:	mov	x25, x0
  40b144:	cmp	x27, x26
  40b148:	b.lt	40b0f0 <error@@Base+0x9254>  // b.tstop
  40b14c:	ldr	x28, [sp, #48]
  40b150:	mov	w26, #0x1                   	// #1
  40b154:	cbz	x24, 40b17c <error@@Base+0x92e0>
  40b158:	sub	x3, x29, #0x50
  40b15c:	mov	x0, x23
  40b160:	mov	x1, x24
  40b164:	mov	x2, x25
  40b168:	stur	w20, [x29, #-72]
  40b16c:	bl	40b5ac <error@@Base+0x9710>
  40b170:	ldr	x25, [sp, #56]
  40b174:	mov	x24, x0
  40b178:	b	40b1bc <error@@Base+0x9320>
  40b17c:	mov	x24, x25
  40b180:	ldr	x25, [sp, #56]
  40b184:	cmp	x24, #0x0
  40b188:	cset	w8, eq  // eq = none
  40b18c:	b	40b1d4 <error@@Base+0x9338>
  40b190:	ldr	x8, [sp, #40]
  40b194:	mov	x24, xzr
  40b198:	str	w21, [x8]
  40b19c:	b	40b1bc <error@@Base+0x9320>
  40b1a0:	tbz	w25, #21, 40b2f4 <error@@Base+0x9458>
  40b1a4:	str	x24, [x28, #72]
  40b1a8:	ldr	q0, [sp, #80]
  40b1ac:	mov	w26, #0x1                   	// #1
  40b1b0:	mov	x24, x19
  40b1b4:	str	q0, [x22]
  40b1b8:	strb	w26, [x22, #8]
  40b1bc:	cmp	x24, #0x0
  40b1c0:	cset	w8, eq  // eq = none
  40b1c4:	cbnz	x24, 40b1d4 <error@@Base+0x9338>
  40b1c8:	ldr	x9, [sp, #40]
  40b1cc:	ldr	w9, [x9]
  40b1d0:	cbnz	w9, 40b3a8 <error@@Base+0x950c>
  40b1d4:	mov	x19, x24
  40b1d8:	tbz	w25, #24, 40af10 <error@@Base+0x9074>
  40b1dc:	ldrb	w9, [x22, #8]
  40b1e0:	cmp	w9, #0x17
  40b1e4:	b.eq	40b330 <error@@Base+0x9494>  // b.none
  40b1e8:	cmp	w9, #0xb
  40b1ec:	mov	x19, x24
  40b1f0:	b.ne	40af10 <error@@Base+0x9074>  // b.any
  40b1f4:	b	40b330 <error@@Base+0x9494>
  40b1f8:	mov	x24, xzr
  40b1fc:	b	40b2dc <error@@Base+0x9440>
  40b200:	mov	x8, x19
  40b204:	mov	w26, #0x1                   	// #1
  40b208:	mov	x24, x8
  40b20c:	ldr	x8, [x8, #8]
  40b210:	cbnz	x8, 40b208 <error@@Base+0x936c>
  40b214:	ldr	x8, [x24, #16]
  40b218:	cbnz	x8, 40b208 <error@@Base+0x936c>
  40b21c:	add	x0, x24, #0x28
  40b220:	bl	409074 <error@@Base+0x71d8>
  40b224:	ldr	x9, [x24]
  40b228:	cbz	x9, 40b248 <error@@Base+0x93ac>
  40b22c:	ldr	x8, [x9, #16]
  40b230:	cmp	x8, x24
  40b234:	mov	x24, x9
  40b238:	b.eq	40b21c <error@@Base+0x9380>  // b.none
  40b23c:	mov	x24, x9
  40b240:	cbz	x8, 40b21c <error@@Base+0x9380>
  40b244:	b	40b208 <error@@Base+0x936c>
  40b248:	mov	x24, xzr
  40b24c:	b	40b1bc <error@@Base+0x9320>
  40b250:	mov	x24, x19
  40b254:	mov	x25, x19
  40b258:	b.eq	40b2a0 <error@@Base+0x9404>  // b.none
  40b25c:	mov	x25, x19
  40b260:	mov	x24, x19
  40b264:	mov	x0, x25
  40b268:	mov	x1, x23
  40b26c:	bl	40c4a8 <error@@Base+0xa60c>
  40b270:	mov	x25, x0
  40b274:	sub	x3, x29, #0x50
  40b278:	mov	x0, x23
  40b27c:	mov	x1, x24
  40b280:	mov	x2, x25
  40b284:	stur	w20, [x29, #-72]
  40b288:	bl	40b5ac <error@@Base+0x9710>
  40b28c:	cbz	x25, 40b2c8 <error@@Base+0x942c>
  40b290:	mov	x24, x0
  40b294:	cbz	x0, 40b2c8 <error@@Base+0x942c>
  40b298:	subs	x28, x28, #0x1
  40b29c:	b.ne	40b264 <error@@Base+0x93c8>  // b.any
  40b2a0:	cmp	x27, x26
  40b2a4:	b.ne	40b2b4 <error@@Base+0x9418>  // b.any
  40b2a8:	ldr	x28, [sp, #48]
  40b2ac:	mov	w26, #0x1                   	// #1
  40b2b0:	b	40b180 <error@@Base+0x92e4>
  40b2b4:	mov	x0, x25
  40b2b8:	mov	x1, x23
  40b2bc:	bl	40c4a8 <error@@Base+0xa60c>
  40b2c0:	mov	x28, x0
  40b2c4:	cbnz	x0, 40b048 <error@@Base+0x91ac>
  40b2c8:	ldp	x8, x28, [sp, #40]
  40b2cc:	ldr	x25, [sp, #56]
  40b2d0:	mov	w9, #0xc                   	// #12
  40b2d4:	mov	x24, xzr
  40b2d8:	str	w9, [x8]
  40b2dc:	mov	w26, #0x1                   	// #1
  40b2e0:	b	40b1bc <error@@Base+0x9320>
  40b2e4:	ldr	x8, [sp, #40]
  40b2e8:	mov	x24, xzr
  40b2ec:	mov	w26, #0x1                   	// #1
  40b2f0:	b	40b198 <error@@Base+0x92fc>
  40b2f4:	ldrb	w8, [x22, #8]
  40b2f8:	ldr	x9, [sp, #40]
  40b2fc:	mov	x24, xzr
  40b300:	mov	w26, #0x1                   	// #1
  40b304:	cmp	w8, #0x2
  40b308:	mov	w8, #0x9                   	// #9
  40b30c:	cinc	w8, w8, ne  // ne = any
  40b310:	str	w8, [x9]
  40b314:	b	40b1bc <error@@Base+0x9320>
  40b318:	ldr	x8, [sp, #40]
  40b31c:	mov	w9, #0xf                   	// #15
  40b320:	mov	x24, xzr
  40b324:	mov	w26, #0x1                   	// #1
  40b328:	str	w9, [x8]
  40b32c:	b	40b1bc <error@@Base+0x9320>
  40b330:	ldr	x20, [sp, #40]
  40b334:	tbz	w8, #0, 40b368 <error@@Base+0x94cc>
  40b338:	mov	x19, xzr
  40b33c:	mov	w8, #0xd                   	// #13
  40b340:	str	w8, [x20]
  40b344:	mov	x0, x19
  40b348:	ldp	x20, x19, [sp, #272]
  40b34c:	ldp	x22, x21, [sp, #256]
  40b350:	ldp	x24, x23, [sp, #240]
  40b354:	ldp	x26, x25, [sp, #224]
  40b358:	ldp	x28, x27, [sp, #208]
  40b35c:	ldp	x29, x30, [sp, #192]
  40b360:	add	sp, sp, #0x120
  40b364:	ret
  40b368:	mov	x19, x24
  40b36c:	ldr	x24, [x24, #8]
  40b370:	cbnz	x24, 40b368 <error@@Base+0x94cc>
  40b374:	ldr	x24, [x19, #16]
  40b378:	cbnz	x24, 40b368 <error@@Base+0x94cc>
  40b37c:	add	x0, x19, #0x28
  40b380:	bl	409074 <error@@Base+0x71d8>
  40b384:	ldr	x8, [x19]
  40b388:	cbz	x8, 40b338 <error@@Base+0x949c>
  40b38c:	ldr	x24, [x8, #16]
  40b390:	cmp	x24, x19
  40b394:	mov	x19, x8
  40b398:	b.eq	40b37c <error@@Base+0x94e0>  // b.none
  40b39c:	mov	x19, x8
  40b3a0:	cbz	x24, 40b37c <error@@Base+0x94e0>
  40b3a4:	b	40b368 <error@@Base+0x94cc>
  40b3a8:	cbz	x19, 40b344 <error@@Base+0x94a8>
  40b3ac:	mov	x20, x19
  40b3b0:	ldr	x19, [x19, #8]
  40b3b4:	cbnz	x19, 40b3ac <error@@Base+0x9510>
  40b3b8:	ldr	x19, [x20, #16]
  40b3bc:	cbnz	x19, 40b3ac <error@@Base+0x9510>
  40b3c0:	add	x0, x20, #0x28
  40b3c4:	bl	409074 <error@@Base+0x71d8>
  40b3c8:	ldr	x8, [x20]
  40b3cc:	cbz	x8, 40a81c <error@@Base+0x8980>
  40b3d0:	ldr	x19, [x8, #16]
  40b3d4:	cmp	x19, x20
  40b3d8:	mov	x20, x8
  40b3dc:	b.eq	40b3c0 <error@@Base+0x9524>  // b.none
  40b3e0:	mov	x20, x8
  40b3e4:	cbz	x19, 40b3c0 <error@@Base+0x9524>
  40b3e8:	b	40b3ac <error@@Base+0x9510>
  40b3ec:	cmp	w8, #0x2
  40b3f0:	b.lt	40b404 <error@@Base+0x9568>  // b.tstop
  40b3f4:	ldr	x8, [x27, #72]
  40b3f8:	cbnz	x8, 40ad34 <error@@Base+0x8e98>
  40b3fc:	ldrb	w8, [x27, #32]
  40b400:	tbnz	w8, #0, 40ad34 <error@@Base+0x8e98>
  40b404:	mov	x0, x27
  40b408:	bl	409110 <error@@Base+0x7274>
  40b40c:	mov	w8, #0x3                   	// #3
  40b410:	add	x3, sp, #0x50
  40b414:	mov	x0, x23
  40b418:	mov	x1, xzr
  40b41c:	mov	x2, xzr
  40b420:	str	w8, [sp, #88]
  40b424:	str	x25, [sp, #80]
  40b428:	b	40adc8 <error@@Base+0x8f2c>
  40b42c:	mov	w8, #0xc                   	// #12
  40b430:	b	40b340 <error@@Base+0x94a4>
  40b434:	mov	w0, #0x7                   	// #7
  40b438:	b	40b448 <error@@Base+0x95ac>
  40b43c:	mov	w8, #0x2                   	// #2
  40b440:	b	40b570 <error@@Base+0x96d4>
  40b444:	mov	w0, #0x3                   	// #3
  40b448:	ldp	x20, x28, [sp, #40]
  40b44c:	str	w0, [x20]
  40b450:	mov	x0, x25
  40b454:	bl	401b80 <free@plt>
  40b458:	mov	x0, x27
  40b45c:	bl	409110 <error@@Base+0x7274>
  40b460:	mov	x19, xzr
  40b464:	b	40add4 <error@@Base+0x8f38>
  40b468:	mov	x19, xzr
  40b46c:	mov	w8, #0x6                   	// #6
  40b470:	b	40b340 <error@@Base+0x94a4>
  40b474:	mov	x0, x25
  40b478:	bl	401b80 <free@plt>
  40b47c:	mov	x0, x27
  40b480:	bl	401b80 <free@plt>
  40b484:	mov	w8, #0xc                   	// #12
  40b488:	mov	x19, xzr
  40b48c:	str	w8, [x20]
  40b490:	b	40add4 <error@@Base+0x8f38>
  40b494:	mov	x20, xzr
  40b498:	mov	x19, xzr
  40b49c:	b	40b4a8 <error@@Base+0x960c>
  40b4a0:	mov	w19, #0x2                   	// #2
  40b4a4:	mov	w20, #0x80                  	// #128
  40b4a8:	bl	401b60 <__ctype_b_loc@plt>
  40b4ac:	ldr	x8, [x0]
  40b4b0:	ldr	x28, [sp, #48]
  40b4b4:	mov	w9, #0x1                   	// #1
  40b4b8:	add	x8, x8, x20, lsl #1
  40b4bc:	add	x11, x23, x19, lsl #3
  40b4c0:	mov	x10, xzr
  40b4c4:	add	x11, x11, #0xb8
  40b4c8:	add	x12, x20, x10
  40b4cc:	cmp	x12, #0x5f
  40b4d0:	b.eq	40b4dc <error@@Base+0x9640>  // b.none
  40b4d4:	ldrh	w12, [x8, x10, lsl #1]
  40b4d8:	tbz	w12, #3, 40b4ec <error@@Base+0x9650>
  40b4dc:	ldr	x12, [x11]
  40b4e0:	lsl	x13, x9, x10
  40b4e4:	orr	x12, x12, x13
  40b4e8:	str	x12, [x11]
  40b4ec:	add	x10, x10, #0x1
  40b4f0:	cmp	x10, #0x40
  40b4f4:	b.ne	40b4c8 <error@@Base+0x962c>  // b.any
  40b4f8:	add	x19, x19, #0x1
  40b4fc:	add	x20, x20, #0x40
  40b500:	cmp	x19, #0x4
  40b504:	add	x8, x8, #0x80
  40b508:	b.ne	40b4bc <error@@Base+0x9620>  // b.any
  40b50c:	b	40a704 <error@@Base+0x8868>
  40b510:	cbz	x1, 40b554 <error@@Base+0x96b8>
  40b514:	mov	x19, x1
  40b518:	ldr	x1, [x1, #8]
  40b51c:	cbnz	x1, 40b514 <error@@Base+0x9678>
  40b520:	ldr	x1, [x19, #16]
  40b524:	cbnz	x1, 40b514 <error@@Base+0x9678>
  40b528:	add	x0, x19, #0x28
  40b52c:	bl	409074 <error@@Base+0x71d8>
  40b530:	ldr	x8, [x19]
  40b534:	cbz	x8, 40b554 <error@@Base+0x96b8>
  40b538:	ldr	x1, [x8, #16]
  40b53c:	cmp	x1, x19
  40b540:	mov	x19, x8
  40b544:	b.eq	40b528 <error@@Base+0x968c>  // b.none
  40b548:	mov	x19, x8
  40b54c:	cbz	x1, 40b528 <error@@Base+0x968c>
  40b550:	b	40b514 <error@@Base+0x9678>
  40b554:	mov	x19, xzr
  40b558:	mov	w8, #0x8                   	// #8
  40b55c:	b	40a67c <error@@Base+0x87e0>
  40b560:	mov	w0, #0xb                   	// #11
  40b564:	b	40b448 <error@@Base+0x95ac>
  40b568:	ldr	x28, [sp, #48]
  40b56c:	mov	w8, #0xc                   	// #12
  40b570:	str	w8, [x20]
  40b574:	b	40b450 <error@@Base+0x95b4>
  40b578:	bl	401b80 <free@plt>
  40b57c:	mov	x0, x19
  40b580:	bl	401b80 <free@plt>
  40b584:	mov	w0, #0xc                   	// #12
  40b588:	b	40b448 <error@@Base+0x95ac>
  40b58c:	adrp	x0, 412000 <error@@Base+0x10164>
  40b590:	adrp	x1, 413000 <error@@Base+0x11164>
  40b594:	adrp	x3, 413000 <error@@Base+0x11164>
  40b598:	add	x0, x0, #0xf86
  40b59c:	add	x1, x1, #0x2d0
  40b5a0:	add	x3, x3, #0x2dc
  40b5a4:	mov	w2, #0xced                 	// #3309
  40b5a8:	bl	401c70 <__assert_fail@plt>
  40b5ac:	stp	x29, x30, [sp, #-48]!
  40b5b0:	stp	x22, x21, [sp, #16]
  40b5b4:	stp	x20, x19, [sp, #32]
  40b5b8:	ldr	w8, [x0, #128]
  40b5bc:	mov	x21, x3
  40b5c0:	mov	x19, x2
  40b5c4:	mov	x22, x0
  40b5c8:	cmp	w8, #0xf
  40b5cc:	mov	x20, x1
  40b5d0:	mov	x29, sp
  40b5d4:	b.eq	40b634 <error@@Base+0x9798>  // b.none
  40b5d8:	ldr	x0, [x22, #112]
  40b5dc:	add	w9, w8, #0x1
  40b5e0:	sxtw	x8, w8
  40b5e4:	add	x0, x0, x8, lsl #6
  40b5e8:	str	w9, [x22, #128]
  40b5ec:	str	xzr, [x0, #8]!
  40b5f0:	stp	x20, x19, [x0, #8]
  40b5f4:	ldr	q0, [x21]
  40b5f8:	mov	x9, #0xffffffffffffffff    	// #-1
  40b5fc:	stp	xzr, xzr, [x0, #24]
  40b600:	str	x9, [x0, #56]
  40b604:	stur	q0, [x0, #40]
  40b608:	ldr	w8, [x0, #48]
  40b60c:	and	w8, w8, #0xfff3ffff
  40b610:	str	w8, [x0, #48]
  40b614:	cbz	x20, 40b61c <error@@Base+0x9780>
  40b618:	str	x0, [x20]
  40b61c:	cbz	x19, 40b624 <error@@Base+0x9788>
  40b620:	str	x0, [x19]
  40b624:	ldp	x20, x19, [sp, #32]
  40b628:	ldp	x22, x21, [sp, #16]
  40b62c:	ldp	x29, x30, [sp], #48
  40b630:	ret
  40b634:	mov	w0, #0x3c8                 	// #968
  40b638:	bl	401970 <malloc@plt>
  40b63c:	cbz	x0, 40b624 <error@@Base+0x9788>
  40b640:	ldr	x9, [x22, #112]
  40b644:	mov	w8, wzr
  40b648:	str	x9, [x0]
  40b64c:	str	x0, [x22, #112]
  40b650:	str	wzr, [x22, #128]
  40b654:	b	40b5dc <error@@Base+0x9740>
  40b658:	sub	sp, sp, #0x80
  40b65c:	stp	x26, x25, [sp, #64]
  40b660:	stp	x20, x19, [sp, #112]
  40b664:	mov	x26, x1
  40b668:	mov	x20, x0
  40b66c:	mov	w0, #0x20                  	// #32
  40b670:	mov	w1, #0x1                   	// #1
  40b674:	stp	x29, x30, [sp, #48]
  40b678:	stp	x24, x23, [sp, #80]
  40b67c:	stp	x22, x21, [sp, #96]
  40b680:	add	x29, sp, #0x30
  40b684:	mov	x19, x5
  40b688:	mov	w23, w4
  40b68c:	mov	x24, x3
  40b690:	mov	x25, x2
  40b694:	str	xzr, [sp, #24]
  40b698:	bl	401a00 <calloc@plt>
  40b69c:	cbz	x0, 40b820 <error@@Base+0x9984>
  40b6a0:	mov	x21, x0
  40b6a4:	mov	w0, #0x50                  	// #80
  40b6a8:	mov	w1, #0x1                   	// #1
  40b6ac:	bl	401a00 <calloc@plt>
  40b6b0:	cbz	x0, 40b818 <error@@Base+0x997c>
  40b6b4:	mov	x22, x0
  40b6b8:	and	w8, w23, #0x1
  40b6bc:	strb	w8, [x0, #32]
  40b6c0:	add	x3, sp, #0x18
  40b6c4:	mov	x0, x26
  40b6c8:	mov	x1, x21
  40b6cc:	mov	x2, x22
  40b6d0:	mov	x4, x25
  40b6d4:	mov	x5, xzr
  40b6d8:	bl	40bc50 <error@@Base+0x9db4>
  40b6dc:	cbnz	w0, 40b830 <error@@Base+0x9994>
  40b6e0:	ldrb	w8, [x24]
  40b6e4:	cbz	w8, 40b710 <error@@Base+0x9874>
  40b6e8:	add	x9, x24, #0x1
  40b6ec:	mov	w10, #0x1                   	// #1
  40b6f0:	lsr	w11, w8, #3
  40b6f4:	and	x11, x11, #0x18
  40b6f8:	ldr	x12, [x21, x11]
  40b6fc:	lsl	x8, x10, x8
  40b700:	orr	x8, x12, x8
  40b704:	str	x8, [x21, x11]
  40b708:	ldrb	w8, [x9], #1
  40b70c:	cbnz	w8, 40b6f0 <error@@Base+0x9854>
  40b710:	tbz	w23, #0, 40b724 <error@@Base+0x9888>
  40b714:	ldp	q0, q1, [x21]
  40b718:	mvn	v0.16b, v0.16b
  40b71c:	mvn	v1.16b, v1.16b
  40b720:	stp	q0, q1, [x21]
  40b724:	ldr	w8, [x20, #180]
  40b728:	cmp	w8, #0x2
  40b72c:	b.lt	40b754 <error@@Base+0x98b8>  // b.tstop
  40b730:	ldr	x8, [x20, #120]
  40b734:	mov	x9, xzr
  40b738:	ldr	x10, [x8, x9]
  40b73c:	ldr	x11, [x21, x9]
  40b740:	and	x10, x11, x10
  40b744:	str	x10, [x21, x9]
  40b748:	add	x9, x9, #0x8
  40b74c:	cmp	x9, #0x20
  40b750:	b.ne	40b738 <error@@Base+0x989c>  // b.any
  40b754:	mov	w8, #0x3                   	// #3
  40b758:	add	x3, sp, #0x8
  40b75c:	mov	x0, x20
  40b760:	mov	x1, xzr
  40b764:	mov	x2, xzr
  40b768:	str	w8, [sp, #16]
  40b76c:	str	x21, [sp, #8]
  40b770:	bl	40b5ac <error@@Base+0x9710>
  40b774:	cbz	x0, 40b804 <error@@Base+0x9968>
  40b778:	ldr	w8, [x20, #180]
  40b77c:	mov	x23, x0
  40b780:	cmp	w8, #0x2
  40b784:	b.lt	40b7dc <error@@Base+0x9940>  // b.tstop
  40b788:	mov	w8, #0x6                   	// #6
  40b78c:	str	w8, [sp, #16]
  40b790:	str	x22, [sp, #8]
  40b794:	ldrb	w8, [x20, #176]
  40b798:	add	x3, sp, #0x8
  40b79c:	mov	x0, x20
  40b7a0:	mov	x1, xzr
  40b7a4:	orr	w8, w8, #0x2
  40b7a8:	mov	x2, xzr
  40b7ac:	strb	w8, [x20, #176]
  40b7b0:	bl	40b5ac <error@@Base+0x9710>
  40b7b4:	cbz	x0, 40b804 <error@@Base+0x9968>
  40b7b8:	mov	x2, x0
  40b7bc:	mov	w8, #0xa                   	// #10
  40b7c0:	sub	x3, x29, #0x10
  40b7c4:	mov	x0, x20
  40b7c8:	mov	x1, x23
  40b7cc:	stur	w8, [x29, #-8]
  40b7d0:	bl	40b5ac <error@@Base+0x9710>
  40b7d4:	mov	x23, x0
  40b7d8:	b	40b7e4 <error@@Base+0x9948>
  40b7dc:	mov	x0, x22
  40b7e0:	bl	409110 <error@@Base+0x7274>
  40b7e4:	mov	x0, x23
  40b7e8:	ldp	x20, x19, [sp, #112]
  40b7ec:	ldp	x22, x21, [sp, #96]
  40b7f0:	ldp	x24, x23, [sp, #80]
  40b7f4:	ldp	x26, x25, [sp, #64]
  40b7f8:	ldp	x29, x30, [sp, #48]
  40b7fc:	add	sp, sp, #0x80
  40b800:	ret
  40b804:	mov	x0, x21
  40b808:	bl	401b80 <free@plt>
  40b80c:	mov	x0, x22
  40b810:	bl	409110 <error@@Base+0x7274>
  40b814:	b	40b820 <error@@Base+0x9984>
  40b818:	mov	x0, x21
  40b81c:	bl	401b80 <free@plt>
  40b820:	mov	x23, xzr
  40b824:	mov	w8, #0xc                   	// #12
  40b828:	str	w8, [x19]
  40b82c:	b	40b7e4 <error@@Base+0x9948>
  40b830:	mov	w25, w0
  40b834:	mov	x0, x21
  40b838:	bl	401b80 <free@plt>
  40b83c:	mov	x0, x22
  40b840:	bl	409110 <error@@Base+0x7274>
  40b844:	mov	x23, xzr
  40b848:	str	w25, [x19]
  40b84c:	b	40b7e4 <error@@Base+0x9948>
  40b850:	ldr	x9, [x1, #104]
  40b854:	ldr	x8, [x1, #72]
  40b858:	cmp	x9, x8
  40b85c:	b.le	40b8d0 <error@@Base+0x9a34>
  40b860:	ldr	x9, [x1, #8]
  40b864:	ldrb	w8, [x9, x8]
  40b868:	strb	w8, [x0]
  40b86c:	ldr	w9, [x1, #144]
  40b870:	cmp	w9, #0x2
  40b874:	b.lt	40b898 <error@@Base+0x99fc>  // b.tstop
  40b878:	ldr	x9, [x1, #72]
  40b87c:	ldr	x10, [x1, #48]
  40b880:	cmp	x9, x10
  40b884:	b.eq	40b898 <error@@Base+0x99fc>  // b.none
  40b888:	ldr	x10, [x1, #16]
  40b88c:	ldr	w9, [x10, x9, lsl #2]
  40b890:	cmn	w9, #0x1
  40b894:	b.eq	40b950 <error@@Base+0x9ab4>  // b.none
  40b898:	tbz	w2, #0, 40b8e0 <error@@Base+0x9a44>
  40b89c:	cmp	w8, #0x5c
  40b8a0:	b.ne	40b8e0 <error@@Base+0x9a44>  // b.any
  40b8a4:	ldr	x8, [x1, #72]
  40b8a8:	ldr	x9, [x1, #88]
  40b8ac:	add	x8, x8, #0x1
  40b8b0:	cmp	x8, x9
  40b8b4:	b.ge	40b950 <error@@Base+0x9ab4>  // b.tcont
  40b8b8:	ldr	x9, [x1, #8]
  40b8bc:	str	x8, [x1, #72]
  40b8c0:	ldrb	w9, [x9, x8]
  40b8c4:	mov	w8, #0x1                   	// #1
  40b8c8:	strb	w9, [x0]
  40b8cc:	b	40b954 <error@@Base+0x9ab8>
  40b8d0:	mov	w8, wzr
  40b8d4:	mov	w9, #0x2                   	// #2
  40b8d8:	strb	w9, [x0, #8]
  40b8dc:	b	40b970 <error@@Base+0x9ad4>
  40b8e0:	cmp	w8, #0x5c
  40b8e4:	b.gt	40b938 <error@@Base+0x9a9c>
  40b8e8:	cmp	w8, #0x2d
  40b8ec:	b.eq	40b95c <error@@Base+0x9ac0>  // b.none
  40b8f0:	cmp	w8, #0x5b
  40b8f4:	b.ne	40b950 <error@@Base+0x9ab4>  // b.any
  40b8f8:	ldr	x8, [x1, #72]
  40b8fc:	ldr	x9, [x1, #88]
  40b900:	add	x8, x8, #0x1
  40b904:	cmp	x8, x9
  40b908:	b.ge	40b978 <error@@Base+0x9adc>  // b.tcont
  40b90c:	ldr	x9, [x1, #8]
  40b910:	ldrb	w8, [x9, x8]
  40b914:	cmp	w8, #0x3d
  40b918:	strb	w8, [x0]
  40b91c:	b.eq	40b990 <error@@Base+0x9af4>  // b.none
  40b920:	cmp	w8, #0x3a
  40b924:	b.eq	40b998 <error@@Base+0x9afc>  // b.none
  40b928:	cmp	w8, #0x2e
  40b92c:	b.ne	40b97c <error@@Base+0x9ae0>  // b.any
  40b930:	mov	w8, #0x1a                  	// #26
  40b934:	b	40b9a0 <error@@Base+0x9b04>
  40b938:	cmp	w8, #0x5d
  40b93c:	b.eq	40b964 <error@@Base+0x9ac8>  // b.none
  40b940:	cmp	w8, #0x5e
  40b944:	b.ne	40b950 <error@@Base+0x9ab4>  // b.any
  40b948:	mov	w8, #0x19                  	// #25
  40b94c:	b	40b968 <error@@Base+0x9acc>
  40b950:	mov	w8, #0x1                   	// #1
  40b954:	strb	w8, [x0, #8]
  40b958:	b	40b970 <error@@Base+0x9ad4>
  40b95c:	mov	w8, #0x16                  	// #22
  40b960:	b	40b968 <error@@Base+0x9acc>
  40b964:	mov	w8, #0x15                  	// #21
  40b968:	strb	w8, [x0, #8]
  40b96c:	mov	w8, #0x1                   	// #1
  40b970:	mov	w0, w8
  40b974:	ret
  40b978:	strb	wzr, [x0]
  40b97c:	mov	w8, #0x1                   	// #1
  40b980:	mov	w9, #0x5b                  	// #91
  40b984:	strb	w8, [x0, #8]
  40b988:	strb	w9, [x0]
  40b98c:	b	40b970 <error@@Base+0x9ad4>
  40b990:	mov	w8, #0x1c                  	// #28
  40b994:	b	40b9a0 <error@@Base+0x9b04>
  40b998:	tbz	w2, #2, 40b97c <error@@Base+0x9ae0>
  40b99c:	mov	w8, #0x1e                  	// #30
  40b9a0:	strb	w8, [x0, #8]
  40b9a4:	mov	w8, #0x2                   	// #2
  40b9a8:	b	40b970 <error@@Base+0x9ad4>
  40b9ac:	sub	sp, sp, #0x30
  40b9b0:	stp	x29, x30, [sp, #32]
  40b9b4:	ldr	w8, [x1, #144]
  40b9b8:	ldr	x9, [x1, #72]
  40b9bc:	add	x29, sp, #0x20
  40b9c0:	cmp	w8, #0x1
  40b9c4:	b.eq	40ba34 <error@@Base+0x9b98>  // b.none
  40b9c8:	ldr	x8, [x1, #48]
  40b9cc:	add	x10, x9, #0x1
  40b9d0:	cmp	x10, x8
  40b9d4:	b.ge	40ba34 <error@@Base+0x9b98>  // b.tcont
  40b9d8:	ldr	x10, [x1, #16]
  40b9dc:	sub	x8, x8, x9
  40b9e0:	mov	w11, #0x1                   	// #1
  40b9e4:	add	x12, x10, x9, lsl #2
  40b9e8:	ldr	w13, [x12, x11, lsl #2]
  40b9ec:	cmn	w13, #0x1
  40b9f0:	b.ne	40ba08 <error@@Base+0x9b6c>  // b.any
  40b9f4:	add	x11, x11, #0x1
  40b9f8:	cmp	x8, x11
  40b9fc:	b.ne	40b9e8 <error@@Base+0x9b4c>  // b.any
  40ba00:	mov	x11, x8
  40ba04:	b	40ba10 <error@@Base+0x9b74>
  40ba08:	cmp	w11, #0x2
  40ba0c:	b.lt	40ba34 <error@@Base+0x9b98>  // b.tstop
  40ba10:	mov	w12, #0x1                   	// #1
  40ba14:	str	w12, [x0]
  40ba18:	ldr	w9, [x10, x9, lsl #2]
  40ba1c:	mov	w8, wzr
  40ba20:	str	w9, [x0, #8]
  40ba24:	ldr	x9, [x1, #72]
  40ba28:	add	x9, x9, w11, sxtw
  40ba2c:	str	x9, [x1, #72]
  40ba30:	b	40bc38 <error@@Base+0x9d9c>
  40ba34:	add	x8, x9, w3, sxtw
  40ba38:	str	x8, [x1, #72]
  40ba3c:	ldrb	w10, [x2, #8]
  40ba40:	sub	w9, w10, #0x16
  40ba44:	cmp	w9, #0x8
  40ba48:	b.hi	40bc28 <error@@Base+0x9d8c>  // b.pmore
  40ba4c:	adrp	x11, 413000 <error@@Base+0x11164>
  40ba50:	add	x11, x11, #0x48
  40ba54:	adr	x12, 40ba64 <error@@Base+0x9bc8>
  40ba58:	ldrb	w13, [x11, x9]
  40ba5c:	add	x12, x12, x13, lsl #2
  40ba60:	br	x12
  40ba64:	ldr	x9, [x1, #104]
  40ba68:	cmp	x9, x8
  40ba6c:	b.le	40bbac <error@@Base+0x9d10>
  40ba70:	ldrb	w9, [x2]
  40ba74:	mov	x8, xzr
  40ba78:	and	w10, w10, #0xff
  40ba7c:	cmp	w10, #0x1e
  40ba80:	b.ne	40ba8c <error@@Base+0x9bf0>  // b.any
  40ba84:	ldrb	w10, [x1, #139]
  40ba88:	cbnz	w10, 40bae0 <error@@Base+0x9c44>
  40ba8c:	ldr	x10, [x1, #72]
  40ba90:	ldr	x11, [x1, #8]
  40ba94:	add	x12, x10, #0x1
  40ba98:	str	x12, [x1, #72]
  40ba9c:	ldrb	w10, [x11, x10]
  40baa0:	ldr	x11, [x1, #104]
  40baa4:	cmp	x11, x12
  40baa8:	b.le	40bbac <error@@Base+0x9d10>
  40baac:	cmp	w9, w10, uxtb
  40bab0:	b.ne	40bac4 <error@@Base+0x9c28>  // b.any
  40bab4:	ldr	x11, [x1, #8]
  40bab8:	ldrb	w11, [x11, x12]
  40babc:	cmp	w11, #0x5d
  40bac0:	b.eq	40bbb4 <error@@Base+0x9d18>  // b.none
  40bac4:	ldr	x11, [x0, #8]
  40bac8:	strb	w10, [x11, x8]
  40bacc:	add	x8, x8, #0x1
  40bad0:	cmp	x8, #0x20
  40bad4:	b.eq	40bbac <error@@Base+0x9d10>  // b.none
  40bad8:	ldrb	w10, [x2, #8]
  40badc:	b	40ba78 <error@@Base+0x9bdc>
  40bae0:	ldrb	w10, [x1, #140]
  40bae4:	cbz	w10, 40bb68 <error@@Base+0x9ccc>
  40bae8:	ldr	x11, [x1, #72]
  40baec:	ldr	x13, [x1, #48]
  40baf0:	subs	x12, x13, x11
  40baf4:	b.eq	40bb08 <error@@Base+0x9c6c>  // b.none
  40baf8:	ldr	x10, [x1, #16]
  40bafc:	ldr	w10, [x10, x11, lsl #2]
  40bb00:	cmn	w10, #0x1
  40bb04:	b.eq	40bb88 <error@@Base+0x9cec>  // b.none
  40bb08:	ldr	x10, [x1, #24]
  40bb0c:	ldr	x14, [x1, #40]
  40bb10:	ldr	x15, [x1]
  40bb14:	ldr	x10, [x10, x11, lsl #3]
  40bb18:	add	x10, x14, x10
  40bb1c:	ldrsb	w10, [x15, x10]
  40bb20:	tbnz	w10, #31, 40bb88 <error@@Base+0x9cec>
  40bb24:	ldr	w14, [x1, #144]
  40bb28:	cmp	w14, #0x1
  40bb2c:	b.eq	40bb9c <error@@Base+0x9d00>  // b.none
  40bb30:	add	x14, x11, #0x1
  40bb34:	cmp	x14, x13
  40bb38:	b.ge	40bb9c <error@@Base+0x9d00>  // b.tcont
  40bb3c:	ldr	x13, [x1, #16]
  40bb40:	add	x14, x13, x11, lsl #2
  40bb44:	mov	w13, #0x1                   	// #1
  40bb48:	ldr	w15, [x14, x13, lsl #2]
  40bb4c:	cmn	w15, #0x1
  40bb50:	b.ne	40bba0 <error@@Base+0x9d04>  // b.any
  40bb54:	add	x13, x13, #0x1
  40bb58:	cmp	x12, x13
  40bb5c:	b.ne	40bb48 <error@@Base+0x9cac>  // b.any
  40bb60:	mov	x13, x12
  40bb64:	b	40bba0 <error@@Base+0x9d04>
  40bb68:	ldr	x10, [x1, #72]
  40bb6c:	ldr	x11, [x1, #40]
  40bb70:	ldr	x13, [x1]
  40bb74:	add	x12, x10, #0x1
  40bb78:	str	x12, [x1, #72]
  40bb7c:	add	x10, x10, x11
  40bb80:	ldrb	w10, [x13, x10]
  40bb84:	b	40baa0 <error@@Base+0x9c04>
  40bb88:	ldr	x10, [x1, #8]
  40bb8c:	add	x12, x11, #0x1
  40bb90:	str	x12, [x1, #72]
  40bb94:	ldrb	w10, [x10, x11]
  40bb98:	b	40baa0 <error@@Base+0x9c04>
  40bb9c:	mov	w13, #0x1                   	// #1
  40bba0:	add	x12, x11, w13, sxtw
  40bba4:	str	x12, [x1, #72]
  40bba8:	b	40baa0 <error@@Base+0x9c04>
  40bbac:	mov	w8, #0x7                   	// #7
  40bbb0:	b	40bc38 <error@@Base+0x9d9c>
  40bbb4:	add	x9, x12, #0x1
  40bbb8:	str	x9, [x1, #72]
  40bbbc:	ldr	x9, [x0, #8]
  40bbc0:	strb	wzr, [x9, w8, uxtw]
  40bbc4:	ldrb	w8, [x2, #8]
  40bbc8:	cmp	w8, #0x1e
  40bbcc:	b.eq	40bbec <error@@Base+0x9d50>  // b.none
  40bbd0:	cmp	w8, #0x1c
  40bbd4:	b.eq	40bbf4 <error@@Base+0x9d58>  // b.none
  40bbd8:	cmp	w8, #0x1a
  40bbdc:	mov	w8, wzr
  40bbe0:	b.ne	40bc38 <error@@Base+0x9d9c>  // b.any
  40bbe4:	mov	w9, #0x3                   	// #3
  40bbe8:	b	40bbf8 <error@@Base+0x9d5c>
  40bbec:	mov	w9, #0x4                   	// #4
  40bbf0:	b	40bbf8 <error@@Base+0x9d5c>
  40bbf4:	mov	w9, #0x2                   	// #2
  40bbf8:	mov	w8, wzr
  40bbfc:	str	w9, [x0]
  40bc00:	b	40bc38 <error@@Base+0x9d9c>
  40bc04:	tbnz	w5, #0, 40bc28 <error@@Base+0x9d8c>
  40bc08:	stp	x2, x0, [sp]
  40bc0c:	add	x0, sp, #0x10
  40bc10:	mov	x2, x4
  40bc14:	bl	40b850 <error@@Base+0x99b4>
  40bc18:	ldrb	w8, [sp, #24]
  40bc1c:	ldp	x2, x0, [sp]
  40bc20:	cmp	w8, #0x15
  40bc24:	b.ne	40bc48 <error@@Base+0x9dac>  // b.any
  40bc28:	str	wzr, [x0]
  40bc2c:	ldrb	w9, [x2]
  40bc30:	mov	w8, wzr
  40bc34:	strb	w9, [x0, #8]
  40bc38:	ldp	x29, x30, [sp, #32]
  40bc3c:	mov	w0, w8
  40bc40:	add	sp, sp, #0x30
  40bc44:	ret
  40bc48:	mov	w8, #0xb                   	// #11
  40bc4c:	b	40bc38 <error@@Base+0x9d9c>
  40bc50:	stp	x29, x30, [sp, #-64]!
  40bc54:	stp	x24, x23, [sp, #16]
  40bc58:	stp	x22, x21, [sp, #32]
  40bc5c:	stp	x20, x19, [sp, #48]
  40bc60:	mov	x21, x4
  40bc64:	mov	x23, x3
  40bc68:	mov	x22, x2
  40bc6c:	mov	x19, x1
  40bc70:	mov	x20, x0
  40bc74:	mov	x29, sp
  40bc78:	tbz	w5, #22, 40bcac <error@@Base+0x9e10>
  40bc7c:	adrp	x1, 413000 <error@@Base+0x11164>
  40bc80:	add	x1, x1, #0x342
  40bc84:	mov	x0, x21
  40bc88:	bl	401b50 <strcmp@plt>
  40bc8c:	cbz	w0, 40bca4 <error@@Base+0x9e08>
  40bc90:	adrp	x1, 413000 <error@@Base+0x11164>
  40bc94:	add	x1, x1, #0x348
  40bc98:	mov	x0, x21
  40bc9c:	bl	401b50 <strcmp@plt>
  40bca0:	cbnz	w0, 40bcac <error@@Base+0x9e10>
  40bca4:	adrp	x21, 413000 <error@@Base+0x11164>
  40bca8:	add	x21, x21, #0x34e
  40bcac:	ldr	x8, [x23]
  40bcb0:	ldr	x9, [x22, #72]
  40bcb4:	cmp	x8, x9
  40bcb8:	b.eq	40c24c <error@@Base+0xa3b0>  // b.none
  40bcbc:	mov	x0, x21
  40bcc0:	bl	4018b0 <wctype@plt>
  40bcc4:	ldr	x8, [x22, #72]
  40bcc8:	ldr	x9, [x22, #24]
  40bccc:	adrp	x1, 413000 <error@@Base+0x11164>
  40bcd0:	add	x1, x1, #0x2c2
  40bcd4:	add	x10, x8, #0x1
  40bcd8:	str	x10, [x22, #72]
  40bcdc:	str	x0, [x9, x8, lsl #3]
  40bce0:	mov	x0, x21
  40bce4:	bl	401b50 <strcmp@plt>
  40bce8:	cbz	w0, 40bdd0 <error@@Base+0x9f34>
  40bcec:	adrp	x1, 413000 <error@@Base+0x11164>
  40bcf0:	add	x1, x1, #0x354
  40bcf4:	mov	x0, x21
  40bcf8:	bl	401b50 <strcmp@plt>
  40bcfc:	cbz	w0, 40be10 <error@@Base+0x9f74>
  40bd00:	adrp	x1, 413000 <error@@Base+0x11164>
  40bd04:	add	x1, x1, #0x348
  40bd08:	mov	x0, x21
  40bd0c:	bl	401b50 <strcmp@plt>
  40bd10:	cbz	w0, 40be50 <error@@Base+0x9fb4>
  40bd14:	adrp	x1, 413000 <error@@Base+0x11164>
  40bd18:	add	x1, x1, #0x2ca
  40bd1c:	mov	x0, x21
  40bd20:	bl	401b50 <strcmp@plt>
  40bd24:	cbz	w0, 40be90 <error@@Base+0x9ff4>
  40bd28:	adrp	x1, 413000 <error@@Base+0x11164>
  40bd2c:	add	x1, x1, #0x34e
  40bd30:	mov	x0, x21
  40bd34:	bl	401b50 <strcmp@plt>
  40bd38:	cbz	w0, 40bed0 <error@@Base+0xa034>
  40bd3c:	adrp	x1, 413000 <error@@Base+0x11164>
  40bd40:	add	x1, x1, #0x373
  40bd44:	mov	x0, x21
  40bd48:	bl	401b50 <strcmp@plt>
  40bd4c:	cbz	w0, 40bf10 <error@@Base+0xa074>
  40bd50:	adrp	x1, 413000 <error@@Base+0x11164>
  40bd54:	add	x1, x1, #0x35a
  40bd58:	mov	x0, x21
  40bd5c:	bl	401b50 <strcmp@plt>
  40bd60:	cbz	w0, 40bf64 <error@@Base+0xa0c8>
  40bd64:	adrp	x1, 413000 <error@@Base+0x11164>
  40bd68:	add	x1, x1, #0x342
  40bd6c:	mov	x0, x21
  40bd70:	bl	401b50 <strcmp@plt>
  40bd74:	cbz	w0, 40bfa8 <error@@Base+0xa10c>
  40bd78:	adrp	x1, 413000 <error@@Base+0x11164>
  40bd7c:	add	x1, x1, #0x360
  40bd80:	mov	x0, x21
  40bd84:	bl	401b50 <strcmp@plt>
  40bd88:	cbz	w0, 40bfec <error@@Base+0xa150>
  40bd8c:	adrp	x1, 413000 <error@@Base+0x11164>
  40bd90:	add	x1, x1, #0x366
  40bd94:	mov	x0, x21
  40bd98:	bl	401b50 <strcmp@plt>
  40bd9c:	cbz	w0, 40c068 <error@@Base+0xa1cc>
  40bda0:	adrp	x1, 413000 <error@@Base+0x11164>
  40bda4:	add	x1, x1, #0x36c
  40bda8:	mov	x0, x21
  40bdac:	bl	401b50 <strcmp@plt>
  40bdb0:	cbz	w0, 40c0e4 <error@@Base+0xa248>
  40bdb4:	adrp	x1, 413000 <error@@Base+0x11164>
  40bdb8:	add	x1, x1, #0x372
  40bdbc:	mov	x0, x21
  40bdc0:	bl	401b50 <strcmp@plt>
  40bdc4:	cbz	w0, 40c160 <error@@Base+0xa2c4>
  40bdc8:	mov	w0, #0x4                   	// #4
  40bdcc:	b	40bf50 <error@@Base+0xa0b4>
  40bdd0:	bl	401b60 <__ctype_b_loc@plt>
  40bdd4:	ldr	x8, [x0]
  40bdd8:	mov	x9, xzr
  40bddc:	mov	w10, #0x1                   	// #1
  40bde0:	cbnz	x20, 40c030 <error@@Base+0xa194>
  40bde4:	ldrh	w11, [x8, x9, lsl #1]
  40bde8:	tbz	w11, #3, 40be00 <error@@Base+0x9f64>
  40bdec:	ubfx	x11, x9, #6, #2
  40bdf0:	ldr	x12, [x19, x11, lsl #3]
  40bdf4:	lsl	x13, x10, x9
  40bdf8:	orr	x12, x12, x13
  40bdfc:	str	x12, [x19, x11, lsl #3]
  40be00:	add	x9, x9, #0x1
  40be04:	cmp	x9, #0x100
  40be08:	b.ne	40bde4 <error@@Base+0x9f48>  // b.any
  40be0c:	b	40bf4c <error@@Base+0xa0b0>
  40be10:	bl	401b60 <__ctype_b_loc@plt>
  40be14:	ldr	x8, [x0]
  40be18:	mov	x9, xzr
  40be1c:	mov	w10, #0x1                   	// #1
  40be20:	cbnz	x20, 40c0ac <error@@Base+0xa210>
  40be24:	ldrh	w11, [x8, x9, lsl #1]
  40be28:	tbz	w11, #1, 40be40 <error@@Base+0x9fa4>
  40be2c:	ubfx	x11, x9, #6, #2
  40be30:	ldr	x12, [x19, x11, lsl #3]
  40be34:	lsl	x13, x10, x9
  40be38:	orr	x12, x12, x13
  40be3c:	str	x12, [x19, x11, lsl #3]
  40be40:	add	x9, x9, #0x1
  40be44:	cmp	x9, #0x100
  40be48:	b.ne	40be24 <error@@Base+0x9f88>  // b.any
  40be4c:	b	40bf4c <error@@Base+0xa0b0>
  40be50:	bl	401b60 <__ctype_b_loc@plt>
  40be54:	ldr	x8, [x0]
  40be58:	mov	x9, xzr
  40be5c:	mov	w10, #0x1                   	// #1
  40be60:	cbnz	x20, 40c128 <error@@Base+0xa28c>
  40be64:	ldrh	w11, [x8, x9, lsl #1]
  40be68:	tbz	w11, #9, 40be80 <error@@Base+0x9fe4>
  40be6c:	ubfx	x11, x9, #6, #2
  40be70:	ldr	x12, [x19, x11, lsl #3]
  40be74:	lsl	x13, x10, x9
  40be78:	orr	x12, x12, x13
  40be7c:	str	x12, [x19, x11, lsl #3]
  40be80:	add	x9, x9, #0x1
  40be84:	cmp	x9, #0x100
  40be88:	b.ne	40be64 <error@@Base+0x9fc8>  // b.any
  40be8c:	b	40bf4c <error@@Base+0xa0b0>
  40be90:	bl	401b60 <__ctype_b_loc@plt>
  40be94:	ldr	x8, [x0]
  40be98:	mov	x9, xzr
  40be9c:	mov	w10, #0x1                   	// #1
  40bea0:	cbnz	x20, 40c1a4 <error@@Base+0xa308>
  40bea4:	ldrh	w11, [x8, x9, lsl #1]
  40bea8:	tbz	w11, #13, 40bec0 <error@@Base+0xa024>
  40beac:	ubfx	x11, x9, #6, #2
  40beb0:	ldr	x12, [x19, x11, lsl #3]
  40beb4:	lsl	x13, x10, x9
  40beb8:	orr	x12, x12, x13
  40bebc:	str	x12, [x19, x11, lsl #3]
  40bec0:	add	x9, x9, #0x1
  40bec4:	cmp	x9, #0x100
  40bec8:	b.ne	40bea4 <error@@Base+0xa008>  // b.any
  40becc:	b	40bf4c <error@@Base+0xa0b0>
  40bed0:	bl	401b60 <__ctype_b_loc@plt>
  40bed4:	ldr	x8, [x0]
  40bed8:	mov	x9, xzr
  40bedc:	mov	w10, #0x1                   	// #1
  40bee0:	cbnz	x20, 40c1dc <error@@Base+0xa340>
  40bee4:	ldrh	w11, [x8, x9, lsl #1]
  40bee8:	tbz	w11, #10, 40bf00 <error@@Base+0xa064>
  40beec:	ubfx	x11, x9, #6, #2
  40bef0:	ldr	x12, [x19, x11, lsl #3]
  40bef4:	lsl	x13, x10, x9
  40bef8:	orr	x12, x12, x13
  40befc:	str	x12, [x19, x11, lsl #3]
  40bf00:	add	x9, x9, #0x1
  40bf04:	cmp	x9, #0x100
  40bf08:	b.ne	40bee4 <error@@Base+0xa048>  // b.any
  40bf0c:	b	40bf4c <error@@Base+0xa0b0>
  40bf10:	bl	401b60 <__ctype_b_loc@plt>
  40bf14:	ldr	x8, [x0]
  40bf18:	mov	x9, xzr
  40bf1c:	mov	w10, #0x1                   	// #1
  40bf20:	cbnz	x20, 40c214 <error@@Base+0xa378>
  40bf24:	ldrh	w11, [x8, x9, lsl #1]
  40bf28:	tbz	w11, #11, 40bf40 <error@@Base+0xa0a4>
  40bf2c:	ubfx	x11, x9, #6, #2
  40bf30:	ldr	x12, [x19, x11, lsl #3]
  40bf34:	lsl	x13, x10, x9
  40bf38:	orr	x12, x12, x13
  40bf3c:	str	x12, [x19, x11, lsl #3]
  40bf40:	add	x9, x9, #0x1
  40bf44:	cmp	x9, #0x100
  40bf48:	b.ne	40bf24 <error@@Base+0xa088>  // b.any
  40bf4c:	mov	w0, wzr
  40bf50:	ldp	x20, x19, [sp, #48]
  40bf54:	ldp	x22, x21, [sp, #32]
  40bf58:	ldp	x24, x23, [sp, #16]
  40bf5c:	ldp	x29, x30, [sp], #64
  40bf60:	ret
  40bf64:	bl	401b60 <__ctype_b_loc@plt>
  40bf68:	ldr	x8, [x0]
  40bf6c:	mov	x9, xzr
  40bf70:	mov	w10, #0x1                   	// #1
  40bf74:	cbnz	x20, 40c270 <error@@Base+0xa3d4>
  40bf78:	ldrh	w11, [x8, x9, lsl #1]
  40bf7c:	tbz	w11, #14, 40bf94 <error@@Base+0xa0f8>
  40bf80:	ubfx	x11, x9, #6, #2
  40bf84:	ldr	x12, [x19, x11, lsl #3]
  40bf88:	lsl	x13, x10, x9
  40bf8c:	orr	x12, x12, x13
  40bf90:	str	x12, [x19, x11, lsl #3]
  40bf94:	add	x9, x9, #0x1
  40bf98:	cmp	x9, #0x100
  40bf9c:	mov	w0, wzr
  40bfa0:	b.ne	40bf78 <error@@Base+0xa0dc>  // b.any
  40bfa4:	b	40bf50 <error@@Base+0xa0b4>
  40bfa8:	bl	401b60 <__ctype_b_loc@plt>
  40bfac:	ldr	x8, [x0]
  40bfb0:	mov	x9, xzr
  40bfb4:	mov	w10, #0x1                   	// #1
  40bfb8:	cbnz	x20, 40c2a8 <error@@Base+0xa40c>
  40bfbc:	ldrh	w11, [x8, x9, lsl #1]
  40bfc0:	tbz	w11, #8, 40bfd8 <error@@Base+0xa13c>
  40bfc4:	ubfx	x11, x9, #6, #2
  40bfc8:	ldr	x12, [x19, x11, lsl #3]
  40bfcc:	lsl	x13, x10, x9
  40bfd0:	orr	x12, x12, x13
  40bfd4:	str	x12, [x19, x11, lsl #3]
  40bfd8:	add	x9, x9, #0x1
  40bfdc:	cmp	x9, #0x100
  40bfe0:	mov	w0, wzr
  40bfe4:	b.ne	40bfbc <error@@Base+0xa120>  // b.any
  40bfe8:	b	40bf50 <error@@Base+0xa0b4>
  40bfec:	bl	401b60 <__ctype_b_loc@plt>
  40bff0:	ldr	x8, [x0]
  40bff4:	mov	x9, xzr
  40bff8:	mov	w10, #0x1                   	// #1
  40bffc:	cbnz	x20, 40c2e0 <error@@Base+0xa444>
  40c000:	ldrh	w11, [x8, x9, lsl #1]
  40c004:	tbz	w11, #0, 40c01c <error@@Base+0xa180>
  40c008:	ubfx	x11, x9, #6, #2
  40c00c:	ldr	x12, [x19, x11, lsl #3]
  40c010:	lsl	x13, x10, x9
  40c014:	orr	x12, x12, x13
  40c018:	str	x12, [x19, x11, lsl #3]
  40c01c:	add	x9, x9, #0x1
  40c020:	cmp	x9, #0x100
  40c024:	mov	w0, wzr
  40c028:	b.ne	40c000 <error@@Base+0xa164>  // b.any
  40c02c:	b	40bf50 <error@@Base+0xa0b4>
  40c030:	ldrh	w11, [x8, x9, lsl #1]
  40c034:	tbz	w11, #3, 40c054 <error@@Base+0xa1b8>
  40c038:	ldrb	w11, [x20, x9]
  40c03c:	lsr	x12, x11, #3
  40c040:	and	x12, x12, #0x18
  40c044:	ldr	x13, [x19, x12]
  40c048:	lsl	x11, x10, x11
  40c04c:	orr	x11, x11, x13
  40c050:	str	x11, [x19, x12]
  40c054:	add	x9, x9, #0x1
  40c058:	cmp	x9, #0x100
  40c05c:	mov	w0, wzr
  40c060:	b.ne	40c030 <error@@Base+0xa194>  // b.any
  40c064:	b	40bf50 <error@@Base+0xa0b4>
  40c068:	bl	401b60 <__ctype_b_loc@plt>
  40c06c:	ldr	x8, [x0]
  40c070:	mov	x9, xzr
  40c074:	mov	w10, #0x1                   	// #1
  40c078:	cbnz	x20, 40c318 <error@@Base+0xa47c>
  40c07c:	ldrsh	w11, [x8, x9, lsl #1]
  40c080:	tbz	w11, #31, 40c098 <error@@Base+0xa1fc>
  40c084:	ubfx	x11, x9, #6, #2
  40c088:	ldr	x12, [x19, x11, lsl #3]
  40c08c:	lsl	x13, x10, x9
  40c090:	orr	x12, x12, x13
  40c094:	str	x12, [x19, x11, lsl #3]
  40c098:	add	x9, x9, #0x1
  40c09c:	cmp	x9, #0x100
  40c0a0:	mov	w0, wzr
  40c0a4:	b.ne	40c07c <error@@Base+0xa1e0>  // b.any
  40c0a8:	b	40bf50 <error@@Base+0xa0b4>
  40c0ac:	ldrh	w11, [x8, x9, lsl #1]
  40c0b0:	tbz	w11, #1, 40c0d0 <error@@Base+0xa234>
  40c0b4:	ldrb	w11, [x20, x9]
  40c0b8:	lsr	x12, x11, #3
  40c0bc:	and	x12, x12, #0x18
  40c0c0:	ldr	x13, [x19, x12]
  40c0c4:	lsl	x11, x10, x11
  40c0c8:	orr	x11, x11, x13
  40c0cc:	str	x11, [x19, x12]
  40c0d0:	add	x9, x9, #0x1
  40c0d4:	cmp	x9, #0x100
  40c0d8:	mov	w0, wzr
  40c0dc:	b.ne	40c0ac <error@@Base+0xa210>  // b.any
  40c0e0:	b	40bf50 <error@@Base+0xa0b4>
  40c0e4:	bl	401b60 <__ctype_b_loc@plt>
  40c0e8:	ldr	x8, [x0]
  40c0ec:	mov	x9, xzr
  40c0f0:	mov	w10, #0x1                   	// #1
  40c0f4:	cbnz	x20, 40c350 <error@@Base+0xa4b4>
  40c0f8:	ldrh	w11, [x8, x9, lsl #1]
  40c0fc:	tbz	w11, #2, 40c114 <error@@Base+0xa278>
  40c100:	ubfx	x11, x9, #6, #2
  40c104:	ldr	x12, [x19, x11, lsl #3]
  40c108:	lsl	x13, x10, x9
  40c10c:	orr	x12, x12, x13
  40c110:	str	x12, [x19, x11, lsl #3]
  40c114:	add	x9, x9, #0x1
  40c118:	cmp	x9, #0x100
  40c11c:	mov	w0, wzr
  40c120:	b.ne	40c0f8 <error@@Base+0xa25c>  // b.any
  40c124:	b	40bf50 <error@@Base+0xa0b4>
  40c128:	ldrh	w11, [x8, x9, lsl #1]
  40c12c:	tbz	w11, #9, 40c14c <error@@Base+0xa2b0>
  40c130:	ldrb	w11, [x20, x9]
  40c134:	lsr	x12, x11, #3
  40c138:	and	x12, x12, #0x18
  40c13c:	ldr	x13, [x19, x12]
  40c140:	lsl	x11, x10, x11
  40c144:	orr	x11, x11, x13
  40c148:	str	x11, [x19, x12]
  40c14c:	add	x9, x9, #0x1
  40c150:	cmp	x9, #0x100
  40c154:	mov	w0, wzr
  40c158:	b.ne	40c128 <error@@Base+0xa28c>  // b.any
  40c15c:	b	40bf50 <error@@Base+0xa0b4>
  40c160:	bl	401b60 <__ctype_b_loc@plt>
  40c164:	ldr	x8, [x0]
  40c168:	mov	x9, xzr
  40c16c:	mov	w10, #0x1                   	// #1
  40c170:	cbnz	x20, 40c388 <error@@Base+0xa4ec>
  40c174:	ldrh	w11, [x8, x9, lsl #1]
  40c178:	tbz	w11, #12, 40c190 <error@@Base+0xa2f4>
  40c17c:	ubfx	x11, x9, #6, #2
  40c180:	ldr	x12, [x19, x11, lsl #3]
  40c184:	lsl	x13, x10, x9
  40c188:	orr	x12, x12, x13
  40c18c:	str	x12, [x19, x11, lsl #3]
  40c190:	add	x9, x9, #0x1
  40c194:	cmp	x9, #0x100
  40c198:	mov	w0, wzr
  40c19c:	b.ne	40c174 <error@@Base+0xa2d8>  // b.any
  40c1a0:	b	40bf50 <error@@Base+0xa0b4>
  40c1a4:	ldrh	w11, [x8, x9, lsl #1]
  40c1a8:	tbz	w11, #13, 40c1c8 <error@@Base+0xa32c>
  40c1ac:	ldrb	w11, [x20, x9]
  40c1b0:	lsr	x12, x11, #3
  40c1b4:	and	x12, x12, #0x18
  40c1b8:	ldr	x13, [x19, x12]
  40c1bc:	lsl	x11, x10, x11
  40c1c0:	orr	x11, x11, x13
  40c1c4:	str	x11, [x19, x12]
  40c1c8:	add	x9, x9, #0x1
  40c1cc:	cmp	x9, #0x100
  40c1d0:	mov	w0, wzr
  40c1d4:	b.ne	40c1a4 <error@@Base+0xa308>  // b.any
  40c1d8:	b	40bf50 <error@@Base+0xa0b4>
  40c1dc:	ldrh	w11, [x8, x9, lsl #1]
  40c1e0:	tbz	w11, #10, 40c200 <error@@Base+0xa364>
  40c1e4:	ldrb	w11, [x20, x9]
  40c1e8:	lsr	x12, x11, #3
  40c1ec:	and	x12, x12, #0x18
  40c1f0:	ldr	x13, [x19, x12]
  40c1f4:	lsl	x11, x10, x11
  40c1f8:	orr	x11, x11, x13
  40c1fc:	str	x11, [x19, x12]
  40c200:	add	x9, x9, #0x1
  40c204:	cmp	x9, #0x100
  40c208:	mov	w0, wzr
  40c20c:	b.ne	40c1dc <error@@Base+0xa340>  // b.any
  40c210:	b	40bf50 <error@@Base+0xa0b4>
  40c214:	ldrh	w11, [x8, x9, lsl #1]
  40c218:	tbz	w11, #11, 40c238 <error@@Base+0xa39c>
  40c21c:	ldrb	w11, [x20, x9]
  40c220:	lsr	x12, x11, #3
  40c224:	and	x12, x12, #0x18
  40c228:	ldr	x13, [x19, x12]
  40c22c:	lsl	x11, x10, x11
  40c230:	orr	x11, x11, x13
  40c234:	str	x11, [x19, x12]
  40c238:	add	x9, x9, #0x1
  40c23c:	cmp	x9, #0x100
  40c240:	mov	w0, wzr
  40c244:	b.ne	40c214 <error@@Base+0xa378>  // b.any
  40c248:	b	40bf50 <error@@Base+0xa0b4>
  40c24c:	ldr	x0, [x22, #24]
  40c250:	mov	w24, #0x1                   	// #1
  40c254:	bfi	x24, x8, #1, #63
  40c258:	lsl	x1, x24, #3
  40c25c:	bl	401a20 <realloc@plt>
  40c260:	cbz	x0, 40c3c0 <error@@Base+0xa524>
  40c264:	str	x0, [x22, #24]
  40c268:	str	x24, [x23]
  40c26c:	b	40bcbc <error@@Base+0x9e20>
  40c270:	ldrh	w11, [x8, x9, lsl #1]
  40c274:	tbz	w11, #14, 40c294 <error@@Base+0xa3f8>
  40c278:	ldrb	w11, [x20, x9]
  40c27c:	lsr	x12, x11, #3
  40c280:	and	x12, x12, #0x18
  40c284:	ldr	x13, [x19, x12]
  40c288:	lsl	x11, x10, x11
  40c28c:	orr	x11, x11, x13
  40c290:	str	x11, [x19, x12]
  40c294:	add	x9, x9, #0x1
  40c298:	cmp	x9, #0x100
  40c29c:	mov	w0, wzr
  40c2a0:	b.ne	40c270 <error@@Base+0xa3d4>  // b.any
  40c2a4:	b	40bf50 <error@@Base+0xa0b4>
  40c2a8:	ldrh	w11, [x8, x9, lsl #1]
  40c2ac:	tbz	w11, #8, 40c2cc <error@@Base+0xa430>
  40c2b0:	ldrb	w11, [x20, x9]
  40c2b4:	lsr	x12, x11, #3
  40c2b8:	and	x12, x12, #0x18
  40c2bc:	ldr	x13, [x19, x12]
  40c2c0:	lsl	x11, x10, x11
  40c2c4:	orr	x11, x11, x13
  40c2c8:	str	x11, [x19, x12]
  40c2cc:	add	x9, x9, #0x1
  40c2d0:	cmp	x9, #0x100
  40c2d4:	mov	w0, wzr
  40c2d8:	b.ne	40c2a8 <error@@Base+0xa40c>  // b.any
  40c2dc:	b	40bf50 <error@@Base+0xa0b4>
  40c2e0:	ldrh	w11, [x8, x9, lsl #1]
  40c2e4:	tbz	w11, #0, 40c304 <error@@Base+0xa468>
  40c2e8:	ldrb	w11, [x20, x9]
  40c2ec:	lsr	x12, x11, #3
  40c2f0:	and	x12, x12, #0x18
  40c2f4:	ldr	x13, [x19, x12]
  40c2f8:	lsl	x11, x10, x11
  40c2fc:	orr	x11, x11, x13
  40c300:	str	x11, [x19, x12]
  40c304:	add	x9, x9, #0x1
  40c308:	cmp	x9, #0x100
  40c30c:	mov	w0, wzr
  40c310:	b.ne	40c2e0 <error@@Base+0xa444>  // b.any
  40c314:	b	40bf50 <error@@Base+0xa0b4>
  40c318:	ldrsh	w11, [x8, x9, lsl #1]
  40c31c:	tbz	w11, #31, 40c33c <error@@Base+0xa4a0>
  40c320:	ldrb	w11, [x20, x9]
  40c324:	lsr	x12, x11, #3
  40c328:	and	x12, x12, #0x18
  40c32c:	ldr	x13, [x19, x12]
  40c330:	lsl	x11, x10, x11
  40c334:	orr	x11, x11, x13
  40c338:	str	x11, [x19, x12]
  40c33c:	add	x9, x9, #0x1
  40c340:	cmp	x9, #0x100
  40c344:	mov	w0, wzr
  40c348:	b.ne	40c318 <error@@Base+0xa47c>  // b.any
  40c34c:	b	40bf50 <error@@Base+0xa0b4>
  40c350:	ldrh	w11, [x8, x9, lsl #1]
  40c354:	tbz	w11, #2, 40c374 <error@@Base+0xa4d8>
  40c358:	ldrb	w11, [x20, x9]
  40c35c:	lsr	x12, x11, #3
  40c360:	and	x12, x12, #0x18
  40c364:	ldr	x13, [x19, x12]
  40c368:	lsl	x11, x10, x11
  40c36c:	orr	x11, x11, x13
  40c370:	str	x11, [x19, x12]
  40c374:	add	x9, x9, #0x1
  40c378:	cmp	x9, #0x100
  40c37c:	mov	w0, wzr
  40c380:	b.ne	40c350 <error@@Base+0xa4b4>  // b.any
  40c384:	b	40bf50 <error@@Base+0xa0b4>
  40c388:	ldrh	w11, [x8, x9, lsl #1]
  40c38c:	tbz	w11, #12, 40c3ac <error@@Base+0xa510>
  40c390:	ldrb	w11, [x20, x9]
  40c394:	lsr	x12, x11, #3
  40c398:	and	x12, x12, #0x18
  40c39c:	ldr	x13, [x19, x12]
  40c3a0:	lsl	x11, x10, x11
  40c3a4:	orr	x11, x11, x13
  40c3a8:	str	x11, [x19, x12]
  40c3ac:	add	x9, x9, #0x1
  40c3b0:	cmp	x9, #0x100
  40c3b4:	mov	w0, wzr
  40c3b8:	b.ne	40c388 <error@@Base+0xa4ec>  // b.any
  40c3bc:	b	40bf50 <error@@Base+0xa0b4>
  40c3c0:	mov	w0, #0xc                   	// #12
  40c3c4:	b	40bf50 <error@@Base+0xa0b4>
  40c3c8:	stp	x29, x30, [sp, #-80]!
  40c3cc:	str	x25, [sp, #16]
  40c3d0:	stp	x24, x23, [sp, #32]
  40c3d4:	stp	x22, x21, [sp, #48]
  40c3d8:	stp	x20, x19, [sp, #64]
  40c3dc:	mov	x19, x2
  40c3e0:	mov	x20, x1
  40c3e4:	mov	x21, x0
  40c3e8:	mov	x9, #0xffffffffffffffff    	// #-1
  40c3ec:	mov	w23, #0xa                   	// #10
  40c3f0:	mov	w24, #0x8030                	// #32816
  40c3f4:	mov	w25, #0x8000                	// #32768
  40c3f8:	mov	x29, sp
  40c3fc:	mov	x0, x20
  40c400:	mov	x1, x21
  40c404:	mov	x2, x19
  40c408:	mov	x22, x9
  40c40c:	bl	409b88 <error@@Base+0x7cec>
  40c410:	ldr	x8, [x21, #72]
  40c414:	add	x8, x8, w0, sxtw
  40c418:	str	x8, [x21, #72]
  40c41c:	ldrb	w10, [x20, #8]
  40c420:	cmp	w10, #0x18
  40c424:	b.eq	40c48c <error@@Base+0xa5f0>  // b.none
  40c428:	cmp	w10, #0x2
  40c42c:	b.eq	40c488 <error@@Base+0xa5ec>  // b.none
  40c430:	ldrb	w8, [x20]
  40c434:	cmp	w8, #0x2c
  40c438:	b.eq	40c48c <error@@Base+0xa5f0>  // b.none
  40c43c:	cmp	w8, #0x30
  40c440:	mov	x9, #0xfffffffffffffffe    	// #-2
  40c444:	b.cc	40c3fc <error@@Base+0xa560>  // b.lo, b.ul, b.last
  40c448:	cmp	w10, #0x1
  40c44c:	b.ne	40c3fc <error@@Base+0xa560>  // b.any
  40c450:	cmn	x22, #0x2
  40c454:	mov	x9, #0xfffffffffffffffe    	// #-2
  40c458:	b.eq	40c3fc <error@@Base+0xa560>  // b.none
  40c45c:	cmp	w8, #0x39
  40c460:	b.hi	40c3fc <error@@Base+0xa560>  // b.pmore
  40c464:	cmn	x22, #0x1
  40c468:	b.eq	40c480 <error@@Base+0xa5e4>  // b.none
  40c46c:	madd	x8, x22, x23, x8
  40c470:	sub	x9, x8, #0x30
  40c474:	cmp	x8, x24
  40c478:	csel	x9, x25, x9, gt
  40c47c:	b	40c3fc <error@@Base+0xa560>
  40c480:	sub	x9, x8, #0x30
  40c484:	b	40c3fc <error@@Base+0xa560>
  40c488:	mov	x22, #0xfffffffffffffffe    	// #-2
  40c48c:	mov	x0, x22
  40c490:	ldp	x20, x19, [sp, #64]
  40c494:	ldp	x22, x21, [sp, #48]
  40c498:	ldp	x24, x23, [sp, #32]
  40c49c:	ldr	x25, [sp, #16]
  40c4a0:	ldp	x29, x30, [sp], #80
  40c4a4:	ret
  40c4a8:	stp	x29, x30, [sp, #-64]!
  40c4ac:	str	x23, [sp, #16]
  40c4b0:	stp	x22, x21, [sp, #32]
  40c4b4:	stp	x20, x19, [sp, #48]
  40c4b8:	mov	x3, x0
  40c4bc:	ldr	x22, [x3], #40
  40c4c0:	mov	x21, x0
  40c4c4:	mov	x19, x1
  40c4c8:	mov	x0, x1
  40c4cc:	mov	x1, xzr
  40c4d0:	mov	x2, xzr
  40c4d4:	mov	x29, sp
  40c4d8:	bl	40b5ac <error@@Base+0x9710>
  40c4dc:	mov	x20, x0
  40c4e0:	str	x0, [x29, #24]
  40c4e4:	cbz	x0, 40c564 <error@@Base+0xa6c8>
  40c4e8:	add	x23, x29, #0x18
  40c4ec:	mov	x0, x20
  40c4f0:	str	x22, [x0]
  40c4f4:	ldr	x8, [x23]
  40c4f8:	ldr	w9, [x8, #48]
  40c4fc:	orr	w9, w9, #0x40000
  40c500:	str	w9, [x8, #48]
  40c504:	ldr	x8, [x21, #8]
  40c508:	ldr	x22, [x23]
  40c50c:	cbz	x8, 40c528 <error@@Base+0xa68c>
  40c510:	add	x23, x22, #0x8
  40c514:	mov	x21, x8
  40c518:	b	40c544 <error@@Base+0xa6a8>
  40c51c:	ldr	x21, [x8]
  40c520:	ldr	x22, [x22]
  40c524:	cbz	x21, 40c564 <error@@Base+0xa6c8>
  40c528:	mov	x9, x8
  40c52c:	mov	x8, x21
  40c530:	ldr	x21, [x21, #16]
  40c534:	cmp	x21, x9
  40c538:	b.eq	40c51c <error@@Base+0xa680>  // b.none
  40c53c:	cbz	x21, 40c51c <error@@Base+0xa680>
  40c540:	add	x23, x22, #0x10
  40c544:	add	x3, x21, #0x28
  40c548:	mov	x0, x19
  40c54c:	mov	x1, xzr
  40c550:	mov	x2, xzr
  40c554:	bl	40b5ac <error@@Base+0x9710>
  40c558:	str	x0, [x23]
  40c55c:	cbnz	x0, 40c4f0 <error@@Base+0xa654>
  40c560:	mov	x20, xzr
  40c564:	mov	x0, x20
  40c568:	ldp	x20, x19, [sp, #48]
  40c56c:	ldp	x22, x21, [sp, #32]
  40c570:	ldr	x23, [sp, #16]
  40c574:	ldp	x29, x30, [sp], #64
  40c578:	ret
  40c57c:	stp	x29, x30, [sp, #-48]!
  40c580:	stp	x22, x21, [sp, #16]
  40c584:	mov	x21, x0
  40c588:	stp	x20, x19, [sp, #32]
  40c58c:	mov	x20, x1
  40c590:	mov	x0, x2
  40c594:	mov	x1, x21
  40c598:	mov	x29, sp
  40c59c:	mov	x19, x2
  40c5a0:	blr	x20
  40c5a4:	cbnz	w0, 40c5f0 <error@@Base+0xa754>
  40c5a8:	ldr	x22, [x21, #8]
  40c5ac:	cbz	x22, 40c5c8 <error@@Base+0xa72c>
  40c5b0:	mov	x0, x19
  40c5b4:	mov	x1, x22
  40c5b8:	blr	x20
  40c5bc:	mov	x21, x22
  40c5c0:	cbz	w0, 40c5a8 <error@@Base+0xa70c>
  40c5c4:	b	40c5f0 <error@@Base+0xa754>
  40c5c8:	mov	x8, xzr
  40c5cc:	ldr	x22, [x21, #16]
  40c5d0:	mov	x9, x8
  40c5d4:	mov	x8, x21
  40c5d8:	cmp	x22, x9
  40c5dc:	b.eq	40c5e4 <error@@Base+0xa748>  // b.none
  40c5e0:	cbnz	x22, 40c5b0 <error@@Base+0xa714>
  40c5e4:	ldr	x21, [x8]
  40c5e8:	cbnz	x21, 40c5cc <error@@Base+0xa730>
  40c5ec:	mov	w0, wzr
  40c5f0:	ldp	x20, x19, [sp, #32]
  40c5f4:	ldp	x22, x21, [sp, #16]
  40c5f8:	ldp	x29, x30, [sp], #48
  40c5fc:	ret
  40c600:	ldrb	w8, [x1, #48]
  40c604:	cmp	w8, #0x11
  40c608:	b.eq	40c644 <error@@Base+0xa7a8>  // b.none
  40c60c:	cmp	w8, #0x4
  40c610:	b.ne	40c698 <error@@Base+0xa7fc>  // b.any
  40c614:	ldr	x8, [x0, #224]
  40c618:	cbz	x8, 40c698 <error@@Base+0xa7fc>
  40c61c:	ldr	x9, [x1, #40]
  40c620:	mov	w10, #0x1                   	// #1
  40c624:	sbfiz	x9, x9, #3, #32
  40c628:	ldr	x8, [x8, x9]
  40c62c:	str	x8, [x1, #40]
  40c630:	ldr	x9, [x0, #160]
  40c634:	lsl	w8, w10, w8
  40c638:	sxtw	x8, w8
  40c63c:	orr	x8, x9, x8
  40c640:	b	40c694 <error@@Base+0xa7f8>
  40c644:	ldr	x8, [x1, #8]
  40c648:	cbz	x8, 40c698 <error@@Base+0xa7fc>
  40c64c:	ldrb	w9, [x8, #48]
  40c650:	cmp	w9, #0x11
  40c654:	b.ne	40c698 <error@@Base+0xa7fc>  // b.any
  40c658:	ldr	x9, [x8, #8]
  40c65c:	ldr	x8, [x8, #40]
  40c660:	str	x9, [x1, #8]
  40c664:	cbz	x9, 40c66c <error@@Base+0xa7d0>
  40c668:	str	x1, [x9]
  40c66c:	ldr	x9, [x0, #224]
  40c670:	ldr	x10, [x1, #40]
  40c674:	cmp	x8, #0x3f
  40c678:	ldr	x10, [x9, x10, lsl #3]
  40c67c:	str	x10, [x9, x8, lsl #3]
  40c680:	b.gt	40c698 <error@@Base+0xa7fc>
  40c684:	ldr	x9, [x0, #160]
  40c688:	mov	w10, #0x1                   	// #1
  40c68c:	lsl	x8, x10, x8
  40c690:	bic	x8, x9, x8
  40c694:	str	x8, [x0, #160]
  40c698:	mov	w0, wzr
  40c69c:	ret
  40c6a0:	sub	sp, sp, #0x30
  40c6a4:	stp	x29, x30, [sp, #16]
  40c6a8:	add	x29, sp, #0x10
  40c6ac:	stp	x20, x19, [sp, #32]
  40c6b0:	stur	wzr, [x29, #-4]
  40c6b4:	ldr	x2, [x1, #8]
  40c6b8:	mov	x19, x1
  40c6bc:	mov	x20, x0
  40c6c0:	cbz	x2, 40c6e8 <error@@Base+0xa84c>
  40c6c4:	ldrb	w8, [x2, #48]
  40c6c8:	cmp	w8, #0x11
  40c6cc:	b.ne	40c6e8 <error@@Base+0xa84c>  // b.any
  40c6d0:	sub	x0, x29, #0x4
  40c6d4:	mov	x1, x20
  40c6d8:	bl	40ca58 <error@@Base+0xabbc>
  40c6dc:	str	x0, [x19, #8]
  40c6e0:	cbz	x0, 40c6e8 <error@@Base+0xa84c>
  40c6e4:	str	x19, [x0]
  40c6e8:	ldr	x2, [x19, #16]
  40c6ec:	cbz	x2, 40c714 <error@@Base+0xa878>
  40c6f0:	ldrb	w8, [x2, #48]
  40c6f4:	cmp	w8, #0x11
  40c6f8:	b.ne	40c714 <error@@Base+0xa878>  // b.any
  40c6fc:	sub	x0, x29, #0x4
  40c700:	mov	x1, x20
  40c704:	bl	40ca58 <error@@Base+0xabbc>
  40c708:	str	x0, [x19, #16]
  40c70c:	cbz	x0, 40c714 <error@@Base+0xa878>
  40c710:	str	x19, [x0]
  40c714:	ldur	w0, [x29, #-4]
  40c718:	ldp	x20, x19, [sp, #32]
  40c71c:	ldp	x29, x30, [sp, #16]
  40c720:	add	sp, sp, #0x30
  40c724:	ret
  40c728:	stp	x29, x30, [sp, #-32]!
  40c72c:	stp	x20, x19, [sp, #16]
  40c730:	ldrb	w8, [x1, #48]
  40c734:	mov	x19, x1
  40c738:	mov	x29, sp
  40c73c:	cmp	w8, #0x10
  40c740:	b.ne	40c760 <error@@Base+0xa8c4>  // b.any
  40c744:	ldr	x8, [x19, #8]
  40c748:	mov	w0, wzr
  40c74c:	ldr	x9, [x8, #24]
  40c750:	str	x9, [x19, #24]
  40c754:	ldr	x8, [x8, #56]
  40c758:	str	x8, [x19, #56]
  40c75c:	b	40c7b0 <error@@Base+0xa914>
  40c760:	ldp	x1, x2, [x19, #40]
  40c764:	mov	x20, x0
  40c768:	str	x19, [x19, #24]
  40c76c:	bl	40cba4 <error@@Base+0xad08>
  40c770:	cmn	x0, #0x1
  40c774:	str	x0, [x19, #56]
  40c778:	b.eq	40c7bc <error@@Base+0xa920>  // b.none
  40c77c:	ldrb	w9, [x19, #48]
  40c780:	cmp	w9, #0xc
  40c784:	b.ne	40c7ac <error@@Base+0xa910>  // b.any
  40c788:	ldr	x9, [x20]
  40c78c:	mov	x8, x0
  40c790:	ldr	w10, [x19, #40]
  40c794:	mov	w0, wzr
  40c798:	add	x8, x9, x8, lsl #4
  40c79c:	ldr	w9, [x8, #8]
  40c7a0:	bfi	w9, w10, #8, #10
  40c7a4:	str	w9, [x8, #8]
  40c7a8:	b	40c7b0 <error@@Base+0xa914>
  40c7ac:	mov	w0, wzr
  40c7b0:	ldp	x20, x19, [sp, #16]
  40c7b4:	ldp	x29, x30, [sp], #32
  40c7b8:	ret
  40c7bc:	mov	w0, #0xc                   	// #12
  40c7c0:	b	40c7b0 <error@@Base+0xa914>
  40c7c4:	ldrb	w8, [x1, #48]
  40c7c8:	cmp	w8, #0x10
  40c7cc:	b.eq	40c7e4 <error@@Base+0xa948>  // b.none
  40c7d0:	cmp	w8, #0xb
  40c7d4:	b.ne	40c7f4 <error@@Base+0xa958>  // b.any
  40c7d8:	ldr	x8, [x1, #8]
  40c7dc:	str	x1, [x8, #32]
  40c7e0:	b	40c814 <error@@Base+0xa978>
  40c7e4:	ldp	x9, x8, [x1, #8]
  40c7e8:	ldr	x10, [x8, #24]
  40c7ec:	str	x10, [x9, #32]
  40c7f0:	b	40c80c <error@@Base+0xa970>
  40c7f4:	ldr	x8, [x1, #8]
  40c7f8:	cbz	x8, 40c804 <error@@Base+0xa968>
  40c7fc:	ldr	x9, [x1, #32]
  40c800:	str	x9, [x8, #32]
  40c804:	ldr	x8, [x1, #16]
  40c808:	cbz	x8, 40c814 <error@@Base+0xa978>
  40c80c:	ldr	x9, [x1, #32]
  40c810:	str	x9, [x8, #32]
  40c814:	mov	w0, wzr
  40c818:	ret
  40c81c:	stp	x29, x30, [sp, #-64]!
  40c820:	stp	x22, x21, [sp, #32]
  40c824:	stp	x20, x19, [sp, #48]
  40c828:	ldr	w9, [x1, #48]
  40c82c:	ldr	x19, [x1, #56]
  40c830:	str	x23, [sp, #16]
  40c834:	mov	x29, sp
  40c838:	and	w8, w9, #0xff
  40c83c:	sub	w10, w8, #0x2
  40c840:	cmp	w10, #0xe
  40c844:	mov	x8, x0
  40c848:	b.hi	40c97c <error@@Base+0xaae0>  // b.pmore
  40c84c:	adrp	x11, 413000 <error@@Base+0x11164>
  40c850:	add	x11, x11, #0x51
  40c854:	adr	x12, 40c868 <error@@Base+0xa9cc>
  40c858:	ldrb	w13, [x11, x10]
  40c85c:	add	x12, x12, x13, lsl #2
  40c860:	mov	w0, wzr
  40c864:	br	x12
  40c868:	ldr	x9, [x1, #32]
  40c86c:	ldr	x8, [x8, #40]
  40c870:	mov	w10, #0x18                  	// #24
  40c874:	ldr	x20, [x9, #56]
  40c878:	madd	x19, x19, x10, x8
  40c87c:	mov	w8, #0x1                   	// #1
  40c880:	dup	v0.2d, x8
  40c884:	mov	w0, #0x8                   	// #8
  40c888:	str	q0, [x19]
  40c88c:	bl	401970 <malloc@plt>
  40c890:	str	x0, [x19, #16]
  40c894:	cbz	x0, 40c9cc <error@@Base+0xab30>
  40c898:	mov	x8, x0
  40c89c:	mov	w0, wzr
  40c8a0:	b	40c930 <error@@Base+0xaa94>
  40c8a4:	ldrb	w9, [x8, #176]
  40c8a8:	add	x10, x1, #0x20
  40c8ac:	orr	w9, w9, #0x1
  40c8b0:	strb	w9, [x8, #176]
  40c8b4:	ldp	x9, x11, [x1, #8]
  40c8b8:	add	x12, x9, #0x18
  40c8bc:	cmp	x9, #0x0
  40c8c0:	csel	x9, x10, x12, eq  // eq = none
  40c8c4:	ldr	x9, [x9]
  40c8c8:	cmp	x11, #0x0
  40c8cc:	ldr	x20, [x9, #56]
  40c8d0:	add	x9, x11, #0x18
  40c8d4:	csel	x9, x10, x9, eq  // eq = none
  40c8d8:	tbnz	x20, #63, 40c9d8 <error@@Base+0xab3c>
  40c8dc:	ldr	x9, [x9]
  40c8e0:	ldr	x21, [x9, #56]
  40c8e4:	tbnz	x21, #63, 40c9f8 <error@@Base+0xab5c>
  40c8e8:	ldr	x22, [x8, #40]
  40c8ec:	mov	w8, #0x18                  	// #24
  40c8f0:	mov	w0, #0x10                  	// #16
  40c8f4:	madd	x23, x19, x8, x22
  40c8f8:	mov	w8, #0x2                   	// #2
  40c8fc:	str	x8, [x23]
  40c900:	bl	401970 <malloc@plt>
  40c904:	str	x0, [x23, #16]
  40c908:	cbz	x0, 40c9d0 <error@@Base+0xab34>
  40c90c:	mov	w9, #0x18                  	// #24
  40c910:	madd	x9, x19, x9, x22
  40c914:	mov	x8, x0
  40c918:	cmp	x20, x21
  40c91c:	add	x9, x9, #0x8
  40c920:	b.ne	40c998 <error@@Base+0xaafc>  // b.any
  40c924:	mov	w10, #0x1                   	// #1
  40c928:	mov	w0, wzr
  40c92c:	str	x10, [x9]
  40c930:	str	x20, [x8]
  40c934:	b	40c9b8 <error@@Base+0xab1c>
  40c938:	ldr	x9, [x1, #32]
  40c93c:	ldr	x20, [x9, #56]
  40c940:	ldr	x9, [x8, #24]
  40c944:	str	x20, [x9, x19, lsl #3]
  40c948:	ldrb	w9, [x1, #48]
  40c94c:	cmp	w9, #0x4
  40c950:	b.ne	40c974 <error@@Base+0xaad8>  // b.any
  40c954:	ldr	x8, [x8, #40]
  40c958:	mov	w9, #0x18                  	// #24
  40c95c:	mov	w10, #0x1                   	// #1
  40c960:	dup	v0.2d, x10
  40c964:	madd	x19, x19, x9, x8
  40c968:	b	40c884 <error@@Base+0xa9e8>
  40c96c:	ldr	x8, [x1, #32]
  40c970:	cbnz	x8, 40ca18 <error@@Base+0xab7c>
  40c974:	mov	w0, wzr
  40c978:	b	40c9b8 <error@@Base+0xab1c>
  40c97c:	tbnz	w9, #3, 40ca38 <error@@Base+0xab9c>
  40c980:	ldr	x9, [x1, #32]
  40c984:	ldr	x8, [x8, #24]
  40c988:	mov	w0, wzr
  40c98c:	ldr	x9, [x9, #56]
  40c990:	str	x9, [x8, x19, lsl #3]
  40c994:	b	40c9b8 <error@@Base+0xab1c>
  40c998:	mov	w10, #0x2                   	// #2
  40c99c:	cmp	x20, x21
  40c9a0:	mov	w0, wzr
  40c9a4:	str	x10, [x9]
  40c9a8:	b.ge	40c9b4 <error@@Base+0xab18>  // b.tcont
  40c9ac:	stp	x20, x21, [x8]
  40c9b0:	b	40c9b8 <error@@Base+0xab1c>
  40c9b4:	stp	x21, x20, [x8]
  40c9b8:	ldp	x20, x19, [sp, #48]
  40c9bc:	ldp	x22, x21, [sp, #32]
  40c9c0:	ldr	x23, [sp, #16]
  40c9c4:	ldp	x29, x30, [sp], #64
  40c9c8:	ret
  40c9cc:	stp	xzr, xzr, [x19]
  40c9d0:	mov	w0, #0xc                   	// #12
  40c9d4:	b	40c9b8 <error@@Base+0xab1c>
  40c9d8:	adrp	x0, 413000 <error@@Base+0x11164>
  40c9dc:	adrp	x1, 413000 <error@@Base+0x11164>
  40c9e0:	adrp	x3, 413000 <error@@Base+0x11164>
  40c9e4:	add	x0, x0, #0x3bf
  40c9e8:	add	x1, x1, #0x2d0
  40c9ec:	add	x3, x3, #0x38c
  40c9f0:	mov	w2, #0x5af                 	// #1455
  40c9f4:	bl	401c70 <__assert_fail@plt>
  40c9f8:	adrp	x0, 413000 <error@@Base+0x11164>
  40c9fc:	adrp	x1, 413000 <error@@Base+0x11164>
  40ca00:	adrp	x3, 413000 <error@@Base+0x11164>
  40ca04:	add	x0, x0, #0x3c9
  40ca08:	add	x1, x1, #0x2d0
  40ca0c:	add	x3, x3, #0x38c
  40ca10:	mov	w2, #0x5b0                 	// #1456
  40ca14:	bl	401c70 <__assert_fail@plt>
  40ca18:	adrp	x0, 413000 <error@@Base+0x11164>
  40ca1c:	adrp	x1, 413000 <error@@Base+0x11164>
  40ca20:	adrp	x3, 413000 <error@@Base+0x11164>
  40ca24:	add	x0, x0, #0x379
  40ca28:	add	x1, x1, #0x2d0
  40ca2c:	add	x3, x3, #0x38c
  40ca30:	mov	w2, #0x59f                 	// #1439
  40ca34:	bl	401c70 <__assert_fail@plt>
  40ca38:	adrp	x0, 413000 <error@@Base+0x11164>
  40ca3c:	adrp	x1, 413000 <error@@Base+0x11164>
  40ca40:	adrp	x3, 413000 <error@@Base+0x11164>
  40ca44:	add	x0, x0, #0x3d4
  40ca48:	add	x1, x1, #0x2d0
  40ca4c:	add	x3, x3, #0x38c
  40ca50:	mov	w2, #0x5c2                 	// #1474
  40ca54:	bl	401c70 <__assert_fail@plt>
  40ca58:	sub	sp, sp, #0x60
  40ca5c:	stp	x29, x30, [sp, #16]
  40ca60:	stp	x24, x23, [sp, #48]
  40ca64:	stp	x22, x21, [sp, #64]
  40ca68:	stp	x20, x19, [sp, #80]
  40ca6c:	ldr	x19, [x2, #8]
  40ca70:	ldr	x22, [x1]
  40ca74:	mov	x20, x2
  40ca78:	mov	x21, x0
  40ca7c:	str	x25, [sp, #32]
  40ca80:	add	x29, sp, #0x10
  40ca84:	cbz	x19, 40caa8 <error@@Base+0xac0c>
  40ca88:	ldrb	w8, [x1, #56]
  40ca8c:	tbz	w8, #4, 40caa8 <error@@Base+0xac0c>
  40ca90:	ldr	x8, [x20, #40]
  40ca94:	cmp	x8, #0x3f
  40ca98:	b.gt	40cb74 <error@@Base+0xacd8>
  40ca9c:	ldr	x9, [x22, #160]
  40caa0:	lsr	x8, x9, x8
  40caa4:	tbz	w8, #0, 40cb74 <error@@Base+0xacd8>
  40caa8:	mov	w8, #0x8                   	// #8
  40caac:	mov	x3, sp
  40cab0:	mov	x0, x22
  40cab4:	mov	x1, xzr
  40cab8:	mov	x2, xzr
  40cabc:	str	w8, [sp, #8]
  40cac0:	bl	40b5ac <error@@Base+0x9710>
  40cac4:	mov	x23, x0
  40cac8:	mov	w8, #0x9                   	// #9
  40cacc:	mov	x3, sp
  40cad0:	mov	x0, x22
  40cad4:	mov	x1, xzr
  40cad8:	mov	x2, xzr
  40cadc:	str	w8, [sp, #8]
  40cae0:	bl	40b5ac <error@@Base+0x9710>
  40cae4:	mov	x24, x0
  40cae8:	mov	x25, x0
  40caec:	cbz	x19, 40cb10 <error@@Base+0xac74>
  40caf0:	mov	w8, #0x10                  	// #16
  40caf4:	mov	x3, sp
  40caf8:	mov	x0, x22
  40cafc:	mov	x1, x19
  40cb00:	mov	x2, x24
  40cb04:	str	w8, [sp, #8]
  40cb08:	bl	40b5ac <error@@Base+0x9710>
  40cb0c:	mov	x25, x0
  40cb10:	mov	w8, #0x10                  	// #16
  40cb14:	mov	x3, sp
  40cb18:	mov	x0, x22
  40cb1c:	mov	x1, x23
  40cb20:	mov	x2, x25
  40cb24:	str	w8, [sp, #8]
  40cb28:	bl	40b5ac <error@@Base+0x9710>
  40cb2c:	cbz	x24, 40cb94 <error@@Base+0xacf8>
  40cb30:	cbz	x23, 40cb94 <error@@Base+0xacf8>
  40cb34:	cbz	x25, 40cb94 <error@@Base+0xacf8>
  40cb38:	mov	x19, x0
  40cb3c:	cbz	x0, 40cb94 <error@@Base+0xacf8>
  40cb40:	ldr	x8, [x20, #40]
  40cb44:	str	x8, [x24, #40]
  40cb48:	str	x8, [x23, #40]
  40cb4c:	ldr	w8, [x20, #48]
  40cb50:	ldr	w9, [x24, #48]
  40cb54:	and	w8, w8, #0x80000
  40cb58:	and	w9, w9, #0xfff7ffff
  40cb5c:	orr	w9, w9, w8
  40cb60:	str	w9, [x24, #48]
  40cb64:	ldr	w9, [x23, #48]
  40cb68:	and	w9, w9, #0xfff7ffff
  40cb6c:	orr	w8, w9, w8
  40cb70:	str	w8, [x23, #48]
  40cb74:	mov	x0, x19
  40cb78:	ldp	x20, x19, [sp, #80]
  40cb7c:	ldp	x22, x21, [sp, #64]
  40cb80:	ldp	x24, x23, [sp, #48]
  40cb84:	ldr	x25, [sp, #32]
  40cb88:	ldp	x29, x30, [sp, #16]
  40cb8c:	add	sp, sp, #0x60
  40cb90:	ret
  40cb94:	mov	w8, #0xc                   	// #12
  40cb98:	mov	x19, xzr
  40cb9c:	str	w8, [x21]
  40cba0:	b	40cb74 <error@@Base+0xacd8>
  40cba4:	stp	x29, x30, [sp, #-80]!
  40cba8:	stp	x26, x25, [sp, #16]
  40cbac:	stp	x24, x23, [sp, #32]
  40cbb0:	stp	x22, x21, [sp, #48]
  40cbb4:	stp	x20, x19, [sp, #64]
  40cbb8:	ldp	x24, x8, [x0, #8]
  40cbbc:	mov	x20, x2
  40cbc0:	mov	x19, x0
  40cbc4:	mov	x21, x1
  40cbc8:	cmp	x8, x24
  40cbcc:	mov	x29, sp
  40cbd0:	b.cs	40cc9c <error@@Base+0xae00>  // b.hs, b.nlast
  40cbd4:	ldr	x9, [x19]
  40cbd8:	add	x8, x9, x8, lsl #4
  40cbdc:	stp	x21, x20, [x8]
  40cbe0:	ldr	x8, [x19]
  40cbe4:	ldr	x9, [x19, #16]
  40cbe8:	add	x9, x8, x9, lsl #4
  40cbec:	ldr	w10, [x9, #8]
  40cbf0:	and	w8, w20, #0xff
  40cbf4:	cmp	w8, #0x5
  40cbf8:	and	w10, w10, #0xfffc00ff
  40cbfc:	str	w10, [x9, #8]
  40cc00:	b.ne	40cc18 <error@@Base+0xad7c>  // b.any
  40cc04:	ldr	w9, [x19, #180]
  40cc08:	cmp	w9, #0x1
  40cc0c:	b.le	40cc18 <error@@Base+0xad7c>
  40cc10:	mov	w8, #0x100000              	// #1048576
  40cc14:	b	40cc24 <error@@Base+0xad88>
  40cc18:	cmp	w8, #0x6
  40cc1c:	cset	w8, eq  // eq = none
  40cc20:	lsl	w8, w8, #20
  40cc24:	ldr	x9, [x19]
  40cc28:	ldr	x10, [x19, #16]
  40cc2c:	add	x9, x9, x10, lsl #4
  40cc30:	ldr	w10, [x9, #8]
  40cc34:	and	w10, w10, #0xffefffff
  40cc38:	orr	w8, w10, w8
  40cc3c:	str	w8, [x9, #8]
  40cc40:	ldp	x9, x8, [x19, #16]
  40cc44:	mov	x10, #0xffffffffffffffff    	// #-1
  40cc48:	str	x10, [x8, x9, lsl #3]
  40cc4c:	ldr	x8, [x19, #40]
  40cc50:	ldr	x9, [x19, #16]
  40cc54:	mov	w10, #0x18                  	// #24
  40cc58:	madd	x8, x9, x10, x8
  40cc5c:	stp	xzr, xzr, [x8]
  40cc60:	str	xzr, [x8, #16]
  40cc64:	ldr	x8, [x19, #48]
  40cc68:	ldr	x9, [x19, #16]
  40cc6c:	madd	x8, x9, x10, x8
  40cc70:	stp	xzr, xzr, [x8]
  40cc74:	str	xzr, [x8, #16]
  40cc78:	ldr	x0, [x19, #16]
  40cc7c:	add	x8, x0, #0x1
  40cc80:	str	x8, [x19, #16]
  40cc84:	ldp	x20, x19, [sp, #64]
  40cc88:	ldp	x22, x21, [sp, #48]
  40cc8c:	ldp	x24, x23, [sp, #32]
  40cc90:	ldp	x26, x25, [sp, #16]
  40cc94:	ldp	x29, x30, [sp], #80
  40cc98:	ret
  40cc9c:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40cca0:	lsl	x26, x24, #1
  40cca4:	movk	x8, #0xaaa, lsl #48
  40cca8:	cmp	x26, x8
  40ccac:	b.hi	40cd60 <error@@Base+0xaec4>  // b.pmore
  40ccb0:	ldr	x0, [x19]
  40ccb4:	lsl	x1, x24, #5
  40ccb8:	bl	401a20 <realloc@plt>
  40ccbc:	cbz	x0, 40cd60 <error@@Base+0xaec4>
  40ccc0:	ldr	x8, [x19, #24]
  40ccc4:	lsl	x23, x24, #4
  40ccc8:	str	x0, [x19]
  40cccc:	mov	x1, x23
  40ccd0:	mov	x0, x8
  40ccd4:	bl	401a20 <realloc@plt>
  40ccd8:	ldr	x8, [x19, #32]
  40ccdc:	mov	x22, x0
  40cce0:	mov	x1, x23
  40cce4:	mov	x0, x8
  40cce8:	bl	401a20 <realloc@plt>
  40ccec:	mov	x23, x0
  40ccf0:	ldr	x0, [x19, #40]
  40ccf4:	add	x8, x24, x24, lsl #1
  40ccf8:	lsl	x25, x8, #4
  40ccfc:	mov	x1, x25
  40cd00:	bl	401a20 <realloc@plt>
  40cd04:	ldr	x8, [x19, #48]
  40cd08:	mov	x24, x0
  40cd0c:	mov	x1, x25
  40cd10:	mov	x0, x8
  40cd14:	bl	401a20 <realloc@plt>
  40cd18:	cbz	x22, 40cd3c <error@@Base+0xaea0>
  40cd1c:	cbz	x23, 40cd3c <error@@Base+0xaea0>
  40cd20:	cbz	x24, 40cd3c <error@@Base+0xaea0>
  40cd24:	cbz	x0, 40cd3c <error@@Base+0xaea0>
  40cd28:	ldr	x8, [x19, #16]
  40cd2c:	stp	x22, x23, [x19, #24]
  40cd30:	stp	x24, x0, [x19, #40]
  40cd34:	str	x26, [x19, #8]
  40cd38:	b	40cbd4 <error@@Base+0xad38>
  40cd3c:	mov	x19, x0
  40cd40:	mov	x0, x22
  40cd44:	bl	401b80 <free@plt>
  40cd48:	mov	x0, x23
  40cd4c:	bl	401b80 <free@plt>
  40cd50:	mov	x0, x24
  40cd54:	bl	401b80 <free@plt>
  40cd58:	mov	x0, x19
  40cd5c:	bl	401b80 <free@plt>
  40cd60:	mov	x0, #0xffffffffffffffff    	// #-1
  40cd64:	b	40cc84 <error@@Base+0xade8>
  40cd68:	sub	sp, sp, #0x80
  40cd6c:	stp	x29, x30, [sp, #48]
  40cd70:	stp	x26, x25, [sp, #64]
  40cd74:	stp	x24, x23, [sp, #80]
  40cd78:	stp	x22, x21, [sp, #96]
  40cd7c:	stp	x20, x19, [sp, #112]
  40cd80:	ldr	x23, [x1, #40]
  40cd84:	mov	w8, #0x18                  	// #24
  40cd88:	mov	x19, x0
  40cd8c:	add	x29, sp, #0x30
  40cd90:	madd	x24, x2, x8, x23
  40cd94:	ldr	x8, [x24, #8]!
  40cd98:	mov	w21, w3
  40cd9c:	mov	x20, x2
  40cda0:	mov	x22, x1
  40cda4:	add	x8, x8, #0x1
  40cda8:	lsl	x0, x8, #3
  40cdac:	stp	x8, xzr, [sp, #24]
  40cdb0:	bl	401970 <malloc@plt>
  40cdb4:	str	x0, [sp, #40]
  40cdb8:	cbz	x0, 40cf70 <error@@Base+0xb0d4>
  40cdbc:	ldr	x8, [x22, #48]
  40cdc0:	mov	w9, #0x18                  	// #24
  40cdc4:	madd	x8, x20, x9, x8
  40cdc8:	mov	x9, #0xffffffffffffffff    	// #-1
  40cdcc:	str	x9, [x8, #8]
  40cdd0:	ldr	x9, [x22]
  40cdd4:	add	x8, x9, x20, lsl #4
  40cdd8:	ldr	w8, [x8, #8]
  40cddc:	ubfx	w4, w8, #8, #10
  40cde0:	cbz	w4, 40ce2c <error@@Base+0xaf90>
  40cde4:	ldr	x10, [x24]
  40cde8:	cbz	x10, 40ce2c <error@@Base+0xaf90>
  40cdec:	mov	w10, #0x18                  	// #24
  40cdf0:	madd	x10, x20, x10, x23
  40cdf4:	ldr	x10, [x10, #16]
  40cdf8:	ldr	x10, [x10]
  40cdfc:	add	x9, x9, x10, lsl #4
  40ce00:	ldrb	w9, [x9, #10]
  40ce04:	tbnz	w9, #2, 40ce2c <error@@Base+0xaf90>
  40ce08:	mov	x0, x22
  40ce0c:	mov	x1, x20
  40ce10:	mov	x2, x20
  40ce14:	mov	x3, x20
  40ce18:	bl	40cf78 <error@@Base+0xb0dc>
  40ce1c:	cbnz	w0, 40cf54 <error@@Base+0xb0b8>
  40ce20:	ldr	x8, [x22]
  40ce24:	add	x8, x8, x20, lsl #4
  40ce28:	ldr	w8, [x8, #8]
  40ce2c:	tbz	w8, #3, 40cef8 <error@@Base+0xb05c>
  40ce30:	ldr	x8, [x22, #40]
  40ce34:	mov	w9, #0x18                  	// #24
  40ce38:	madd	x9, x20, x9, x8
  40ce3c:	ldr	x9, [x9, #8]
  40ce40:	cmp	x9, #0x1
  40ce44:	b.lt	40cef8 <error@@Base+0xb05c>  // b.tstop
  40ce48:	mov	w26, wzr
  40ce4c:	mov	x24, xzr
  40ce50:	mov	w25, #0x18                  	// #24
  40ce54:	madd	x8, x20, x25, x8
  40ce58:	ldr	x8, [x8, #16]
  40ce5c:	ldr	x23, [x8, x24, lsl #3]
  40ce60:	ldr	x8, [x22, #48]
  40ce64:	madd	x9, x23, x25, x8
  40ce68:	ldr	x9, [x9, #8]
  40ce6c:	cmn	x9, #0x1
  40ce70:	b.eq	40ced0 <error@@Base+0xb034>  // b.none
  40ce74:	cbnz	x9, 40ce94 <error@@Base+0xaff8>
  40ce78:	mov	x0, sp
  40ce7c:	mov	x1, x22
  40ce80:	mov	x2, x23
  40ce84:	mov	w3, wzr
  40ce88:	bl	40cd68 <error@@Base+0xaecc>
  40ce8c:	cbz	w0, 40cea8 <error@@Base+0xb00c>
  40ce90:	b	40cf54 <error@@Base+0xb0b8>
  40ce94:	madd	x8, x23, x25, x8
  40ce98:	ldr	x9, [x8, #16]
  40ce9c:	ldr	q0, [x8]
  40cea0:	str	x9, [sp, #16]
  40cea4:	str	q0, [sp]
  40cea8:	add	x0, sp, #0x18
  40ceac:	mov	x1, sp
  40ceb0:	bl	40d1e0 <error@@Base+0xb344>
  40ceb4:	cbnz	w0, 40cf54 <error@@Base+0xb0b8>
  40ceb8:	ldr	x8, [x22, #48]
  40cebc:	madd	x8, x23, x25, x8
  40cec0:	ldr	x8, [x8, #8]
  40cec4:	cbnz	x8, 40ced4 <error@@Base+0xb038>
  40cec8:	ldr	x0, [sp, #16]
  40cecc:	bl	401b80 <free@plt>
  40ced0:	mov	w26, #0x1                   	// #1
  40ced4:	ldr	x8, [x22, #40]
  40ced8:	add	x24, x24, #0x1
  40cedc:	madd	x9, x20, x25, x8
  40cee0:	ldr	x9, [x9, #8]
  40cee4:	cmp	x24, x9
  40cee8:	b.lt	40ce54 <error@@Base+0xafb8>  // b.tstop
  40ceec:	tst	w26, #0x1
  40cef0:	cset	w23, eq  // eq = none
  40cef4:	b	40cefc <error@@Base+0xb060>
  40cef8:	mov	w23, #0x1                   	// #1
  40cefc:	add	x0, sp, #0x18
  40cf00:	mov	x1, x20
  40cf04:	bl	40d364 <error@@Base+0xb4c8>
  40cf08:	tbz	w0, #0, 40cf70 <error@@Base+0xb0d4>
  40cf0c:	ldr	x8, [x22, #48]
  40cf10:	orr	w9, w23, w21
  40cf14:	tbz	w9, #0, 40cf34 <error@@Base+0xb098>
  40cf18:	ldr	x9, [sp, #40]
  40cf1c:	ldur	q0, [sp, #24]
  40cf20:	mov	w10, #0x18                  	// #24
  40cf24:	madd	x8, x20, x10, x8
  40cf28:	str	x9, [x8, #16]
  40cf2c:	str	q0, [x8]
  40cf30:	b	40cf40 <error@@Base+0xb0a4>
  40cf34:	mov	w9, #0x18                  	// #24
  40cf38:	madd	x8, x20, x9, x8
  40cf3c:	str	xzr, [x8, #8]
  40cf40:	ldr	x8, [sp, #40]
  40cf44:	ldur	q0, [sp, #24]
  40cf48:	mov	w0, wzr
  40cf4c:	str	x8, [x19, #16]
  40cf50:	str	q0, [x19]
  40cf54:	ldp	x20, x19, [sp, #112]
  40cf58:	ldp	x22, x21, [sp, #96]
  40cf5c:	ldp	x24, x23, [sp, #80]
  40cf60:	ldp	x26, x25, [sp, #64]
  40cf64:	ldp	x29, x30, [sp, #48]
  40cf68:	add	sp, sp, #0x80
  40cf6c:	ret
  40cf70:	mov	w0, #0xc                   	// #12
  40cf74:	b	40cf54 <error@@Base+0xb0b8>
  40cf78:	stp	x29, x30, [sp, #-80]!
  40cf7c:	stp	x26, x25, [sp, #16]
  40cf80:	stp	x24, x23, [sp, #32]
  40cf84:	stp	x22, x21, [sp, #48]
  40cf88:	stp	x20, x19, [sp, #64]
  40cf8c:	mov	w19, w4
  40cf90:	mov	x20, x3
  40cf94:	mov	x22, x2
  40cf98:	mov	x24, x1
  40cf9c:	mov	x21, x0
  40cfa0:	mov	w26, #0x18                  	// #24
  40cfa4:	mov	x29, sp
  40cfa8:	mov	x23, x24
  40cfac:	ldr	x9, [x21]
  40cfb0:	add	x10, x9, x23, lsl #4
  40cfb4:	ldrb	w8, [x10, #8]!
  40cfb8:	cmp	w8, #0x4
  40cfbc:	b.ne	40d01c <error@@Base+0xb180>  // b.any
  40cfc0:	ldr	x8, [x21, #24]
  40cfc4:	ldr	x9, [x21, #40]
  40cfc8:	mov	x0, x21
  40cfcc:	mov	w2, w19
  40cfd0:	ldr	x24, [x8, x23, lsl #3]
  40cfd4:	madd	x8, x22, x26, x9
  40cfd8:	str	xzr, [x8, #8]
  40cfdc:	mov	x1, x24
  40cfe0:	bl	40d46c <error@@Base+0xb5d0>
  40cfe4:	cmn	x0, #0x1
  40cfe8:	b.eq	40d1d8 <error@@Base+0xb33c>  // b.none
  40cfec:	ldr	x8, [x21, #24]
  40cff0:	mov	x25, x0
  40cff4:	mov	x1, x25
  40cff8:	ldr	x9, [x8, x23, lsl #3]
  40cffc:	str	x9, [x8, x22, lsl #3]
  40d000:	ldr	x8, [x21, #40]
  40d004:	madd	x0, x22, x26, x8
  40d008:	bl	40d364 <error@@Base+0xb4c8>
  40d00c:	mov	x23, x24
  40d010:	mov	x22, x25
  40d014:	tbnz	w0, #0, 40cfac <error@@Base+0xb110>
  40d018:	b	40d1d8 <error@@Base+0xb33c>
  40d01c:	ldr	x8, [x21, #40]
  40d020:	madd	x11, x23, x26, x8
  40d024:	ldr	x11, [x11, #8]
  40d028:	cbz	x11, 40d194 <error@@Base+0xb2f8>
  40d02c:	madd	x12, x23, x26, x8
  40d030:	ldr	x12, [x12, #16]
  40d034:	cmp	x11, #0x1
  40d038:	ldr	x24, [x12]
  40d03c:	madd	x12, x22, x26, x8
  40d040:	str	xzr, [x12, #8]
  40d044:	b.eq	40d140 <error@@Base+0xb2a4>  // b.none
  40d048:	ldr	x12, [x21, #16]
  40d04c:	sub	x1, x12, #0x1
  40d050:	cmp	x1, #0x1
  40d054:	b.lt	40d09c <error@@Base+0xb200>  // b.tstop
  40d058:	add	x10, x9, x1, lsl #4
  40d05c:	ldr	w11, [x10, #8]
  40d060:	tbz	w11, #18, 40d09c <error@@Base+0xb200>
  40d064:	ldr	x10, [x21, #32]
  40d068:	add	x9, x9, x12, lsl #4
  40d06c:	sub	x9, x9, #0x18
  40d070:	ldr	x12, [x10, x1, lsl #3]
  40d074:	cmp	x12, x24
  40d078:	b.ne	40d088 <error@@Base+0xb1ec>  // b.any
  40d07c:	ubfx	w11, w11, #8, #10
  40d080:	cmp	w11, w19
  40d084:	b.eq	40d130 <error@@Base+0xb294>  // b.none
  40d088:	ldr	w11, [x9], #-16
  40d08c:	sub	x1, x1, #0x1
  40d090:	cmp	x1, #0x1
  40d094:	b.lt	40d09c <error@@Base+0xb200>  // b.tstop
  40d098:	tbnz	w11, #18, 40d070 <error@@Base+0xb1d4>
  40d09c:	mov	x0, x21
  40d0a0:	mov	x1, x24
  40d0a4:	mov	w2, w19
  40d0a8:	bl	40d46c <error@@Base+0xb5d0>
  40d0ac:	cmn	x0, #0x1
  40d0b0:	b.eq	40d1d8 <error@@Base+0xb33c>  // b.none
  40d0b4:	ldr	x8, [x21, #40]
  40d0b8:	mov	x25, x0
  40d0bc:	mov	x1, x25
  40d0c0:	madd	x0, x22, x26, x8
  40d0c4:	bl	40d364 <error@@Base+0xb4c8>
  40d0c8:	tbz	w0, #0, 40d1d8 <error@@Base+0xb33c>
  40d0cc:	mov	x0, x21
  40d0d0:	mov	x1, x24
  40d0d4:	mov	x2, x25
  40d0d8:	mov	x3, x20
  40d0dc:	mov	w4, w19
  40d0e0:	bl	40cf78 <error@@Base+0xb0dc>
  40d0e4:	cbnz	w0, 40d1a4 <error@@Base+0xb308>
  40d0e8:	ldr	x8, [x21, #40]
  40d0ec:	mov	x0, x21
  40d0f0:	mov	w2, w19
  40d0f4:	madd	x8, x23, x26, x8
  40d0f8:	ldr	x8, [x8, #16]
  40d0fc:	ldr	x23, [x8, #8]
  40d100:	mov	x1, x23
  40d104:	bl	40d46c <error@@Base+0xb5d0>
  40d108:	cmn	x0, #0x1
  40d10c:	b.eq	40d1d8 <error@@Base+0xb33c>  // b.none
  40d110:	ldr	x8, [x21, #40]
  40d114:	mov	x24, x0
  40d118:	mov	x1, x24
  40d11c:	madd	x0, x22, x26, x8
  40d120:	bl	40d364 <error@@Base+0xb4c8>
  40d124:	mov	x22, x24
  40d128:	tbnz	w0, #0, 40cfac <error@@Base+0xb110>
  40d12c:	b	40d1d8 <error@@Base+0xb33c>
  40d130:	madd	x0, x22, x26, x8
  40d134:	bl	40d364 <error@@Base+0xb4c8>
  40d138:	tbnz	w0, #0, 40d0e8 <error@@Base+0xb24c>
  40d13c:	b	40d1d8 <error@@Base+0xb33c>
  40d140:	cmp	x23, x20
  40d144:	b.ne	40d150 <error@@Base+0xb2b4>  // b.any
  40d148:	cmp	x22, x23
  40d14c:	b.ne	40d1bc <error@@Base+0xb320>  // b.any
  40d150:	ldr	w8, [x10]
  40d154:	mov	x0, x21
  40d158:	mov	x1, x24
  40d15c:	ubfx	w8, w8, #8, #10
  40d160:	orr	w19, w8, w19
  40d164:	mov	w2, w19
  40d168:	bl	40d46c <error@@Base+0xb5d0>
  40d16c:	cmn	x0, #0x1
  40d170:	b.eq	40d1d8 <error@@Base+0xb33c>  // b.none
  40d174:	ldr	x8, [x21, #40]
  40d178:	mov	x23, x0
  40d17c:	mov	x1, x23
  40d180:	madd	x0, x22, x26, x8
  40d184:	bl	40d364 <error@@Base+0xb4c8>
  40d188:	mov	x22, x23
  40d18c:	tbnz	w0, #0, 40cfa8 <error@@Base+0xb10c>
  40d190:	b	40d1d8 <error@@Base+0xb33c>
  40d194:	ldr	x8, [x21, #24]
  40d198:	mov	w0, wzr
  40d19c:	ldr	x9, [x8, x23, lsl #3]
  40d1a0:	str	x9, [x8, x22, lsl #3]
  40d1a4:	ldp	x20, x19, [sp, #64]
  40d1a8:	ldp	x22, x21, [sp, #48]
  40d1ac:	ldp	x24, x23, [sp, #32]
  40d1b0:	ldp	x26, x25, [sp, #16]
  40d1b4:	ldp	x29, x30, [sp], #80
  40d1b8:	ret
  40d1bc:	mov	w9, #0x18                  	// #24
  40d1c0:	madd	x0, x22, x9, x8
  40d1c4:	mov	x1, x24
  40d1c8:	bl	40d364 <error@@Base+0xb4c8>
  40d1cc:	tbz	w0, #0, 40d1d8 <error@@Base+0xb33c>
  40d1d0:	mov	w0, wzr
  40d1d4:	b	40d1a4 <error@@Base+0xb308>
  40d1d8:	mov	w0, #0xc                   	// #12
  40d1dc:	b	40d1a4 <error@@Base+0xb308>
  40d1e0:	stp	x29, x30, [sp, #-48]!
  40d1e4:	str	x21, [sp, #16]
  40d1e8:	stp	x20, x19, [sp, #32]
  40d1ec:	mov	x29, sp
  40d1f0:	cbz	x1, 40d2d0 <error@@Base+0xb434>
  40d1f4:	ldr	x10, [x1, #8]
  40d1f8:	mov	x20, x1
  40d1fc:	cbz	x10, 40d2d0 <error@@Base+0xb434>
  40d200:	ldp	x8, x11, [x0]
  40d204:	mov	x19, x0
  40d208:	add	x9, x11, x10, lsl #1
  40d20c:	cmp	x8, x9
  40d210:	b.ge	40d23c <error@@Base+0xb3a0>  // b.tcont
  40d214:	ldr	x0, [x19, #16]
  40d218:	add	x21, x8, x10
  40d21c:	lsl	x1, x21, #4
  40d220:	bl	401a20 <realloc@plt>
  40d224:	cbz	x0, 40d35c <error@@Base+0xb4c0>
  40d228:	lsl	x8, x21, #1
  40d22c:	str	x0, [x19, #16]
  40d230:	str	x8, [x19]
  40d234:	ldr	x11, [x19, #8]
  40d238:	ldr	x10, [x20, #8]
  40d23c:	cbz	x11, 40d348 <error@@Base+0xb4ac>
  40d240:	sub	x8, x10, #0x1
  40d244:	sub	x9, x11, #0x1
  40d248:	orr	x12, x8, x9
  40d24c:	add	x21, x11, x10, lsl #1
  40d250:	tbnz	x12, #63, 40d294 <error@@Base+0xb3f8>
  40d254:	ldr	x10, [x19, #16]
  40d258:	ldr	x11, [x20, #16]
  40d25c:	ldr	x13, [x10, x9, lsl #3]
  40d260:	ldr	x12, [x11, x8, lsl #3]
  40d264:	cmp	x13, x12
  40d268:	b.ne	40d274 <error@@Base+0xb3d8>  // b.any
  40d26c:	sub	x8, x8, #0x1
  40d270:	b	40d288 <error@@Base+0xb3ec>
  40d274:	b.ge	40d288 <error@@Base+0xb3ec>  // b.tcont
  40d278:	sub	x8, x8, #0x1
  40d27c:	sub	x21, x21, #0x1
  40d280:	str	x12, [x10, x21, lsl #3]
  40d284:	b	40d28c <error@@Base+0xb3f0>
  40d288:	sub	x9, x9, #0x1
  40d28c:	orr	x12, x8, x9
  40d290:	tbz	x12, #63, 40d25c <error@@Base+0xb3c0>
  40d294:	tbnz	x8, #63, 40d2b4 <error@@Base+0xb418>
  40d298:	ldr	x9, [x19, #16]
  40d29c:	ldr	x1, [x20, #16]
  40d2a0:	add	x8, x8, #0x1
  40d2a4:	sub	x21, x21, x8
  40d2a8:	add	x0, x9, x21, lsl #3
  40d2ac:	lsl	x2, x8, #3
  40d2b0:	bl	401840 <memcpy@plt>
  40d2b4:	ldr	x10, [x19, #8]
  40d2b8:	ldr	x8, [x20, #8]
  40d2bc:	sub	x9, x10, #0x1
  40d2c0:	add	x8, x9, x8, lsl #1
  40d2c4:	sub	x11, x8, x21
  40d2c8:	adds	x11, x11, #0x1
  40d2cc:	b.cc	40d2e4 <error@@Base+0xb448>  // b.lo, b.ul, b.last
  40d2d0:	mov	w0, wzr
  40d2d4:	ldp	x20, x19, [sp, #32]
  40d2d8:	ldr	x21, [sp, #16]
  40d2dc:	ldp	x29, x30, [sp], #48
  40d2e0:	ret
  40d2e4:	ldr	x0, [x19, #16]
  40d2e8:	add	x10, x11, x10
  40d2ec:	str	x10, [x19, #8]
  40d2f0:	add	x10, x0, x9, lsl #3
  40d2f4:	lsl	x2, x11, #3
  40d2f8:	neg	x11, x11
  40d2fc:	ldr	x12, [x0, x8, lsl #3]
  40d300:	ldr	x13, [x0, x9, lsl #3]
  40d304:	cmp	x12, x13
  40d308:	b.le	40d324 <error@@Base+0xb488>
  40d30c:	sub	x8, x8, #0x1
  40d310:	str	x12, [x10, x2]
  40d314:	adds	x11, x11, #0x1
  40d318:	sub	x2, x2, #0x8
  40d31c:	b.cc	40d2fc <error@@Base+0xb460>  // b.lo, b.ul, b.last
  40d320:	b	40d2d0 <error@@Base+0xb434>
  40d324:	str	x13, [x10, x2]
  40d328:	cmp	x9, #0x0
  40d32c:	sub	x9, x9, #0x1
  40d330:	neg	x11, x11
  40d334:	sub	x10, x10, #0x8
  40d338:	b.gt	40d2f4 <error@@Base+0xb458>
  40d33c:	add	x1, x0, x21, lsl #3
  40d340:	bl	401840 <memcpy@plt>
  40d344:	b	40d2d0 <error@@Base+0xb434>
  40d348:	str	x10, [x19, #8]
  40d34c:	ldp	x8, x1, [x20, #8]
  40d350:	ldr	x0, [x19, #16]
  40d354:	lsl	x2, x8, #3
  40d358:	b	40d340 <error@@Base+0xb4a4>
  40d35c:	mov	w0, #0xc                   	// #12
  40d360:	b	40d2d4 <error@@Base+0xb438>
  40d364:	stp	x29, x30, [sp, #-32]!
  40d368:	stp	x20, x19, [sp, #16]
  40d36c:	ldr	x9, [x0]
  40d370:	mov	x19, x0
  40d374:	mov	x20, x1
  40d378:	mov	x29, sp
  40d37c:	cbz	x9, 40d3a0 <error@@Base+0xb504>
  40d380:	ldr	x8, [x19, #8]
  40d384:	cbnz	x8, 40d3d0 <error@@Base+0xb534>
  40d388:	ldr	x8, [x19, #16]
  40d38c:	str	x20, [x8]
  40d390:	ldr	x8, [x19, #8]
  40d394:	add	x8, x8, #0x1
  40d398:	str	x8, [x19, #8]
  40d39c:	b	40d3c0 <error@@Base+0xb524>
  40d3a0:	mov	w8, #0x1                   	// #1
  40d3a4:	dup	v0.2d, x8
  40d3a8:	mov	w0, #0x8                   	// #8
  40d3ac:	str	q0, [x19]
  40d3b0:	bl	401970 <malloc@plt>
  40d3b4:	str	x0, [x19, #16]
  40d3b8:	cbz	x0, 40d3fc <error@@Base+0xb560>
  40d3bc:	str	x20, [x0]
  40d3c0:	mov	w0, #0x1                   	// #1
  40d3c4:	ldp	x20, x19, [sp, #16]
  40d3c8:	ldp	x29, x30, [sp], #32
  40d3cc:	ret
  40d3d0:	cmp	x9, x8
  40d3d4:	b.ne	40d404 <error@@Base+0xb568>  // b.any
  40d3d8:	ldr	x0, [x19, #16]
  40d3dc:	lsl	x8, x9, #1
  40d3e0:	lsl	x1, x9, #4
  40d3e4:	str	x8, [x19]
  40d3e8:	bl	401a20 <realloc@plt>
  40d3ec:	cbz	x0, 40d3c4 <error@@Base+0xb528>
  40d3f0:	ldr	x8, [x19, #8]
  40d3f4:	str	x0, [x19, #16]
  40d3f8:	b	40d408 <error@@Base+0xb56c>
  40d3fc:	stp	xzr, xzr, [x19]
  40d400:	b	40d3c4 <error@@Base+0xb528>
  40d404:	ldr	x0, [x19, #16]
  40d408:	ldr	x9, [x0]
  40d40c:	cmp	x9, x20
  40d410:	b.le	40d43c <error@@Base+0xb5a0>
  40d414:	cmp	x8, #0x1
  40d418:	b.lt	40d464 <error@@Base+0xb5c8>  // b.tstop
  40d41c:	mov	x9, x8
  40d420:	add	x10, x0, x9, lsl #3
  40d424:	ldur	x11, [x10, #-8]
  40d428:	subs	x8, x9, #0x1
  40d42c:	mov	x9, x8
  40d430:	str	x11, [x10]
  40d434:	b.gt	40d420 <error@@Base+0xb584>
  40d438:	b	40d464 <error@@Base+0xb5c8>
  40d43c:	add	x9, x0, x8, lsl #3
  40d440:	ldur	x9, [x9, #-8]
  40d444:	cmp	x9, x20
  40d448:	b.le	40d464 <error@@Base+0xb5c8>
  40d44c:	add	x10, x0, x8, lsl #3
  40d450:	str	x9, [x10]
  40d454:	ldur	x9, [x10, #-16]
  40d458:	sub	x8, x8, #0x1
  40d45c:	cmp	x9, x20
  40d460:	b.gt	40d44c <error@@Base+0xb5b0>
  40d464:	str	x20, [x0, x8, lsl #3]
  40d468:	b	40d390 <error@@Base+0xb4f4>
  40d46c:	stp	x29, x30, [sp, #-48]!
  40d470:	stp	x20, x19, [sp, #32]
  40d474:	ldr	x8, [x0]
  40d478:	str	x21, [sp, #16]
  40d47c:	mov	x19, x1
  40d480:	mov	w21, w2
  40d484:	add	x8, x8, x1, lsl #4
  40d488:	ldp	x1, x8, [x8]
  40d48c:	mov	x29, sp
  40d490:	mov	x20, x0
  40d494:	mov	x2, x8
  40d498:	bl	40cba4 <error@@Base+0xad08>
  40d49c:	cmn	x0, #0x1
  40d4a0:	b.eq	40d4f4 <error@@Base+0xb658>  // b.none
  40d4a4:	ldr	x8, [x20]
  40d4a8:	add	x8, x8, x0, lsl #4
  40d4ac:	ldr	w9, [x8, #8]
  40d4b0:	bfi	w9, w21, #8, #10
  40d4b4:	str	w9, [x8, #8]
  40d4b8:	ldr	x8, [x20]
  40d4bc:	add	x9, x8, x19, lsl #4
  40d4c0:	ldr	w9, [x9, #8]
  40d4c4:	add	x8, x8, x0, lsl #4
  40d4c8:	ldr	w10, [x8, #8]
  40d4cc:	and	w9, w9, #0x3ff00
  40d4d0:	orr	w9, w9, w10
  40d4d4:	str	w9, [x8, #8]
  40d4d8:	ldr	x8, [x20]
  40d4dc:	add	x8, x8, x0, lsl #4
  40d4e0:	ldr	w9, [x8, #8]
  40d4e4:	orr	w9, w9, #0x40000
  40d4e8:	str	w9, [x8, #8]
  40d4ec:	ldr	x8, [x20, #32]
  40d4f0:	str	x19, [x8, x0, lsl #3]
  40d4f4:	ldp	x20, x19, [sp, #32]
  40d4f8:	ldr	x21, [sp, #16]
  40d4fc:	ldp	x29, x30, [sp], #48
  40d500:	ret
  40d504:	stp	x29, x30, [sp, #-32]!
  40d508:	stp	x20, x19, [sp, #16]
  40d50c:	ldp	x9, x8, [x0]
  40d510:	mov	x19, x0
  40d514:	mov	x20, x1
  40d518:	mov	x29, sp
  40d51c:	cmp	x9, x8
  40d520:	b.ne	40d54c <error@@Base+0xb6b0>  // b.any
  40d524:	ldr	x0, [x19, #16]
  40d528:	lsl	x8, x9, #1
  40d52c:	add	x8, x8, #0x2
  40d530:	lsl	x1, x8, #3
  40d534:	str	x8, [x19]
  40d538:	bl	401a20 <realloc@plt>
  40d53c:	cbz	x0, 40d560 <error@@Base+0xb6c4>
  40d540:	ldr	x8, [x19, #8]
  40d544:	str	x0, [x19, #16]
  40d548:	b	40d550 <error@@Base+0xb6b4>
  40d54c:	ldr	x0, [x19, #16]
  40d550:	add	x9, x8, #0x1
  40d554:	str	x9, [x19, #8]
  40d558:	str	x20, [x0, x8, lsl #3]
  40d55c:	mov	w0, #0x1                   	// #1
  40d560:	ldp	x20, x19, [sp, #16]
  40d564:	ldp	x29, x30, [sp], #32
  40d568:	ret
  40d56c:	stp	x29, x30, [sp, #-48]!
  40d570:	stp	x20, x19, [sp, #32]
  40d574:	ldr	x8, [x1, #8]
  40d578:	str	x21, [sp, #16]
  40d57c:	mov	x19, x0
  40d580:	mov	x29, sp
  40d584:	str	x8, [x0, #8]
  40d588:	ldr	x21, [x1, #8]
  40d58c:	cmp	x21, #0x1
  40d590:	b.lt	40d5c0 <error@@Base+0xb724>  // b.tstop
  40d594:	lsl	x0, x8, #3
  40d598:	mov	x20, x1
  40d59c:	str	x8, [x19]
  40d5a0:	bl	401970 <malloc@plt>
  40d5a4:	str	x0, [x19, #16]
  40d5a8:	cbz	x0, 40d5dc <error@@Base+0xb740>
  40d5ac:	ldr	x1, [x20, #16]
  40d5b0:	lsl	x2, x21, #3
  40d5b4:	bl	401840 <memcpy@plt>
  40d5b8:	mov	w0, wzr
  40d5bc:	b	40d5cc <error@@Base+0xb730>
  40d5c0:	mov	w0, wzr
  40d5c4:	stp	xzr, xzr, [x19]
  40d5c8:	str	xzr, [x19, #16]
  40d5cc:	ldp	x20, x19, [sp, #32]
  40d5d0:	ldr	x21, [sp, #16]
  40d5d4:	ldp	x29, x30, [sp], #48
  40d5d8:	ret
  40d5dc:	stp	xzr, xzr, [x19]
  40d5e0:	mov	w0, #0xc                   	// #12
  40d5e4:	b	40d5cc <error@@Base+0xb730>
  40d5e8:	ldr	x8, [x0, #8]
  40d5ec:	subs	x9, x8, #0x1
  40d5f0:	b.lt	40d630 <error@@Base+0xb794>  // b.tstop
  40d5f4:	ldr	x8, [x0, #16]
  40d5f8:	mov	x10, xzr
  40d5fc:	b.eq	40d620 <error@@Base+0xb784>  // b.none
  40d600:	add	x11, x9, x10
  40d604:	lsr	x11, x11, #1
  40d608:	ldr	x12, [x8, x11, lsl #3]
  40d60c:	cmp	x12, x1
  40d610:	csinc	x10, x10, x11, ge  // ge = tcont
  40d614:	csel	x9, x9, x11, lt  // lt = tstop
  40d618:	cmp	x10, x9
  40d61c:	b.cc	40d600 <error@@Base+0xb764>  // b.lo, b.ul, b.last
  40d620:	ldr	x8, [x8, x10, lsl #3]
  40d624:	cmp	x8, x1
  40d628:	csinc	x0, xzr, x10, ne  // ne = any
  40d62c:	ret
  40d630:	mov	x0, xzr
  40d634:	ret
  40d638:	stp	x29, x30, [sp, #-96]!
  40d63c:	stp	x26, x25, [sp, #32]
  40d640:	stp	x24, x23, [sp, #48]
  40d644:	stp	x22, x21, [sp, #64]
  40d648:	stp	x20, x19, [sp, #80]
  40d64c:	ldr	x8, [x2, #8]
  40d650:	mov	x19, x0
  40d654:	str	x27, [sp, #16]
  40d658:	mov	x29, sp
  40d65c:	cbz	x8, 40d8b8 <error@@Base+0xba1c>
  40d660:	mov	w21, w3
  40d664:	mov	x22, x2
  40d668:	mov	x20, x1
  40d66c:	subs	x9, x8, #0x1
  40d670:	add	x23, x8, w3, uxtw
  40d674:	b.lt	40d690 <error@@Base+0xb7f4>  // b.tstop
  40d678:	ldr	x10, [x22, #16]
  40d67c:	mov	x11, x8
  40d680:	ldr	x12, [x10], #8
  40d684:	subs	x11, x11, #0x1
  40d688:	add	x23, x12, x23
  40d68c:	b.ne	40d680 <error@@Base+0xb7e4>  // b.any
  40d690:	ldr	x10, [x20, #136]
  40d694:	ldr	x11, [x20, #64]
  40d698:	and	x12, x10, x23
  40d69c:	mov	w10, #0x18                  	// #24
  40d6a0:	mul	x10, x12, x10
  40d6a4:	ldr	x10, [x11, x10]
  40d6a8:	cmp	x10, #0x1
  40d6ac:	b.lt	40d730 <error@@Base+0xb894>  // b.tstop
  40d6b0:	mov	w13, #0x18                  	// #24
  40d6b4:	madd	x11, x12, x13, x11
  40d6b8:	ldr	x11, [x11, #16]
  40d6bc:	mov	x12, xzr
  40d6c0:	ldr	x24, [x11, x12, lsl #3]
  40d6c4:	ldr	x13, [x24]
  40d6c8:	cmp	x13, x23
  40d6cc:	b.ne	40d724 <error@@Base+0xb888>  // b.any
  40d6d0:	ldrb	w13, [x24, #104]
  40d6d4:	and	w13, w13, #0xf
  40d6d8:	cmp	w13, w21
  40d6dc:	b.ne	40d724 <error@@Base+0xb888>  // b.any
  40d6e0:	cbz	x22, 40d724 <error@@Base+0xb888>
  40d6e4:	ldr	x13, [x24, #80]
  40d6e8:	cbz	x13, 40d724 <error@@Base+0xb888>
  40d6ec:	ldr	x14, [x13, #8]
  40d6f0:	cmp	x14, x8
  40d6f4:	b.ne	40d724 <error@@Base+0xb888>  // b.any
  40d6f8:	mov	x14, x9
  40d6fc:	add	x15, x14, #0x1
  40d700:	cmp	x15, #0x1
  40d704:	b.lt	40d8c0 <error@@Base+0xba24>  // b.tstop
  40d708:	ldr	x15, [x13, #16]
  40d70c:	ldr	x16, [x22, #16]
  40d710:	ldr	x15, [x15, x14, lsl #3]
  40d714:	ldr	x16, [x16, x14, lsl #3]
  40d718:	sub	x14, x14, #0x1
  40d71c:	cmp	x15, x16
  40d720:	b.eq	40d6fc <error@@Base+0xb860>  // b.none
  40d724:	add	x12, x12, #0x1
  40d728:	cmp	x12, x10
  40d72c:	b.lt	40d6c0 <error@@Base+0xb824>  // b.tstop
  40d730:	mov	w0, #0x70                  	// #112
  40d734:	mov	w1, #0x1                   	// #1
  40d738:	bl	401a00 <calloc@plt>
  40d73c:	cbz	x0, 40d8e8 <error@@Base+0xba4c>
  40d740:	add	x25, x0, #0x8
  40d744:	mov	x24, x0
  40d748:	mov	x0, x25
  40d74c:	mov	x1, x22
  40d750:	bl	40d56c <error@@Base+0xb6d0>
  40d754:	cbnz	w0, 40d8e0 <error@@Base+0xba44>
  40d758:	ldrb	w8, [x24, #104]
  40d75c:	str	x25, [x24, #80]
  40d760:	bfxil	w8, w21, #0, #4
  40d764:	strb	w8, [x24, #104]
  40d768:	ldr	x8, [x22, #8]
  40d76c:	cmp	x8, #0x1
  40d770:	b.lt	40d898 <error@@Base+0xb9fc>  // b.tstop
  40d774:	mov	x26, xzr
  40d778:	mov	x8, xzr
  40d77c:	ldr	x9, [x22, #16]
  40d780:	ldr	x10, [x20]
  40d784:	ldr	x9, [x9, x26, lsl #3]
  40d788:	add	x9, x10, x9, lsl #4
  40d78c:	ldr	w27, [x9, #8]
  40d790:	and	w9, w27, #0x3ffff
  40d794:	cmp	w9, #0x1
  40d798:	b.eq	40d888 <error@@Base+0xb9ec>  // b.none
  40d79c:	ldrb	w10, [x24, #104]
  40d7a0:	lsr	w12, w27, #15
  40d7a4:	and	w11, w27, #0xff
  40d7a8:	and	w12, w12, #0x20
  40d7ac:	and	w9, w27, #0x3ff00
  40d7b0:	orr	w10, w10, w12
  40d7b4:	cmp	w11, #0x2
  40d7b8:	strb	w10, [x24, #104]
  40d7bc:	b.eq	40d7d0 <error@@Base+0xb934>  // b.none
  40d7c0:	cmp	w11, #0x4
  40d7c4:	b.ne	40d7dc <error@@Base+0xb940>  // b.any
  40d7c8:	mov	w11, #0x40                  	// #64
  40d7cc:	b	40d7d4 <error@@Base+0xb938>
  40d7d0:	mov	w11, #0x10                  	// #16
  40d7d4:	orr	w10, w10, w11
  40d7d8:	strb	w10, [x24, #104]
  40d7dc:	cbz	w9, 40d888 <error@@Base+0xb9ec>
  40d7e0:	ldr	x9, [x24, #80]
  40d7e4:	cmp	x9, x25
  40d7e8:	b.eq	40d7f4 <error@@Base+0xb958>  // b.none
  40d7ec:	tbz	w21, #0, 40d824 <error@@Base+0xb988>
  40d7f0:	b	40d828 <error@@Base+0xb98c>
  40d7f4:	mov	w0, #0x18                  	// #24
  40d7f8:	bl	401970 <malloc@plt>
  40d7fc:	str	x0, [x24, #80]
  40d800:	cbz	x0, 40d8ac <error@@Base+0xba10>
  40d804:	mov	x1, x22
  40d808:	bl	40d56c <error@@Base+0xb6d0>
  40d80c:	cbnz	w0, 40d8e8 <error@@Base+0xba4c>
  40d810:	ldrb	w9, [x24, #104]
  40d814:	mov	x8, xzr
  40d818:	orr	w9, w9, #0x80
  40d81c:	strb	w9, [x24, #104]
  40d820:	tbnz	w21, #0, 40d828 <error@@Base+0xb98c>
  40d824:	tbnz	w27, #8, 40d840 <error@@Base+0xb9a4>
  40d828:	tbz	w21, #0, 40d830 <error@@Base+0xb994>
  40d82c:	tbnz	w27, #9, 40d840 <error@@Base+0xb9a4>
  40d830:	tbnz	w21, #1, 40d838 <error@@Base+0xb99c>
  40d834:	tbnz	w27, #12, 40d840 <error@@Base+0xb9a4>
  40d838:	tbnz	w21, #2, 40d888 <error@@Base+0xb9ec>
  40d83c:	tbz	w27, #14, 40d888 <error@@Base+0xb9ec>
  40d840:	subs	x9, x26, x8
  40d844:	b.mi	40d884 <error@@Base+0xb9e8>  // b.first
  40d848:	ldr	x10, [x24, #16]
  40d84c:	cmp	x10, x9
  40d850:	b.le	40d884 <error@@Base+0xb9e8>
  40d854:	sub	x10, x10, #0x1
  40d858:	cmp	x10, x9
  40d85c:	str	x10, [x24, #16]
  40d860:	b.le	40d884 <error@@Base+0xb9e8>
  40d864:	ldr	x10, [x24, #24]
  40d868:	add	x11, x10, x9, lsl #3
  40d86c:	ldr	x12, [x11, #8]
  40d870:	add	x9, x9, #0x1
  40d874:	str	x12, [x11]
  40d878:	ldr	x11, [x24, #16]
  40d87c:	cmp	x9, x11
  40d880:	b.lt	40d868 <error@@Base+0xb9cc>  // b.tstop
  40d884:	add	x8, x8, #0x1
  40d888:	ldr	x9, [x22, #8]
  40d88c:	add	x26, x26, #0x1
  40d890:	cmp	x26, x9
  40d894:	b.lt	40d77c <error@@Base+0xb8e0>  // b.tstop
  40d898:	mov	x0, x20
  40d89c:	mov	x1, x24
  40d8a0:	mov	x2, x23
  40d8a4:	bl	40d8f8 <error@@Base+0xba5c>
  40d8a8:	cbz	w0, 40d8c0 <error@@Base+0xba24>
  40d8ac:	mov	x0, x24
  40d8b0:	bl	4090a8 <error@@Base+0x720c>
  40d8b4:	b	40d8e8 <error@@Base+0xba4c>
  40d8b8:	mov	x24, xzr
  40d8bc:	str	wzr, [x19]
  40d8c0:	mov	x0, x24
  40d8c4:	ldp	x20, x19, [sp, #80]
  40d8c8:	ldp	x22, x21, [sp, #64]
  40d8cc:	ldp	x24, x23, [sp, #48]
  40d8d0:	ldp	x26, x25, [sp, #32]
  40d8d4:	ldr	x27, [sp, #16]
  40d8d8:	ldp	x29, x30, [sp], #96
  40d8dc:	ret
  40d8e0:	mov	x0, x24
  40d8e4:	bl	401b80 <free@plt>
  40d8e8:	mov	x24, xzr
  40d8ec:	mov	w8, #0xc                   	// #12
  40d8f0:	str	w8, [x19]
  40d8f4:	b	40d8c0 <error@@Base+0xba24>
  40d8f8:	stp	x29, x30, [sp, #-64]!
  40d8fc:	stp	x24, x23, [sp, #16]
  40d900:	stp	x22, x21, [sp, #32]
  40d904:	stp	x20, x19, [sp, #48]
  40d908:	ldr	x23, [x1, #16]
  40d90c:	mov	x21, x0
  40d910:	mov	x22, x1
  40d914:	mov	x29, sp
  40d918:	lsl	x0, x23, #3
  40d91c:	mov	x20, x2
  40d920:	mov	x19, x1
  40d924:	str	x2, [x1]
  40d928:	str	x23, [x22, #32]!
  40d92c:	str	xzr, [x1, #40]
  40d930:	bl	401970 <malloc@plt>
  40d934:	str	x0, [x19, #48]
  40d938:	cbz	x0, 40d9f8 <error@@Base+0xbb5c>
  40d93c:	cmp	x23, #0x1
  40d940:	b.lt	40d97c <error@@Base+0xbae0>  // b.tstop
  40d944:	mov	x24, xzr
  40d948:	ldr	x8, [x19, #24]
  40d94c:	ldr	x1, [x8, x24, lsl #3]
  40d950:	ldr	x8, [x21]
  40d954:	add	x8, x8, x1, lsl #4
  40d958:	ldrb	w8, [x8, #8]
  40d95c:	tbnz	w8, #3, 40d970 <error@@Base+0xbad4>
  40d960:	mov	x0, x22
  40d964:	bl	40d504 <error@@Base+0xb668>
  40d968:	tbz	w0, #0, 40d9f8 <error@@Base+0xbb5c>
  40d96c:	ldr	x23, [x19, #16]
  40d970:	add	x24, x24, #0x1
  40d974:	cmp	x24, x23
  40d978:	b.lt	40d948 <error@@Base+0xbaac>  // b.tstop
  40d97c:	ldr	x9, [x21, #136]
  40d980:	ldr	x8, [x21, #64]
  40d984:	mov	w11, #0x18                  	// #24
  40d988:	and	x10, x9, x20
  40d98c:	madd	x20, x10, x11, x8
  40d990:	mov	x21, x20
  40d994:	ldr	x11, [x21, #8]!
  40d998:	ldr	x9, [x20]
  40d99c:	cmp	x11, x9
  40d9a0:	b.le	40d9c4 <error@@Base+0xbb28>
  40d9a4:	mov	w11, #0x18                  	// #24
  40d9a8:	madd	x8, x10, x11, x8
  40d9ac:	ldr	x8, [x8, #16]
  40d9b0:	mov	w0, wzr
  40d9b4:	add	x10, x9, #0x1
  40d9b8:	str	x10, [x20]
  40d9bc:	str	x19, [x8, x9, lsl #3]
  40d9c0:	b	40d9fc <error@@Base+0xbb60>
  40d9c4:	mov	w11, #0x18                  	// #24
  40d9c8:	madd	x22, x10, x11, x8
  40d9cc:	ldr	x0, [x22, #16]!
  40d9d0:	lsl	x8, x9, #1
  40d9d4:	add	x23, x8, #0x2
  40d9d8:	lsl	x1, x23, #3
  40d9dc:	bl	401a20 <realloc@plt>
  40d9e0:	cbz	x0, 40d9f8 <error@@Base+0xbb5c>
  40d9e4:	str	x0, [x22]
  40d9e8:	str	x23, [x21]
  40d9ec:	ldr	x9, [x20]
  40d9f0:	mov	x8, x0
  40d9f4:	b	40d9b0 <error@@Base+0xbb14>
  40d9f8:	mov	w0, #0xc                   	// #12
  40d9fc:	ldp	x20, x19, [sp, #48]
  40da00:	ldp	x22, x21, [sp, #32]
  40da04:	ldp	x24, x23, [sp, #16]
  40da08:	ldp	x29, x30, [sp], #64
  40da0c:	ret
  40da10:	sub	sp, sp, #0x70
  40da14:	stp	x29, x30, [sp, #32]
  40da18:	str	x25, [sp, #48]
  40da1c:	stp	x24, x23, [sp, #64]
  40da20:	stp	x22, x21, [sp, #80]
  40da24:	stp	x20, x19, [sp, #96]
  40da28:	mov	x9, x0
  40da2c:	ldr	x8, [x9, #40]!
  40da30:	mov	x19, x0
  40da34:	mov	x20, x1
  40da38:	add	x29, sp, #0x20
  40da3c:	cmp	x8, x1
  40da40:	b.le	40db98 <error@@Base+0xbcfc>
  40da44:	ldr	w8, [x19, #144]
  40da48:	cmp	w8, #0x2
  40da4c:	b.lt	40da54 <error@@Base+0xbbb8>  // b.tstop
  40da50:	str	xzr, [x19, #32]
  40da54:	ldr	x10, [x19, #80]
  40da58:	ldr	x11, [x19, #96]
  40da5c:	strb	wzr, [x19, #140]
  40da60:	tst	w2, #0x1
  40da64:	str	x10, [x19, #88]
  40da68:	str	x11, [x19, #104]
  40da6c:	stp	xzr, xzr, [x9]
  40da70:	str	xzr, [x9, #16]
  40da74:	ldrb	w9, [x19, #139]
  40da78:	mov	w10, #0x4                   	// #4
  40da7c:	mov	w11, #0x6                   	// #6
  40da80:	mov	x8, xzr
  40da84:	csel	w10, w11, w10, eq  // eq = none
  40da88:	mov	x23, x20
  40da8c:	str	w10, [x19, #112]
  40da90:	cbnz	w9, 40daa4 <error@@Base+0xbc08>
  40da94:	ldr	x9, [x19]
  40da98:	mov	x8, xzr
  40da9c:	mov	x23, x20
  40daa0:	str	x9, [x19, #8]
  40daa4:	cbz	x23, 40db1c <error@@Base+0xbc80>
  40daa8:	ldr	x10, [x19, #56]
  40daac:	cmp	x23, x10
  40dab0:	b.ge	40dba4 <error@@Base+0xbd08>  // b.tcont
  40dab4:	ldrb	w8, [x19, #140]
  40dab8:	cbnz	w8, 40dcf8 <error@@Base+0xbe5c>
  40dabc:	sub	x1, x23, #0x1
  40dac0:	mov	x0, x19
  40dac4:	bl	40e754 <error@@Base+0xc8b8>
  40dac8:	ldr	w8, [x19, #144]
  40dacc:	str	w0, [x19, #112]
  40dad0:	cmp	w8, #0x2
  40dad4:	b.lt	40daf0 <error@@Base+0xbc54>  // b.tstop
  40dad8:	ldr	x8, [x19, #48]
  40dadc:	ldr	x0, [x19, #16]
  40dae0:	sub	x8, x8, x23
  40dae4:	add	x1, x0, x23, lsl #2
  40dae8:	lsl	x2, x8, #2
  40daec:	bl	401850 <memmove@plt>
  40daf0:	ldrb	w8, [x19, #139]
  40daf4:	cbnz	w8, 40dde0 <error@@Base+0xbf44>
  40daf8:	ldr	q0, [x19, #48]
  40dafc:	dup	v1.2d, x23
  40db00:	sub	v0.2d, v0.2d, v1.2d
  40db04:	str	q0, [x19, #48]
  40db08:	ldrb	w8, [x19, #139]
  40db0c:	cbnz	w8, 40db1c <error@@Base+0xbc80>
  40db10:	ldr	x8, [x19, #8]
  40db14:	add	x8, x8, x23
  40db18:	str	x8, [x19, #8]
  40db1c:	ldr	x8, [x19, #88]
  40db20:	ldr	x9, [x19, #104]
  40db24:	ldr	w10, [x19, #144]
  40db28:	str	x20, [x19, #40]
  40db2c:	sub	x8, x8, x23
  40db30:	sub	x9, x9, x23
  40db34:	cmp	w10, #0x2
  40db38:	str	x8, [x19, #88]
  40db3c:	str	x9, [x19, #104]
  40db40:	b.lt	40db5c <error@@Base+0xbcc0>  // b.tstop
  40db44:	ldrb	w8, [x19, #136]
  40db48:	cbz	w8, 40db6c <error@@Base+0xbcd0>
  40db4c:	mov	x0, x19
  40db50:	bl	409270 <error@@Base+0x73d4>
  40db54:	cbnz	w0, 40db7c <error@@Base+0xbce0>
  40db58:	b	40db74 <error@@Base+0xbcd8>
  40db5c:	ldrb	w9, [x19, #139]
  40db60:	cbnz	w9, 40de70 <error@@Base+0xbfd4>
  40db64:	str	x8, [x19, #48]
  40db68:	b	40db74 <error@@Base+0xbcd8>
  40db6c:	mov	x0, x19
  40db70:	bl	4097e8 <error@@Base+0x794c>
  40db74:	mov	w0, wzr
  40db78:	str	xzr, [x19, #72]
  40db7c:	ldp	x20, x19, [sp, #96]
  40db80:	ldp	x22, x21, [sp, #80]
  40db84:	ldp	x24, x23, [sp, #64]
  40db88:	ldr	x25, [sp, #48]
  40db8c:	ldp	x29, x30, [sp, #32]
  40db90:	add	sp, sp, #0x70
  40db94:	ret
  40db98:	sub	x23, x20, x8
  40db9c:	cbnz	x23, 40daa8 <error@@Base+0xbc0c>
  40dba0:	b	40db1c <error@@Base+0xbc80>
  40dba4:	ldrb	w11, [x19, #140]
  40dba8:	ldr	x9, [x19, #48]
  40dbac:	cbnz	w11, 40dfb4 <error@@Base+0xc118>
  40dbb0:	ldr	w11, [x19, #144]
  40dbb4:	str	xzr, [x19, #48]
  40dbb8:	cmp	w11, #0x2
  40dbbc:	b.lt	40de84 <error@@Base+0xbfe8>  // b.tstop
  40dbc0:	ldrb	w12, [x19, #137]
  40dbc4:	cbz	w12, 40dc7c <error@@Base+0xbde0>
  40dbc8:	ldr	x14, [x19]
  40dbcc:	sub	x11, x23, x11
  40dbd0:	add	x12, x14, x8
  40dbd4:	add	x11, x12, x11
  40dbd8:	cmp	x11, x14
  40dbdc:	add	x24, x12, x23
  40dbe0:	csel	x13, x14, x11, cc  // cc = lo, ul, last
  40dbe4:	add	x11, x14, x23
  40dbe8:	add	x14, x11, x8
  40dbec:	sub	x14, x14, #0x1
  40dbf0:	cmp	x14, x13
  40dbf4:	b.cc	40dc7c <error@@Base+0xbde0>  // b.lo, b.ul, b.last
  40dbf8:	ldrb	w14, [x14]
  40dbfc:	sub	x11, x11, #0x1
  40dc00:	and	w14, w14, #0xc0
  40dc04:	cmp	w14, #0x80
  40dc08:	b.eq	40dbe8 <error@@Base+0xbd4c>  // b.none
  40dc0c:	ldr	x10, [x19, #88]
  40dc10:	mov	x21, x9
  40dc14:	ldr	x9, [x19, #120]
  40dc18:	add	x25, x11, x8
  40dc1c:	add	x10, x12, x10
  40dc20:	mov	w22, w2
  40dc24:	sub	x2, x10, x25
  40dc28:	mov	x1, x25
  40dc2c:	cbnz	x9, 40e020 <error@@Base+0xc184>
  40dc30:	sub	x0, x29, #0x4
  40dc34:	add	x3, x29, #0x18
  40dc38:	str	xzr, [x29, #24]
  40dc3c:	bl	405e9c <error@@Base+0x4000>
  40dc40:	sub	x8, x24, x25
  40dc44:	subs	x9, x0, x8
  40dc48:	mov	w8, #0xffffffff            	// #-1
  40dc4c:	b.cc	40dc64 <error@@Base+0xbdc8>  // b.lo, b.ul, b.last
  40dc50:	cmn	x0, #0x3
  40dc54:	b.hi	40dc64 <error@@Base+0xbdc8>  // b.pmore
  40dc58:	str	xzr, [x19, #32]
  40dc5c:	str	x9, [x19, #48]
  40dc60:	ldur	w8, [x29, #-4]
  40dc64:	cmn	w8, #0x1
  40dc68:	b.ne	40df14 <error@@Base+0xc078>  // b.any
  40dc6c:	ldr	x8, [x19, #40]
  40dc70:	ldr	x10, [x19, #56]
  40dc74:	mov	w2, w22
  40dc78:	mov	x9, x21
  40dc7c:	add	x24, x10, x8
  40dc80:	subs	x21, x24, x20
  40dc84:	b.ge	40df00 <error@@Base+0xc064>  // b.tcont
  40dc88:	add	x22, x19, #0x20
  40dc8c:	str	x9, [sp, #8]
  40dc90:	str	w2, [sp, #4]
  40dc94:	ldr	x8, [x19, #80]
  40dc98:	ldr	x9, [x19]
  40dc9c:	ldr	x25, [x19, #32]
  40dca0:	add	x0, x29, #0x18
  40dca4:	sub	x21, x8, x24
  40dca8:	add	x1, x9, x24
  40dcac:	mov	x2, x21
  40dcb0:	mov	x3, x22
  40dcb4:	bl	405e9c <error@@Base+0x4000>
  40dcb8:	sub	x8, x0, #0x1
  40dcbc:	cmn	x8, #0x3
  40dcc0:	b.cs	40dcd8 <error@@Base+0xbe3c>  // b.hs, b.nlast
  40dcc4:	ldr	w8, [x29, #24]
  40dcc8:	add	x24, x0, x24
  40dccc:	subs	x21, x24, x20
  40dcd0:	b.lt	40dc94 <error@@Base+0xbdf8>  // b.tstop
  40dcd4:	b	40df08 <error@@Base+0xc06c>
  40dcd8:	mov	w8, wzr
  40dcdc:	cbz	x21, 40dcec <error@@Base+0xbe50>
  40dce0:	cbz	x0, 40dcec <error@@Base+0xbe50>
  40dce4:	ldr	x8, [x19]
  40dce8:	ldrb	w8, [x8, x24]
  40dcec:	str	x25, [x22]
  40dcf0:	mov	w0, #0x1                   	// #1
  40dcf4:	b	40dcc8 <error@@Base+0xbe2c>
  40dcf8:	ldr	x22, [x19, #48]
  40dcfc:	ldr	x21, [x19, #24]
  40dd00:	mov	x8, xzr
  40dd04:	mov	x10, x22
  40dd08:	add	x9, x8, x10
  40dd0c:	cmp	x9, #0x0
  40dd10:	cinc	x9, x9, lt  // lt = tstop
  40dd14:	asr	x9, x9, #1
  40dd18:	ldr	x11, [x21, x9, lsl #3]
  40dd1c:	mov	x12, x9
  40dd20:	cmp	x11, x23
  40dd24:	b.gt	40dd34 <error@@Base+0xbe98>
  40dd28:	b.ge	40dd40 <error@@Base+0xbea4>  // b.tcont
  40dd2c:	add	x8, x9, #0x1
  40dd30:	mov	x12, x10
  40dd34:	cmp	x8, x12
  40dd38:	mov	x10, x12
  40dd3c:	b.lt	40dd08 <error@@Base+0xbe6c>  // b.tstop
  40dd40:	cmp	x11, x23
  40dd44:	cinc	x24, x9, lt  // lt = tstop
  40dd48:	sub	x1, x24, #0x1
  40dd4c:	mov	x0, x19
  40dd50:	bl	40e754 <error@@Base+0xc8b8>
  40dd54:	subs	x8, x22, x23
  40dd58:	str	w0, [x19, #112]
  40dd5c:	b.le	40ddf8 <error@@Base+0xbf5c>
  40dd60:	cmp	x24, x23
  40dd64:	b.ne	40ddf8 <error@@Base+0xbf5c>  // b.any
  40dd68:	ldr	x9, [x21, x23, lsl #3]
  40dd6c:	cmp	x9, x23
  40dd70:	b.ne	40ddf8 <error@@Base+0xbf5c>  // b.any
  40dd74:	ldr	x0, [x19, #16]
  40dd78:	lsl	x2, x8, #2
  40dd7c:	add	x1, x0, x23, lsl #2
  40dd80:	bl	401850 <memmove@plt>
  40dd84:	ldr	x0, [x19, #8]
  40dd88:	ldr	x8, [x19, #48]
  40dd8c:	add	x1, x0, x23
  40dd90:	sub	x2, x8, x23
  40dd94:	bl	401850 <memmove@plt>
  40dd98:	ldr	q0, [x19, #48]
  40dd9c:	dup	v1.2d, x23
  40dda0:	sub	v0.2d, v0.2d, v1.2d
  40dda4:	fmov	x8, d0
  40dda8:	cmp	x8, #0x1
  40ddac:	str	q0, [x19, #48]
  40ddb0:	b.lt	40db08 <error@@Base+0xbc6c>  // b.tstop
  40ddb4:	ldr	x9, [x19, #24]
  40ddb8:	mov	x8, xzr
  40ddbc:	add	x10, x9, x23, lsl #3
  40ddc0:	ldr	x11, [x10, x8, lsl #3]
  40ddc4:	sub	x11, x11, x23
  40ddc8:	str	x11, [x9, x8, lsl #3]
  40ddcc:	ldr	x11, [x19, #48]
  40ddd0:	add	x8, x8, #0x1
  40ddd4:	cmp	x8, x11
  40ddd8:	b.lt	40ddc0 <error@@Base+0xbf24>  // b.tstop
  40dddc:	b	40db08 <error@@Base+0xbc6c>
  40dde0:	ldr	x0, [x19, #8]
  40dde4:	ldr	x8, [x19, #48]
  40dde8:	add	x1, x0, x23
  40ddec:	sub	x2, x8, x23
  40ddf0:	bl	401850 <memmove@plt>
  40ddf4:	b	40daf8 <error@@Base+0xbc5c>
  40ddf8:	ldr	x9, [x19, #96]
  40ddfc:	ldr	x8, [x19, #80]
  40de00:	sub	x10, x23, x20
  40de04:	strb	wzr, [x19, #140]
  40de08:	add	x9, x10, x9
  40de0c:	add	x8, x10, x8
  40de10:	str	x9, [x19, #104]
  40de14:	sub	x9, x21, #0x8
  40de18:	str	x8, [x19, #88]
  40de1c:	mov	x8, x24
  40de20:	subs	x24, x24, #0x1
  40de24:	b.lt	40de34 <error@@Base+0xbf98>  // b.tstop
  40de28:	ldr	x10, [x9, x8, lsl #3]
  40de2c:	cmp	x10, x23
  40de30:	b.eq	40de1c <error@@Base+0xbf80>  // b.none
  40de34:	cmp	x8, x22
  40de38:	b.ge	40de5c <error@@Base+0xbfc0>  // b.tcont
  40de3c:	ldr	x9, [x19, #16]
  40de40:	ldr	w10, [x9, x8, lsl #2]
  40de44:	cmn	w10, #0x1
  40de48:	b.ne	40de5c <error@@Base+0xbfc0>  // b.any
  40de4c:	add	x8, x8, #0x1
  40de50:	cmp	x22, x8
  40de54:	b.ne	40de40 <error@@Base+0xbfa4>  // b.any
  40de58:	b	40de64 <error@@Base+0xbfc8>
  40de5c:	cmp	x8, x22
  40de60:	b.ne	40dec4 <error@@Base+0xc028>  // b.any
  40de64:	mov	x8, xzr
  40de68:	str	xzr, [x19, #48]
  40de6c:	b	40dfac <error@@Base+0xc110>
  40de70:	ldrb	w8, [x19, #136]
  40de74:	cbz	w8, 40df38 <error@@Base+0xc09c>
  40de78:	mov	x0, x19
  40de7c:	bl	409770 <error@@Base+0x78d4>
  40de80:	b	40db74 <error@@Base+0xbcd8>
  40de84:	ldr	x9, [x19]
  40de88:	add	x8, x23, x8
  40de8c:	add	x8, x8, x9
  40de90:	ldr	x9, [x19, #120]
  40de94:	ldurb	w8, [x8, #-1]
  40de98:	str	xzr, [x19, #56]
  40de9c:	cbz	x9, 40dea4 <error@@Base+0xc008>
  40dea0:	ldrb	w8, [x9, x8]
  40dea4:	ldr	x9, [x19, #128]
  40dea8:	lsr	x10, x8, #3
  40deac:	and	x10, x10, #0x18
  40deb0:	ldr	x9, [x9, x10]
  40deb4:	lsr	x9, x9, x8
  40deb8:	tbz	w9, #0, 40df4c <error@@Base+0xc0b0>
  40debc:	mov	w8, #0x1                   	// #1
  40dec0:	b	40df84 <error@@Base+0xc0e8>
  40dec4:	ldr	x8, [x21, x8, lsl #3]
  40dec8:	subs	x21, x8, x23
  40decc:	str	x21, [x19, #48]
  40ded0:	b.eq	40df78 <error@@Base+0xc0dc>  // b.none
  40ded4:	cmp	x21, #0x1
  40ded8:	b.lt	40deec <error@@Base+0xc050>  // b.tstop
  40dedc:	ldr	x0, [x19, #16]
  40dee0:	lsl	x2, x21, #2
  40dee4:	mov	w1, #0xff                  	// #255
  40dee8:	bl	4019f0 <memset@plt>
  40deec:	ldr	x0, [x19, #8]
  40def0:	mov	w1, #0xff                  	// #255
  40def4:	mov	x2, x21
  40def8:	bl	4019f0 <memset@plt>
  40defc:	b	40dfa8 <error@@Base+0xc10c>
  40df00:	str	x21, [x19, #48]
  40df04:	b	40df94 <error@@Base+0xc0f8>
  40df08:	cmn	w8, #0x1
  40df0c:	str	x21, [x19, #48]
  40df10:	b.eq	40df8c <error@@Base+0xc0f0>  // b.none
  40df14:	ldrb	w9, [x19, #142]
  40df18:	cbnz	w9, 40dffc <error@@Base+0xc160>
  40df1c:	cmp	w8, #0xa
  40df20:	b.ne	40df68 <error@@Base+0xc0cc>  // b.any
  40df24:	ldrb	w8, [x19, #141]
  40df28:	cmp	w8, #0x0
  40df2c:	cset	w8, ne  // ne = any
  40df30:	lsl	w9, w8, #1
  40df34:	b	40df6c <error@@Base+0xc0d0>
  40df38:	ldr	x8, [x19, #120]
  40df3c:	cbz	x8, 40db74 <error@@Base+0xbcd8>
  40df40:	mov	x0, x19
  40df44:	bl	4099bc <error@@Base+0x7b20>
  40df48:	b	40db74 <error@@Base+0xbcd8>
  40df4c:	cmp	w8, #0xa
  40df50:	b.ne	40df80 <error@@Base+0xc0e4>  // b.any
  40df54:	ldrb	w8, [x19, #141]
  40df58:	cmp	w8, #0x0
  40df5c:	cset	w8, ne  // ne = any
  40df60:	lsl	w8, w8, #1
  40df64:	b	40df84 <error@@Base+0xc0e8>
  40df68:	mov	w9, wzr
  40df6c:	ldr	x21, [x19, #48]
  40df70:	str	w9, [x19, #112]
  40df74:	b	40dfa4 <error@@Base+0xc108>
  40df78:	mov	x8, xzr
  40df7c:	b	40dfac <error@@Base+0xc110>
  40df80:	mov	w8, wzr
  40df84:	str	w8, [x19, #112]
  40df88:	b	40db08 <error@@Base+0xbc6c>
  40df8c:	ldr	w2, [sp, #4]
  40df90:	ldr	x9, [sp, #8]
  40df94:	sub	x1, x9, #0x1
  40df98:	mov	x0, x19
  40df9c:	bl	40e754 <error@@Base+0xc8b8>
  40dfa0:	str	w0, [x19, #112]
  40dfa4:	cbnz	x21, 40dfd8 <error@@Base+0xc13c>
  40dfa8:	ldr	x8, [x19, #48]
  40dfac:	str	x8, [x19, #56]
  40dfb0:	b	40db08 <error@@Base+0xbc6c>
  40dfb4:	ldr	x11, [x19, #80]
  40dfb8:	ldr	x12, [x19, #96]
  40dfbc:	sub	x13, x23, x20
  40dfc0:	strb	wzr, [x19, #140]
  40dfc4:	add	x11, x13, x11
  40dfc8:	add	x12, x13, x12
  40dfcc:	str	x11, [x19, #88]
  40dfd0:	str	x12, [x19, #104]
  40dfd4:	b	40dbb0 <error@@Base+0xbd14>
  40dfd8:	cmp	x21, #0x1
  40dfdc:	b.lt	40dff0 <error@@Base+0xc154>  // b.tstop
  40dfe0:	ldr	x0, [x19, #16]
  40dfe4:	lsl	x2, x21, #2
  40dfe8:	mov	w1, #0xff                  	// #255
  40dfec:	bl	4019f0 <memset@plt>
  40dff0:	ldrb	w8, [x19, #139]
  40dff4:	cbnz	w8, 40deec <error@@Base+0xc050>
  40dff8:	b	40dfa8 <error@@Base+0xc10c>
  40dffc:	mov	w0, w8
  40e000:	mov	w21, w8
  40e004:	bl	401c00 <iswalnum@plt>
  40e008:	cmp	w21, #0x5f
  40e00c:	mov	w9, #0x1                   	// #1
  40e010:	b.eq	40df6c <error@@Base+0xc0d0>  // b.none
  40e014:	mov	w8, w21
  40e018:	cbz	w0, 40df1c <error@@Base+0xc080>
  40e01c:	b	40df6c <error@@Base+0xc0d0>
  40e020:	cmp	x2, #0x6
  40e024:	mov	w10, #0x6                   	// #6
  40e028:	csel	x10, x2, x10, lt  // lt = tstop
  40e02c:	cmp	w10, #0x1
  40e030:	sub	x1, x29, #0xc
  40e034:	b.lt	40dc30 <error@@Base+0xbd94>  // b.tstop
  40e038:	sxtw	x10, w10
  40e03c:	sub	x12, x1, #0x1
  40e040:	add	x13, x8, x10
  40e044:	add	x13, x11, x13
  40e048:	ldurb	w13, [x13, #-1]
  40e04c:	sub	x1, x29, #0xc
  40e050:	ldrb	w13, [x9, x13]
  40e054:	strb	w13, [x12, x10]
  40e058:	subs	x10, x10, #0x1
  40e05c:	b.gt	40e040 <error@@Base+0xc1a4>
  40e060:	b	40dc30 <error@@Base+0xbd94>
  40e064:	stp	x29, x30, [sp, #-32]!
  40e068:	stp	x20, x19, [sp, #16]
  40e06c:	mov	x8, x2
  40e070:	ldr	w2, [x0, #160]
  40e074:	mov	x20, x1
  40e078:	mov	x1, x8
  40e07c:	mov	x29, sp
  40e080:	mov	x19, x0
  40e084:	bl	40e754 <error@@Base+0xc8b8>
  40e088:	ldr	x9, [x20, #16]
  40e08c:	cmp	x9, #0x1
  40e090:	b.lt	40e0f0 <error@@Base+0xc254>  // b.tstop
  40e094:	ldr	x8, [x19, #152]
  40e098:	ldr	x10, [x20, #24]
  40e09c:	mov	x12, xzr
  40e0a0:	ldr	x11, [x8]
  40e0a4:	ldr	x8, [x10, x12, lsl #3]
  40e0a8:	add	x13, x11, x8, lsl #4
  40e0ac:	ldr	w13, [x13, #8]
  40e0b0:	and	w14, w13, #0xff
  40e0b4:	cmp	w14, #0x2
  40e0b8:	b.ne	40e0e4 <error@@Base+0xc248>  // b.any
  40e0bc:	tst	w13, #0x3ff00
  40e0c0:	b.eq	40e0f4 <error@@Base+0xc258>  // b.none
  40e0c4:	tbnz	w0, #0, 40e0cc <error@@Base+0xc230>
  40e0c8:	tbnz	w13, #10, 40e0e4 <error@@Base+0xc248>
  40e0cc:	tbz	w0, #0, 40e0d4 <error@@Base+0xc238>
  40e0d0:	tbnz	w13, #11, 40e0e4 <error@@Base+0xc248>
  40e0d4:	tbnz	w0, #1, 40e0dc <error@@Base+0xc240>
  40e0d8:	tbnz	w13, #13, 40e0e4 <error@@Base+0xc248>
  40e0dc:	tbnz	w0, #3, 40e0f4 <error@@Base+0xc258>
  40e0e0:	tbz	w13, #15, 40e0f4 <error@@Base+0xc258>
  40e0e4:	add	x12, x12, #0x1
  40e0e8:	cmp	x12, x9
  40e0ec:	b.lt	40e0a4 <error@@Base+0xc208>  // b.tstop
  40e0f0:	mov	x8, xzr
  40e0f4:	ldp	x20, x19, [sp, #16]
  40e0f8:	mov	x0, x8
  40e0fc:	ldp	x29, x30, [sp], #32
  40e100:	ret
  40e104:	stp	x29, x30, [sp, #-64]!
  40e108:	stp	x22, x21, [sp, #32]
  40e10c:	stp	x20, x19, [sp, #48]
  40e110:	ldr	x8, [x0, #232]
  40e114:	mov	x19, x0
  40e118:	str	x23, [sp, #16]
  40e11c:	mov	x29, sp
  40e120:	cmp	x8, #0x1
  40e124:	b.lt	40e1a4 <error@@Base+0xc308>  // b.tstop
  40e128:	mov	x22, xzr
  40e12c:	ldr	x8, [x19, #248]
  40e130:	ldr	x20, [x8, x22, lsl #3]
  40e134:	ldr	x8, [x20, #32]
  40e138:	cmp	x8, #0x1
  40e13c:	b.lt	40e16c <error@@Base+0xc2d0>  // b.tstop
  40e140:	mov	x23, xzr
  40e144:	ldr	x8, [x20, #40]
  40e148:	ldr	x21, [x8, x23, lsl #3]
  40e14c:	ldr	x0, [x21, #32]
  40e150:	bl	401b80 <free@plt>
  40e154:	mov	x0, x21
  40e158:	bl	401b80 <free@plt>
  40e15c:	ldr	x8, [x20, #32]
  40e160:	add	x23, x23, #0x1
  40e164:	cmp	x23, x8
  40e168:	b.lt	40e144 <error@@Base+0xc2a8>  // b.tstop
  40e16c:	ldr	x0, [x20, #40]
  40e170:	bl	401b80 <free@plt>
  40e174:	ldr	x8, [x20, #16]
  40e178:	cbz	x8, 40e18c <error@@Base+0xc2f0>
  40e17c:	ldr	x0, [x8, #16]
  40e180:	bl	401b80 <free@plt>
  40e184:	ldr	x0, [x20, #16]
  40e188:	bl	401b80 <free@plt>
  40e18c:	mov	x0, x20
  40e190:	bl	401b80 <free@plt>
  40e194:	ldr	x8, [x19, #232]
  40e198:	add	x22, x22, #0x1
  40e19c:	cmp	x22, x8
  40e1a0:	b.lt	40e12c <error@@Base+0xc290>  // b.tstop
  40e1a4:	str	xzr, [x19, #232]
  40e1a8:	str	xzr, [x19, #200]
  40e1ac:	ldp	x20, x19, [sp, #48]
  40e1b0:	ldp	x22, x21, [sp, #32]
  40e1b4:	ldr	x23, [sp, #16]
  40e1b8:	ldp	x29, x30, [sp], #64
  40e1bc:	ret
  40e1c0:	stp	x29, x30, [sp, #-96]!
  40e1c4:	stp	x28, x27, [sp, #16]
  40e1c8:	stp	x26, x25, [sp, #32]
  40e1cc:	stp	x24, x23, [sp, #48]
  40e1d0:	stp	x22, x21, [sp, #64]
  40e1d4:	stp	x20, x19, [sp, #80]
  40e1d8:	mov	x29, sp
  40e1dc:	sub	sp, sp, #0x70
  40e1e0:	adrp	x8, 413000 <error@@Base+0x11164>
  40e1e4:	add	x8, x8, #0x290
  40e1e8:	ldr	q0, [x8]
  40e1ec:	ldr	x8, [x8, #16]
  40e1f0:	ldr	x24, [x0]
  40e1f4:	mov	x21, x3
  40e1f8:	mov	x22, x2
  40e1fc:	mov	x23, x1
  40e200:	stur	q0, [x29, #-64]
  40e204:	stur	x8, [x29, #-48]
  40e208:	tbz	w4, #0, 40e224 <error@@Base+0xc388>
  40e20c:	mov	w0, #0x60                  	// #96
  40e210:	bl	401970 <malloc@plt>
  40e214:	stur	x0, [x29, #-48]
  40e218:	cbz	x0, 40e730 <error@@Base+0xc894>
  40e21c:	sub	x19, x29, #0x40
  40e220:	b	40e228 <error@@Base+0xc38c>
  40e224:	mov	x19, xzr
  40e228:	ldr	x25, [x24, #144]
  40e22c:	lsl	x20, x22, #4
  40e230:	cmp	x20, #0xfbf
  40e234:	stp	xzr, xzr, [x29, #-32]
  40e238:	stur	xzr, [x29, #-16]
  40e23c:	b.hi	40e25c <error@@Base+0xc3c0>  // b.pmore
  40e240:	add	x9, x20, #0xf
  40e244:	mov	x8, sp
  40e248:	and	x9, x9, #0xfffffffffffffff0
  40e24c:	sub	x0, x8, x9
  40e250:	mov	sp, x0
  40e254:	stur	wzr, [x29, #-84]
  40e258:	b	40e270 <error@@Base+0xc3d4>
  40e25c:	mov	x0, x20
  40e260:	bl	401970 <malloc@plt>
  40e264:	cbz	x0, 40e728 <error@@Base+0xc88c>
  40e268:	mov	w8, #0x1                   	// #1
  40e26c:	stur	w8, [x29, #-84]
  40e270:	mov	x1, x21
  40e274:	mov	x2, x20
  40e278:	stur	x0, [x29, #-80]
  40e27c:	stur	x20, [x29, #-96]
  40e280:	bl	401840 <memcpy@plt>
  40e284:	ldp	x27, x8, [x21]
  40e288:	cmp	x27, x8
  40e28c:	stur	x27, [x29, #-8]
  40e290:	b.le	40e29c <error@@Base+0xc400>
  40e294:	mov	x0, xzr
  40e298:	b	40e6b0 <error@@Base+0xc814>
  40e29c:	add	x8, x21, #0x8
  40e2a0:	stur	x8, [x29, #-104]
  40e2a4:	stur	x24, [x29, #-72]
  40e2a8:	ldr	x8, [x24]
  40e2ac:	add	x8, x8, x25, lsl #4
  40e2b0:	ldr	w9, [x8, #8]
  40e2b4:	and	w10, w9, #0xff
  40e2b8:	cmp	w10, #0x9
  40e2bc:	b.eq	40e2e8 <error@@Base+0xc44c>  // b.none
  40e2c0:	cmp	w10, #0x8
  40e2c4:	b.ne	40e34c <error@@Base+0xc4b0>  // b.any
  40e2c8:	ldr	x8, [x8]
  40e2cc:	add	x8, x8, #0x1
  40e2d0:	cmp	x8, x22
  40e2d4:	b.ge	40e34c <error@@Base+0xc4b0>  // b.tcont
  40e2d8:	add	x8, x21, x8, lsl #4
  40e2dc:	mov	x9, #0xffffffffffffffff    	// #-1
  40e2e0:	stp	x27, x9, [x8]
  40e2e4:	b	40e34c <error@@Base+0xc4b0>
  40e2e8:	ldr	x8, [x8]
  40e2ec:	add	x8, x8, #0x1
  40e2f0:	cmp	x8, x22
  40e2f4:	b.ge	40e34c <error@@Base+0xc4b0>  // b.tcont
  40e2f8:	lsl	x10, x8, #4
  40e2fc:	ldr	x11, [x21, x10]
  40e300:	cmp	x11, x27
  40e304:	b.ge	40e31c <error@@Base+0xc480>  // b.tcont
  40e308:	ldur	x0, [x29, #-80]
  40e30c:	add	x8, x21, x8, lsl #4
  40e310:	str	x27, [x8, #8]
  40e314:	mov	x1, x21
  40e318:	b	40e338 <error@@Base+0xc49c>
  40e31c:	tbz	w9, #19, 40e344 <error@@Base+0xc4a8>
  40e320:	ldur	x9, [x29, #-80]
  40e324:	ldr	x9, [x9, x10]
  40e328:	cmn	x9, #0x1
  40e32c:	b.eq	40e344 <error@@Base+0xc4a8>  // b.none
  40e330:	ldur	x1, [x29, #-80]
  40e334:	mov	x0, x21
  40e338:	ldur	x2, [x29, #-96]
  40e33c:	bl	401840 <memcpy@plt>
  40e340:	b	40e34c <error@@Base+0xc4b0>
  40e344:	add	x8, x21, x8, lsl #4
  40e348:	str	x27, [x8, #8]
  40e34c:	ldr	x8, [x21, #8]
  40e350:	cmp	x27, x8
  40e354:	b.ne	40e3c0 <error@@Base+0xc524>  // b.any
  40e358:	ldr	x8, [x23, #176]
  40e35c:	cmp	x25, x8
  40e360:	b.ne	40e3c0 <error@@Base+0xc524>  // b.any
  40e364:	cbz	x19, 40e6f4 <error@@Base+0xc858>
  40e368:	mov	x8, xzr
  40e36c:	cbz	x22, 40e39c <error@@Base+0xc500>
  40e370:	ldur	x9, [x29, #-104]
  40e374:	ldur	x10, [x9, #-8]
  40e378:	tbnz	x10, #63, 40e388 <error@@Base+0xc4ec>
  40e37c:	ldr	x10, [x9]
  40e380:	cmn	x10, #0x1
  40e384:	b.eq	40e39c <error@@Base+0xc500>  // b.none
  40e388:	add	x8, x8, #0x1
  40e38c:	cmp	x22, x8
  40e390:	add	x9, x9, #0x10
  40e394:	b.ne	40e374 <error@@Base+0xc4d8>  // b.any
  40e398:	b	40e6ac <error@@Base+0xc810>
  40e39c:	cmp	x8, x22
  40e3a0:	b.eq	40e6ac <error@@Base+0xc810>  // b.none
  40e3a4:	sub	x1, x29, #0x8
  40e3a8:	sub	x4, x29, #0x20
  40e3ac:	mov	x0, x19
  40e3b0:	mov	x2, x22
  40e3b4:	mov	x3, x21
  40e3b8:	bl	411594 <error@@Base+0xf6f8>
  40e3bc:	mov	x25, x0
  40e3c0:	ldr	x27, [x23, #152]
  40e3c4:	ldr	x8, [x27]
  40e3c8:	add	x9, x8, x25, lsl #4
  40e3cc:	ldr	w9, [x9, #8]
  40e3d0:	tbnz	w9, #3, 40e450 <error@@Base+0xc5b4>
  40e3d4:	tbnz	w9, #20, 40e4c8 <error@@Base+0xc62c>
  40e3d8:	and	w9, w9, #0xff
  40e3dc:	cmp	w9, #0x4
  40e3e0:	b.ne	40e4ec <error@@Base+0xc650>  // b.any
  40e3e4:	lsl	x9, x25, #4
  40e3e8:	ldr	x8, [x8, x9]
  40e3ec:	add	x8, x21, x8, lsl #4
  40e3f0:	ldp	x8, x9, [x8, #16]
  40e3f4:	sub	x28, x9, x8
  40e3f8:	cbz	x19, 40e5a4 <error@@Base+0xc708>
  40e3fc:	cmn	x9, #0x1
  40e400:	b.eq	40e67c <error@@Base+0xc7e0>  // b.none
  40e404:	cmn	x8, #0x1
  40e408:	b.eq	40e67c <error@@Base+0xc7e0>  // b.none
  40e40c:	cbz	x28, 40e5c4 <error@@Base+0xc728>
  40e410:	ldr	x9, [x23, #48]
  40e414:	ldur	x20, [x29, #-8]
  40e418:	sub	x9, x9, x20
  40e41c:	cmp	x9, x28
  40e420:	b.lt	40e67c <error@@Base+0xc7e0>  // b.tstop
  40e424:	ldr	x9, [x23, #8]
  40e428:	mov	x2, x28
  40e42c:	add	x0, x9, x8
  40e430:	add	x1, x9, x20
  40e434:	bl	401a10 <bcmp@plt>
  40e438:	cbnz	w0, 40e67c <error@@Base+0xc7e0>
  40e43c:	ldr	x8, [x27, #24]
  40e440:	ldr	x26, [x8, x25, lsl #3]
  40e444:	add	x8, x20, x28
  40e448:	stur	x8, [x29, #-8]
  40e44c:	b	40e524 <error@@Base+0xc688>
  40e450:	ldr	x8, [x23, #184]
  40e454:	ldur	x28, [x29, #-8]
  40e458:	ldr	x20, [x27, #40]
  40e45c:	sub	x0, x29, #0x20
  40e460:	mov	x1, x25
  40e464:	ldr	x26, [x8, x28, lsl #3]
  40e468:	bl	40d364 <error@@Base+0xb4c8>
  40e46c:	tbz	w0, #0, 40e710 <error@@Base+0xc874>
  40e470:	mov	w8, #0x18                  	// #24
  40e474:	madd	x8, x25, x8, x20
  40e478:	ldr	x24, [x8, #8]
  40e47c:	cmp	x24, #0x1
  40e480:	b.lt	40e674 <error@@Base+0xc7d8>  // b.tstop
  40e484:	mov	w8, #0x18                  	// #24
  40e488:	madd	x8, x25, x8, x20
  40e48c:	ldr	x20, [x8, #16]
  40e490:	add	x27, x26, #0x8
  40e494:	mov	x26, #0xffffffffffffffff    	// #-1
  40e498:	ldr	x25, [x20]
  40e49c:	mov	x0, x27
  40e4a0:	mov	x1, x25
  40e4a4:	bl	40d5e8 <error@@Base+0xb74c>
  40e4a8:	cbz	x0, 40e4b8 <error@@Base+0xc61c>
  40e4ac:	cmn	x26, #0x1
  40e4b0:	b.ne	40e550 <error@@Base+0xc6b4>  // b.any
  40e4b4:	mov	x26, x25
  40e4b8:	subs	x24, x24, #0x1
  40e4bc:	add	x20, x20, #0x8
  40e4c0:	b.ne	40e498 <error@@Base+0xc5fc>  // b.any
  40e4c4:	b	40e660 <error@@Base+0xc7c4>
  40e4c8:	ldur	x28, [x29, #-8]
  40e4cc:	mov	x0, x27
  40e4d0:	mov	x1, x25
  40e4d4:	mov	x2, x23
  40e4d8:	mov	x3, x28
  40e4dc:	bl	410128 <error@@Base+0xe28c>
  40e4e0:	cbz	w0, 40e4f0 <error@@Base+0xc654>
  40e4e4:	sxtw	x8, w0
  40e4e8:	b	40e510 <error@@Base+0xc674>
  40e4ec:	ldur	x28, [x29, #-8]
  40e4f0:	ldr	x8, [x27]
  40e4f4:	mov	x0, x23
  40e4f8:	mov	x2, x28
  40e4fc:	add	x1, x8, x25, lsl #4
  40e500:	bl	410420 <error@@Base+0xe584>
  40e504:	tbz	w0, #0, 40e674 <error@@Base+0xc7d8>
  40e508:	ldur	x24, [x29, #-72]
  40e50c:	mov	w8, #0x1                   	// #1
  40e510:	ldr	x9, [x27, #24]
  40e514:	add	x8, x28, x8
  40e518:	ldr	x26, [x9, x25, lsl #3]
  40e51c:	stur	x8, [x29, #-8]
  40e520:	cbz	x19, 40e5bc <error@@Base+0xc720>
  40e524:	ldr	x9, [x23, #168]
  40e528:	cmp	x8, x9
  40e52c:	b.gt	40e67c <error@@Base+0xc7e0>
  40e530:	ldr	x9, [x23, #184]
  40e534:	ldr	x8, [x9, x8, lsl #3]
  40e538:	cbz	x8, 40e67c <error@@Base+0xc7e0>
  40e53c:	add	x0, x8, #0x8
  40e540:	mov	x1, x26
  40e544:	bl	40d5e8 <error@@Base+0xb74c>
  40e548:	cbnz	x0, 40e5bc <error@@Base+0xc720>
  40e54c:	b	40e67c <error@@Base+0xc7e0>
  40e550:	sub	x0, x29, #0x20
  40e554:	mov	x1, x26
  40e558:	bl	40d5e8 <error@@Base+0xb74c>
  40e55c:	cbnz	x0, 40e65c <error@@Base+0xc7c0>
  40e560:	cbz	x19, 40e660 <error@@Base+0xc7c4>
  40e564:	ldp	x20, x9, [x19]
  40e568:	add	x8, x20, #0x1
  40e56c:	cmp	x8, x9
  40e570:	str	x8, [x19]
  40e574:	b.ne	40e608 <error@@Base+0xc76c>  // b.any
  40e578:	ldr	x0, [x19, #16]
  40e57c:	add	x8, x8, x8, lsl #1
  40e580:	lsl	x1, x8, #5
  40e584:	bl	401a20 <realloc@plt>
  40e588:	mov	w9, #0x30                  	// #48
  40e58c:	cbz	x0, 40e658 <error@@Base+0xc7bc>
  40e590:	ldr	x8, [x19, #8]
  40e594:	mov	x27, x0
  40e598:	lsl	x8, x8, #1
  40e59c:	stp	x8, x0, [x19, #8]
  40e5a0:	b	40e610 <error@@Base+0xc774>
  40e5a4:	cbz	x28, 40e5c4 <error@@Base+0xc728>
  40e5a8:	ldr	x8, [x27, #24]
  40e5ac:	ldur	x9, [x29, #-8]
  40e5b0:	ldr	x26, [x8, x25, lsl #3]
  40e5b4:	add	x8, x9, x28
  40e5b8:	stur	x8, [x29, #-8]
  40e5bc:	stur	xzr, [x29, #-24]
  40e5c0:	b	40e660 <error@@Base+0xc7c4>
  40e5c4:	sub	x0, x29, #0x20
  40e5c8:	mov	x1, x25
  40e5cc:	bl	40d364 <error@@Base+0xb4c8>
  40e5d0:	tbz	w0, #0, 40e710 <error@@Base+0xc874>
  40e5d4:	ldr	x8, [x27, #40]
  40e5d8:	mov	w10, #0x18                  	// #24
  40e5dc:	ldr	x9, [x23, #184]
  40e5e0:	ldur	x28, [x29, #-8]
  40e5e4:	madd	x8, x25, x10, x8
  40e5e8:	ldr	x8, [x8, #16]
  40e5ec:	ldr	x9, [x9, x28, lsl #3]
  40e5f0:	ldr	x26, [x8]
  40e5f4:	add	x0, x9, #0x8
  40e5f8:	mov	x1, x26
  40e5fc:	bl	40d5e8 <error@@Base+0xb74c>
  40e600:	cbnz	x0, 40e660 <error@@Base+0xc7c4>
  40e604:	b	40e4f0 <error@@Base+0xc654>
  40e608:	ldr	x27, [x19, #16]
  40e60c:	mov	w9, #0x30                  	// #48
  40e610:	stur	x20, [x29, #-112]
  40e614:	madd	x20, x20, x9, x27
  40e618:	stp	x28, x25, [x20]
  40e61c:	ldur	x24, [x29, #-96]
  40e620:	mov	w25, #0x30                  	// #48
  40e624:	mov	x0, x24
  40e628:	bl	401970 <malloc@plt>
  40e62c:	str	x0, [x20, #16]
  40e630:	cbz	x0, 40e658 <error@@Base+0xc7bc>
  40e634:	mov	x1, x21
  40e638:	mov	x2, x24
  40e63c:	bl	401840 <memcpy@plt>
  40e640:	ldur	x8, [x29, #-112]
  40e644:	sub	x1, x29, #0x20
  40e648:	madd	x8, x8, x25, x27
  40e64c:	add	x0, x8, #0x18
  40e650:	bl	40d56c <error@@Base+0xb6d0>
  40e654:	cbz	w0, 40e660 <error@@Base+0xc7c4>
  40e658:	mov	x25, #0xfffffffffffffffe    	// #-2
  40e65c:	mov	x26, x25
  40e660:	tbnz	x26, #63, 40e66c <error@@Base+0xc7d0>
  40e664:	ldur	x24, [x29, #-72]
  40e668:	b	40e698 <error@@Base+0xc7fc>
  40e66c:	cmn	x26, #0x2
  40e670:	b.eq	40e710 <error@@Base+0xc874>  // b.none
  40e674:	ldur	x24, [x29, #-72]
  40e678:	cbz	x19, 40e6d4 <error@@Base+0xc838>
  40e67c:	sub	x1, x29, #0x8
  40e680:	sub	x4, x29, #0x20
  40e684:	mov	x0, x19
  40e688:	mov	x2, x22
  40e68c:	mov	x3, x21
  40e690:	bl	411594 <error@@Base+0xf6f8>
  40e694:	mov	x26, x0
  40e698:	ldur	x27, [x29, #-8]
  40e69c:	ldr	x8, [x21, #8]
  40e6a0:	mov	x25, x26
  40e6a4:	cmp	x27, x8
  40e6a8:	b.le	40e2a8 <error@@Base+0xc40c>
  40e6ac:	ldur	x0, [x29, #-16]
  40e6b0:	bl	401b80 <free@plt>
  40e6b4:	ldur	w8, [x29, #-84]
  40e6b8:	cbz	w8, 40e6c4 <error@@Base+0xc828>
  40e6bc:	ldur	x0, [x29, #-80]
  40e6c0:	bl	401b80 <free@plt>
  40e6c4:	mov	x0, x19
  40e6c8:	bl	41151c <error@@Base+0xf680>
  40e6cc:	mov	w0, wzr
  40e6d0:	b	40e734 <error@@Base+0xc898>
  40e6d4:	ldur	x0, [x29, #-16]
  40e6d8:	bl	401b80 <free@plt>
  40e6dc:	ldur	w8, [x29, #-84]
  40e6e0:	cbz	w8, 40e6ec <error@@Base+0xc850>
  40e6e4:	ldur	x0, [x29, #-80]
  40e6e8:	bl	401b80 <free@plt>
  40e6ec:	mov	w0, #0x1                   	// #1
  40e6f0:	b	40e734 <error@@Base+0xc898>
  40e6f4:	ldur	x0, [x29, #-16]
  40e6f8:	bl	401b80 <free@plt>
  40e6fc:	ldur	w8, [x29, #-84]
  40e700:	cbz	w8, 40e6cc <error@@Base+0xc830>
  40e704:	ldur	x0, [x29, #-80]
  40e708:	bl	401b80 <free@plt>
  40e70c:	b	40e6cc <error@@Base+0xc830>
  40e710:	ldur	x0, [x29, #-16]
  40e714:	bl	401b80 <free@plt>
  40e718:	ldur	w8, [x29, #-84]
  40e71c:	cbz	w8, 40e728 <error@@Base+0xc88c>
  40e720:	ldur	x0, [x29, #-80]
  40e724:	bl	401b80 <free@plt>
  40e728:	mov	x0, x19
  40e72c:	bl	41151c <error@@Base+0xf680>
  40e730:	mov	w0, #0xc                   	// #12
  40e734:	mov	sp, x29
  40e738:	ldp	x20, x19, [sp, #80]
  40e73c:	ldp	x22, x21, [sp, #64]
  40e740:	ldp	x24, x23, [sp, #48]
  40e744:	ldp	x26, x25, [sp, #32]
  40e748:	ldp	x28, x27, [sp, #16]
  40e74c:	ldp	x29, x30, [sp], #96
  40e750:	ret
  40e754:	sub	sp, sp, #0x20
  40e758:	stp	x29, x30, [sp, #16]
  40e75c:	add	x29, sp, #0x10
  40e760:	tbnz	x1, #63, 40e798 <error@@Base+0xc8fc>
  40e764:	ldr	x8, [x0, #88]
  40e768:	cmp	x8, x1
  40e76c:	b.eq	40e808 <error@@Base+0xc96c>  // b.none
  40e770:	ldr	w8, [x0, #144]
  40e774:	cmp	w8, #0x2
  40e778:	b.lt	40e7a0 <error@@Base+0xc904>  // b.tstop
  40e77c:	ldr	x8, [x0, #16]
  40e780:	ldr	w9, [x8, x1, lsl #2]
  40e784:	cmn	w9, #0x1
  40e788:	b.ne	40e7c8 <error@@Base+0xc92c>  // b.any
  40e78c:	cmp	x1, #0x0
  40e790:	sub	x1, x1, #0x1
  40e794:	b.gt	40e780 <error@@Base+0xc8e4>
  40e798:	ldr	w8, [x0, #112]
  40e79c:	b	40e7f8 <error@@Base+0xc95c>
  40e7a0:	ldr	x8, [x0, #8]
  40e7a4:	ldr	x9, [x0, #128]
  40e7a8:	ldrb	w8, [x8, x1]
  40e7ac:	lsr	x10, x8, #3
  40e7b0:	and	x10, x10, #0x18
  40e7b4:	ldr	x9, [x9, x10]
  40e7b8:	lsr	x9, x9, x8
  40e7bc:	tbz	w9, #0, 40e7ec <error@@Base+0xc950>
  40e7c0:	mov	w8, #0x1                   	// #1
  40e7c4:	b	40e7f8 <error@@Base+0xc95c>
  40e7c8:	ldrb	w8, [x0, #142]
  40e7cc:	cbnz	w8, 40e818 <error@@Base+0xc97c>
  40e7d0:	cmp	w9, #0xa
  40e7d4:	b.ne	40e7f4 <error@@Base+0xc958>  // b.any
  40e7d8:	ldrb	w8, [x0, #141]
  40e7dc:	cmp	w8, #0x0
  40e7e0:	cset	w8, ne  // ne = any
  40e7e4:	lsl	w8, w8, #1
  40e7e8:	b	40e7f8 <error@@Base+0xc95c>
  40e7ec:	cmp	w8, #0xa
  40e7f0:	b.eq	40e7d8 <error@@Base+0xc93c>  // b.none
  40e7f4:	mov	w8, wzr
  40e7f8:	ldp	x29, x30, [sp, #16]
  40e7fc:	mov	w0, w8
  40e800:	add	sp, sp, #0x20
  40e804:	ret
  40e808:	and	w8, w2, #0x2
  40e80c:	mov	w9, #0xa                   	// #10
  40e810:	eor	w8, w8, w9
  40e814:	b	40e7f8 <error@@Base+0xc95c>
  40e818:	str	x0, [sp]
  40e81c:	mov	w0, w9
  40e820:	stur	w9, [x29, #-4]
  40e824:	bl	401c00 <iswalnum@plt>
  40e828:	ldur	w9, [x29, #-4]
  40e82c:	mov	w8, #0x1                   	// #1
  40e830:	cmp	w9, #0x5f
  40e834:	b.eq	40e7f8 <error@@Base+0xc95c>  // b.none
  40e838:	mov	w10, w0
  40e83c:	ldr	x0, [sp]
  40e840:	cbz	w10, 40e7d0 <error@@Base+0xc934>
  40e844:	b	40e7f8 <error@@Base+0xc95c>
  40e848:	stp	x29, x30, [sp, #-80]!
  40e84c:	stp	x24, x23, [sp, #32]
  40e850:	stp	x22, x21, [sp, #48]
  40e854:	stp	x20, x19, [sp, #64]
  40e858:	ldr	x8, [x1, #8]
  40e85c:	str	x25, [sp, #16]
  40e860:	mov	x29, sp
  40e864:	cmp	x8, #0x1
  40e868:	b.lt	40e928 <error@@Base+0xca8c>  // b.tstop
  40e86c:	ldr	x22, [x0, #152]
  40e870:	mov	x19, x2
  40e874:	mov	x20, x1
  40e878:	mov	x21, x0
  40e87c:	mov	x23, xzr
  40e880:	ldr	x9, [x20, #16]
  40e884:	ldr	x24, [x9, x23, lsl #3]
  40e888:	ldr	x9, [x22]
  40e88c:	add	x10, x9, x24, lsl #4
  40e890:	ldrb	w10, [x10, #8]
  40e894:	cmp	w10, #0x8
  40e898:	b.ne	40e8fc <error@@Base+0xca60>  // b.any
  40e89c:	lsl	x10, x24, #4
  40e8a0:	ldr	x9, [x9, x10]
  40e8a4:	cmp	x9, #0x3f
  40e8a8:	b.gt	40e8fc <error@@Base+0xca60>
  40e8ac:	ldr	x10, [x22, #160]
  40e8b0:	lsr	x9, x10, x9
  40e8b4:	tbz	w9, #0, 40e8fc <error@@Base+0xca60>
  40e8b8:	ldp	x25, x8, [x21, #232]
  40e8bc:	cmp	x25, x8
  40e8c0:	b.eq	40e90c <error@@Base+0xca70>  // b.none
  40e8c4:	mov	w0, #0x1                   	// #1
  40e8c8:	mov	w1, #0x30                  	// #48
  40e8cc:	bl	401a00 <calloc@plt>
  40e8d0:	ldr	x9, [x21, #248]
  40e8d4:	ldr	x8, [x21, #232]
  40e8d8:	str	x0, [x9, x8, lsl #3]
  40e8dc:	ldr	x9, [x21, #248]
  40e8e0:	ldr	x9, [x9, x8, lsl #3]
  40e8e4:	cbz	x9, 40e944 <error@@Base+0xcaa8>
  40e8e8:	add	x8, x8, #0x1
  40e8ec:	str	x24, [x9, #8]
  40e8f0:	str	x8, [x21, #232]
  40e8f4:	str	x19, [x9]
  40e8f8:	ldr	x8, [x20, #8]
  40e8fc:	add	x23, x23, #0x1
  40e900:	cmp	x23, x8
  40e904:	b.lt	40e880 <error@@Base+0xc9e4>  // b.tstop
  40e908:	b	40e928 <error@@Base+0xca8c>
  40e90c:	ldr	x0, [x21, #248]
  40e910:	lsl	x1, x25, #4
  40e914:	bl	401a20 <realloc@plt>
  40e918:	cbz	x0, 40e944 <error@@Base+0xcaa8>
  40e91c:	lsl	x8, x25, #1
  40e920:	stp	x8, x0, [x21, #240]
  40e924:	b	40e8c4 <error@@Base+0xca28>
  40e928:	mov	w0, wzr
  40e92c:	ldp	x20, x19, [sp, #64]
  40e930:	ldp	x22, x21, [sp, #48]
  40e934:	ldp	x24, x23, [sp, #32]
  40e938:	ldr	x25, [sp, #16]
  40e93c:	ldp	x29, x30, [sp], #80
  40e940:	ret
  40e944:	mov	w0, #0xc                   	// #12
  40e948:	b	40e92c <error@@Base+0xca90>
  40e94c:	sub	sp, sp, #0xd0
  40e950:	stp	x29, x30, [sp, #112]
  40e954:	stp	x28, x27, [sp, #128]
  40e958:	stp	x26, x25, [sp, #144]
  40e95c:	stp	x24, x23, [sp, #160]
  40e960:	stp	x22, x21, [sp, #176]
  40e964:	stp	x20, x19, [sp, #192]
  40e968:	ldr	x8, [x1, #8]
  40e96c:	add	x29, sp, #0x70
  40e970:	cmp	x8, #0x1
  40e974:	b.lt	40ef00 <error@@Base+0xd064>  // b.tstop
  40e978:	ldr	x28, [x0, #152]
  40e97c:	ldr	x8, [x0, #72]
  40e980:	mov	x21, x1
  40e984:	mov	x20, x0
  40e988:	mov	x9, xzr
  40e98c:	stur	x8, [x29, #-40]
  40e990:	stp	x1, x28, [sp, #16]
  40e994:	ldr	x8, [x21, #16]
  40e998:	str	x9, [sp, #48]
  40e99c:	ldr	x9, [x8, x9, lsl #3]
  40e9a0:	ldr	x8, [x28]
  40e9a4:	stur	x9, [x29, #-48]
  40e9a8:	add	x8, x8, x9, lsl #4
  40e9ac:	ldr	w19, [x8, #8]
  40e9b0:	and	w8, w19, #0xff
  40e9b4:	cmp	w8, #0x4
  40e9b8:	b.ne	40eeec <error@@Base+0xd050>  // b.any
  40e9bc:	tst	w19, #0x3ff00
  40e9c0:	b.eq	40e9f8 <error@@Base+0xcb5c>  // b.none
  40e9c4:	ldr	w2, [x20, #160]
  40e9c8:	ldur	x1, [x29, #-40]
  40e9cc:	mov	x0, x20
  40e9d0:	bl	40e754 <error@@Base+0xc8b8>
  40e9d4:	and	w8, w0, #0x1
  40e9d8:	tbz	w19, #10, 40e9e0 <error@@Base+0xcb44>
  40e9dc:	cbz	w8, 40eeec <error@@Base+0xd050>
  40e9e0:	tbz	w19, #11, 40e9e8 <error@@Base+0xcb4c>
  40e9e4:	cbnz	w8, 40eeec <error@@Base+0xd050>
  40e9e8:	tbz	w19, #13, 40e9f0 <error@@Base+0xcb54>
  40e9ec:	tbz	w0, #1, 40eeec <error@@Base+0xd050>
  40e9f0:	tbz	w19, #15, 40e9f8 <error@@Base+0xcb5c>
  40e9f4:	tbz	w0, #3, 40eeec <error@@Base+0xd050>
  40e9f8:	ldur	x1, [x29, #-40]
  40e9fc:	ldr	x19, [x20, #200]
  40ea00:	ldr	x23, [x20, #152]
  40ea04:	ldr	x21, [x20, #8]
  40ea08:	mov	x0, x20
  40ea0c:	bl	40f318 <error@@Base+0xd47c>
  40ea10:	cmn	x0, #0x1
  40ea14:	b.eq	40ea40 <error@@Base+0xcba4>  // b.none
  40ea18:	ldr	x8, [x20, #216]
  40ea1c:	mov	w9, #0x28                  	// #40
  40ea20:	madd	x8, x0, x9, x8
  40ea24:	ldr	x9, [x8]
  40ea28:	ldur	x10, [x29, #-48]
  40ea2c:	cmp	x9, x10
  40ea30:	b.eq	40ed3c <error@@Base+0xcea0>  // b.none
  40ea34:	ldrb	w9, [x8, #32]
  40ea38:	add	x8, x8, #0x28
  40ea3c:	cbnz	w9, 40ea24 <error@@Base+0xcb88>
  40ea40:	ldr	x8, [x20, #232]
  40ea44:	cmp	x8, #0x1
  40ea48:	b.lt	40ed3c <error@@Base+0xcea0>  // b.tstop
  40ea4c:	ldur	x9, [x29, #-48]
  40ea50:	ldr	x8, [x23]
  40ea54:	str	x19, [sp, #8]
  40ea58:	mov	x12, xzr
  40ea5c:	lsl	x9, x9, #4
  40ea60:	ldr	x19, [x8, x9]
  40ea64:	stp	x23, x19, [sp, #32]
  40ea68:	ldr	x9, [x20, #248]
  40ea6c:	ldr	x24, [x9, x12, lsl #3]
  40ea70:	ldr	x9, [x24, #8]
  40ea74:	lsl	x9, x9, #4
  40ea78:	ldr	x8, [x8, x9]
  40ea7c:	cmp	x8, x19
  40ea80:	b.ne	40eb88 <error@@Base+0xccec>  // b.any
  40ea84:	ldr	x8, [x24, #32]
  40ea88:	ldr	x28, [x24]
  40ea8c:	str	x12, [sp, #56]
  40ea90:	cmp	x8, #0x1
  40ea94:	b.lt	40eb3c <error@@Base+0xcca0>  // b.tstop
  40ea98:	ldur	x22, [x29, #-40]
  40ea9c:	mov	x23, xzr
  40eaa0:	mov	x19, x28
  40eaa4:	ldr	x9, [x24, #40]
  40eaa8:	ldr	x26, [x9, x23, lsl #3]
  40eaac:	ldr	x28, [x26, #8]
  40eab0:	sub	x25, x28, x19
  40eab4:	cmp	x25, #0x1
  40eab8:	b.lt	40eae0 <error@@Base+0xcc44>  // b.tstop
  40eabc:	ldr	x9, [x20, #48]
  40eac0:	add	x1, x25, x22
  40eac4:	cmp	x1, x9
  40eac8:	b.gt	40eb1c <error@@Base+0xcc80>
  40eacc:	add	x0, x21, x22
  40ead0:	add	x1, x21, x19
  40ead4:	mov	x2, x25
  40ead8:	bl	401a10 <bcmp@plt>
  40eadc:	cbnz	w0, 40eb48 <error@@Base+0xccac>
  40eae0:	ldp	x3, x4, [x29, #-48]
  40eae4:	mov	x0, x20
  40eae8:	mov	x1, x24
  40eaec:	mov	x2, x26
  40eaf0:	bl	40f434 <error@@Base+0xd598>
  40eaf4:	cmp	w0, #0x1
  40eaf8:	b.hi	40ef34 <error@@Base+0xd098>  // b.pmore
  40eafc:	ldr	x8, [x24, #32]
  40eb00:	ldr	x21, [x20, #8]
  40eb04:	add	x23, x23, #0x1
  40eb08:	add	x22, x25, x22
  40eb0c:	cmp	x23, x8
  40eb10:	mov	x19, x28
  40eb14:	b.lt	40eaa4 <error@@Base+0xcc08>  // b.tstop
  40eb18:	b	40eb50 <error@@Base+0xccb4>
  40eb1c:	ldr	x9, [x20, #88]
  40eb20:	cmp	x1, x9
  40eb24:	b.gt	40eb4c <error@@Base+0xccb0>
  40eb28:	mov	x0, x20
  40eb2c:	bl	40f394 <error@@Base+0xd4f8>
  40eb30:	cbnz	w0, 40ef34 <error@@Base+0xd098>
  40eb34:	ldr	x21, [x20, #8]
  40eb38:	b	40eacc <error@@Base+0xcc30>
  40eb3c:	ldur	x22, [x29, #-40]
  40eb40:	mov	x23, xzr
  40eb44:	b	40eb50 <error@@Base+0xccb4>
  40eb48:	ldr	x8, [x24, #32]
  40eb4c:	mov	x28, x19
  40eb50:	cmp	x23, x8
  40eb54:	b.ge	40eb68 <error@@Base+0xcccc>  // b.tcont
  40eb58:	ldp	x28, x23, [sp, #24]
  40eb5c:	ldr	x19, [sp, #40]
  40eb60:	ldr	x12, [sp, #56]
  40eb64:	b	40eb88 <error@@Base+0xccec>
  40eb68:	ldur	x8, [x29, #-40]
  40eb6c:	ldr	x19, [sp, #40]
  40eb70:	ldr	x12, [sp, #56]
  40eb74:	cmp	x23, #0x0
  40eb78:	cinc	x25, x28, ne  // ne = any
  40eb7c:	cmp	x25, x8
  40eb80:	b.le	40eba0 <error@@Base+0xcd04>
  40eb84:	ldp	x28, x23, [sp, #24]
  40eb88:	ldr	x8, [x20, #232]
  40eb8c:	add	x12, x12, #0x1
  40eb90:	cmp	x12, x8
  40eb94:	b.ge	40ed48 <error@@Base+0xceac>  // b.tcont
  40eb98:	ldr	x8, [x23]
  40eb9c:	b	40ea68 <error@@Base+0xcbcc>
  40eba0:	ldp	x28, x23, [sp, #24]
  40eba4:	ldr	x8, [x24]
  40eba8:	cmp	x25, x8
  40ebac:	b.le	40ebd4 <error@@Base+0xcd38>
  40ebb0:	ldr	x8, [x20, #48]
  40ebb4:	cmp	x22, x8
  40ebb8:	b.ge	40ecec <error@@Base+0xce50>  // b.tcont
  40ebbc:	add	x9, x25, x21
  40ebc0:	ldrb	w8, [x21, x22]
  40ebc4:	ldurb	w9, [x9, #-1]
  40ebc8:	cmp	w8, w9
  40ebcc:	b.ne	40eb88 <error@@Base+0xccec>  // b.any
  40ebd0:	add	x22, x22, #0x1
  40ebd4:	ldr	x8, [x20, #184]
  40ebd8:	ldr	x9, [x8, x25, lsl #3]
  40ebdc:	cbz	x9, 40ec24 <error@@Base+0xcd88>
  40ebe0:	ldr	x8, [x9, #16]
  40ebe4:	cmp	x8, #0x1
  40ebe8:	b.lt	40ec24 <error@@Base+0xcd88>  // b.tstop
  40ebec:	ldr	x9, [x9, #24]
  40ebf0:	ldr	x10, [x23]
  40ebf4:	ldr	x26, [x9]
  40ebf8:	add	x11, x10, x26, lsl #4
  40ebfc:	ldrb	w11, [x11, #8]
  40ec00:	cmp	w11, #0x9
  40ec04:	b.ne	40ec18 <error@@Base+0xcd7c>  // b.any
  40ec08:	lsl	x11, x26, #4
  40ec0c:	ldr	x11, [x10, x11]
  40ec10:	cmp	x11, x19
  40ec14:	b.eq	40ec38 <error@@Base+0xcd9c>  // b.none
  40ec18:	subs	x8, x8, #0x1
  40ec1c:	add	x9, x9, #0x8
  40ec20:	b.ne	40ebf4 <error@@Base+0xcd58>  // b.any
  40ec24:	ldur	x8, [x29, #-40]
  40ec28:	cmp	x25, x8
  40ec2c:	add	x25, x25, #0x1
  40ec30:	b.lt	40eba4 <error@@Base+0xcd08>  // b.tstop
  40ec34:	b	40eb88 <error@@Base+0xccec>
  40ec38:	cmn	x26, #0x1
  40ec3c:	b.eq	40ec24 <error@@Base+0xcd88>  // b.none
  40ec40:	ldr	x1, [x24, #16]
  40ec44:	cbnz	x1, 40ec68 <error@@Base+0xcdcc>
  40ec48:	ldr	x8, [x24]
  40ec4c:	mov	w0, #0x18                  	// #24
  40ec50:	sub	x8, x25, x8
  40ec54:	add	x1, x8, #0x1
  40ec58:	bl	401a00 <calloc@plt>
  40ec5c:	mov	x1, x0
  40ec60:	str	x0, [x24, #16]
  40ec64:	cbz	x0, 40ef2c <error@@Base+0xd090>
  40ec68:	ldp	x3, x2, [x24]
  40ec6c:	mov	w6, #0x9                   	// #9
  40ec70:	mov	x0, x20
  40ec74:	mov	x4, x26
  40ec78:	mov	x5, x25
  40ec7c:	bl	40f5a0 <error@@Base+0xd704>
  40ec80:	ldr	x12, [sp, #56]
  40ec84:	cmp	w0, #0x1
  40ec88:	b.eq	40ec24 <error@@Base+0xcd88>  // b.none
  40ec8c:	mov	w27, w0
  40ec90:	cbnz	w0, 40ef38 <error@@Base+0xd09c>
  40ec94:	ldp	x9, x8, [x24, #24]
  40ec98:	cmp	x8, x9
  40ec9c:	b.eq	40ed14 <error@@Base+0xce78>  // b.none
  40eca0:	mov	w0, #0x1                   	// #1
  40eca4:	mov	w1, #0x28                  	// #40
  40eca8:	bl	401a00 <calloc@plt>
  40ecac:	cbz	x0, 40ef2c <error@@Base+0xd090>
  40ecb0:	ldp	x9, x8, [x24, #32]
  40ecb4:	mov	x2, x0
  40ecb8:	mov	x1, x24
  40ecbc:	str	x0, [x8, x9, lsl #3]
  40ecc0:	add	x8, x9, #0x1
  40ecc4:	stp	x26, x25, [x0]
  40ecc8:	str	x8, [x24, #32]
  40eccc:	ldp	x3, x4, [x29, #-48]
  40ecd0:	mov	x0, x20
  40ecd4:	bl	40f434 <error@@Base+0xd598>
  40ecd8:	cmp	w0, #0x1
  40ecdc:	b.hi	40ef34 <error@@Base+0xd098>  // b.pmore
  40ece0:	ldr	x21, [x20, #8]
  40ece4:	ldr	x12, [sp, #56]
  40ece8:	b	40ec24 <error@@Base+0xcd88>
  40ecec:	ldr	x8, [x20, #88]
  40ecf0:	cmp	x22, x8
  40ecf4:	b.ge	40eb88 <error@@Base+0xccec>  // b.tcont
  40ecf8:	add	w1, w22, #0x1
  40ecfc:	mov	x0, x20
  40ed00:	bl	40ef58 <error@@Base+0xd0bc>
  40ed04:	cbnz	w0, 40ef34 <error@@Base+0xd098>
  40ed08:	ldr	x21, [x20, #8]
  40ed0c:	ldr	x12, [sp, #56]
  40ed10:	b	40ebbc <error@@Base+0xcd20>
  40ed14:	ldr	x0, [x24, #40]
  40ed18:	mov	w19, #0x1                   	// #1
  40ed1c:	bfi	x19, x8, #1, #63
  40ed20:	lsl	x1, x19, #3
  40ed24:	bl	401a20 <realloc@plt>
  40ed28:	cbz	x0, 40ef2c <error@@Base+0xd090>
  40ed2c:	str	x19, [x24, #24]
  40ed30:	ldr	x19, [sp, #40]
  40ed34:	str	x0, [x24, #40]
  40ed38:	b	40eca0 <error@@Base+0xce04>
  40ed3c:	ldr	x21, [sp, #16]
  40ed40:	stur	wzr, [x29, #-4]
  40ed44:	b	40eeec <error@@Base+0xd050>
  40ed48:	ldr	x8, [x20, #200]
  40ed4c:	ldp	x24, x21, [sp, #8]
  40ed50:	stur	wzr, [x29, #-4]
  40ed54:	cmp	x24, x8
  40ed58:	b.ge	40eeec <error@@Base+0xd050>  // b.tcont
  40ed5c:	add	x8, x24, x24, lsl #2
  40ed60:	lsl	x19, x8, #3
  40ed64:	ldr	x8, [x20, #216]
  40ed68:	ldur	x10, [x29, #-48]
  40ed6c:	ldr	x9, [x8, x19]
  40ed70:	cmp	x9, x10
  40ed74:	b.ne	40eed8 <error@@Base+0xd03c>  // b.any
  40ed78:	add	x8, x8, x19
  40ed7c:	ldr	x9, [x8, #8]
  40ed80:	ldur	x10, [x29, #-40]
  40ed84:	cmp	x9, x10
  40ed88:	b.ne	40eed8 <error@@Base+0xd03c>  // b.any
  40ed8c:	ldp	x22, x21, [x8, #16]
  40ed90:	ldr	x8, [x28, #48]
  40ed94:	cmp	x21, x22
  40ed98:	b.ne	40edb4 <error@@Base+0xcf18>  // b.any
  40ed9c:	ldr	x9, [x28, #40]
  40eda0:	ldur	x10, [x29, #-48]
  40eda4:	mov	w11, #0x18                  	// #24
  40eda8:	madd	x9, x10, x11, x9
  40edac:	ldr	x9, [x9, #16]
  40edb0:	b	40edc4 <error@@Base+0xcf28>
  40edb4:	ldr	x9, [x28, #24]
  40edb8:	ldur	x10, [x29, #-48]
  40edbc:	mov	w11, #0x18                  	// #24
  40edc0:	add	x9, x9, x10, lsl #3
  40edc4:	ldur	x23, [x29, #-40]
  40edc8:	ldr	x9, [x9]
  40edcc:	ldr	w2, [x20, #160]
  40edd0:	mov	x0, x20
  40edd4:	add	x10, x21, x23
  40edd8:	sub	x26, x10, x22
  40eddc:	sub	x1, x26, #0x1
  40ede0:	madd	x27, x9, x11, x8
  40ede4:	bl	40e754 <error@@Base+0xc8b8>
  40ede8:	ldr	x8, [x20, #184]
  40edec:	mov	w25, w0
  40edf0:	ldr	x9, [x8, x23, lsl #3]
  40edf4:	ldr	x8, [x8, x26, lsl #3]
  40edf8:	cbz	x9, 40ee4c <error@@Base+0xcfb0>
  40edfc:	ldr	x9, [x9, #16]
  40ee00:	str	x9, [sp, #56]
  40ee04:	cbz	x8, 40ee54 <error@@Base+0xcfb8>
  40ee08:	ldr	x1, [x8, #80]
  40ee0c:	sub	x0, x29, #0x20
  40ee10:	mov	x2, x27
  40ee14:	mov	x23, x27
  40ee18:	bl	40f168 <error@@Base+0xd2cc>
  40ee1c:	stur	w0, [x29, #-4]
  40ee20:	cbnz	w0, 40ef40 <error@@Base+0xd0a4>
  40ee24:	sub	x0, x29, #0x4
  40ee28:	sub	x2, x29, #0x20
  40ee2c:	mov	x1, x28
  40ee30:	mov	w3, w25
  40ee34:	bl	40d638 <error@@Base+0xb79c>
  40ee38:	ldr	x8, [x20, #184]
  40ee3c:	str	x0, [x8, x26, lsl #3]
  40ee40:	ldur	x0, [x29, #-16]
  40ee44:	bl	401b80 <free@plt>
  40ee48:	b	40ee74 <error@@Base+0xcfd8>
  40ee4c:	str	xzr, [sp, #56]
  40ee50:	cbnz	x8, 40ee08 <error@@Base+0xcf6c>
  40ee54:	sub	x0, x29, #0x4
  40ee58:	mov	x1, x28
  40ee5c:	mov	x2, x27
  40ee60:	mov	w3, w25
  40ee64:	mov	x23, x27
  40ee68:	bl	40d638 <error@@Base+0xb79c>
  40ee6c:	ldr	x8, [x20, #184]
  40ee70:	str	x0, [x8, x26, lsl #3]
  40ee74:	ldr	x8, [x20, #184]
  40ee78:	ldr	x9, [x8, x26, lsl #3]
  40ee7c:	cbnz	x9, 40ee88 <error@@Base+0xcfec>
  40ee80:	ldur	w27, [x29, #-4]
  40ee84:	cbnz	w27, 40ef08 <error@@Base+0xd06c>
  40ee88:	cmp	x21, x22
  40ee8c:	ldr	x21, [sp, #16]
  40ee90:	b.ne	40eed8 <error@@Base+0xd03c>  // b.any
  40ee94:	ldur	x9, [x29, #-40]
  40ee98:	ldr	x8, [x8, x9, lsl #3]
  40ee9c:	ldr	x9, [sp, #56]
  40eea0:	ldr	x8, [x8, #16]
  40eea4:	cmp	x8, x9
  40eea8:	b.le	40eed8 <error@@Base+0xd03c>
  40eeac:	ldur	x2, [x29, #-40]
  40eeb0:	mov	x0, x20
  40eeb4:	mov	x1, x23
  40eeb8:	bl	40e848 <error@@Base+0xc9ac>
  40eebc:	stur	w0, [x29, #-4]
  40eec0:	cbnz	w0, 40ef50 <error@@Base+0xd0b4>
  40eec4:	mov	x0, x20
  40eec8:	mov	x1, x23
  40eecc:	bl	40e94c <error@@Base+0xcab0>
  40eed0:	stur	w0, [x29, #-4]
  40eed4:	cbnz	w0, 40ef50 <error@@Base+0xd0b4>
  40eed8:	ldr	x8, [x20, #200]
  40eedc:	add	x24, x24, #0x1
  40eee0:	add	x19, x19, #0x28
  40eee4:	cmp	x24, x8
  40eee8:	b.lt	40ed64 <error@@Base+0xcec8>  // b.tstop
  40eeec:	ldr	x9, [sp, #48]
  40eef0:	ldr	x8, [x21, #8]
  40eef4:	add	x9, x9, #0x1
  40eef8:	cmp	x9, x8
  40eefc:	b.lt	40e994 <error@@Base+0xcaf8>  // b.tstop
  40ef00:	mov	w27, wzr
  40ef04:	stur	wzr, [x29, #-4]
  40ef08:	mov	w0, w27
  40ef0c:	ldp	x20, x19, [sp, #192]
  40ef10:	ldp	x22, x21, [sp, #176]
  40ef14:	ldp	x24, x23, [sp, #160]
  40ef18:	ldp	x26, x25, [sp, #144]
  40ef1c:	ldp	x28, x27, [sp, #128]
  40ef20:	ldp	x29, x30, [sp, #112]
  40ef24:	add	sp, sp, #0xd0
  40ef28:	ret
  40ef2c:	mov	w27, #0xc                   	// #12
  40ef30:	b	40ef38 <error@@Base+0xd09c>
  40ef34:	mov	w27, w0
  40ef38:	stur	w27, [x29, #-4]
  40ef3c:	b	40ef08 <error@@Base+0xd06c>
  40ef40:	mov	w27, w0
  40ef44:	ldur	x0, [x29, #-16]
  40ef48:	bl	401b80 <free@plt>
  40ef4c:	b	40ef08 <error@@Base+0xd06c>
  40ef50:	mov	w27, w0
  40ef54:	b	40ef08 <error@@Base+0xd06c>
  40ef58:	stp	x29, x30, [sp, #-32]!
  40ef5c:	ldr	x8, [x0, #64]
  40ef60:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  40ef64:	str	x19, [sp, #16]
  40ef68:	mov	x29, sp
  40ef6c:	cmp	x8, x9
  40ef70:	b.hi	40f018 <error@@Base+0xd17c>  // b.pmore
  40ef74:	ldr	x9, [x0, #88]
  40ef78:	lsl	x11, x8, #1
  40ef7c:	sxtw	x10, w1
  40ef80:	mov	x19, x0
  40ef84:	cmp	x9, x8, lsl #1
  40ef88:	csel	x8, x9, x11, lt  // lt = tstop
  40ef8c:	cmp	x8, w1, sxtw
  40ef90:	csel	x1, x8, x10, gt
  40ef94:	bl	4091e0 <error@@Base+0x7344>
  40ef98:	cbnz	w0, 40f00c <error@@Base+0xd170>
  40ef9c:	ldr	x0, [x19, #184]
  40efa0:	cbz	x0, 40efbc <error@@Base+0xd120>
  40efa4:	ldr	x8, [x19, #64]
  40efa8:	lsl	x8, x8, #3
  40efac:	add	x1, x8, #0x8
  40efb0:	bl	401a20 <realloc@plt>
  40efb4:	cbz	x0, 40f018 <error@@Base+0xd17c>
  40efb8:	str	x0, [x19, #184]
  40efbc:	ldr	w8, [x19, #144]
  40efc0:	ldrb	w9, [x19, #136]
  40efc4:	cmp	w8, #0x2
  40efc8:	cbz	w9, 40efe0 <error@@Base+0xd144>
  40efcc:	mov	x0, x19
  40efd0:	b.lt	40eff0 <error@@Base+0xd154>  // b.tstop
  40efd4:	bl	409270 <error@@Base+0x73d4>
  40efd8:	cbz	w0, 40f008 <error@@Base+0xd16c>
  40efdc:	b	40f00c <error@@Base+0xd170>
  40efe0:	b.lt	40eff8 <error@@Base+0xd15c>  // b.tstop
  40efe4:	mov	x0, x19
  40efe8:	bl	4097e8 <error@@Base+0x794c>
  40efec:	b	40f008 <error@@Base+0xd16c>
  40eff0:	bl	409770 <error@@Base+0x78d4>
  40eff4:	b	40f008 <error@@Base+0xd16c>
  40eff8:	ldr	x8, [x19, #120]
  40effc:	cbz	x8, 40f008 <error@@Base+0xd16c>
  40f000:	mov	x0, x19
  40f004:	bl	4099bc <error@@Base+0x7b20>
  40f008:	mov	w0, wzr
  40f00c:	ldr	x19, [sp, #16]
  40f010:	ldp	x29, x30, [sp], #32
  40f014:	ret
  40f018:	mov	w0, #0xc                   	// #12
  40f01c:	b	40f00c <error@@Base+0xd170>
  40f020:	sub	sp, sp, #0x60
  40f024:	stp	x29, x30, [sp, #32]
  40f028:	stp	x24, x23, [sp, #48]
  40f02c:	stp	x22, x21, [sp, #64]
  40f030:	stp	x20, x19, [sp, #80]
  40f034:	ldr	x20, [x1, #72]
  40f038:	ldp	x8, x9, [x1, #184]
  40f03c:	ldr	x22, [x1, #152]
  40f040:	mov	x23, x2
  40f044:	mov	x19, x1
  40f048:	cmp	x20, x9
  40f04c:	mov	x21, x0
  40f050:	add	x29, sp, #0x20
  40f054:	b.le	40f064 <error@@Base+0xd1c8>
  40f058:	str	x23, [x8, x20, lsl #3]
  40f05c:	str	x20, [x19, #192]
  40f060:	b	40f0f8 <error@@Base+0xd25c>
  40f064:	ldr	x9, [x8, x20, lsl #3]
  40f068:	cbz	x9, 40f09c <error@@Base+0xd200>
  40f06c:	ldr	x2, [x9, #80]
  40f070:	cbz	x23, 40f0a4 <error@@Base+0xd208>
  40f074:	ldr	x23, [x23, #80]
  40f078:	mov	x0, sp
  40f07c:	mov	x1, x23
  40f080:	bl	40f168 <error@@Base+0xd2cc>
  40f084:	str	w0, [x21]
  40f088:	cbnz	w0, 40f160 <error@@Base+0xd2c4>
  40f08c:	ldr	x8, [x19, #72]
  40f090:	cmp	x23, #0x0
  40f094:	cset	w24, eq  // eq = none
  40f098:	b	40f0bc <error@@Base+0xd220>
  40f09c:	str	x23, [x8, x20, lsl #3]
  40f0a0:	b	40f0f8 <error@@Base+0xd25c>
  40f0a4:	ldr	x8, [x2, #16]
  40f0a8:	ldr	q0, [x2]
  40f0ac:	mov	w24, #0x1                   	// #1
  40f0b0:	str	x8, [sp, #16]
  40f0b4:	mov	x8, x20
  40f0b8:	str	q0, [sp]
  40f0bc:	ldr	w2, [x19, #160]
  40f0c0:	sub	x1, x8, #0x1
  40f0c4:	mov	x0, x19
  40f0c8:	bl	40e754 <error@@Base+0xc8b8>
  40f0cc:	mov	w3, w0
  40f0d0:	mov	x2, sp
  40f0d4:	mov	x0, x21
  40f0d8:	mov	x1, x22
  40f0dc:	bl	40d638 <error@@Base+0xb79c>
  40f0e0:	ldr	x8, [x19, #184]
  40f0e4:	mov	x23, x0
  40f0e8:	str	x0, [x8, x20, lsl #3]
  40f0ec:	tbnz	w24, #0, 40f0f8 <error@@Base+0xd25c>
  40f0f0:	ldr	x0, [sp, #16]
  40f0f4:	bl	401b80 <free@plt>
  40f0f8:	cbz	x23, 40f144 <error@@Base+0xd2a8>
  40f0fc:	ldr	x8, [x22, #152]
  40f100:	cbz	x8, 40f144 <error@@Base+0xd2a8>
  40f104:	add	x22, x23, #0x8
  40f108:	mov	x0, x19
  40f10c:	mov	x1, x22
  40f110:	mov	x2, x20
  40f114:	bl	40e848 <error@@Base+0xc9ac>
  40f118:	str	w0, [x21]
  40f11c:	cbnz	w0, 40f160 <error@@Base+0xd2c4>
  40f120:	ldrb	w8, [x23, #104]
  40f124:	tbz	w8, #6, 40f144 <error@@Base+0xd2a8>
  40f128:	mov	x0, x19
  40f12c:	mov	x1, x22
  40f130:	bl	40e94c <error@@Base+0xcab0>
  40f134:	str	w0, [x21]
  40f138:	cbnz	w0, 40f160 <error@@Base+0xd2c4>
  40f13c:	ldr	x8, [x19, #184]
  40f140:	ldr	x23, [x8, x20, lsl #3]
  40f144:	mov	x0, x23
  40f148:	ldp	x20, x19, [sp, #80]
  40f14c:	ldp	x22, x21, [sp, #64]
  40f150:	ldp	x24, x23, [sp, #48]
  40f154:	ldp	x29, x30, [sp, #32]
  40f158:	add	sp, sp, #0x60
  40f15c:	ret
  40f160:	mov	x23, xzr
  40f164:	b	40f144 <error@@Base+0xd2a8>
  40f168:	stp	x29, x30, [sp, #-80]!
  40f16c:	stp	x20, x19, [sp, #64]
  40f170:	mov	x20, x2
  40f174:	mov	x19, x0
  40f178:	stp	x26, x25, [sp, #16]
  40f17c:	stp	x24, x23, [sp, #32]
  40f180:	stp	x22, x21, [sp, #48]
  40f184:	mov	x29, sp
  40f188:	cbz	x1, 40f28c <error@@Base+0xd3f0>
  40f18c:	ldr	x24, [x1, #8]
  40f190:	mov	x21, x1
  40f194:	cbz	x20, 40f278 <error@@Base+0xd3dc>
  40f198:	cmp	x24, #0x1
  40f19c:	b.lt	40f278 <error@@Base+0xd3dc>  // b.tstop
  40f1a0:	ldr	x23, [x20, #8]
  40f1a4:	cmp	x23, #0x1
  40f1a8:	b.lt	40f278 <error@@Base+0xd3dc>  // b.tstop
  40f1ac:	add	x8, x23, x24
  40f1b0:	lsl	x0, x8, #3
  40f1b4:	str	x8, [x19]
  40f1b8:	bl	401970 <malloc@plt>
  40f1bc:	str	x0, [x19, #16]
  40f1c0:	cbz	x0, 40f310 <error@@Base+0xd474>
  40f1c4:	mov	x25, xzr
  40f1c8:	mov	x22, xzr
  40f1cc:	mov	x11, xzr
  40f1d0:	mov	x9, xzr
  40f1d4:	mov	w10, #0x1                   	// #1
  40f1d8:	add	x8, x0, x22, lsl #3
  40f1dc:	mov	x26, x11
  40f1e0:	tbz	w10, #0, 40f2cc <error@@Base+0xd430>
  40f1e4:	ldr	x10, [x21, #16]
  40f1e8:	ldr	x11, [x20, #16]
  40f1ec:	ldr	x13, [x10, x9, lsl #3]
  40f1f0:	ldr	x12, [x11, x26, lsl #3]
  40f1f4:	cmp	x13, x12
  40f1f8:	b.le	40f21c <error@@Base+0xd380>
  40f1fc:	add	x26, x26, #0x1
  40f200:	cmp	x23, x26
  40f204:	add	x22, x22, #0x1
  40f208:	cset	w10, gt
  40f20c:	cmp	x24, x9
  40f210:	str	x12, [x8], #8
  40f214:	b.gt	40f1e0 <error@@Base+0xd344>
  40f218:	b	40f250 <error@@Base+0xd3b4>
  40f21c:	str	x13, [x8]
  40f220:	ldr	x23, [x20, #8]
  40f224:	ldr	x24, [x21, #8]
  40f228:	cinc	x11, x26, eq  // eq = none
  40f22c:	add	x9, x9, #0x1
  40f230:	cmp	x23, x11
  40f234:	add	x22, x22, #0x1
  40f238:	cset	w10, gt
  40f23c:	cmp	x24, x9
  40f240:	sub	x25, x25, #0x1
  40f244:	b.gt	40f1d8 <error@@Base+0xd33c>
  40f248:	cmp	x13, x12
  40f24c:	cinc	x26, x26, eq  // eq = none
  40f250:	cbz	w10, 40f2f0 <error@@Base+0xd454>
  40f254:	ldr	x8, [x20, #16]
  40f258:	sub	x9, x23, x26
  40f25c:	add	x0, x0, x22, lsl #3
  40f260:	lsl	x2, x9, #3
  40f264:	add	x1, x8, x26, lsl #3
  40f268:	bl	401840 <memcpy@plt>
  40f26c:	sub	x8, x22, x26
  40f270:	add	x22, x8, x23
  40f274:	b	40f2f0 <error@@Base+0xd454>
  40f278:	cmp	x24, #0x1
  40f27c:	b.lt	40f28c <error@@Base+0xd3f0>  // b.tstop
  40f280:	mov	x0, x19
  40f284:	mov	x1, x21
  40f288:	b	40f2a4 <error@@Base+0xd408>
  40f28c:	cbz	x20, 40f2bc <error@@Base+0xd420>
  40f290:	ldr	x8, [x20, #8]
  40f294:	cmp	x8, #0x1
  40f298:	b.lt	40f2bc <error@@Base+0xd420>  // b.tstop
  40f29c:	mov	x0, x19
  40f2a0:	mov	x1, x20
  40f2a4:	ldp	x20, x19, [sp, #64]
  40f2a8:	ldp	x22, x21, [sp, #48]
  40f2ac:	ldp	x24, x23, [sp, #32]
  40f2b0:	ldp	x26, x25, [sp, #16]
  40f2b4:	ldp	x29, x30, [sp], #80
  40f2b8:	b	40d56c <error@@Base+0xb6d0>
  40f2bc:	mov	w0, wzr
  40f2c0:	stp	xzr, xzr, [x19]
  40f2c4:	str	xzr, [x19, #16]
  40f2c8:	b	40f2f8 <error@@Base+0xd45c>
  40f2cc:	ldr	x10, [x21, #16]
  40f2d0:	sub	x11, x24, x9
  40f2d4:	lsl	x2, x11, #3
  40f2d8:	mov	x0, x8
  40f2dc:	add	x1, x10, x9, lsl #3
  40f2e0:	bl	401840 <memcpy@plt>
  40f2e4:	ldr	x8, [x21, #8]
  40f2e8:	add	x8, x8, x25
  40f2ec:	add	x22, x8, x22
  40f2f0:	mov	w0, wzr
  40f2f4:	str	x22, [x19, #8]
  40f2f8:	ldp	x20, x19, [sp, #64]
  40f2fc:	ldp	x22, x21, [sp, #48]
  40f300:	ldp	x24, x23, [sp, #32]
  40f304:	ldp	x26, x25, [sp, #16]
  40f308:	ldp	x29, x30, [sp], #80
  40f30c:	ret
  40f310:	mov	w0, #0xc                   	// #12
  40f314:	b	40f2f8 <error@@Base+0xd45c>
  40f318:	ldr	x9, [x0, #200]
  40f31c:	mov	x8, x0
  40f320:	cmp	x9, #0x1
  40f324:	b.lt	40f368 <error@@Base+0xd4cc>  // b.tstop
  40f328:	ldr	x10, [x8, #216]
  40f32c:	mov	x0, xzr
  40f330:	mov	w11, #0x28                  	// #40
  40f334:	mov	x12, x9
  40f338:	add	x13, x0, x12
  40f33c:	cmp	x13, #0x0
  40f340:	cinc	x13, x13, lt  // lt = tstop
  40f344:	asr	x13, x13, #1
  40f348:	madd	x14, x13, x11, x10
  40f34c:	ldr	x14, [x14, #8]
  40f350:	cmp	x14, x1
  40f354:	csel	x12, x12, x13, lt  // lt = tstop
  40f358:	csinc	x0, x0, x13, ge  // ge = tcont
  40f35c:	cmp	x0, x12
  40f360:	b.lt	40f338 <error@@Base+0xd49c>  // b.tstop
  40f364:	b	40f36c <error@@Base+0xd4d0>
  40f368:	mov	x0, xzr
  40f36c:	cmp	x0, x9
  40f370:	b.ge	40f38c <error@@Base+0xd4f0>  // b.tcont
  40f374:	ldr	x8, [x8, #216]
  40f378:	mov	w9, #0x28                  	// #40
  40f37c:	madd	x8, x0, x9, x8
  40f380:	ldr	x8, [x8, #8]
  40f384:	cmp	x8, x1
  40f388:	b.eq	40f390 <error@@Base+0xd4f4>  // b.none
  40f38c:	mov	x0, #0xffffffffffffffff    	// #-1
  40f390:	ret
  40f394:	stp	x29, x30, [sp, #-48]!
  40f398:	stp	x20, x19, [sp, #32]
  40f39c:	ldr	x8, [x0, #64]
  40f3a0:	str	x21, [sp, #16]
  40f3a4:	ldr	x21, [x0, #192]
  40f3a8:	mov	x19, x0
  40f3ac:	mov	x20, x1
  40f3b0:	cmp	x8, x1
  40f3b4:	mov	x29, sp
  40f3b8:	b.gt	40f3c8 <error@@Base+0xd52c>
  40f3bc:	ldr	x9, [x19, #88]
  40f3c0:	cmp	x8, x9
  40f3c4:	b.lt	40f3e0 <error@@Base+0xd544>  // b.tstop
  40f3c8:	ldr	x8, [x19, #48]
  40f3cc:	cmp	x8, x20
  40f3d0:	b.gt	40f3f0 <error@@Base+0xd554>
  40f3d4:	ldr	x9, [x19, #88]
  40f3d8:	cmp	x8, x9
  40f3dc:	b.ge	40f3f0 <error@@Base+0xd554>  // b.tcont
  40f3e0:	add	w1, w20, #0x1
  40f3e4:	mov	x0, x19
  40f3e8:	bl	40ef58 <error@@Base+0xd0bc>
  40f3ec:	cbnz	w0, 40f424 <error@@Base+0xd588>
  40f3f0:	cmp	x21, x20
  40f3f4:	b.ge	40f420 <error@@Base+0xd584>  // b.tcont
  40f3f8:	ldr	x8, [x19, #184]
  40f3fc:	sub	x9, x20, x21
  40f400:	lsl	x2, x9, #3
  40f404:	mov	w1, wzr
  40f408:	add	x8, x8, x21, lsl #3
  40f40c:	add	x0, x8, #0x8
  40f410:	bl	4019f0 <memset@plt>
  40f414:	mov	w0, wzr
  40f418:	str	x20, [x19, #192]
  40f41c:	b	40f424 <error@@Base+0xd588>
  40f420:	mov	w0, wzr
  40f424:	ldp	x20, x19, [sp, #32]
  40f428:	ldr	x21, [sp, #16]
  40f42c:	ldp	x29, x30, [sp], #48
  40f430:	ret
  40f434:	stp	x29, x30, [sp, #-96]!
  40f438:	stp	x28, x27, [sp, #16]
  40f43c:	stp	x26, x25, [sp, #32]
  40f440:	stp	x24, x23, [sp, #48]
  40f444:	stp	x22, x21, [sp, #64]
  40f448:	stp	x20, x19, [sp, #80]
  40f44c:	mov	x22, x2
  40f450:	mov	x23, x3
  40f454:	ldr	x2, [x2]
  40f458:	ldr	x3, [x22, #8]
  40f45c:	mov	x19, x4
  40f460:	mov	x21, x1
  40f464:	add	x1, x22, #0x10
  40f468:	mov	w6, #0x8                   	// #8
  40f46c:	mov	x4, x23
  40f470:	mov	x5, x19
  40f474:	mov	x29, sp
  40f478:	mov	x20, x0
  40f47c:	bl	40f5a0 <error@@Base+0xd704>
  40f480:	cbz	w0, 40f4a0 <error@@Base+0xd604>
  40f484:	ldp	x20, x19, [sp, #80]
  40f488:	ldp	x22, x21, [sp, #64]
  40f48c:	ldp	x24, x23, [sp, #48]
  40f490:	ldp	x26, x25, [sp, #32]
  40f494:	ldp	x28, x27, [sp, #16]
  40f498:	ldp	x29, x30, [sp], #96
  40f49c:	ret
  40f4a0:	ldp	x27, x8, [x20, #200]
  40f4a4:	ldr	x26, [x21]
  40f4a8:	ldr	x25, [x22, #8]
  40f4ac:	cmp	x27, x8
  40f4b0:	b.ge	40f4bc <error@@Base+0xd620>  // b.tcont
  40f4b4:	ldr	x24, [x20, #216]
  40f4b8:	b	40f4fc <error@@Base+0xd660>
  40f4bc:	ldr	x0, [x20, #216]
  40f4c0:	add	x8, x8, x8, lsl #2
  40f4c4:	lsl	x1, x8, #4
  40f4c8:	bl	401a20 <realloc@plt>
  40f4cc:	cbz	x0, 40f590 <error@@Base+0xd6f4>
  40f4d0:	ldp	x27, x28, [x20, #200]
  40f4d4:	mov	w8, #0x28                  	// #40
  40f4d8:	mov	x24, x0
  40f4dc:	str	x0, [x20, #216]
  40f4e0:	madd	x0, x27, x8, x0
  40f4e4:	add	x8, x28, x28, lsl #2
  40f4e8:	lsl	x2, x8, #3
  40f4ec:	mov	w1, wzr
  40f4f0:	bl	4019f0 <memset@plt>
  40f4f4:	lsl	x8, x28, #1
  40f4f8:	str	x8, [x20, #208]
  40f4fc:	subs	x8, x27, #0x1
  40f500:	b.lt	40f528 <error@@Base+0xd68c>  // b.tstop
  40f504:	mov	w9, #0x28                  	// #40
  40f508:	madd	x9, x8, x9, x24
  40f50c:	ldr	x9, [x9, #8]
  40f510:	cmp	x9, x19
  40f514:	b.ne	40f528 <error@@Base+0xd68c>  // b.any
  40f518:	mov	w9, #0x28                  	// #40
  40f51c:	madd	x8, x8, x9, x24
  40f520:	mov	w9, #0x1                   	// #1
  40f524:	strb	w9, [x8, #32]
  40f528:	mov	w9, #0x28                  	// #40
  40f52c:	subs	x8, x25, x26
  40f530:	add	x10, x27, #0x1
  40f534:	madd	x9, x27, x9, x24
  40f538:	csetm	w11, eq  // eq = none
  40f53c:	stp	x23, x19, [x9]
  40f540:	stp	x26, x25, [x9, #16]
  40f544:	strh	w11, [x9, #34]
  40f548:	str	x10, [x20, #200]
  40f54c:	strb	wzr, [x9, #32]
  40f550:	ldrsw	x9, [x20, #224]
  40f554:	cmp	x8, x9
  40f558:	b.le	40f560 <error@@Base+0xd6c4>
  40f55c:	str	w8, [x20, #224]
  40f560:	ldr	x8, [x22, #8]
  40f564:	ldr	x9, [x21]
  40f568:	mov	x0, x20
  40f56c:	ldp	x22, x21, [sp, #64]
  40f570:	add	x8, x8, x19
  40f574:	ldp	x20, x19, [sp, #80]
  40f578:	ldp	x24, x23, [sp, #48]
  40f57c:	ldp	x26, x25, [sp, #32]
  40f580:	ldp	x28, x27, [sp, #16]
  40f584:	sub	x1, x8, x9
  40f588:	ldp	x29, x30, [sp], #96
  40f58c:	b	40f394 <error@@Base+0xd4f8>
  40f590:	ldr	x0, [x20, #216]
  40f594:	bl	401b80 <free@plt>
  40f598:	mov	w0, #0xc                   	// #12
  40f59c:	b	40f484 <error@@Base+0xd5e8>
  40f5a0:	sub	sp, sp, #0xf0
  40f5a4:	stp	x29, x30, [sp, #144]
  40f5a8:	stp	x28, x27, [sp, #160]
  40f5ac:	stp	x26, x25, [sp, #176]
  40f5b0:	stp	x24, x23, [sp, #192]
  40f5b4:	stp	x22, x21, [sp, #208]
  40f5b8:	stp	x20, x19, [sp, #224]
  40f5bc:	ldr	x8, [x0, #152]
  40f5c0:	add	x29, sp, #0x90
  40f5c4:	stur	wzr, [x29, #-36]
  40f5c8:	lsl	x10, x2, #4
  40f5cc:	str	x8, [sp, #64]
  40f5d0:	ldr	x8, [x8]
  40f5d4:	ldrsw	x9, [x0, #224]
  40f5d8:	ldr	x20, [x1, #8]
  40f5dc:	mov	x25, x4
  40f5e0:	ldr	x8, [x8, x10]
  40f5e4:	mov	x19, x2
  40f5e8:	mov	x26, x1
  40f5ec:	mov	x21, x0
  40f5f0:	stp	x5, x8, [sp, #48]
  40f5f4:	add	x8, x9, x5
  40f5f8:	cmp	x20, x8
  40f5fc:	mov	x22, x3
  40f600:	str	w6, [sp, #44]
  40f604:	b.le	40f9d4 <error@@Base+0xdb38>
  40f608:	ldr	x27, [x26, #16]
  40f60c:	mov	w24, w6
  40f610:	mov	x23, x5
  40f614:	ldr	x9, [x21, #72]
  40f618:	ldr	x8, [x26]
  40f61c:	ldr	x20, [x21, #184]
  40f620:	mov	x0, x21
  40f624:	stp	x9, x26, [sp, #24]
  40f628:	ldr	w2, [x21, #160]
  40f62c:	cmp	x8, #0x0
  40f630:	csel	x26, x22, x8, eq  // eq = none
  40f634:	sub	x1, x26, #0x1
  40f638:	str	x27, [x21, #184]
  40f63c:	str	x26, [x21, #72]
  40f640:	bl	40e754 <error@@Base+0xc8b8>
  40f644:	cmp	x26, x22
  40f648:	mov	w22, w0
  40f64c:	b.ne	40f6e4 <error@@Base+0xd848>  // b.any
  40f650:	mov	w8, #0x1                   	// #1
  40f654:	dup	v0.2d, x8
  40f658:	mov	w0, #0x8                   	// #8
  40f65c:	stur	q0, [x29, #-64]
  40f660:	bl	401970 <malloc@plt>
  40f664:	stur	x0, [x29, #-48]
  40f668:	cbz	x0, 40fa38 <error@@Base+0xdb9c>
  40f66c:	str	x19, [x0]
  40f670:	ldp	x2, x0, [sp, #56]
  40f674:	sub	x1, x29, #0x40
  40f678:	mov	w3, w24
  40f67c:	stur	wzr, [x29, #-36]
  40f680:	bl	40fa58 <error@@Base+0xdbbc>
  40f684:	stur	w0, [x29, #-36]
  40f688:	cbnz	w0, 40fa28 <error@@Base+0xdb8c>
  40f68c:	ldur	x8, [x29, #-56]
  40f690:	cbz	x8, 40f6b4 <error@@Base+0xd818>
  40f694:	ldr	x3, [sp, #56]
  40f698:	sub	x1, x29, #0x40
  40f69c:	mov	x0, x21
  40f6a0:	mov	x2, x26
  40f6a4:	mov	w4, w24
  40f6a8:	bl	40fb98 <error@@Base+0xdcfc>
  40f6ac:	stur	w0, [x29, #-36]
  40f6b0:	cbnz	w0, 40fa28 <error@@Base+0xdb8c>
  40f6b4:	ldr	x1, [sp, #64]
  40f6b8:	sub	x0, x29, #0x24
  40f6bc:	sub	x2, x29, #0x40
  40f6c0:	mov	w3, w22
  40f6c4:	bl	40d638 <error@@Base+0xb79c>
  40f6c8:	mov	x27, x0
  40f6cc:	cbnz	x0, 40f6d8 <error@@Base+0xd83c>
  40f6d0:	ldur	w8, [x29, #-36]
  40f6d4:	cbnz	w8, 40f9c4 <error@@Base+0xdb28>
  40f6d8:	ldr	x8, [x21, #184]
  40f6dc:	str	x27, [x8, x26, lsl #3]
  40f6e0:	b	40f6fc <error@@Base+0xd860>
  40f6e4:	ldr	x27, [x27, x26, lsl #3]
  40f6e8:	cbz	x27, 40f6f4 <error@@Base+0xd858>
  40f6ec:	ldrb	w8, [x27, #104]
  40f6f0:	tbnz	w8, #6, 40f984 <error@@Base+0xdae8>
  40f6f4:	stp	xzr, xzr, [x29, #-64]
  40f6f8:	stur	xzr, [x29, #-48]
  40f6fc:	cmp	x26, x23
  40f700:	b.ge	40f91c <error@@Base+0xda80>  // b.tcont
  40f704:	stp	x20, x25, [sp, #8]
  40f708:	ldp	x22, x20, [sp, #56]
  40f70c:	mov	x25, xzr
  40f710:	ldrsw	x8, [x21, #224]
  40f714:	cmp	x25, x8
  40f718:	b.gt	40f918 <error@@Base+0xda7c>
  40f71c:	stur	xzr, [x29, #-56]
  40f720:	ldr	x8, [x21, #184]
  40f724:	add	x19, x26, #0x1
  40f728:	ldr	x8, [x8, x19, lsl #3]
  40f72c:	cbz	x8, 40f744 <error@@Base+0xd8a8>
  40f730:	add	x1, x8, #0x8
  40f734:	sub	x0, x29, #0x40
  40f738:	bl	40d1e0 <error@@Base+0xb344>
  40f73c:	stur	w0, [x29, #-36]
  40f740:	cbnz	w0, 40f9c4 <error@@Base+0xdb28>
  40f744:	cbz	x27, 40f880 <error@@Base+0xd9e4>
  40f748:	str	x19, [sp, #72]
  40f74c:	ldr	x19, [x21, #152]
  40f750:	stur	wzr, [x29, #-4]
  40f754:	stp	xzr, xzr, [x29, #-32]
  40f758:	stur	xzr, [x29, #-16]
  40f75c:	ldr	x8, [x27, #40]
  40f760:	cmp	x8, #0x1
  40f764:	b.lt	40f870 <error@@Base+0xd9d4>  // b.tstop
  40f768:	mov	x24, xzr
  40f76c:	ldr	x8, [x27, #48]
  40f770:	ldr	x22, [x8, x24, lsl #3]
  40f774:	ldr	x8, [x19]
  40f778:	add	x9, x8, x22, lsl #4
  40f77c:	ldrb	w9, [x9, #10]
  40f780:	tbnz	w9, #4, 40f79c <error@@Base+0xd900>
  40f784:	add	x1, x8, x22, lsl #4
  40f788:	mov	x0, x21
  40f78c:	mov	x2, x26
  40f790:	bl	410420 <error@@Base+0xe584>
  40f794:	tbnz	w0, #0, 40f82c <error@@Base+0xd990>
  40f798:	b	40f840 <error@@Base+0xd9a4>
  40f79c:	mov	x0, x19
  40f7a0:	mov	x1, x22
  40f7a4:	mov	x2, x21
  40f7a8:	mov	x3, x26
  40f7ac:	bl	410128 <error@@Base+0xe28c>
  40f7b0:	cmp	w0, #0x2
  40f7b4:	b.lt	40f828 <error@@Base+0xd98c>  // b.tstop
  40f7b8:	ldr	x8, [x21, #184]
  40f7bc:	ldr	x9, [x19, #24]
  40f7c0:	add	x28, x26, w0, uxtw
  40f7c4:	ldr	x8, [x8, x28, lsl #3]
  40f7c8:	ldr	x20, [x9, x22, lsl #3]
  40f7cc:	stur	xzr, [x29, #-24]
  40f7d0:	cbz	x8, 40f7e8 <error@@Base+0xd94c>
  40f7d4:	add	x1, x8, #0x8
  40f7d8:	sub	x0, x29, #0x20
  40f7dc:	bl	40d1e0 <error@@Base+0xb344>
  40f7e0:	stur	w0, [x29, #-4]
  40f7e4:	cbnz	w0, 40f9cc <error@@Base+0xdb30>
  40f7e8:	sub	x0, x29, #0x20
  40f7ec:	mov	x1, x20
  40f7f0:	bl	40d364 <error@@Base+0xb4c8>
  40f7f4:	tbz	w0, #0, 40f9a4 <error@@Base+0xdb08>
  40f7f8:	sub	x0, x29, #0x4
  40f7fc:	sub	x2, x29, #0x20
  40f800:	mov	x1, x19
  40f804:	bl	40ff38 <error@@Base+0xe09c>
  40f808:	ldr	x8, [x21, #184]
  40f80c:	str	x0, [x8, x28, lsl #3]
  40f810:	ldr	x8, [x21, #184]
  40f814:	ldr	x8, [x8, x28, lsl #3]
  40f818:	cbnz	x8, 40f82c <error@@Base+0xd990>
  40f81c:	ldur	w23, [x29, #-4]
  40f820:	cbz	w23, 40f82c <error@@Base+0xd990>
  40f824:	b	40f9a8 <error@@Base+0xdb0c>
  40f828:	cbz	w0, 40f854 <error@@Base+0xd9b8>
  40f82c:	ldr	x8, [x19, #24]
  40f830:	sub	x0, x29, #0x40
  40f834:	ldr	x1, [x8, x22, lsl #3]
  40f838:	bl	40d364 <error@@Base+0xb4c8>
  40f83c:	tbz	w0, #0, 40f9a4 <error@@Base+0xdb08>
  40f840:	ldr	x8, [x27, #40]
  40f844:	add	x24, x24, #0x1
  40f848:	cmp	x24, x8
  40f84c:	b.lt	40f76c <error@@Base+0xd8d0>  // b.tstop
  40f850:	b	40f85c <error@@Base+0xd9c0>
  40f854:	ldr	x8, [x19]
  40f858:	b	40f784 <error@@Base+0xd8e8>
  40f85c:	ldur	x0, [x29, #-16]
  40f860:	ldp	x23, x22, [sp, #48]
  40f864:	ldr	w24, [sp, #44]
  40f868:	ldr	x20, [sp, #64]
  40f86c:	b	40f874 <error@@Base+0xd9d8>
  40f870:	mov	x0, xzr
  40f874:	bl	401b80 <free@plt>
  40f878:	ldr	x19, [sp, #72]
  40f87c:	stur	wzr, [x29, #-36]
  40f880:	ldur	x8, [x29, #-56]
  40f884:	cbz	x8, 40f8c4 <error@@Base+0xda28>
  40f888:	sub	x1, x29, #0x40
  40f88c:	mov	x0, x20
  40f890:	mov	x2, x22
  40f894:	mov	w3, w24
  40f898:	bl	40fa58 <error@@Base+0xdbbc>
  40f89c:	stur	w0, [x29, #-36]
  40f8a0:	cbnz	w0, 40f9c4 <error@@Base+0xdb28>
  40f8a4:	sub	x1, x29, #0x40
  40f8a8:	mov	x0, x21
  40f8ac:	mov	x2, x19
  40f8b0:	mov	x3, x22
  40f8b4:	mov	w4, w24
  40f8b8:	bl	40fb98 <error@@Base+0xdcfc>
  40f8bc:	stur	w0, [x29, #-36]
  40f8c0:	cbnz	w0, 40f9c4 <error@@Base+0xdb28>
  40f8c4:	ldr	w2, [x21, #160]
  40f8c8:	mov	x0, x21
  40f8cc:	mov	x1, x26
  40f8d0:	bl	40e754 <error@@Base+0xc8b8>
  40f8d4:	mov	w3, w0
  40f8d8:	sub	x0, x29, #0x24
  40f8dc:	sub	x2, x29, #0x40
  40f8e0:	mov	x1, x20
  40f8e4:	bl	40d638 <error@@Base+0xb79c>
  40f8e8:	mov	x27, x0
  40f8ec:	cbnz	x0, 40f8f8 <error@@Base+0xda5c>
  40f8f0:	ldur	w8, [x29, #-36]
  40f8f4:	cbnz	w8, 40f9c4 <error@@Base+0xdb28>
  40f8f8:	ldr	x8, [x21, #184]
  40f8fc:	cmp	x27, #0x0
  40f900:	csinc	x25, xzr, x25, ne  // ne = any
  40f904:	cmp	x19, x23
  40f908:	mov	x26, x19
  40f90c:	str	x27, [x8, x19, lsl #3]
  40f910:	b.ne	40f710 <error@@Base+0xd874>  // b.any
  40f914:	mov	x26, x23
  40f918:	ldp	x20, x25, [sp, #8]
  40f91c:	ldur	x0, [x29, #-48]
  40f920:	bl	401b80 <free@plt>
  40f924:	ldr	x8, [x21, #184]
  40f928:	ldr	x9, [sp, #32]
  40f92c:	ldr	x8, [x8, x23, lsl #3]
  40f930:	str	x26, [x9]
  40f934:	ldr	x9, [sp, #24]
  40f938:	str	x20, [x21, #184]
  40f93c:	str	x9, [x21, #72]
  40f940:	cbz	x8, 40f95c <error@@Base+0xdac0>
  40f944:	add	x0, x8, #0x8
  40f948:	mov	x1, x25
  40f94c:	bl	40d5e8 <error@@Base+0xb74c>
  40f950:	cbz	x0, 40f95c <error@@Base+0xdac0>
  40f954:	mov	w19, wzr
  40f958:	b	40f960 <error@@Base+0xdac4>
  40f95c:	mov	w19, #0x1                   	// #1
  40f960:	mov	w0, w19
  40f964:	ldp	x20, x19, [sp, #224]
  40f968:	ldp	x22, x21, [sp, #208]
  40f96c:	ldp	x24, x23, [sp, #192]
  40f970:	ldp	x26, x25, [sp, #176]
  40f974:	ldp	x28, x27, [sp, #160]
  40f978:	ldp	x29, x30, [sp, #144]
  40f97c:	add	sp, sp, #0xf0
  40f980:	ret
  40f984:	add	x1, x27, #0x8
  40f988:	sub	x0, x29, #0x40
  40f98c:	bl	40d56c <error@@Base+0xb6d0>
  40f990:	stur	w0, [x29, #-36]
  40f994:	cbnz	w0, 40fa48 <error@@Base+0xdbac>
  40f998:	ldrb	w8, [x27, #104]
  40f99c:	tbnz	w8, #6, 40f68c <error@@Base+0xd7f0>
  40f9a0:	b	40f6fc <error@@Base+0xd860>
  40f9a4:	mov	w23, #0xc                   	// #12
  40f9a8:	ldur	x0, [x29, #-16]
  40f9ac:	bl	401b80 <free@plt>
  40f9b0:	ldur	x0, [x29, #-48]
  40f9b4:	stur	w23, [x29, #-36]
  40f9b8:	bl	401b80 <free@plt>
  40f9bc:	ldur	w19, [x29, #-36]
  40f9c0:	b	40f960 <error@@Base+0xdac4>
  40f9c4:	ldur	x0, [x29, #-48]
  40f9c8:	b	40f9b8 <error@@Base+0xdb1c>
  40f9cc:	mov	w23, w0
  40f9d0:	b	40f9a8 <error@@Base+0xdb0c>
  40f9d4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40f9d8:	sub	x9, x9, x20
  40f9dc:	cmp	x9, x8
  40f9e0:	b.le	40fa50 <error@@Base+0xdbb4>
  40f9e4:	add	x23, x8, #0x1
  40f9e8:	add	x24, x23, x20
  40f9ec:	lsr	x8, x24, #61
  40f9f0:	cbnz	x8, 40fa50 <error@@Base+0xdbb4>
  40f9f4:	ldr	x0, [x26, #16]
  40f9f8:	lsl	x1, x24, #3
  40f9fc:	bl	401a20 <realloc@plt>
  40fa00:	cbz	x0, 40fa50 <error@@Base+0xdbb4>
  40fa04:	mov	x27, x0
  40fa08:	stp	x24, x0, [x26, #8]
  40fa0c:	add	x0, x0, x20, lsl #3
  40fa10:	lsl	x2, x23, #3
  40fa14:	mov	w1, wzr
  40fa18:	bl	4019f0 <memset@plt>
  40fa1c:	ldr	x23, [sp, #48]
  40fa20:	ldr	w24, [sp, #44]
  40fa24:	b	40f614 <error@@Base+0xd778>
  40fa28:	mov	w19, w0
  40fa2c:	ldur	x0, [x29, #-48]
  40fa30:	bl	401b80 <free@plt>
  40fa34:	b	40f960 <error@@Base+0xdac4>
  40fa38:	mov	w19, #0xc                   	// #12
  40fa3c:	stp	xzr, xzr, [x29, #-64]
  40fa40:	stur	w19, [x29, #-36]
  40fa44:	b	40f960 <error@@Base+0xdac4>
  40fa48:	mov	w19, w0
  40fa4c:	b	40f960 <error@@Base+0xdac4>
  40fa50:	mov	w19, #0xc                   	// #12
  40fa54:	b	40f960 <error@@Base+0xdac4>
  40fa58:	sub	sp, sp, #0x70
  40fa5c:	stp	x29, x30, [sp, #32]
  40fa60:	stp	x24, x23, [sp, #64]
  40fa64:	stp	x22, x21, [sp, #80]
  40fa68:	stp	x20, x19, [sp, #96]
  40fa6c:	ldr	x23, [x1, #8]
  40fa70:	mov	x22, x0
  40fa74:	str	x25, [sp, #48]
  40fa78:	add	x29, sp, #0x20
  40fa7c:	lsl	x0, x23, #3
  40fa80:	mov	w20, w3
  40fa84:	mov	x21, x2
  40fa88:	mov	x19, x1
  40fa8c:	stp	x23, xzr, [sp, #8]
  40fa90:	bl	401970 <malloc@plt>
  40fa94:	str	x0, [sp, #24]
  40fa98:	cbz	x0, 40fb90 <error@@Base+0xdcf4>
  40fa9c:	cmp	x23, #0x1
  40faa0:	b.lt	40fb54 <error@@Base+0xdcb8>  // b.tstop
  40faa4:	mov	x24, xzr
  40faa8:	mov	w25, #0x18                  	// #24
  40faac:	ldr	x8, [x19, #16]
  40fab0:	ldr	x9, [x22, #48]
  40fab4:	ldr	x2, [x8, x24, lsl #3]
  40fab8:	madd	x1, x2, x25, x9
  40fabc:	ldr	x8, [x1, #8]
  40fac0:	cmp	x8, #0x1
  40fac4:	b.lt	40fb04 <error@@Base+0xdc68>  // b.tstop
  40fac8:	madd	x9, x2, x25, x9
  40facc:	ldr	x9, [x9, #16]
  40fad0:	ldr	x10, [x22]
  40fad4:	ldr	x11, [x9]
  40fad8:	add	x12, x10, x11, lsl #4
  40fadc:	ldrb	w12, [x12, #8]
  40fae0:	cmp	w12, w20
  40fae4:	b.ne	40faf8 <error@@Base+0xdc5c>  // b.any
  40fae8:	lsl	x12, x11, #4
  40faec:	ldr	x12, [x10, x12]
  40faf0:	cmp	x12, x21
  40faf4:	b.eq	40fb24 <error@@Base+0xdc88>  // b.none
  40faf8:	subs	x8, x8, #0x1
  40fafc:	add	x9, x9, #0x8
  40fb00:	b.ne	40fad4 <error@@Base+0xdc38>  // b.any
  40fb04:	add	x0, sp, #0x8
  40fb08:	bl	40d1e0 <error@@Base+0xb344>
  40fb0c:	cbnz	w0, 40fb44 <error@@Base+0xdca8>
  40fb10:	ldr	x8, [x19, #8]
  40fb14:	add	x24, x24, #0x1
  40fb18:	cmp	x24, x8
  40fb1c:	b.lt	40faac <error@@Base+0xdc10>  // b.tstop
  40fb20:	b	40fb54 <error@@Base+0xdcb8>
  40fb24:	cmn	x11, #0x1
  40fb28:	b.eq	40fb04 <error@@Base+0xdc68>  // b.none
  40fb2c:	add	x1, sp, #0x8
  40fb30:	mov	x0, x22
  40fb34:	mov	x3, x21
  40fb38:	mov	w4, w20
  40fb3c:	bl	40fe2c <error@@Base+0xdf90>
  40fb40:	cbz	w0, 40fb10 <error@@Base+0xdc74>
  40fb44:	mov	w23, w0
  40fb48:	ldr	x0, [sp, #24]
  40fb4c:	bl	401b80 <free@plt>
  40fb50:	b	40fb70 <error@@Base+0xdcd4>
  40fb54:	ldr	x0, [x19, #16]
  40fb58:	bl	401b80 <free@plt>
  40fb5c:	ldr	x8, [sp, #24]
  40fb60:	ldur	q0, [sp, #8]
  40fb64:	mov	w23, wzr
  40fb68:	str	x8, [x19, #16]
  40fb6c:	str	q0, [x19]
  40fb70:	mov	w0, w23
  40fb74:	ldp	x20, x19, [sp, #96]
  40fb78:	ldp	x22, x21, [sp, #80]
  40fb7c:	ldp	x24, x23, [sp, #64]
  40fb80:	ldr	x25, [sp, #48]
  40fb84:	ldp	x29, x30, [sp, #32]
  40fb88:	add	sp, sp, #0x70
  40fb8c:	ret
  40fb90:	mov	w23, #0xc                   	// #12
  40fb94:	b	40fb70 <error@@Base+0xdcd4>
  40fb98:	sub	sp, sp, #0xa0
  40fb9c:	stp	x29, x30, [sp, #64]
  40fba0:	stp	x28, x27, [sp, #80]
  40fba4:	stp	x26, x25, [sp, #96]
  40fba8:	stp	x24, x23, [sp, #112]
  40fbac:	stp	x22, x21, [sp, #128]
  40fbb0:	stp	x20, x19, [sp, #144]
  40fbb4:	ldr	x23, [x0, #152]
  40fbb8:	mov	x24, x1
  40fbbc:	mov	x1, x2
  40fbc0:	add	x29, sp, #0x40
  40fbc4:	str	w4, [sp, #28]
  40fbc8:	str	x3, [sp, #16]
  40fbcc:	mov	x21, x2
  40fbd0:	mov	x22, x0
  40fbd4:	bl	40f318 <error@@Base+0xd47c>
  40fbd8:	cmn	x0, #0x1
  40fbdc:	b.eq	40fe04 <error@@Base+0xdf68>  // b.none
  40fbe0:	mov	w8, #0x1                   	// #1
  40fbe4:	dup	v0.2d, x8
  40fbe8:	mov	x25, x0
  40fbec:	mov	w9, #0x28                  	// #40
  40fbf0:	str	q0, [sp]
  40fbf4:	ldr	x8, [x22, #216]
  40fbf8:	madd	x8, x25, x9, x8
  40fbfc:	add	x20, x8, #0x10
  40fc00:	ldur	x27, [x20, #-16]
  40fc04:	mov	x0, x24
  40fc08:	mov	x1, x27
  40fc0c:	bl	40d5e8 <error@@Base+0xb74c>
  40fc10:	cbz	x0, 40fd94 <error@@Base+0xdef8>
  40fc14:	ldp	x9, x8, [x20]
  40fc18:	add	x8, x8, x21
  40fc1c:	sub	x19, x8, x9
  40fc20:	cmp	x19, x21
  40fc24:	b.ne	40fcbc <error@@Base+0xde20>  // b.any
  40fc28:	ldr	x8, [x23, #40]
  40fc2c:	mov	w9, #0x18                  	// #24
  40fc30:	mov	x0, x24
  40fc34:	madd	x8, x27, x9, x8
  40fc38:	ldr	x8, [x8, #16]
  40fc3c:	ldr	x27, [x8]
  40fc40:	mov	x1, x27
  40fc44:	bl	40d5e8 <error@@Base+0xb74c>
  40fc48:	cbnz	x0, 40fce4 <error@@Base+0xde48>
  40fc4c:	ldr	q0, [sp]
  40fc50:	mov	w0, #0x8                   	// #8
  40fc54:	str	q0, [sp, #32]
  40fc58:	bl	401970 <malloc@plt>
  40fc5c:	str	x0, [sp, #48]
  40fc60:	cbz	x0, 40fda4 <error@@Base+0xdf08>
  40fc64:	mov	w19, wzr
  40fc68:	str	x27, [x0]
  40fc6c:	ldr	x2, [sp, #16]
  40fc70:	ldr	w3, [sp, #28]
  40fc74:	add	x1, sp, #0x20
  40fc78:	mov	x0, x23
  40fc7c:	stur	w19, [x29, #-4]
  40fc80:	bl	40fa58 <error@@Base+0xdbbc>
  40fc84:	mov	w27, w0
  40fc88:	add	x1, sp, #0x20
  40fc8c:	mov	x0, x24
  40fc90:	bl	40d1e0 <error@@Base+0xb344>
  40fc94:	ldr	x8, [sp, #48]
  40fc98:	mov	w28, w0
  40fc9c:	mov	x0, x8
  40fca0:	bl	401b80 <free@plt>
  40fca4:	orr	w8, w27, w19
  40fca8:	orr	w8, w8, w28
  40fcac:	cbnz	w8, 40fdb0 <error@@Base+0xdf14>
  40fcb0:	mov	w8, #0x2                   	// #2
  40fcb4:	cbnz	w8, 40fd8c <error@@Base+0xdef0>
  40fcb8:	b	40fd94 <error@@Base+0xdef8>
  40fcbc:	ldr	x8, [x22, #184]
  40fcc0:	ldr	x9, [x23, #24]
  40fcc4:	ldr	x8, [x8, x19, lsl #3]
  40fcc8:	ldr	x27, [x9, x27, lsl #3]
  40fccc:	cbz	x8, 40fcf0 <error@@Base+0xde54>
  40fcd0:	add	x28, x8, #0x8
  40fcd4:	mov	x0, x28
  40fcd8:	mov	x1, x27
  40fcdc:	bl	40d5e8 <error@@Base+0xb74c>
  40fce0:	cbz	x0, 40fd18 <error@@Base+0xde7c>
  40fce4:	mov	w8, #0x4                   	// #4
  40fce8:	cbnz	w8, 40fd8c <error@@Base+0xdef0>
  40fcec:	b	40fd94 <error@@Base+0xdef8>
  40fcf0:	mov	w8, #0x1                   	// #1
  40fcf4:	dup	v0.2d, x8
  40fcf8:	mov	w0, #0x8                   	// #8
  40fcfc:	str	q0, [sp, #32]
  40fd00:	bl	401970 <malloc@plt>
  40fd04:	str	x0, [sp, #48]
  40fd08:	cbz	x0, 40fdc4 <error@@Base+0xdf28>
  40fd0c:	str	x27, [x0]
  40fd10:	stur	wzr, [x29, #-4]
  40fd14:	b	40fd40 <error@@Base+0xdea4>
  40fd18:	add	x0, sp, #0x20
  40fd1c:	mov	x1, x28
  40fd20:	bl	40d56c <error@@Base+0xb6d0>
  40fd24:	mov	w28, w0
  40fd28:	stur	w0, [x29, #-4]
  40fd2c:	add	x0, sp, #0x20
  40fd30:	mov	x1, x27
  40fd34:	bl	40d364 <error@@Base+0xb4c8>
  40fd38:	cbnz	w28, 40fdd0 <error@@Base+0xdf34>
  40fd3c:	tbz	w0, #0, 40fdd0 <error@@Base+0xdf34>
  40fd40:	sub	x0, x29, #0x4
  40fd44:	add	x2, sp, #0x20
  40fd48:	mov	x1, x23
  40fd4c:	bl	40ff38 <error@@Base+0xe09c>
  40fd50:	ldr	x8, [x22, #184]
  40fd54:	str	x0, [x8, x19, lsl #3]
  40fd58:	ldr	x0, [sp, #48]
  40fd5c:	bl	401b80 <free@plt>
  40fd60:	ldr	x8, [x22, #184]
  40fd64:	ldur	w9, [x29, #-4]
  40fd68:	ldr	x8, [x8, x19, lsl #3]
  40fd6c:	cmp	x8, #0x0
  40fd70:	cset	w10, eq  // eq = none
  40fd74:	cmp	w9, #0x0
  40fd78:	cset	w11, ne  // ne = any
  40fd7c:	tst	w10, w11
  40fd80:	and	w8, w10, w11
  40fd84:	csel	w26, w9, w26, ne  // ne = any
  40fd88:	cbz	w8, 40fd94 <error@@Base+0xdef8>
  40fd8c:	cmp	w8, #0x4
  40fd90:	b.ne	40fdf4 <error@@Base+0xdf58>  // b.any
  40fd94:	ldrb	w8, [x20, #16]
  40fd98:	add	x20, x20, #0x28
  40fd9c:	cbnz	w8, 40fc00 <error@@Base+0xdd64>
  40fda0:	b	40fe04 <error@@Base+0xdf68>
  40fda4:	stp	xzr, xzr, [sp, #32]
  40fda8:	mov	w19, #0xc                   	// #12
  40fdac:	b	40fc6c <error@@Base+0xddd0>
  40fdb0:	cmp	w27, #0x0
  40fdb4:	csel	w8, w28, w27, eq  // eq = none
  40fdb8:	cmp	w19, #0x0
  40fdbc:	csel	w26, w8, w19, eq  // eq = none
  40fdc0:	b	40fde4 <error@@Base+0xdf48>
  40fdc4:	mov	w26, #0xc                   	// #12
  40fdc8:	stp	xzr, xzr, [sp, #32]
  40fdcc:	b	40fde4 <error@@Base+0xdf48>
  40fdd0:	ldr	x0, [sp, #48]
  40fdd4:	bl	401b80 <free@plt>
  40fdd8:	cmp	w28, #0x0
  40fddc:	mov	w8, #0xc                   	// #12
  40fde0:	csel	w26, w8, w28, eq  // eq = none
  40fde4:	mov	w8, #0x1                   	// #1
  40fde8:	stur	w26, [x29, #-4]
  40fdec:	cbnz	w8, 40fd8c <error@@Base+0xdef0>
  40fdf0:	b	40fd94 <error@@Base+0xdef8>
  40fdf4:	cmp	w8, #0x2
  40fdf8:	b.ne	40fe08 <error@@Base+0xdf6c>  // b.any
  40fdfc:	mov	w9, #0x28                  	// #40
  40fe00:	b	40fbf4 <error@@Base+0xdd58>
  40fe04:	mov	w26, wzr
  40fe08:	mov	w0, w26
  40fe0c:	ldp	x20, x19, [sp, #144]
  40fe10:	ldp	x22, x21, [sp, #128]
  40fe14:	ldp	x24, x23, [sp, #112]
  40fe18:	ldp	x26, x25, [sp, #96]
  40fe1c:	ldp	x28, x27, [sp, #80]
  40fe20:	ldp	x29, x30, [sp, #64]
  40fe24:	add	sp, sp, #0xa0
  40fe28:	ret
  40fe2c:	stp	x29, x30, [sp, #-64]!
  40fe30:	stp	x24, x23, [sp, #16]
  40fe34:	stp	x20, x19, [sp, #48]
  40fe38:	mov	x20, x1
  40fe3c:	mov	x23, x0
  40fe40:	mov	x0, x1
  40fe44:	mov	x1, x2
  40fe48:	stp	x22, x21, [sp, #32]
  40fe4c:	mov	x29, sp
  40fe50:	mov	w21, w4
  40fe54:	mov	x22, x3
  40fe58:	mov	x19, x2
  40fe5c:	bl	40d5e8 <error@@Base+0xb74c>
  40fe60:	cbz	x0, 40fe7c <error@@Base+0xdfe0>
  40fe64:	mov	w0, wzr
  40fe68:	ldp	x20, x19, [sp, #48]
  40fe6c:	ldp	x22, x21, [sp, #32]
  40fe70:	ldp	x24, x23, [sp, #16]
  40fe74:	ldp	x29, x30, [sp], #64
  40fe78:	ret
  40fe7c:	mov	w24, #0x18                  	// #24
  40fe80:	ldr	x8, [x23]
  40fe84:	add	x9, x8, x19, lsl #4
  40fe88:	ldrb	w9, [x9, #8]
  40fe8c:	cmp	w9, w21
  40fe90:	b.ne	40fea4 <error@@Base+0xe008>  // b.any
  40fe94:	lsl	x9, x19, #4
  40fe98:	ldr	x8, [x8, x9]
  40fe9c:	cmp	x8, x22
  40fea0:	b.eq	40ff18 <error@@Base+0xe07c>  // b.none
  40fea4:	mov	x0, x20
  40fea8:	mov	x1, x19
  40feac:	bl	40d364 <error@@Base+0xb4c8>
  40feb0:	tbz	w0, #0, 40ff30 <error@@Base+0xe094>
  40feb4:	ldr	x8, [x23, #40]
  40feb8:	madd	x9, x19, x24, x8
  40febc:	ldr	x9, [x9, #8]
  40fec0:	cmp	x9, #0x2
  40fec4:	b.eq	40fed0 <error@@Base+0xe034>  // b.none
  40fec8:	cbnz	x9, 40fef8 <error@@Base+0xe05c>
  40fecc:	b	40fe64 <error@@Base+0xdfc8>
  40fed0:	madd	x8, x19, x24, x8
  40fed4:	ldr	x8, [x8, #16]
  40fed8:	mov	x0, x23
  40fedc:	mov	x1, x20
  40fee0:	mov	x3, x22
  40fee4:	ldr	x2, [x8, #8]
  40fee8:	mov	w4, w21
  40feec:	bl	40fe2c <error@@Base+0xdf90>
  40fef0:	cbnz	w0, 40fe68 <error@@Base+0xdfcc>
  40fef4:	ldr	x8, [x23, #40]
  40fef8:	madd	x8, x19, x24, x8
  40fefc:	ldr	x8, [x8, #16]
  40ff00:	mov	x0, x20
  40ff04:	ldr	x19, [x8]
  40ff08:	mov	x1, x19
  40ff0c:	bl	40d5e8 <error@@Base+0xb74c>
  40ff10:	cbz	x0, 40fe80 <error@@Base+0xdfe4>
  40ff14:	b	40fe64 <error@@Base+0xdfc8>
  40ff18:	cmp	w21, #0x9
  40ff1c:	b.ne	40fe64 <error@@Base+0xdfc8>  // b.any
  40ff20:	mov	x0, x20
  40ff24:	mov	x1, x19
  40ff28:	bl	40d364 <error@@Base+0xb4c8>
  40ff2c:	tbnz	w0, #0, 40fe64 <error@@Base+0xdfc8>
  40ff30:	mov	w0, #0xc                   	// #12
  40ff34:	b	40fe68 <error@@Base+0xdfcc>
  40ff38:	stp	x29, x30, [sp, #-64]!
  40ff3c:	stp	x24, x23, [sp, #16]
  40ff40:	stp	x22, x21, [sp, #32]
  40ff44:	stp	x20, x19, [sp, #48]
  40ff48:	ldr	x8, [x2, #8]
  40ff4c:	mov	x19, x0
  40ff50:	mov	x29, sp
  40ff54:	cbz	x8, 4100f8 <error@@Base+0xe25c>
  40ff58:	mov	x23, x2
  40ff5c:	mov	x20, x1
  40ff60:	subs	x9, x8, #0x1
  40ff64:	b.lt	40ff88 <error@@Base+0xe0ec>  // b.tstop
  40ff68:	ldr	x10, [x23, #16]
  40ff6c:	mov	x11, x8
  40ff70:	mov	x21, x8
  40ff74:	ldr	x12, [x10], #8
  40ff78:	subs	x11, x11, #0x1
  40ff7c:	add	x21, x12, x21
  40ff80:	b.ne	40ff74 <error@@Base+0xe0d8>  // b.any
  40ff84:	b	40ff8c <error@@Base+0xe0f0>
  40ff88:	mov	x21, x8
  40ff8c:	ldr	x10, [x20, #136]
  40ff90:	ldr	x11, [x20, #64]
  40ff94:	and	x12, x10, x21
  40ff98:	mov	w10, #0x18                  	// #24
  40ff9c:	mul	x10, x12, x10
  40ffa0:	ldr	x10, [x11, x10]
  40ffa4:	cmp	x10, #0x1
  40ffa8:	b.lt	410014 <error@@Base+0xe178>  // b.tstop
  40ffac:	mov	w13, #0x18                  	// #24
  40ffb0:	madd	x11, x12, x13, x11
  40ffb4:	ldr	x11, [x11, #16]
  40ffb8:	mov	x12, xzr
  40ffbc:	cbz	x23, 410008 <error@@Base+0xe16c>
  40ffc0:	ldr	x22, [x11, x12, lsl #3]
  40ffc4:	ldr	x13, [x22]
  40ffc8:	cmp	x21, x13
  40ffcc:	b.ne	410008 <error@@Base+0xe16c>  // b.any
  40ffd0:	ldr	x13, [x22, #16]
  40ffd4:	cmp	x13, x8
  40ffd8:	b.ne	410008 <error@@Base+0xe16c>  // b.any
  40ffdc:	mov	x13, x9
  40ffe0:	add	x14, x13, #0x1
  40ffe4:	cmp	x14, #0x1
  40ffe8:	b.lt	4100e0 <error@@Base+0xe244>  // b.tstop
  40ffec:	ldr	x14, [x22, #24]
  40fff0:	ldr	x15, [x23, #16]
  40fff4:	ldr	x14, [x14, x13, lsl #3]
  40fff8:	ldr	x15, [x15, x13, lsl #3]
  40fffc:	sub	x13, x13, #0x1
  410000:	cmp	x14, x15
  410004:	b.eq	40ffe0 <error@@Base+0xe144>  // b.none
  410008:	add	x12, x12, #0x1
  41000c:	cmp	x12, x10
  410010:	b.lt	40ffbc <error@@Base+0xe120>  // b.tstop
  410014:	mov	w0, #0x70                  	// #112
  410018:	mov	w1, #0x1                   	// #1
  41001c:	bl	401a00 <calloc@plt>
  410020:	cbz	x0, 410118 <error@@Base+0xe27c>
  410024:	add	x24, x0, #0x8
  410028:	mov	x22, x0
  41002c:	mov	x0, x24
  410030:	mov	x1, x23
  410034:	bl	40d56c <error@@Base+0xb6d0>
  410038:	cbnz	w0, 410104 <error@@Base+0xe268>
  41003c:	str	x24, [x22, #80]
  410040:	ldr	x8, [x23, #8]
  410044:	cmp	x8, #0x1
  410048:	b.lt	4100cc <error@@Base+0xe230>  // b.tstop
  41004c:	ldr	x9, [x20]
  410050:	ldr	x10, [x23, #16]
  410054:	ldr	x11, [x10]
  410058:	add	x11, x9, x11, lsl #4
  41005c:	ldr	w12, [x11, #8]!
  410060:	and	w13, w12, #0x3ffff
  410064:	cmp	w13, #0x1
  410068:	b.eq	4100c0 <error@@Base+0xe224>  // b.none
  41006c:	ldrb	w14, [x22, #104]
  410070:	lsr	w15, w12, #15
  410074:	and	w13, w12, #0xff
  410078:	and	w12, w15, #0x20
  41007c:	orr	w12, w14, w12
  410080:	cmp	w13, #0xc
  410084:	strb	w12, [x22, #104]
  410088:	b.eq	4100b8 <error@@Base+0xe21c>  // b.none
  41008c:	cmp	w13, #0x4
  410090:	b.eq	4100a4 <error@@Base+0xe208>  // b.none
  410094:	cmp	w13, #0x2
  410098:	b.ne	4100ac <error@@Base+0xe210>  // b.any
  41009c:	orr	w11, w12, #0x10
  4100a0:	b	4100bc <error@@Base+0xe220>
  4100a4:	orr	w11, w12, #0x40
  4100a8:	b	4100bc <error@@Base+0xe220>
  4100ac:	ldr	w11, [x11]
  4100b0:	tst	w11, #0x3ff00
  4100b4:	b.eq	4100c0 <error@@Base+0xe224>  // b.none
  4100b8:	orr	w11, w12, #0x80
  4100bc:	strb	w11, [x22, #104]
  4100c0:	subs	x8, x8, #0x1
  4100c4:	add	x10, x10, #0x8
  4100c8:	b.ne	410054 <error@@Base+0xe1b8>  // b.any
  4100cc:	mov	x0, x20
  4100d0:	mov	x1, x22
  4100d4:	mov	x2, x21
  4100d8:	bl	40d8f8 <error@@Base+0xba5c>
  4100dc:	cbnz	w0, 410110 <error@@Base+0xe274>
  4100e0:	mov	x0, x22
  4100e4:	ldp	x20, x19, [sp, #48]
  4100e8:	ldp	x22, x21, [sp, #32]
  4100ec:	ldp	x24, x23, [sp, #16]
  4100f0:	ldp	x29, x30, [sp], #64
  4100f4:	ret
  4100f8:	mov	x22, xzr
  4100fc:	str	wzr, [x19]
  410100:	b	4100e0 <error@@Base+0xe244>
  410104:	mov	x0, x22
  410108:	bl	401b80 <free@plt>
  41010c:	b	410118 <error@@Base+0xe27c>
  410110:	mov	x0, x22
  410114:	bl	4090a8 <error@@Base+0x720c>
  410118:	mov	x22, xzr
  41011c:	mov	w8, #0xc                   	// #12
  410120:	str	w8, [x19]
  410124:	b	4100e0 <error@@Base+0xe244>
  410128:	stp	x29, x30, [sp, #-48]!
  41012c:	stp	x22, x21, [sp, #16]
  410130:	stp	x20, x19, [sp, #32]
  410134:	ldr	x8, [x0]
  410138:	mov	x29, sp
  41013c:	add	x9, x8, x1, lsl #4
  410140:	ldrb	w10, [x9, #8]
  410144:	cmp	w10, #0x7
  410148:	b.eq	410314 <error@@Base+0xe478>  // b.none
  41014c:	ldr	w9, [x2, #144]
  410150:	cmp	w9, #0x1
  410154:	b.eq	410198 <error@@Base+0xe2fc>  // b.none
  410158:	ldr	x11, [x2, #48]
  41015c:	add	x12, x3, #0x1
  410160:	cmp	x12, x11
  410164:	b.ge	410198 <error@@Base+0xe2fc>  // b.tcont
  410168:	ldr	x13, [x2, #16]
  41016c:	sub	w20, w11, w3
  410170:	sub	x12, x11, x3
  410174:	mov	w11, #0x1                   	// #1
  410178:	add	x13, x13, x3, lsl #2
  41017c:	ldr	w14, [x13, x11, lsl #2]
  410180:	cmn	w14, #0x1
  410184:	b.ne	410224 <error@@Base+0xe388>  // b.any
  410188:	add	x11, x11, #0x1
  41018c:	cmp	x12, x11
  410190:	b.ne	41017c <error@@Base+0xe2e0>  // b.any
  410194:	b	41019c <error@@Base+0xe300>
  410198:	mov	w20, #0x1                   	// #1
  41019c:	cmp	w10, #0x5
  4101a0:	b.ne	4101dc <error@@Base+0xe340>  // b.any
  4101a4:	cmp	w20, #0x2
  4101a8:	b.lt	4102ec <error@@Base+0xe450>  // b.tstop
  4101ac:	ldr	x8, [x0, #216]
  4101b0:	tbnz	w8, #6, 4101c4 <error@@Base+0xe328>
  4101b4:	ldr	x9, [x2, #8]
  4101b8:	ldrb	w9, [x9, x3]
  4101bc:	cmp	w9, #0xa
  4101c0:	b.eq	4102ec <error@@Base+0xe450>  // b.none
  4101c4:	tbz	w8, #7, 4101d4 <error@@Base+0xe338>
  4101c8:	ldr	x8, [x2, #8]
  4101cc:	ldrb	w8, [x8, x3]
  4101d0:	cbz	w8, 4102ec <error@@Base+0xe450>
  4101d4:	mov	w0, w20
  4101d8:	b	4102f0 <error@@Base+0xe454>
  4101dc:	cmp	w10, #0x6
  4101e0:	mov	w0, wzr
  4101e4:	b.ne	4102f0 <error@@Base+0xe454>  // b.any
  4101e8:	cmp	w20, #0x2
  4101ec:	b.lt	4102f0 <error@@Base+0xe454>  // b.tstop
  4101f0:	lsl	x10, x1, #4
  4101f4:	ldr	x21, [x8, x10]
  4101f8:	ldr	x8, [x21, #64]
  4101fc:	cbnz	x8, 410210 <error@@Base+0xe374>
  410200:	ldr	x10, [x21, #72]
  410204:	cbnz	x10, 410210 <error@@Base+0xe374>
  410208:	ldr	x10, [x21, #40]
  41020c:	cbz	x10, 41030c <error@@Base+0xe470>
  410210:	cmp	w9, #0x1
  410214:	b.ne	41022c <error@@Base+0xe390>  // b.any
  410218:	ldr	x9, [x2, #8]
  41021c:	ldrb	w19, [x9, x3]
  410220:	b	410234 <error@@Base+0xe398>
  410224:	mov	w20, w11
  410228:	b	41019c <error@@Base+0xe300>
  41022c:	ldr	x9, [x2, #16]
  410230:	ldr	w19, [x9, x3, lsl #2]
  410234:	ldr	x9, [x21, #40]
  410238:	cmp	x9, #0x1
  41023c:	b.lt	410260 <error@@Base+0xe3c4>  // b.tstop
  410240:	ldr	x10, [x21]
  410244:	mov	x11, xzr
  410248:	ldr	w12, [x10, x11, lsl #2]
  41024c:	cmp	w19, w12
  410250:	b.eq	4102d8 <error@@Base+0xe43c>  // b.none
  410254:	add	x11, x11, #0x1
  410258:	cmp	x11, x9
  41025c:	b.lt	410248 <error@@Base+0xe3ac>  // b.tstop
  410260:	ldr	x9, [x21, #72]
  410264:	cmp	x9, #0x1
  410268:	b.lt	410298 <error@@Base+0xe3fc>  // b.tstop
  41026c:	mov	x22, xzr
  410270:	ldr	x8, [x21, #24]
  410274:	mov	w0, w19
  410278:	ldr	x1, [x8, x22, lsl #3]
  41027c:	bl	401960 <iswctype@plt>
  410280:	cbnz	w0, 4102d8 <error@@Base+0xe43c>
  410284:	ldr	x8, [x21, #72]
  410288:	add	x22, x22, #0x1
  41028c:	cmp	x22, x8
  410290:	b.lt	410270 <error@@Base+0xe3d4>  // b.tstop
  410294:	ldr	x8, [x21, #64]
  410298:	cmp	x8, #0x1
  41029c:	b.lt	4102d0 <error@@Base+0xe434>  // b.tstop
  4102a0:	ldr	x9, [x21, #8]
  4102a4:	mov	x10, xzr
  4102a8:	ldr	w11, [x9, x10, lsl #2]
  4102ac:	cmp	w11, w19
  4102b0:	b.hi	4102c4 <error@@Base+0xe428>  // b.pmore
  4102b4:	ldr	x11, [x21, #16]
  4102b8:	ldr	w11, [x11, x10, lsl #2]
  4102bc:	cmp	w19, w11
  4102c0:	b.ls	4102d8 <error@@Base+0xe43c>  // b.plast
  4102c4:	add	x10, x10, #0x1
  4102c8:	cmp	x10, x8
  4102cc:	b.lt	4102a8 <error@@Base+0xe40c>  // b.tstop
  4102d0:	mov	w0, wzr
  4102d4:	b	4102dc <error@@Base+0xe440>
  4102d8:	mov	w0, w20
  4102dc:	ldrb	w8, [x21, #32]
  4102e0:	tbz	w8, #0, 4102f0 <error@@Base+0xe454>
  4102e4:	cmp	w0, #0x0
  4102e8:	b.le	410300 <error@@Base+0xe464>
  4102ec:	mov	w0, wzr
  4102f0:	ldp	x20, x19, [sp, #32]
  4102f4:	ldp	x22, x21, [sp, #16]
  4102f8:	ldp	x29, x30, [sp], #48
  4102fc:	ret
  410300:	cmp	w20, #0x1
  410304:	csinc	w0, w20, wzr, gt
  410308:	b	4102f0 <error@@Base+0xe454>
  41030c:	mov	w19, wzr
  410310:	b	410234 <error@@Base+0xe398>
  410314:	ldr	x8, [x2, #8]
  410318:	ldrb	w10, [x8, x3]
  41031c:	cmp	w10, #0xc2
  410320:	b.cc	4102ec <error@@Base+0xe450>  // b.lo, b.ul, b.last
  410324:	ldr	x9, [x2, #88]
  410328:	add	x11, x3, #0x2
  41032c:	cmp	x11, x9
  410330:	b.gt	4102ec <error@@Base+0xe450>
  410334:	add	x11, x3, x8
  410338:	ldrb	w11, [x11, #1]
  41033c:	cmp	w10, #0xdf
  410340:	b.hi	410360 <error@@Base+0xe4c4>  // b.pmore
  410344:	sxtb	w8, w11
  410348:	cmp	w11, #0xbf
  41034c:	mov	w9, #0xffffffff            	// #-1
  410350:	ccmp	w8, w9, #0x0, ls  // ls = plast
  410354:	mov	w8, #0x2                   	// #2
  410358:	csel	w0, wzr, w8, gt
  41035c:	b	4102f0 <error@@Base+0xe454>
  410360:	cmp	w10, #0xef
  410364:	b.hi	410380 <error@@Base+0xe4e4>  // b.pmore
  410368:	cmp	w10, #0xe0
  41036c:	mov	w10, #0x3                   	// #3
  410370:	b.ne	4103dc <error@@Base+0xe540>  // b.any
  410374:	cmp	w11, #0xa0
  410378:	b.cc	4102ec <error@@Base+0xe450>  // b.lo, b.ul, b.last
  41037c:	b	4103dc <error@@Base+0xe540>
  410380:	cmp	w10, #0xf7
  410384:	b.hi	4103a0 <error@@Base+0xe504>  // b.pmore
  410388:	cmp	w10, #0xf0
  41038c:	mov	w10, #0x4                   	// #4
  410390:	b.ne	4103dc <error@@Base+0xe540>  // b.any
  410394:	cmp	w11, #0x90
  410398:	b.cc	4102ec <error@@Base+0xe450>  // b.lo, b.ul, b.last
  41039c:	b	4103dc <error@@Base+0xe540>
  4103a0:	cmp	w10, #0xfb
  4103a4:	b.hi	4103c0 <error@@Base+0xe524>  // b.pmore
  4103a8:	cmp	w10, #0xf8
  4103ac:	mov	w10, #0x5                   	// #5
  4103b0:	b.ne	4103dc <error@@Base+0xe540>  // b.any
  4103b4:	cmp	w11, #0x88
  4103b8:	b.cc	4102ec <error@@Base+0xe450>  // b.lo, b.ul, b.last
  4103bc:	b	4103dc <error@@Base+0xe540>
  4103c0:	cmp	w10, #0xfd
  4103c4:	b.hi	4102ec <error@@Base+0xe450>  // b.pmore
  4103c8:	cmp	w10, #0xfc
  4103cc:	mov	w10, #0x6                   	// #6
  4103d0:	b.ne	4103dc <error@@Base+0xe540>  // b.any
  4103d4:	cmp	w11, #0x84
  4103d8:	b.cc	4102ec <error@@Base+0xe450>  // b.lo, b.ul, b.last
  4103dc:	add	x11, x10, x3
  4103e0:	cmp	x11, x9
  4103e4:	b.gt	4102ec <error@@Base+0xe450>
  4103e8:	add	x8, x3, x8
  4103ec:	sub	x9, x10, #0x1
  4103f0:	add	x8, x8, #0x1
  4103f4:	ldrb	w11, [x8]
  4103f8:	mov	w0, wzr
  4103fc:	sxtb	w12, w11
  410400:	tbz	w12, #31, 4102f0 <error@@Base+0xe454>
  410404:	cmp	w11, #0xbf
  410408:	b.hi	4102f0 <error@@Base+0xe454>  // b.pmore
  41040c:	subs	x9, x9, #0x1
  410410:	add	x8, x8, #0x1
  410414:	b.ne	4103f4 <error@@Base+0xe558>  // b.any
  410418:	mov	w0, w10
  41041c:	b	4102f0 <error@@Base+0xe454>
  410420:	stp	x29, x30, [sp, #-32]!
  410424:	str	x19, [sp, #16]
  410428:	ldr	w19, [x1, #8]
  41042c:	mov	x29, sp
  410430:	and	w8, w19, #0xff
  410434:	sub	w10, w8, #0x1
  410438:	cmp	w10, #0x6
  41043c:	mov	w8, wzr
  410440:	b.hi	410500 <error@@Base+0xe664>  // b.pmore
  410444:	ldr	x9, [x0, #8]
  410448:	adrp	x11, 413000 <error@@Base+0x11164>
  41044c:	add	x11, x11, #0x60
  410450:	ldrb	w9, [x9, x2]
  410454:	adr	x12, 410464 <error@@Base+0xe5c8>
  410458:	ldrb	w13, [x11, x10]
  41045c:	add	x12, x12, x13, lsl #2
  410460:	br	x12
  410464:	ldrb	w8, [x1]
  410468:	cmp	w8, w9
  41046c:	b.eq	4104c0 <error@@Base+0xe624>  // b.none
  410470:	b	4104f4 <error@@Base+0xe658>
  410474:	ldr	x8, [x1]
  410478:	lsr	x10, x9, #3
  41047c:	and	x10, x10, #0x18
  410480:	ldr	x8, [x8, x10]
  410484:	lsr	x8, x8, x9
  410488:	tbnz	w8, #0, 4104c0 <error@@Base+0xe624>
  41048c:	b	4104f4 <error@@Base+0xe658>
  410490:	sxtb	w8, w9
  410494:	tbnz	w8, #31, 4104f4 <error@@Base+0xe658>
  410498:	cbz	w9, 4104b4 <error@@Base+0xe618>
  41049c:	cmp	w9, #0xa
  4104a0:	b.ne	4104c0 <error@@Base+0xe624>  // b.any
  4104a4:	ldr	x8, [x0, #152]
  4104a8:	ldrb	w8, [x8, #216]
  4104ac:	tbnz	w8, #6, 4104c0 <error@@Base+0xe624>
  4104b0:	b	4104f4 <error@@Base+0xe658>
  4104b4:	ldr	x8, [x0, #152]
  4104b8:	ldrb	w8, [x8, #216]
  4104bc:	tbnz	w8, #7, 4104f4 <error@@Base+0xe658>
  4104c0:	tst	w19, #0x3ff00
  4104c4:	b.eq	4104fc <error@@Base+0xe660>  // b.none
  4104c8:	ldr	w8, [x0, #160]
  4104cc:	mov	x1, x2
  4104d0:	mov	w2, w8
  4104d4:	bl	40e754 <error@@Base+0xc8b8>
  4104d8:	and	w8, w0, #0x1
  4104dc:	tbz	w19, #10, 4104e4 <error@@Base+0xe648>
  4104e0:	cbz	w8, 410500 <error@@Base+0xe664>
  4104e4:	tbz	w19, #11, 4104ec <error@@Base+0xe650>
  4104e8:	cbnz	w8, 4104f4 <error@@Base+0xe658>
  4104ec:	tbz	w19, #13, 410510 <error@@Base+0xe674>
  4104f0:	tbnz	w0, #1, 410510 <error@@Base+0xe674>
  4104f4:	mov	w8, wzr
  4104f8:	b	410500 <error@@Base+0xe664>
  4104fc:	mov	w8, #0x1                   	// #1
  410500:	mov	w0, w8
  410504:	ldr	x19, [sp, #16]
  410508:	ldp	x29, x30, [sp], #32
  41050c:	ret
  410510:	tst	w19, #0x8000
  410514:	cset	w8, eq  // eq = none
  410518:	and	w9, w0, #0x8
  41051c:	orr	w0, w8, w9, lsr #3
  410520:	b	410504 <error@@Base+0xe668>
  410524:	sub	sp, sp, #0xa0
  410528:	stp	x29, x30, [sp, #64]
  41052c:	stp	x28, x27, [sp, #80]
  410530:	stp	x26, x25, [sp, #96]
  410534:	stp	x24, x23, [sp, #112]
  410538:	stp	x22, x21, [sp, #128]
  41053c:	stp	x20, x19, [sp, #144]
  410540:	ldp	x22, x21, [x1, #16]
  410544:	mov	w8, #0x1                   	// #1
  410548:	mov	x20, x0
  41054c:	dup	v0.2d, x8
  410550:	mov	w0, #0x8                   	// #8
  410554:	add	x29, sp, #0x40
  410558:	mov	x19, x1
  41055c:	str	q0, [sp, #32]
  410560:	bl	401970 <malloc@plt>
  410564:	str	x0, [sp, #48]
  410568:	cbz	x0, 410764 <error@@Base+0xe8c8>
  41056c:	str	x22, [x0]
  410570:	add	x3, sp, #0x20
  410574:	mov	x0, x20
  410578:	mov	x1, x19
  41057c:	mov	x2, x21
  410580:	bl	410818 <error@@Base+0xe97c>
  410584:	cbnz	w0, 410708 <error@@Base+0xe86c>
  410588:	mov	w10, wzr
  41058c:	add	x8, x19, #0x20
  410590:	str	x8, [sp, #16]
  410594:	mov	x11, x21
  410598:	subs	x21, x21, #0x1
  41059c:	b.lt	410718 <error@@Base+0xe87c>  // b.tstop
  4105a0:	ldr	x0, [x19]
  4105a4:	ldr	w9, [x20, #224]
  4105a8:	ldr	x8, [x0, x11, lsl #3]
  4105ac:	cmp	x8, #0x0
  4105b0:	csinc	w10, wzr, w10, ne  // ne = any
  4105b4:	cmp	w10, w9
  4105b8:	b.gt	410748 <error@@Base+0xe8ac>
  4105bc:	str	xzr, [sp, #40]
  4105c0:	ldr	x8, [x20, #184]
  4105c4:	str	x11, [sp, #24]
  4105c8:	str	w10, [sp, #12]
  4105cc:	ldr	x28, [x8, x21, lsl #3]
  4105d0:	cbz	x28, 4106ec <error@@Base+0xe850>
  4105d4:	ldr	x8, [x28, #40]
  4105d8:	cmp	x8, #0x1
  4105dc:	b.lt	4106ec <error@@Base+0xe850>  // b.tstop
  4105e0:	ldr	x22, [x20, #152]
  4105e4:	mov	x26, xzr
  4105e8:	ldr	x8, [x28, #48]
  4105ec:	ldr	x23, [x8, x26, lsl #3]
  4105f0:	ldr	x8, [x22]
  4105f4:	add	x8, x8, x23, lsl #4
  4105f8:	ldrb	w8, [x8, #10]
  4105fc:	tbnz	w8, #4, 410644 <error@@Base+0xe7a8>
  410600:	ldr	x8, [x22]
  410604:	mov	x0, x20
  410608:	mov	x2, x21
  41060c:	add	x1, x8, x23, lsl #4
  410610:	bl	410420 <error@@Base+0xe584>
  410614:	tbz	w0, #0, 4106dc <error@@Base+0xe840>
  410618:	ldr	x8, [x19]
  41061c:	ldr	x9, [sp, #24]
  410620:	ldr	x8, [x8, x9, lsl #3]
  410624:	cbz	x8, 4106dc <error@@Base+0xe840>
  410628:	ldr	x9, [x22, #24]
  41062c:	add	x0, x8, #0x8
  410630:	ldr	x1, [x9, x23, lsl #3]
  410634:	bl	40d5e8 <error@@Base+0xb74c>
  410638:	cbz	x0, 4106dc <error@@Base+0xe840>
  41063c:	mov	w24, #0x1                   	// #1
  410640:	b	4106a0 <error@@Base+0xe804>
  410644:	ldr	x25, [x20, #152]
  410648:	ldr	x27, [x19, #24]
  41064c:	mov	x1, x23
  410650:	mov	x2, x20
  410654:	mov	x0, x25
  410658:	mov	x3, x21
  41065c:	bl	410128 <error@@Base+0xe28c>
  410660:	mov	w24, w0
  410664:	cmp	w0, #0x1
  410668:	b.lt	41069c <error@@Base+0xe800>  // b.tstop
  41066c:	add	x8, x21, w24, uxtw
  410670:	cmp	x8, x27
  410674:	b.gt	4106a0 <error@@Base+0xe804>
  410678:	ldr	x9, [x19]
  41067c:	ldr	x8, [x9, x8, lsl #3]
  410680:	cbz	x8, 410600 <error@@Base+0xe764>
  410684:	ldr	x9, [x25, #24]
  410688:	add	x0, x8, #0x8
  41068c:	ldr	x1, [x9, x23, lsl #3]
  410690:	bl	40d5e8 <error@@Base+0xb74c>
  410694:	cbnz	x0, 4106a0 <error@@Base+0xe804>
  410698:	b	410600 <error@@Base+0xe764>
  41069c:	cbz	w24, 410600 <error@@Base+0xe764>
  4106a0:	ldr	x8, [x19, #40]
  4106a4:	cbz	x8, 4106cc <error@@Base+0xe830>
  4106a8:	ldr	x8, [x22, #24]
  4106ac:	ldr	x1, [sp, #16]
  4106b0:	add	x3, x21, w24, sxtw
  4106b4:	mov	x0, x20
  4106b8:	ldr	x2, [x8, x23, lsl #3]
  4106bc:	mov	x4, x23
  4106c0:	mov	x5, x21
  4106c4:	bl	4111cc <error@@Base+0xf330>
  4106c8:	tbnz	w0, #0, 4106dc <error@@Base+0xe840>
  4106cc:	add	x0, sp, #0x20
  4106d0:	mov	x1, x23
  4106d4:	bl	40d364 <error@@Base+0xb4c8>
  4106d8:	tbz	w0, #0, 410710 <error@@Base+0xe874>
  4106dc:	ldr	x8, [x28, #40]
  4106e0:	add	x26, x26, #0x1
  4106e4:	cmp	x26, x8
  4106e8:	b.lt	4105e8 <error@@Base+0xe74c>  // b.tstop
  4106ec:	add	x3, sp, #0x20
  4106f0:	mov	x0, x20
  4106f4:	mov	x1, x19
  4106f8:	mov	x2, x21
  4106fc:	bl	410818 <error@@Base+0xe97c>
  410700:	ldr	w10, [sp, #12]
  410704:	cbz	w0, 410594 <error@@Base+0xe6f8>
  410708:	mov	w23, w0
  41070c:	b	41071c <error@@Base+0xe880>
  410710:	mov	w23, #0xc                   	// #12
  410714:	b	41071c <error@@Base+0xe880>
  410718:	mov	w23, wzr
  41071c:	ldr	x0, [sp, #48]
  410720:	bl	401b80 <free@plt>
  410724:	mov	w0, w23
  410728:	ldp	x20, x19, [sp, #144]
  41072c:	ldp	x22, x21, [sp, #128]
  410730:	ldp	x24, x23, [sp, #112]
  410734:	ldp	x26, x25, [sp, #96]
  410738:	ldp	x28, x27, [sp, #80]
  41073c:	ldp	x29, x30, [sp, #64]
  410740:	add	sp, sp, #0xa0
  410744:	ret
  410748:	lsl	x2, x11, #3
  41074c:	mov	w1, wzr
  410750:	bl	4019f0 <memset@plt>
  410754:	ldr	x0, [sp, #48]
  410758:	bl	401b80 <free@plt>
  41075c:	mov	w23, wzr
  410760:	b	410724 <error@@Base+0xe888>
  410764:	stp	xzr, xzr, [sp, #32]
  410768:	mov	w23, #0xc                   	// #12
  41076c:	b	410724 <error@@Base+0xe888>
  410770:	sub	sp, sp, #0x50
  410774:	cmp	x3, #0x1
  410778:	stp	x29, x30, [sp, #32]
  41077c:	stp	x22, x21, [sp, #48]
  410780:	stp	x20, x19, [sp, #64]
  410784:	add	x29, sp, #0x20
  410788:	b.lt	410800 <error@@Base+0xe964>  // b.tstop
  41078c:	mov	x19, x3
  410790:	mov	x20, x2
  410794:	mov	x21, x1
  410798:	mov	x22, x0
  41079c:	ldr	x9, [x21]
  4107a0:	ldr	x8, [x20]
  4107a4:	cbz	x9, 4107ec <error@@Base+0xe950>
  4107a8:	cbz	x8, 4107f0 <error@@Base+0xe954>
  4107ac:	add	x1, x9, #0x8
  4107b0:	add	x2, x8, #0x8
  4107b4:	mov	x0, sp
  4107b8:	bl	40f168 <error@@Base+0xd2cc>
  4107bc:	stur	w0, [x29, #-4]
  4107c0:	cbnz	w0, 410804 <error@@Base+0xe968>
  4107c4:	sub	x0, x29, #0x4
  4107c8:	mov	x2, sp
  4107cc:	mov	x1, x22
  4107d0:	bl	40ff38 <error@@Base+0xe09c>
  4107d4:	str	x0, [x21]
  4107d8:	ldr	x0, [sp, #16]
  4107dc:	bl	401b80 <free@plt>
  4107e0:	ldur	w0, [x29, #-4]
  4107e4:	cbz	w0, 4107f0 <error@@Base+0xe954>
  4107e8:	b	410804 <error@@Base+0xe968>
  4107ec:	str	x8, [x21]
  4107f0:	subs	x19, x19, #0x1
  4107f4:	add	x20, x20, #0x8
  4107f8:	add	x21, x21, #0x8
  4107fc:	b.ne	41079c <error@@Base+0xe900>  // b.any
  410800:	mov	w0, wzr
  410804:	ldp	x20, x19, [sp, #64]
  410808:	ldp	x22, x21, [sp, #48]
  41080c:	ldp	x29, x30, [sp, #32]
  410810:	add	sp, sp, #0x50
  410814:	ret
  410818:	sub	sp, sp, #0xe0
  41081c:	stp	x29, x30, [sp, #128]
  410820:	stp	x28, x27, [sp, #144]
  410824:	stp	x26, x25, [sp, #160]
  410828:	stp	x24, x23, [sp, #176]
  41082c:	stp	x22, x21, [sp, #192]
  410830:	stp	x20, x19, [sp, #208]
  410834:	ldr	x24, [x0, #152]
  410838:	str	wzr, [sp, #60]
  41083c:	ldr	x8, [x0, #184]
  410840:	mov	x19, x2
  410844:	mov	x20, x1
  410848:	add	x29, sp, #0x80
  41084c:	ldr	x27, [x8, x2, lsl #3]
  410850:	ldr	x8, [x3, #8]
  410854:	add	x9, x27, #0x8
  410858:	cmp	x27, #0x0
  41085c:	csel	x9, xzr, x9, eq  // eq = none
  410860:	stp	x9, x0, [sp, #40]
  410864:	cbz	x8, 410b20 <error@@Base+0xec84>
  410868:	mov	x23, x3
  41086c:	cbz	x27, 410b34 <error@@Base+0xec98>
  410870:	add	x0, sp, #0x40
  410874:	mov	x1, x24
  410878:	mov	x2, x23
  41087c:	str	wzr, [sp, #64]
  410880:	bl	40ff38 <error@@Base+0xe09c>
  410884:	ldr	w22, [sp, #64]
  410888:	cbnz	w22, 410ddc <error@@Base+0xef40>
  41088c:	mov	x25, x0
  410890:	ldr	x8, [x25, #56]!
  410894:	mov	x26, x0
  410898:	cbnz	x8, 410908 <error@@Base+0xea6c>
  41089c:	ldr	x8, [x23, #8]
  4108a0:	lsl	x0, x8, #3
  4108a4:	stp	x8, xzr, [x26, #56]
  4108a8:	bl	401970 <malloc@plt>
  4108ac:	cmp	x0, #0x0
  4108b0:	mov	w22, #0xc                   	// #12
  4108b4:	csel	w8, w22, wzr, eq  // eq = none
  4108b8:	str	x0, [x26, #72]
  4108bc:	str	w8, [sp, #64]
  4108c0:	cbz	x0, 410ddc <error@@Base+0xef40>
  4108c4:	ldr	x8, [x23, #8]
  4108c8:	cmp	x8, #0x1
  4108cc:	b.lt	410908 <error@@Base+0xea6c>  // b.tstop
  4108d0:	mov	x21, xzr
  4108d4:	mov	w22, #0x18                  	// #24
  4108d8:	ldr	x8, [x23, #16]
  4108dc:	ldr	x9, [x24, #56]
  4108e0:	mov	x0, x25
  4108e4:	ldr	x8, [x8, x21, lsl #3]
  4108e8:	madd	x1, x8, x22, x9
  4108ec:	bl	40d1e0 <error@@Base+0xb344>
  4108f0:	cbnz	w0, 410dec <error@@Base+0xef50>
  4108f4:	ldr	x8, [x23, #8]
  4108f8:	add	x21, x21, #0x1
  4108fc:	cmp	x21, x8
  410900:	b.lt	4108d8 <error@@Base+0xea3c>  // b.tstop
  410904:	str	wzr, [sp, #64]
  410908:	ldr	x1, [sp, #40]
  41090c:	mov	x0, x23
  410910:	mov	x2, x25
  410914:	bl	410e10 <error@@Base+0xef74>
  410918:	str	w0, [sp, #60]
  41091c:	cbnz	w0, 410e08 <error@@Base+0xef6c>
  410920:	ldr	x8, [x20, #40]
  410924:	cbz	x8, 410b34 <error@@Base+0xec98>
  410928:	cmp	x8, #0x1
  41092c:	str	x27, [sp, #24]
  410930:	b.lt	410b2c <error@@Base+0xec90>  // b.tstop
  410934:	ldr	x8, [sp, #48]
  410938:	mov	x26, xzr
  41093c:	mov	w13, #0x18                  	// #24
  410940:	ldr	x28, [x8, #216]
  410944:	ldr	x8, [x20, #48]
  410948:	mov	w9, #0x28                  	// #40
  41094c:	ldr	x8, [x8, x26, lsl #3]
  410950:	madd	x9, x8, x9, x28
  410954:	ldr	x9, [x9, #16]
  410958:	cmp	x9, x19
  41095c:	b.ge	410974 <error@@Base+0xead8>  // b.tcont
  410960:	mov	w9, #0x28                  	// #40
  410964:	madd	x9, x8, x9, x28
  410968:	ldr	x9, [x9, #8]
  41096c:	cmp	x9, x19
  410970:	b.ge	410988 <error@@Base+0xeaec>  // b.tcont
  410974:	ldr	x8, [x20, #40]
  410978:	add	x26, x26, #0x1
  41097c:	cmp	x26, x8
  410980:	b.lt	410944 <error@@Base+0xeaa8>  // b.tstop
  410984:	b	410b2c <error@@Base+0xec90>
  410988:	mov	w9, #0x28                  	// #40
  41098c:	madd	x8, x8, x9, x28
  410990:	ldr	x10, [x8]
  410994:	ldr	x9, [x24]
  410998:	ldr	x11, [x8, #24]
  41099c:	lsl	x8, x10, #4
  4109a0:	ldr	x27, [x9, x8]
  4109a4:	ldr	x8, [x23, #8]
  4109a8:	cmp	x11, x19
  4109ac:	b.ne	410ab4 <error@@Base+0xec18>  // b.any
  4109b0:	cmp	x8, #0x1
  4109b4:	b.lt	410974 <error@@Base+0xead8>  // b.tstop
  4109b8:	ldr	x10, [x23, #16]
  4109bc:	mov	x25, #0xffffffffffffffff    	// #-1
  4109c0:	mov	x1, #0xffffffffffffffff    	// #-1
  4109c4:	ldr	x11, [x10]
  4109c8:	add	x12, x9, x11, lsl #4
  4109cc:	ldrb	w12, [x12, #8]
  4109d0:	cmp	w12, #0x9
  4109d4:	b.eq	4109f4 <error@@Base+0xeb58>  // b.none
  4109d8:	cmp	w12, #0x8
  4109dc:	b.ne	410a04 <error@@Base+0xeb68>  // b.any
  4109e0:	lsl	x12, x11, #4
  4109e4:	ldr	x12, [x9, x12]
  4109e8:	cmp	x27, x12
  4109ec:	csel	x1, x11, x1, eq  // eq = none
  4109f0:	b	410a04 <error@@Base+0xeb68>
  4109f4:	lsl	x12, x11, #4
  4109f8:	ldr	x12, [x9, x12]
  4109fc:	cmp	x27, x12
  410a00:	csel	x25, x11, x25, eq  // eq = none
  410a04:	subs	x8, x8, #0x1
  410a08:	add	x10, x10, #0x8
  410a0c:	b.ne	4109c4 <error@@Base+0xeb28>  // b.any
  410a10:	tbnz	x1, #63, 410a2c <error@@Base+0xeb90>
  410a14:	ldr	x3, [sp, #40]
  410a18:	mov	x0, x24
  410a1c:	mov	x2, x23
  410a20:	bl	410fd8 <error@@Base+0xf13c>
  410a24:	mov	w13, #0x18                  	// #24
  410a28:	cbnz	w0, 410dd8 <error@@Base+0xef3c>
  410a2c:	tbnz	x25, #63, 410974 <error@@Base+0xead8>
  410a30:	ldr	x8, [x23, #8]
  410a34:	cmp	x8, #0x1
  410a38:	str	x8, [sp, #32]
  410a3c:	b.lt	410974 <error@@Base+0xead8>  // b.tstop
  410a40:	mov	x21, xzr
  410a44:	ldr	x8, [x23, #16]
  410a48:	mov	x1, x25
  410a4c:	mov	w27, #0x18                  	// #24
  410a50:	ldr	x22, [x8, x21, lsl #3]
  410a54:	ldr	x8, [x24, #56]
  410a58:	madd	x0, x22, x13, x8
  410a5c:	bl	40d5e8 <error@@Base+0xb74c>
  410a60:	cbnz	x0, 410a9c <error@@Base+0xec00>
  410a64:	ldr	x8, [x24, #48]
  410a68:	mov	x1, x25
  410a6c:	madd	x0, x22, x27, x8
  410a70:	bl	40d5e8 <error@@Base+0xb74c>
  410a74:	cbnz	x0, 410a9c <error@@Base+0xec00>
  410a78:	ldr	x3, [sp, #40]
  410a7c:	mov	x0, x24
  410a80:	mov	x1, x22
  410a84:	mov	x2, x23
  410a88:	bl	410fd8 <error@@Base+0xf13c>
  410a8c:	cbnz	w0, 410dd8 <error@@Base+0xef3c>
  410a90:	ldr	x8, [x23, #8]
  410a94:	sub	x21, x21, #0x1
  410a98:	str	x8, [sp, #32]
  410a9c:	ldr	x8, [sp, #32]
  410aa0:	add	x21, x21, #0x1
  410aa4:	mov	w13, #0x18                  	// #24
  410aa8:	cmp	x21, x8
  410aac:	b.lt	410a44 <error@@Base+0xeba8>  // b.tstop
  410ab0:	b	410974 <error@@Base+0xead8>
  410ab4:	cmp	x8, #0x1
  410ab8:	b.lt	410974 <error@@Base+0xead8>  // b.tstop
  410abc:	mov	x21, xzr
  410ac0:	ldr	x10, [x23, #16]
  410ac4:	ldr	x1, [x10, x21, lsl #3]
  410ac8:	add	x10, x9, x1, lsl #4
  410acc:	ldr	w10, [x10, #8]
  410ad0:	and	w10, w10, #0xfe
  410ad4:	orr	w10, w10, #0x1
  410ad8:	cmp	w10, #0x9
  410adc:	b.ne	410b0c <error@@Base+0xec70>  // b.any
  410ae0:	lsl	x10, x1, #4
  410ae4:	ldr	x9, [x9, x10]
  410ae8:	cmp	x27, x9
  410aec:	b.ne	410b0c <error@@Base+0xec70>  // b.any
  410af0:	ldr	x3, [sp, #40]
  410af4:	mov	x0, x24
  410af8:	mov	x2, x23
  410afc:	bl	410fd8 <error@@Base+0xf13c>
  410b00:	cbnz	w0, 410dd8 <error@@Base+0xef3c>
  410b04:	ldr	x8, [x23, #8]
  410b08:	mov	w13, #0x18                  	// #24
  410b0c:	add	x21, x21, #0x1
  410b10:	cmp	x21, x8
  410b14:	b.ge	410974 <error@@Base+0xead8>  // b.tcont
  410b18:	ldr	x9, [x24]
  410b1c:	b	410ac0 <error@@Base+0xec24>
  410b20:	ldr	x8, [x20]
  410b24:	str	xzr, [x8, x19, lsl #3]
  410b28:	b	410b54 <error@@Base+0xecb8>
  410b2c:	ldr	x27, [sp, #24]
  410b30:	str	wzr, [sp, #60]
  410b34:	add	x0, sp, #0x3c
  410b38:	mov	x1, x24
  410b3c:	mov	x2, x23
  410b40:	bl	40ff38 <error@@Base+0xe09c>
  410b44:	ldr	x8, [x20]
  410b48:	str	x0, [x8, x19, lsl #3]
  410b4c:	ldr	w22, [sp, #60]
  410b50:	cbnz	w22, 410db4 <error@@Base+0xef18>
  410b54:	cbz	x27, 410db0 <error@@Base+0xef14>
  410b58:	ldr	x8, [sp, #48]
  410b5c:	ldr	x8, [x8, #184]
  410b60:	ldr	x8, [x8, x19, lsl #3]
  410b64:	ldrb	w8, [x8, #104]
  410b68:	tbz	w8, #6, 410db0 <error@@Base+0xef14>
  410b6c:	ldr	x0, [sp, #48]
  410b70:	mov	x1, x19
  410b74:	ldr	x23, [x0, #152]
  410b78:	bl	40f318 <error@@Base+0xd47c>
  410b7c:	cmn	x0, #0x1
  410b80:	str	x0, [sp, #16]
  410b84:	b.eq	410dac <error@@Base+0xef10>  // b.none
  410b88:	ldr	x8, [sp, #40]
  410b8c:	str	xzr, [sp, #64]
  410b90:	ldr	x8, [x8, #8]
  410b94:	cmp	x8, #0x0
  410b98:	b.le	410dac <error@@Base+0xef10>
  410b9c:	add	x9, x20, #0x20
  410ba0:	str	x9, [sp, #32]
  410ba4:	add	x9, sp, #0x40
  410ba8:	mov	x28, xzr
  410bac:	mov	x27, xzr
  410bb0:	add	x10, x19, #0x1
  410bb4:	add	x9, x9, #0x20
  410bb8:	str	x10, [sp, #8]
  410bbc:	str	x9, [sp, #24]
  410bc0:	ldr	x9, [sp, #40]
  410bc4:	ldr	x10, [x20, #16]
  410bc8:	ldr	x9, [x9, #16]
  410bcc:	ldr	x26, [x9, x27, lsl #3]
  410bd0:	ldr	x9, [x23]
  410bd4:	cmp	x26, x10
  410bd8:	add	x9, x9, x26, lsl #4
  410bdc:	ldrb	w9, [x9, #8]
  410be0:	b.ne	410bfc <error@@Base+0xed60>  // b.any
  410be4:	cmp	w9, #0x4
  410be8:	b.ne	410d84 <error@@Base+0xeee8>  // b.any
  410bec:	ldr	x9, [x20, #24]
  410bf0:	cmp	x9, x19
  410bf4:	b.ne	410c04 <error@@Base+0xed68>  // b.any
  410bf8:	b	410d84 <error@@Base+0xeee8>
  410bfc:	cmp	w9, #0x4
  410c00:	b.ne	410d84 <error@@Base+0xeee8>  // b.any
  410c04:	ldr	x8, [sp, #48]
  410c08:	ldr	x24, [sp, #16]
  410c0c:	mov	w9, #0x28                  	// #40
  410c10:	ldr	x8, [x8, #216]
  410c14:	madd	x21, x24, x9, x8
  410c18:	ldr	x8, [x21]
  410c1c:	cmp	x8, x26
  410c20:	b.ne	410d6c <error@@Base+0xeed0>  // b.any
  410c24:	ldp	x9, x8, [x21, #16]
  410c28:	subs	x8, x8, x9
  410c2c:	add	x22, x8, x19
  410c30:	b.eq	410c40 <error@@Base+0xeda4>  // b.none
  410c34:	ldr	x8, [x23, #24]
  410c38:	add	x8, x8, x26, lsl #3
  410c3c:	b	410c50 <error@@Base+0xedb4>
  410c40:	ldr	x8, [x23, #40]
  410c44:	mov	w9, #0x18                  	// #24
  410c48:	madd	x8, x26, x9, x8
  410c4c:	ldr	x8, [x8, #16]
  410c50:	ldr	x9, [x20, #24]
  410c54:	cmp	x22, x9
  410c58:	b.gt	410d6c <error@@Base+0xeed0>
  410c5c:	ldr	x9, [x20]
  410c60:	ldr	x9, [x9, x22, lsl #3]
  410c64:	cbz	x9, 410d6c <error@@Base+0xeed0>
  410c68:	ldr	x25, [x8]
  410c6c:	add	x0, x9, #0x8
  410c70:	mov	x1, x25
  410c74:	bl	40d5e8 <error@@Base+0xb74c>
  410c78:	cbz	x0, 410d6c <error@@Base+0xeed0>
  410c7c:	ldr	x0, [sp, #48]
  410c80:	ldr	x1, [sp, #32]
  410c84:	mov	x2, x26
  410c88:	mov	x3, x19
  410c8c:	mov	x4, x25
  410c90:	mov	x5, x22
  410c94:	bl	4111cc <error@@Base+0xf330>
  410c98:	tbnz	w0, #0, 410d6c <error@@Base+0xeed0>
  410c9c:	cbnz	x28, 410cc4 <error@@Base+0xee28>
  410ca0:	ldr	x8, [x20, #48]
  410ca4:	ldp	q1, q0, [x20, #16]
  410ca8:	ldr	q2, [x20]
  410cac:	ldp	x0, x1, [sp, #24]
  410cb0:	str	x8, [sp, #112]
  410cb4:	stp	q1, q0, [sp, #80]
  410cb8:	str	q2, [sp, #64]
  410cbc:	bl	40d56c <error@@Base+0xb6d0>
  410cc0:	cbnz	w0, 410de4 <error@@Base+0xef48>
  410cc4:	ldr	x0, [sp, #24]
  410cc8:	mov	x1, x24
  410ccc:	stp	x26, x19, [sp, #80]
  410cd0:	bl	40d364 <error@@Base+0xb4c8>
  410cd4:	tbz	w0, #0, 410df8 <error@@Base+0xef5c>
  410cd8:	ldr	x28, [sp, #64]
  410cdc:	ldr	x0, [sp, #48]
  410ce0:	add	x1, sp, #0x40
  410ce4:	ldr	x21, [x28, x19, lsl #3]
  410ce8:	bl	410524 <error@@Base+0xe688>
  410cec:	cbnz	w0, 410de4 <error@@Base+0xef48>
  410cf0:	ldr	x1, [x20, #8]
  410cf4:	cbz	x1, 410d0c <error@@Base+0xee70>
  410cf8:	ldr	x3, [sp, #8]
  410cfc:	mov	x0, x23
  410d00:	mov	x2, x28
  410d04:	bl	410770 <error@@Base+0xe8d4>
  410d08:	cbnz	w0, 410de4 <error@@Base+0xef48>
  410d0c:	ldr	x0, [sp, #24]
  410d10:	mov	x1, x24
  410d14:	str	x21, [x28, x19, lsl #3]
  410d18:	bl	40d5e8 <error@@Base+0xb74c>
  410d1c:	cmp	x0, #0x1
  410d20:	b.lt	410d5c <error@@Base+0xeec0>  // b.tstop
  410d24:	ldr	x9, [sp, #104]
  410d28:	cmp	x9, x0
  410d2c:	b.lt	410d5c <error@@Base+0xeec0>  // b.tstop
  410d30:	sub	x8, x9, #0x1
  410d34:	cmp	x9, x0
  410d38:	str	x8, [sp, #104]
  410d3c:	b.le	410d5c <error@@Base+0xeec0>
  410d40:	ldr	x9, [sp, #112]
  410d44:	add	x10, x9, x0, lsl #3
  410d48:	ldr	x11, [x10]
  410d4c:	cmp	x0, x8
  410d50:	add	x0, x0, #0x1
  410d54:	stur	x11, [x10, #-8]
  410d58:	b.lt	410d44 <error@@Base+0xeea8>  // b.tstop
  410d5c:	ldr	x8, [sp, #48]
  410d60:	mov	w9, #0x28                  	// #40
  410d64:	ldr	x8, [x8, #216]
  410d68:	madd	x21, x24, x9, x8
  410d6c:	ldrb	w8, [x21, #32]
  410d70:	add	x21, x21, #0x28
  410d74:	add	x24, x24, #0x1
  410d78:	cbnz	w8, 410c18 <error@@Base+0xed7c>
  410d7c:	ldr	x8, [sp, #40]
  410d80:	ldr	x8, [x8, #8]
  410d84:	add	x27, x27, #0x1
  410d88:	cmp	x27, x8
  410d8c:	b.lt	410bc0 <error@@Base+0xed24>  // b.tstop
  410d90:	mov	w22, wzr
  410d94:	cbz	x28, 410da0 <error@@Base+0xef04>
  410d98:	ldr	x0, [sp, #112]
  410d9c:	bl	401b80 <free@plt>
  410da0:	str	w22, [sp, #60]
  410da4:	cbz	w22, 410db0 <error@@Base+0xef14>
  410da8:	b	410db4 <error@@Base+0xef18>
  410dac:	str	wzr, [sp, #60]
  410db0:	mov	w22, wzr
  410db4:	mov	w0, w22
  410db8:	ldp	x20, x19, [sp, #208]
  410dbc:	ldp	x22, x21, [sp, #192]
  410dc0:	ldp	x24, x23, [sp, #176]
  410dc4:	ldp	x26, x25, [sp, #160]
  410dc8:	ldp	x28, x27, [sp, #144]
  410dcc:	ldp	x29, x30, [sp, #128]
  410dd0:	add	sp, sp, #0xe0
  410dd4:	ret
  410dd8:	mov	w22, w0
  410ddc:	str	w22, [sp, #60]
  410de0:	b	410db4 <error@@Base+0xef18>
  410de4:	mov	w22, w0
  410de8:	b	410dfc <error@@Base+0xef60>
  410dec:	mov	w22, #0xc                   	// #12
  410df0:	str	w0, [sp, #64]
  410df4:	b	410ddc <error@@Base+0xef40>
  410df8:	mov	w22, #0xc                   	// #12
  410dfc:	ldr	x28, [sp, #64]
  410e00:	cbnz	x28, 410d98 <error@@Base+0xeefc>
  410e04:	b	410da0 <error@@Base+0xef04>
  410e08:	mov	w22, w0
  410e0c:	b	410db4 <error@@Base+0xef18>
  410e10:	stp	x29, x30, [sp, #-48]!
  410e14:	stp	x22, x21, [sp, #16]
  410e18:	stp	x20, x19, [sp, #32]
  410e1c:	ldr	x9, [x1, #8]
  410e20:	mov	x29, sp
  410e24:	cbz	x9, 410fbc <error@@Base+0xf120>
  410e28:	ldr	x10, [x2, #8]
  410e2c:	mov	x20, x2
  410e30:	cbz	x10, 410fbc <error@@Base+0xf120>
  410e34:	ldp	x8, x13, [x0]
  410e38:	add	x11, x10, x9
  410e3c:	mov	x21, x1
  410e40:	mov	x19, x0
  410e44:	add	x12, x13, x11
  410e48:	cmp	x12, x8
  410e4c:	b.le	410e78 <error@@Base+0xefdc>
  410e50:	ldr	x0, [x19, #16]
  410e54:	add	x22, x8, x11
  410e58:	lsl	x1, x22, #3
  410e5c:	bl	401a20 <realloc@plt>
  410e60:	cbz	x0, 410fd0 <error@@Base+0xf134>
  410e64:	str	x0, [x19, #16]
  410e68:	str	x22, [x19]
  410e6c:	ldr	x13, [x19, #8]
  410e70:	ldr	x9, [x21, #8]
  410e74:	ldr	x10, [x20, #8]
  410e78:	ldr	x11, [x21, #16]
  410e7c:	ldr	x12, [x20, #16]
  410e80:	add	x8, x9, x13
  410e84:	add	x8, x8, x10
  410e88:	sub	x13, x13, #0x1
  410e8c:	sub	x9, x9, #0x1
  410e90:	mov	x14, x10
  410e94:	sub	x10, x14, #0x1
  410e98:	ldr	x16, [x12, x10, lsl #3]
  410e9c:	ldr	x15, [x11, x9, lsl #3]
  410ea0:	cmp	x15, x16
  410ea4:	b.eq	410ecc <error@@Base+0xf030>  // b.none
  410ea8:	b.lt	410ebc <error@@Base+0xf020>  // b.tstop
  410eac:	cmp	x9, #0x0
  410eb0:	sub	x9, x9, #0x1
  410eb4:	b.gt	410e9c <error@@Base+0xf000>
  410eb8:	b	410f24 <error@@Base+0xf088>
  410ebc:	cmp	x14, #0x2
  410ec0:	mov	x14, x10
  410ec4:	b.ge	410e94 <error@@Base+0xeff8>  // b.tcont
  410ec8:	b	410f24 <error@@Base+0xf088>
  410ecc:	tbnz	x13, #63, 410ef4 <error@@Base+0xf058>
  410ed0:	ldr	x17, [x19, #16]
  410ed4:	ldr	x16, [x17, x13, lsl #3]
  410ed8:	cmp	x16, x15
  410edc:	b.le	410efc <error@@Base+0xf060>
  410ee0:	sub	x16, x13, #0x1
  410ee4:	cmp	x13, #0x0
  410ee8:	mov	x13, x16
  410eec:	b.gt	410ed4 <error@@Base+0xf038>
  410ef0:	b	410f04 <error@@Base+0xf068>
  410ef4:	mov	x16, x13
  410ef8:	b	410f04 <error@@Base+0xf068>
  410efc:	mov	x16, x13
  410f00:	b.eq	410f14 <error@@Base+0xf078>  // b.none
  410f04:	ldr	x13, [x19, #16]
  410f08:	sub	x8, x8, #0x1
  410f0c:	str	x15, [x13, x8, lsl #3]
  410f10:	mov	x13, x16
  410f14:	cmp	x9, #0x1
  410f18:	b.lt	410f24 <error@@Base+0xf088>  // b.tstop
  410f1c:	cmp	x14, #0x2
  410f20:	b.ge	410e8c <error@@Base+0xeff0>  // b.tcont
  410f24:	ldp	x12, x0, [x19, #8]
  410f28:	ldr	x13, [x21, #8]
  410f2c:	ldr	x14, [x20, #8]
  410f30:	subs	x9, x12, #0x1
  410f34:	add	x9, x9, x13
  410f38:	add	x10, x9, x14
  410f3c:	sub	x15, x10, x8
  410f40:	add	x9, x15, #0x1
  410f44:	subs	x11, x12, #0x1
  410f48:	add	x16, x9, x12
  410f4c:	str	x16, [x19, #8]
  410f50:	b.lt	410fac <error@@Base+0xf110>  // b.tstop
  410f54:	tbnz	x15, #63, 410fac <error@@Base+0xf110>
  410f58:	add	x12, x12, x14
  410f5c:	add	x12, x12, x13
  410f60:	sub	x12, x12, x8
  410f64:	add	x12, x0, x12, lsl #3
  410f68:	ldr	x14, [x0, x10, lsl #3]
  410f6c:	ldr	x13, [x0, x11, lsl #3]
  410f70:	cmp	x14, x13
  410f74:	b.gt	410f90 <error@@Base+0xf0f4>
  410f78:	sub	x14, x11, #0x1
  410f7c:	cmp	x11, #0x0
  410f80:	str	x13, [x12, x11, lsl #3]
  410f84:	mov	x11, x14
  410f88:	b.gt	410f68 <error@@Base+0xf0cc>
  410f8c:	b	410fac <error@@Base+0xf110>
  410f90:	mov	x13, xzr
  410f94:	sub	x10, x10, #0x1
  410f98:	sub	x9, x9, #0x1
  410f9c:	str	x14, [x12, x11, lsl #3]
  410fa0:	sub	x12, x12, #0x8
  410fa4:	cbnz	x9, 410f68 <error@@Base+0xf0cc>
  410fa8:	b	410fb0 <error@@Base+0xf114>
  410fac:	mov	x13, x9
  410fb0:	add	x1, x0, x8, lsl #3
  410fb4:	lsl	x2, x13, #3
  410fb8:	bl	401840 <memcpy@plt>
  410fbc:	mov	w0, wzr
  410fc0:	ldp	x20, x19, [sp, #32]
  410fc4:	ldp	x22, x21, [sp, #16]
  410fc8:	ldp	x29, x30, [sp], #48
  410fcc:	ret
  410fd0:	mov	w0, #0xc                   	// #12
  410fd4:	b	410fc0 <error@@Base+0xf124>
  410fd8:	sub	sp, sp, #0x90
  410fdc:	stp	x29, x30, [sp, #48]
  410fe0:	stp	x28, x27, [sp, #64]
  410fe4:	stp	x26, x25, [sp, #80]
  410fe8:	stp	x24, x23, [sp, #96]
  410fec:	stp	x22, x21, [sp, #112]
  410ff0:	stp	x20, x19, [sp, #128]
  410ff4:	ldr	x9, [x0, #56]
  410ff8:	mov	w8, #0x18                  	// #24
  410ffc:	stp	xzr, xzr, [sp, #24]
  411000:	str	xzr, [sp, #40]
  411004:	madd	x26, x1, x8, x9
  411008:	stp	x3, x26, [sp, #8]
  41100c:	ldr	x21, [x26, #8]!
  411010:	add	x29, sp, #0x30
  411014:	cmp	x21, #0x1
  411018:	b.lt	411194 <error@@Base+0xf2f8>  // b.tstop
  41101c:	mov	w8, #0x18                  	// #24
  411020:	madd	x8, x1, x8, x9
  411024:	mov	x20, x1
  411028:	mov	x22, x0
  41102c:	mov	x19, x2
  411030:	mov	x28, xzr
  411034:	add	x27, x8, #0x10
  411038:	str	x9, [sp]
  41103c:	ldr	x8, [x27]
  411040:	ldr	x23, [x8, x28, lsl #3]
  411044:	cmp	x23, x20
  411048:	b.eq	4110f0 <error@@Base+0xf254>  // b.none
  41104c:	ldr	x8, [x22]
  411050:	add	x8, x8, x23, lsl #4
  411054:	ldrb	w8, [x8, #8]
  411058:	tbz	w8, #3, 4110f0 <error@@Base+0xf254>
  41105c:	ldr	x8, [x22, #40]
  411060:	mov	w9, #0x18                  	// #24
  411064:	madd	x9, x23, x9, x8
  411068:	ldp	x9, x8, [x9, #8]
  41106c:	ldr	x25, [x8]
  411070:	cmp	x9, #0x2
  411074:	b.lt	411080 <error@@Base+0xf1e4>  // b.tstop
  411078:	ldr	x24, [x8, #8]
  41107c:	b	411084 <error@@Base+0xf1e8>
  411080:	mov	x24, #0xffffffffffffffff    	// #-1
  411084:	ldr	x0, [sp, #16]
  411088:	mov	x1, x25
  41108c:	bl	40d5e8 <error@@Base+0xb74c>
  411090:	cbz	x0, 4110c0 <error@@Base+0xf224>
  411094:	cmp	x24, #0x1
  411098:	b.lt	4110f0 <error@@Base+0xf254>  // b.tstop
  41109c:	ldr	x0, [sp, #16]
  4110a0:	mov	x1, x24
  4110a4:	bl	40d5e8 <error@@Base+0xb74c>
  4110a8:	cbnz	x0, 4110f0 <error@@Base+0xf254>
  4110ac:	mov	x0, x19
  4110b0:	mov	x1, x24
  4110b4:	bl	40d5e8 <error@@Base+0xb74c>
  4110b8:	cbnz	x0, 4110d0 <error@@Base+0xf234>
  4110bc:	b	4110f0 <error@@Base+0xf254>
  4110c0:	mov	x0, x19
  4110c4:	mov	x1, x25
  4110c8:	bl	40d5e8 <error@@Base+0xb74c>
  4110cc:	cbz	x0, 411094 <error@@Base+0xf1f8>
  4110d0:	ldr	x8, [x22, #56]
  4110d4:	ldr	x1, [sp, #8]
  4110d8:	mov	w9, #0x18                  	// #24
  4110dc:	add	x0, sp, #0x18
  4110e0:	madd	x2, x23, x9, x8
  4110e4:	bl	410e10 <error@@Base+0xef74>
  4110e8:	cbnz	w0, 4111c4 <error@@Base+0xf328>
  4110ec:	ldr	x21, [x26]
  4110f0:	add	x28, x28, #0x1
  4110f4:	cmp	x28, x21
  4110f8:	b.lt	41103c <error@@Base+0xf1a0>  // b.tstop
  4110fc:	cmp	x21, #0x1
  411100:	b.lt	411194 <error@@Base+0xf2f8>  // b.tstop
  411104:	ldr	x9, [sp]
  411108:	mov	w8, #0x18                  	// #24
  41110c:	mov	x22, xzr
  411110:	madd	x8, x20, x8, x9
  411114:	ldr	x21, [x8, #16]
  411118:	ldr	x20, [x21, x22, lsl #3]
  41111c:	add	x0, sp, #0x18
  411120:	mov	x1, x20
  411124:	bl	40d5e8 <error@@Base+0xb74c>
  411128:	cbz	x0, 411140 <error@@Base+0xf2a4>
  41112c:	ldr	x8, [x26]
  411130:	add	x22, x22, #0x1
  411134:	cmp	x22, x8
  411138:	b.lt	411118 <error@@Base+0xf27c>  // b.tstop
  41113c:	b	411194 <error@@Base+0xf2f8>
  411140:	mov	x0, x19
  411144:	mov	x1, x20
  411148:	bl	40d5e8 <error@@Base+0xb74c>
  41114c:	cmp	x0, #0x1
  411150:	b.lt	41112c <error@@Base+0xf290>  // b.tstop
  411154:	ldr	x8, [x19, #8]
  411158:	cmp	x8, x0
  41115c:	b.lt	41112c <error@@Base+0xf290>  // b.tstop
  411160:	sub	x9, x8, #0x1
  411164:	cmp	x8, x0
  411168:	str	x9, [x19, #8]
  41116c:	b.le	41112c <error@@Base+0xf290>
  411170:	ldr	x8, [x19, #16]
  411174:	add	x9, x8, x0, lsl #3
  411178:	ldr	x10, [x9]
  41117c:	stur	x10, [x9, #-8]
  411180:	ldr	x9, [x19, #8]
  411184:	cmp	x0, x9
  411188:	add	x0, x0, #0x1
  41118c:	b.lt	411174 <error@@Base+0xf2d8>  // b.tstop
  411190:	b	41112c <error@@Base+0xf290>
  411194:	mov	w24, wzr
  411198:	ldr	x0, [sp, #40]
  41119c:	bl	401b80 <free@plt>
  4111a0:	mov	w0, w24
  4111a4:	ldp	x20, x19, [sp, #128]
  4111a8:	ldp	x22, x21, [sp, #112]
  4111ac:	ldp	x24, x23, [sp, #96]
  4111b0:	ldp	x26, x25, [sp, #80]
  4111b4:	ldp	x28, x27, [sp, #64]
  4111b8:	ldp	x29, x30, [sp, #48]
  4111bc:	add	sp, sp, #0x90
  4111c0:	ret
  4111c4:	mov	w24, w0
  4111c8:	b	411198 <error@@Base+0xf2fc>
  4111cc:	sub	sp, sp, #0x70
  4111d0:	stp	x24, x23, [sp, #64]
  4111d4:	mov	x23, x1
  4111d8:	mov	x1, x3
  4111dc:	stp	x29, x30, [sp, #16]
  4111e0:	stp	x28, x27, [sp, #32]
  4111e4:	stp	x26, x25, [sp, #48]
  4111e8:	stp	x22, x21, [sp, #80]
  4111ec:	stp	x20, x19, [sp, #96]
  4111f0:	add	x29, sp, #0x10
  4111f4:	mov	x19, x5
  4111f8:	stp	x2, x4, [sp]
  4111fc:	mov	x21, x3
  411200:	mov	x24, x0
  411204:	bl	40f318 <error@@Base+0xd47c>
  411208:	mov	x25, x0
  41120c:	mov	x0, x24
  411210:	mov	x1, x19
  411214:	bl	40f318 <error@@Base+0xd47c>
  411218:	ldr	x8, [x23, #8]
  41121c:	cmp	x8, #0x1
  411220:	b.lt	4112a8 <error@@Base+0xf40c>  // b.tstop
  411224:	ldr	x22, [x24, #152]
  411228:	mov	x26, x0
  41122c:	mov	x20, xzr
  411230:	ldr	x8, [x23, #16]
  411234:	mov	w9, #0x28                  	// #40
  411238:	ldr	x3, [sp]
  41123c:	mov	x0, x24
  411240:	ldr	x1, [x8, x20, lsl #3]
  411244:	ldr	x8, [x24, #216]
  411248:	mov	x4, x21
  41124c:	mov	x5, x25
  411250:	mul	x9, x1, x9
  411254:	ldr	x8, [x8, x9]
  411258:	ldr	x9, [x22]
  41125c:	lsl	x8, x8, #4
  411260:	ldr	x27, [x9, x8]
  411264:	mov	x2, x27
  411268:	bl	4112d4 <error@@Base+0xf438>
  41126c:	ldr	x8, [x23, #16]
  411270:	ldr	x3, [sp, #8]
  411274:	mov	w28, w0
  411278:	mov	x0, x24
  41127c:	ldr	x1, [x8, x20, lsl #3]
  411280:	mov	x2, x27
  411284:	mov	x4, x19
  411288:	mov	x5, x26
  41128c:	bl	4112d4 <error@@Base+0xf438>
  411290:	cmp	w0, w28
  411294:	b.ne	4112b0 <error@@Base+0xf414>  // b.any
  411298:	ldr	x8, [x23, #8]
  41129c:	add	x20, x20, #0x1
  4112a0:	cmp	x20, x8
  4112a4:	b.lt	411230 <error@@Base+0xf394>  // b.tstop
  4112a8:	mov	w0, wzr
  4112ac:	b	4112b4 <error@@Base+0xf418>
  4112b0:	mov	w0, #0x1                   	// #1
  4112b4:	ldp	x20, x19, [sp, #96]
  4112b8:	ldp	x22, x21, [sp, #80]
  4112bc:	ldp	x24, x23, [sp, #64]
  4112c0:	ldp	x26, x25, [sp, #48]
  4112c4:	ldp	x28, x27, [sp, #32]
  4112c8:	ldp	x29, x30, [sp, #16]
  4112cc:	add	sp, sp, #0x70
  4112d0:	ret
  4112d4:	ldr	x9, [x0, #216]
  4112d8:	mov	w8, #0x28                  	// #40
  4112dc:	madd	x8, x1, x8, x9
  4112e0:	ldr	x8, [x8, #16]
  4112e4:	cmp	x8, x4
  4112e8:	b.le	4112f4 <error@@Base+0xf458>
  4112ec:	mov	w0, #0xffffffff            	// #-1
  4112f0:	ret
  4112f4:	mov	w10, #0x28                  	// #40
  4112f8:	madd	x9, x1, x10, x9
  4112fc:	ldr	x9, [x9, #24]
  411300:	cmp	x9, x4
  411304:	b.ge	411310 <error@@Base+0xf474>  // b.tcont
  411308:	mov	w0, #0x1                   	// #1
  41130c:	ret
  411310:	cmp	x8, x4
  411314:	cset	w1, eq  // eq = none
  411318:	cmp	x9, x4
  41131c:	cset	w8, eq  // eq = none
  411320:	bfi	w1, w8, #1, #1
  411324:	cbz	w1, 411330 <error@@Base+0xf494>
  411328:	mov	x4, x5
  41132c:	b	411338 <error@@Base+0xf49c>
  411330:	mov	w0, wzr
  411334:	ret
  411338:	sub	sp, sp, #0x80
  41133c:	stp	x29, x30, [sp, #32]
  411340:	stp	x28, x27, [sp, #48]
  411344:	stp	x26, x25, [sp, #64]
  411348:	stp	x24, x23, [sp, #80]
  41134c:	stp	x22, x21, [sp, #96]
  411350:	stp	x20, x19, [sp, #112]
  411354:	ldr	x24, [x0, #152]
  411358:	mov	w8, #0x18                  	// #24
  41135c:	mov	w23, w1
  411360:	add	x29, sp, #0x20
  411364:	ldr	x9, [x24, #48]
  411368:	madd	x13, x3, x8, x9
  41136c:	ldr	x8, [x13, #8]!
  411370:	cmp	x8, #0x1
  411374:	b.lt	4114e0 <error@@Base+0xf644>  // b.tstop
  411378:	mov	w12, #0x18                  	// #24
  41137c:	cmp	x2, #0x3f
  411380:	and	w10, w23, #0x2
  411384:	mov	w11, #0x1                   	// #1
  411388:	madd	x9, x3, x12, x9
  41138c:	cset	w12, gt
  411390:	lsl	x11, x11, x2
  411394:	add	x25, x9, #0x10
  411398:	orr	w9, w12, w10, lsr #1
  41139c:	mov	x19, x4
  4113a0:	mov	x20, x3
  4113a4:	mov	x21, x2
  4113a8:	mov	x22, x0
  4113ac:	mov	x26, xzr
  4113b0:	stur	w9, [x29, #-12]
  4113b4:	stur	x11, [x29, #-8]
  4113b8:	mvn	w9, w11
  4113bc:	mov	w11, #0x28                  	// #40
  4113c0:	str	w9, [sp, #16]
  4113c4:	str	x13, [sp, #8]
  4113c8:	ldr	x9, [x25]
  4113cc:	ldr	x27, [x9, x26, lsl #3]
  4113d0:	ldr	x9, [x24]
  4113d4:	add	x9, x9, x27, lsl #4
  4113d8:	ldrb	w10, [x9, #8]
  4113dc:	cmp	w10, #0x9
  4113e0:	b.eq	4114b0 <error@@Base+0xf614>  // b.none
  4113e4:	cmp	w10, #0x8
  4113e8:	b.eq	4114c4 <error@@Base+0xf628>  // b.none
  4113ec:	cmp	w10, #0x4
  4113f0:	b.ne	4114d4 <error@@Base+0xf638>  // b.any
  4113f4:	cmn	x19, #0x1
  4113f8:	b.eq	4114d4 <error@@Base+0xf638>  // b.none
  4113fc:	ldr	x8, [x22, #216]
  411400:	madd	x8, x19, x11, x8
  411404:	add	x28, x8, #0x22
  411408:	ldur	x8, [x28, #-34]
  41140c:	cmp	x8, x27
  411410:	b.ne	411494 <error@@Base+0xf5f8>  // b.any
  411414:	cmp	x21, #0x3f
  411418:	b.gt	41142c <error@@Base+0xf590>
  41141c:	ldrh	w8, [x28]
  411420:	ldur	x9, [x29, #-8]
  411424:	tst	x9, x8
  411428:	b.eq	411494 <error@@Base+0xf5f8>  // b.none
  41142c:	ldr	x8, [x24, #40]
  411430:	mov	w9, #0x18                  	// #24
  411434:	madd	x8, x27, x9, x8
  411438:	ldr	x8, [x8, #16]
  41143c:	ldr	x3, [x8]
  411440:	cmp	x3, x20
  411444:	b.eq	4114e8 <error@@Base+0xf64c>  // b.none
  411448:	mov	x0, x22
  41144c:	mov	w1, w23
  411450:	mov	x2, x21
  411454:	mov	x4, x19
  411458:	bl	411338 <error@@Base+0xf49c>
  41145c:	cbz	w0, 411474 <error@@Base+0xf5d8>
  411460:	cmn	w0, #0x1
  411464:	b.eq	4114fc <error@@Base+0xf660>  // b.none
  411468:	cmp	x21, #0x3f
  41146c:	b.le	411484 <error@@Base+0xf5e8>
  411470:	b	411494 <error@@Base+0xf5f8>
  411474:	ldur	w8, [x29, #-12]
  411478:	tbz	w8, #0, 411484 <error@@Base+0xf5e8>
  41147c:	tbz	w23, #1, 411494 <error@@Base+0xf5f8>
  411480:	b	4114f0 <error@@Base+0xf654>
  411484:	ldrh	w8, [x28]
  411488:	ldr	w9, [sp, #16]
  41148c:	and	w8, w8, w9
  411490:	strh	w8, [x28]
  411494:	ldurb	w8, [x28, #-2]
  411498:	add	x28, x28, #0x28
  41149c:	cbnz	w8, 411408 <error@@Base+0xf56c>
  4114a0:	ldr	x13, [sp, #8]
  4114a4:	mov	w11, #0x28                  	// #40
  4114a8:	ldr	x8, [x13]
  4114ac:	b	4114d4 <error@@Base+0xf638>
  4114b0:	tbz	w23, #1, 4114d4 <error@@Base+0xf638>
  4114b4:	ldr	x9, [x9]
  4114b8:	cmp	x9, x21
  4114bc:	b.ne	4114d4 <error@@Base+0xf638>  // b.any
  4114c0:	b	4114f0 <error@@Base+0xf654>
  4114c4:	tbz	w23, #0, 4114d4 <error@@Base+0xf638>
  4114c8:	ldr	x9, [x9]
  4114cc:	cmp	x9, x21
  4114d0:	b.eq	4114f8 <error@@Base+0xf65c>  // b.none
  4114d4:	add	x26, x26, #0x1
  4114d8:	cmp	x26, x8
  4114dc:	b.lt	4113c8 <error@@Base+0xf52c>  // b.tstop
  4114e0:	ubfx	w0, w23, #1, #1
  4114e4:	b	4114fc <error@@Base+0xf660>
  4114e8:	sbfx	w0, w23, #0, #1
  4114ec:	b	4114fc <error@@Base+0xf660>
  4114f0:	mov	w0, wzr
  4114f4:	b	4114fc <error@@Base+0xf660>
  4114f8:	mov	w0, #0xffffffff            	// #-1
  4114fc:	ldp	x20, x19, [sp, #112]
  411500:	ldp	x22, x21, [sp, #96]
  411504:	ldp	x24, x23, [sp, #80]
  411508:	ldp	x26, x25, [sp, #64]
  41150c:	ldp	x28, x27, [sp, #48]
  411510:	ldp	x29, x30, [sp, #32]
  411514:	add	sp, sp, #0x80
  411518:	ret
  41151c:	cbz	x0, 411590 <error@@Base+0xf6f4>
  411520:	stp	x29, x30, [sp, #-48]!
  411524:	stp	x20, x19, [sp, #32]
  411528:	ldr	x8, [x0]
  41152c:	mov	x19, x0
  411530:	ldr	x0, [x0, #16]
  411534:	str	x21, [sp, #16]
  411538:	cmp	x8, #0x1
  41153c:	mov	x29, sp
  411540:	b.lt	411580 <error@@Base+0xf6e4>  // b.tstop
  411544:	mov	x20, xzr
  411548:	mov	x21, xzr
  41154c:	add	x8, x0, x20
  411550:	ldr	x0, [x8, #40]
  411554:	bl	401b80 <free@plt>
  411558:	ldr	x8, [x19, #16]
  41155c:	add	x8, x8, x20
  411560:	ldr	x0, [x8, #16]
  411564:	bl	401b80 <free@plt>
  411568:	ldr	x8, [x19]
  41156c:	ldr	x0, [x19, #16]
  411570:	add	x21, x21, #0x1
  411574:	add	x20, x20, #0x30
  411578:	cmp	x21, x8
  41157c:	b.lt	41154c <error@@Base+0xf6b0>  // b.tstop
  411580:	ldp	x20, x19, [sp, #32]
  411584:	ldr	x21, [sp, #16]
  411588:	ldp	x29, x30, [sp], #48
  41158c:	b	401b80 <free@plt>
  411590:	ret
  411594:	stp	x29, x30, [sp, #-48]!
  411598:	stp	x20, x19, [sp, #32]
  41159c:	ldr	x9, [x0]
  4115a0:	str	x21, [sp, #16]
  4115a4:	mov	x29, sp
  4115a8:	sub	x8, x9, #0x1
  4115ac:	cmp	x9, #0x0
  4115b0:	str	x8, [x0]
  4115b4:	b.le	411630 <error@@Base+0xf794>
  4115b8:	ldr	x9, [x0, #16]
  4115bc:	add	x21, x8, x8, lsl #1
  4115c0:	mov	x20, x0
  4115c4:	lsl	x2, x2, #4
  4115c8:	add	x8, x9, x21, lsl #4
  4115cc:	ldr	x9, [x8]
  4115d0:	mov	x0, x3
  4115d4:	mov	x19, x4
  4115d8:	str	x9, [x1]
  4115dc:	ldr	x1, [x8, #16]
  4115e0:	bl	401840 <memcpy@plt>
  4115e4:	ldr	x0, [x19, #16]
  4115e8:	bl	401b80 <free@plt>
  4115ec:	ldr	x8, [x20, #16]
  4115f0:	add	x8, x8, x21, lsl #4
  4115f4:	ldr	x0, [x8, #16]
  4115f8:	bl	401b80 <free@plt>
  4115fc:	ldr	x8, [x20, #16]
  411600:	add	x8, x8, x21, lsl #4
  411604:	ldr	x9, [x8, #40]
  411608:	ldur	q0, [x8, #24]
  41160c:	str	x9, [x19, #16]
  411610:	str	q0, [x19]
  411614:	ldr	x8, [x20, #16]
  411618:	ldp	x20, x19, [sp, #32]
  41161c:	add	x8, x8, x21, lsl #4
  411620:	ldr	x0, [x8, #8]
  411624:	ldr	x21, [sp, #16]
  411628:	ldp	x29, x30, [sp], #48
  41162c:	ret
  411630:	adrp	x0, 413000 <error@@Base+0x11164>
  411634:	adrp	x1, 413000 <error@@Base+0x11164>
  411638:	adrp	x3, 413000 <error@@Base+0x11164>
  41163c:	add	x0, x0, #0x55d
  411640:	add	x1, x1, #0x411
  411644:	add	x3, x3, #0x566
  411648:	mov	w2, #0x555                 	// #1365
  41164c:	bl	401c70 <__assert_fail@plt>
  411650:	stp	x29, x30, [sp, #-32]!
  411654:	mov	x1, xzr
  411658:	str	x19, [sp, #16]
  41165c:	mov	x29, sp
  411660:	bl	401ce0 <setlocale@plt>
  411664:	cbz	x0, 411690 <error@@Base+0xf7f4>
  411668:	adrp	x1, 413000 <error@@Base+0x11164>
  41166c:	add	x1, x1, #0x5bc
  411670:	mov	x19, x0
  411674:	bl	401b50 <strcmp@plt>
  411678:	cbz	w0, 411698 <error@@Base+0xf7fc>
  41167c:	adrp	x1, 413000 <error@@Base+0x11164>
  411680:	add	x1, x1, #0x5be
  411684:	mov	x0, x19
  411688:	bl	401b50 <strcmp@plt>
  41168c:	cbz	w0, 411698 <error@@Base+0xf7fc>
  411690:	mov	w0, #0x1                   	// #1
  411694:	b	41169c <error@@Base+0xf800>
  411698:	mov	w0, wzr
  41169c:	ldr	x19, [sp, #16]
  4116a0:	ldp	x29, x30, [sp], #32
  4116a4:	ret
  4116a8:	stp	x29, x30, [sp, #-32]!
  4116ac:	str	x19, [sp, #16]
  4116b0:	mov	x29, sp
  4116b4:	mov	w19, w0
  4116b8:	bl	401990 <wcwidth@plt>
  4116bc:	tbz	w0, #31, 4116d0 <error@@Base+0xf834>
  4116c0:	mov	w0, w19
  4116c4:	bl	4018f0 <iswcntrl@plt>
  4116c8:	cmp	w0, #0x0
  4116cc:	cset	w0, eq  // eq = none
  4116d0:	ldr	x19, [sp, #16]
  4116d4:	ldp	x29, x30, [sp], #32
  4116d8:	ret
  4116dc:	stp	x29, x30, [sp, #-48]!
  4116e0:	str	x21, [sp, #16]
  4116e4:	stp	x20, x19, [sp, #32]
  4116e8:	mov	x8, x1
  4116ec:	mov	x19, x1
  4116f0:	ldr	x1, [x8], #24
  4116f4:	mov	x20, x0
  4116f8:	mov	x29, sp
  4116fc:	cmp	x1, x8
  411700:	b.ne	411718 <error@@Base+0xf87c>  // b.any
  411704:	ldr	x2, [x19, #8]
  411708:	add	x21, x20, #0x18
  41170c:	mov	x0, x21
  411710:	bl	401840 <memcpy@plt>
  411714:	mov	x1, x21
  411718:	str	x1, [x20]
  41171c:	ldr	x8, [x19, #8]
  411720:	str	x8, [x20, #8]
  411724:	ldrb	w8, [x19, #16]
  411728:	strb	w8, [x20, #16]
  41172c:	cbz	w8, 411738 <error@@Base+0xf89c>
  411730:	ldr	w8, [x19, #20]
  411734:	str	w8, [x20, #20]
  411738:	ldp	x20, x19, [sp, #32]
  41173c:	ldr	x21, [sp, #16]
  411740:	ldp	x29, x30, [sp], #48
  411744:	ret
  411748:	lsr	w8, w0, #3
  41174c:	adrp	x9, 413000 <error@@Base+0x11164>
  411750:	and	x8, x8, #0x1c
  411754:	add	x9, x9, #0x5c4
  411758:	ldr	w8, [x9, x8]
  41175c:	lsr	w8, w8, w0
  411760:	and	w0, w8, #0x1
  411764:	ret
  411768:	stp	x29, x30, [sp, #-64]!
  41176c:	mov	x29, sp
  411770:	stp	x19, x20, [sp, #16]
  411774:	adrp	x20, 423000 <error@@Base+0x21164>
  411778:	add	x20, x20, #0xdf0
  41177c:	stp	x21, x22, [sp, #32]
  411780:	adrp	x21, 423000 <error@@Base+0x21164>
  411784:	add	x21, x21, #0xde8
  411788:	sub	x20, x20, x21
  41178c:	mov	w22, w0
  411790:	stp	x23, x24, [sp, #48]
  411794:	mov	x23, x1
  411798:	mov	x24, x2
  41179c:	bl	4017f0 <mbrtowc@plt-0x40>
  4117a0:	cmp	xzr, x20, asr #3
  4117a4:	b.eq	4117d0 <error@@Base+0xf934>  // b.none
  4117a8:	asr	x20, x20, #3
  4117ac:	mov	x19, #0x0                   	// #0
  4117b0:	ldr	x3, [x21, x19, lsl #3]
  4117b4:	mov	x2, x24
  4117b8:	add	x19, x19, #0x1
  4117bc:	mov	x1, x23
  4117c0:	mov	w0, w22
  4117c4:	blr	x3
  4117c8:	cmp	x20, x19
  4117cc:	b.ne	4117b0 <error@@Base+0xf914>  // b.any
  4117d0:	ldp	x19, x20, [sp, #16]
  4117d4:	ldp	x21, x22, [sp, #32]
  4117d8:	ldp	x23, x24, [sp, #48]
  4117dc:	ldp	x29, x30, [sp], #64
  4117e0:	ret
  4117e4:	nop
  4117e8:	ret

Disassembly of section .fini:

00000000004117ec <.fini>:
  4117ec:	stp	x29, x30, [sp, #-16]!
  4117f0:	mov	x29, sp
  4117f4:	ldp	x29, x30, [sp], #16
  4117f8:	ret
