15:22:27 DEBUG : Logs will be stored at '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
15:22:27 INFO  : Registering command handlers for Vitis TCF services
15:22:27 INFO  : Successfully done query RDI_DATADIR 
15:22:27 INFO  : Platform repository initialization has completed.
15:22:27 INFO  : plnx-install-location is set to ''
15:22:37 INFO  : Platform 'ecc_project_wrapper' is added to custom repositories.
15:22:53 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:23:20 DEBUG : Logs will be stored at '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
15:23:20 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/temp_xsdb_launch_script.tcl
15:23:22 INFO  : XSCT server has started successfully.
15:23:22 INFO  : Successfully done setting XSCT server connection channel  
15:23:22 INFO  : plnx-install-location is set to ''
15:23:22 INFO  : Successfully done setting workspace for the tool. 
15:23:24 INFO  : Registering command handlers for Vitis TCF services
15:23:24 INFO  : Platform repository initialization has completed.
15:23:24 INFO  : Successfully done query RDI_DATADIR 
15:23:37 INFO  : Result from executing command 'getProjects': ecc_project_wrapper
15:23:37 INFO  : Result from executing command 'getPlatforms': ecc_project_wrapper|/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/ecc_project_wrapper.xpfm;xilinx_zcu102_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:23:41 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:03 INFO  : 'jtag frequency' command is executed.
15:25:04 INFO  : Context for 'APU' is selected.
15:25:04 INFO  : System reset is completed.
15:25:07 INFO  : 'after 3000' command is executed.
15:25:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:25:09 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:25:09 INFO  : Context for 'APU' is selected.
15:25:09 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:09 INFO  : Context for 'APU' is selected.
15:25:09 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:25:09 INFO  : 'ps7_init' command is executed.
15:25:09 INFO  : 'ps7_post_config' command is executed.
15:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:09 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:10 INFO  : 'con' command is executed.
15:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:25:10 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:25:29 INFO  : Disconnected from the channel tcfchan#2.
15:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:25:39 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:48 INFO  : 'jtag frequency' command is executed.
15:25:48 INFO  : Context for 'APU' is selected.
15:25:48 INFO  : System reset is completed.
15:25:51 INFO  : 'after 3000' command is executed.
15:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:25:54 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:25:54 INFO  : Context for 'APU' is selected.
15:25:54 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:25:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:54 INFO  : Context for 'APU' is selected.
15:25:54 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:25:54 INFO  : 'ps7_init' command is executed.
15:25:54 INFO  : 'ps7_post_config' command is executed.
15:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:54 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:54 INFO  : 'con' command is executed.
15:25:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:25:54 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:36:06 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:36:40 INFO  : Disconnected from the channel tcfchan#3.
15:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:43 INFO  : 'jtag frequency' command is executed.
15:36:43 INFO  : Context for 'APU' is selected.
15:36:43 INFO  : System reset is completed.
15:36:46 INFO  : 'after 3000' command is executed.
15:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:36:49 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:36:49 INFO  : Context for 'APU' is selected.
15:36:49 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:36:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:49 INFO  : Context for 'APU' is selected.
15:36:49 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:36:49 INFO  : 'ps7_init' command is executed.
15:36:49 INFO  : 'ps7_post_config' command is executed.
15:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:49 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:49 INFO  : 'con' command is executed.
15:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:36:49 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
15:37:48 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:38:10 INFO  : Disconnected from the channel tcfchan#5.
15:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:38:10 INFO  : 'jtag frequency' command is executed.
15:38:10 INFO  : Context for 'APU' is selected.
15:38:11 INFO  : System reset is completed.
15:38:14 INFO  : 'after 3000' command is executed.
15:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:38:16 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:38:16 INFO  : Context for 'APU' is selected.
15:38:16 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:38:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:16 INFO  : Context for 'APU' is selected.
15:38:16 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:38:16 INFO  : 'ps7_init' command is executed.
15:38:16 INFO  : 'ps7_post_config' command is executed.
15:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:16 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:16 INFO  : 'con' command is executed.
15:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:38:16 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
15:38:38 INFO  : Disconnected from the channel tcfchan#7.
15:38:39 INFO  : XRT server has started successfully on port '4353'
15:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:38:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:38:57 INFO  : 'jtag frequency' command is executed.
15:38:57 INFO  : Context for 'APU' is selected.
15:38:57 INFO  : System reset is completed.
15:39:00 INFO  : 'after 3000' command is executed.
15:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:39:03 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:39:03 INFO  : Context for 'APU' is selected.
15:39:03 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:39:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:03 INFO  : Context for 'APU' is selected.
15:39:03 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:39:03 INFO  : 'ps7_init' command is executed.
15:39:03 INFO  : 'ps7_post_config' command is executed.
15:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:03 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:03 INFO  : 'con' command is executed.
15:39:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:39:03 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
15:44:44 INFO  : Disconnected from the channel tcfchan#8.
15:49:17 DEBUG : Logs will be stored at '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/IDE.log'.
15:49:17 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/temp_xsdb_launch_script.tcl
15:49:20 INFO  : XSCT server has started successfully.
15:49:20 INFO  : Successfully done setting XSCT server connection channel  
15:49:20 INFO  : plnx-install-location is set to ''
15:49:20 INFO  : Successfully done setting workspace for the tool. 
15:49:26 INFO  : Registering command handlers for Vitis TCF services
15:49:26 INFO  : Platform repository initialization has completed.
15:49:26 INFO  : Successfully done query RDI_DATADIR 
15:49:43 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:49:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:50:17 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:24 INFO  : 'jtag frequency' command is executed.
15:50:24 INFO  : Context for 'APU' is selected.
15:50:24 INFO  : System reset is completed.
15:50:27 INFO  : 'after 3000' command is executed.
15:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:50:30 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:50:30 INFO  : Context for 'APU' is selected.
15:50:30 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:30 INFO  : Context for 'APU' is selected.
15:50:30 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:50:30 INFO  : 'ps7_init' command is executed.
15:50:30 INFO  : 'ps7_post_config' command is executed.
15:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:30 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:30 INFO  : 'con' command is executed.
15:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:30 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
15:51:15 INFO  : Disconnected from the channel tcfchan#1.
15:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:51:25 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:51:33 INFO  : 'jtag frequency' command is executed.
15:51:33 INFO  : Context for 'APU' is selected.
15:51:33 INFO  : System reset is completed.
15:51:36 INFO  : 'after 3000' command is executed.
15:51:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:51:38 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:51:38 INFO  : Context for 'APU' is selected.
15:51:40 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:51:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:40 INFO  : Context for 'APU' is selected.
15:51:40 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:51:40 INFO  : 'ps7_init' command is executed.
15:51:40 INFO  : 'ps7_post_config' command is executed.
15:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:40 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:40 INFO  : 'con' command is executed.
15:51:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:40 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:52:10 INFO  : Disconnected from the channel tcfchan#2.
15:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:52:20 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:52:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:31 INFO  : 'jtag frequency' command is executed.
15:52:31 INFO  : Context for 'APU' is selected.
15:52:31 INFO  : System reset is completed.
15:52:34 INFO  : 'after 3000' command is executed.
15:52:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:52:36 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:52:36 INFO  : Context for 'APU' is selected.
15:52:37 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:37 INFO  : Context for 'APU' is selected.
15:52:37 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:52:38 INFO  : 'ps7_init' command is executed.
15:52:38 INFO  : 'ps7_post_config' command is executed.
15:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:38 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:38 INFO  : 'con' command is executed.
15:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:52:38 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:54:49 INFO  : Disconnected from the channel tcfchan#3.
15:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:51 INFO  : 'jtag frequency' command is executed.
15:54:51 INFO  : Context for 'APU' is selected.
15:54:51 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
15:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:54:51 ERROR : Cannot reset APU. APB AP transaction error, DAP status 0xF0000021
15:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:57 INFO  : 'jtag frequency' command is executed.
15:55:00 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (APB AP transaction error, DAP status 0x30000021)
  4  xc7z020
15:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

15:55:00 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (APB AP transaction error, DAP status 0x30000021)
  4  xc7z020
15:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:24 INFO  : 'jtag frequency' command is executed.
15:55:27 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (APB AP transaction error, DAP status 0x30000021)
  4  xc7z020
15:55:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

15:55:27 ERROR : no targets found with "name =~"APU*"". available targets:
  1* DAP (APB AP transaction error, DAP status 0x30000021)
  4  xc7z020
15:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:53 INFO  : 'jtag frequency' command is executed.
15:55:53 INFO  : Context for 'APU' is selected.
15:55:53 INFO  : System reset is completed.
15:55:56 INFO  : 'after 3000' command is executed.
15:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:55:58 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:55:58 INFO  : Context for 'APU' is selected.
15:55:59 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:59 INFO  : Context for 'APU' is selected.
15:55:59 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:56:00 INFO  : 'ps7_init' command is executed.
15:56:00 INFO  : 'ps7_post_config' command is executed.
15:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:00 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:00 INFO  : 'con' command is executed.
15:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:00 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:57:56 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:58:03 INFO  : Disconnected from the channel tcfchan#4.
15:58:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:04 INFO  : 'jtag frequency' command is executed.
15:58:04 INFO  : Context for 'APU' is selected.
15:58:04 INFO  : System reset is completed.
15:58:08 INFO  : 'after 3000' command is executed.
15:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:58:10 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:58:10 INFO  : Context for 'APU' is selected.
15:58:11 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
15:58:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:11 INFO  : Context for 'APU' is selected.
15:58:11 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:58:12 INFO  : 'ps7_init' command is executed.
15:58:12 INFO  : 'ps7_post_config' command is executed.
15:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:12 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:12 INFO  : 'con' command is executed.
15:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:12 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
16:21:59 INFO  : Disconnected from the channel tcfchan#5.
16:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:22:09 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:17 INFO  : 'jtag frequency' command is executed.
16:22:17 INFO  : Context for 'APU' is selected.
16:22:17 INFO  : System reset is completed.
16:22:20 INFO  : 'after 3000' command is executed.
16:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:22:23 INFO  : Device configured successfully with "/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:22:23 INFO  : Context for 'APU' is selected.
16:22:24 INFO  : Hardware design and registers information is loaded from '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa'.
16:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:24 INFO  : Context for 'APU' is selected.
16:22:24 INFO  : Sourcing of '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:22:25 INFO  : 'ps7_init' command is executed.
16:22:25 INFO  : 'ps7_post_config' command is executed.
16:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:25 INFO  : The application '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/ecc_project_wrapper/export/ecc_project_wrapper/hw/ecc_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:25 INFO  : 'con' command is executed.
16:22:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:25 INFO  : Launch script is exported to file '/users/students/r0934093/DDP/ddp_g01/sw_package_2025/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
19:01:44 INFO  : Disconnected from the channel tcfchan#6.
