# system info seven_seg_counter_sys on 2024.01.17.10:53:26
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1705485188
#
#
# Files generated for seven_seg_counter_sys on 2024.01.17.10:53:26
files:
filepath,kind,attributes,module,is_top
simulation/seven_seg_counter_sys.vhd,VHDL,,seven_seg_counter_sys,true
simulation/seven_seg_counter_sys_rst_controller.vhd,VHDL,,seven_seg_counter_sys,false
simulation/seven_seg_counter_sys_rst_controller_001.vhd,VHDL,,seven_seg_counter_sys,false
simulation/submodules/seven_seg_counter_sys_jtag_uart_0.vhd,VHDL,,seven_seg_counter_sys_jtag_uart_0,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0.v,VERILOG,,seven_seg_counter_sys_nios2_gen2_0,false
simulation/submodules/seven_seg_counter_sys_onchip_memory2_0.vhd,VHDL,,seven_seg_counter_sys_onchip_memory2_0,false
simulation/submodules/seven_seg_counter_sys_pio_0.vhd,VHDL,,seven_seg_counter_sys_pio_0,false
simulation/submodules/seven_seg_counter_sys_timer_0.vhd,VHDL,,seven_seg_counter_sys_timer_0,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0.v,VERILOG,,seven_seg_counter_sys_mm_interconnect_0,false
simulation/submodules/seven_seg_counter_sys_irq_mapper.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu.sdc,SDC,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu.v,VERILOG,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/seven_seg_counter_sys_nios2_gen2_0_cpu_test_bench.v,VERILOG,,seven_seg_counter_sys_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_router,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_router_001,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_router_002,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_router_003,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_cmd_demux,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_cmd_mux,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_rsp_demux,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_rsp_mux,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
seven_seg_counter_sys.jtag_uart_0,seven_seg_counter_sys_jtag_uart_0
seven_seg_counter_sys.nios2_gen2_0,seven_seg_counter_sys_nios2_gen2_0
seven_seg_counter_sys.nios2_gen2_0.cpu,seven_seg_counter_sys_nios2_gen2_0_cpu
seven_seg_counter_sys.onchip_memory2_0,seven_seg_counter_sys_onchip_memory2_0
seven_seg_counter_sys.pio_0,seven_seg_counter_sys_pio_0
seven_seg_counter_sys.pio_1,seven_seg_counter_sys_pio_0
seven_seg_counter_sys.pio_2,seven_seg_counter_sys_pio_0
seven_seg_counter_sys.timer_0,seven_seg_counter_sys_timer_0
seven_seg_counter_sys.mm_interconnect_0,seven_seg_counter_sys_mm_interconnect_0
seven_seg_counter_sys.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
seven_seg_counter_sys.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
seven_seg_counter_sys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
seven_seg_counter_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
seven_seg_counter_sys.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
seven_seg_counter_sys.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
seven_seg_counter_sys.mm_interconnect_0.pio_1_s1_translator,altera_merlin_slave_translator
seven_seg_counter_sys.mm_interconnect_0.pio_2_s1_translator,altera_merlin_slave_translator
seven_seg_counter_sys.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
seven_seg_counter_sys.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
seven_seg_counter_sys.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
seven_seg_counter_sys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
seven_seg_counter_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
seven_seg_counter_sys.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
seven_seg_counter_sys.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
seven_seg_counter_sys.mm_interconnect_0.pio_1_s1_agent,altera_merlin_slave_agent
seven_seg_counter_sys.mm_interconnect_0.pio_2_s1_agent,altera_merlin_slave_agent
seven_seg_counter_sys.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
seven_seg_counter_sys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
seven_seg_counter_sys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
seven_seg_counter_sys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
seven_seg_counter_sys.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
seven_seg_counter_sys.mm_interconnect_0.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
seven_seg_counter_sys.mm_interconnect_0.pio_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
seven_seg_counter_sys.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
seven_seg_counter_sys.mm_interconnect_0.router,seven_seg_counter_sys_mm_interconnect_0_router
seven_seg_counter_sys.mm_interconnect_0.router_001,seven_seg_counter_sys_mm_interconnect_0_router_001
seven_seg_counter_sys.mm_interconnect_0.router_002,seven_seg_counter_sys_mm_interconnect_0_router_002
seven_seg_counter_sys.mm_interconnect_0.router_005,seven_seg_counter_sys_mm_interconnect_0_router_002
seven_seg_counter_sys.mm_interconnect_0.router_006,seven_seg_counter_sys_mm_interconnect_0_router_002
seven_seg_counter_sys.mm_interconnect_0.router_007,seven_seg_counter_sys_mm_interconnect_0_router_002
seven_seg_counter_sys.mm_interconnect_0.router_008,seven_seg_counter_sys_mm_interconnect_0_router_002
seven_seg_counter_sys.mm_interconnect_0.router_003,seven_seg_counter_sys_mm_interconnect_0_router_003
seven_seg_counter_sys.mm_interconnect_0.router_004,seven_seg_counter_sys_mm_interconnect_0_router_003
seven_seg_counter_sys.mm_interconnect_0.cmd_demux,seven_seg_counter_sys_mm_interconnect_0_cmd_demux
seven_seg_counter_sys.mm_interconnect_0.cmd_demux_001,seven_seg_counter_sys_mm_interconnect_0_cmd_demux_001
seven_seg_counter_sys.mm_interconnect_0.rsp_demux_001,seven_seg_counter_sys_mm_interconnect_0_cmd_demux_001
seven_seg_counter_sys.mm_interconnect_0.rsp_demux_002,seven_seg_counter_sys_mm_interconnect_0_cmd_demux_001
seven_seg_counter_sys.mm_interconnect_0.cmd_mux,seven_seg_counter_sys_mm_interconnect_0_cmd_mux
seven_seg_counter_sys.mm_interconnect_0.cmd_mux_003,seven_seg_counter_sys_mm_interconnect_0_cmd_mux
seven_seg_counter_sys.mm_interconnect_0.cmd_mux_004,seven_seg_counter_sys_mm_interconnect_0_cmd_mux
seven_seg_counter_sys.mm_interconnect_0.cmd_mux_005,seven_seg_counter_sys_mm_interconnect_0_cmd_mux
seven_seg_counter_sys.mm_interconnect_0.cmd_mux_006,seven_seg_counter_sys_mm_interconnect_0_cmd_mux
seven_seg_counter_sys.mm_interconnect_0.cmd_mux_001,seven_seg_counter_sys_mm_interconnect_0_cmd_mux_001
seven_seg_counter_sys.mm_interconnect_0.cmd_mux_002,seven_seg_counter_sys_mm_interconnect_0_cmd_mux_001
seven_seg_counter_sys.mm_interconnect_0.rsp_demux,seven_seg_counter_sys_mm_interconnect_0_rsp_demux
seven_seg_counter_sys.mm_interconnect_0.rsp_demux_003,seven_seg_counter_sys_mm_interconnect_0_rsp_demux
seven_seg_counter_sys.mm_interconnect_0.rsp_demux_004,seven_seg_counter_sys_mm_interconnect_0_rsp_demux
seven_seg_counter_sys.mm_interconnect_0.rsp_demux_005,seven_seg_counter_sys_mm_interconnect_0_rsp_demux
seven_seg_counter_sys.mm_interconnect_0.rsp_demux_006,seven_seg_counter_sys_mm_interconnect_0_rsp_demux
seven_seg_counter_sys.mm_interconnect_0.rsp_mux,seven_seg_counter_sys_mm_interconnect_0_rsp_mux
seven_seg_counter_sys.mm_interconnect_0.rsp_mux_001,seven_seg_counter_sys_mm_interconnect_0_rsp_mux_001
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_001,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_002,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_003,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_004,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_005,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_006,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter
seven_seg_counter_sys.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,seven_seg_counter_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
seven_seg_counter_sys.irq_mapper,seven_seg_counter_sys_irq_mapper
seven_seg_counter_sys.rst_controller,altera_reset_controller
seven_seg_counter_sys.rst_controller_001,altera_reset_controller
seven_seg_counter_sys.rst_controller,altera_reset_controller
seven_seg_counter_sys.rst_controller_001,altera_reset_controller
