/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module _3BitLFSR(SW, KEY, LEDR);
  input [2:0] SW;
  wire [2:0] SW;
  input [1:0] KEY;
  wire [1:0] KEY;
  output [2:0] LEDR;
  reg [2:0] LEDR;
  wire [2:0] _0_;
  wire _1_;
  always @(posedge KEY[0])
    LEDR[0] <= _0_[0];
  always @(posedge KEY[0])
    LEDR[1] <= _0_[1];
  always @(posedge KEY[0])
    LEDR[2] <= _0_[2];
  assign _1_ = LEDR[2] ^ LEDR[1];
  assign _0_[0] = KEY[1] ? SW[0] : LEDR[2];
  assign _0_[1] = KEY[1] ? SW[1] : LEDR[0];
  assign _0_[2] = KEY[1] ? SW[2] : _1_;
endmodule
