NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v1.sv","mvau_stream_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[26,0,1,"Module","Module"],[27,0,3,"<span class=\"Qualifier\">mvau_stream_tb_v1.</span>&#8203;sv (testbench)","mvau_stream_tb_v1.sv"],[28,0,1,"Signals","Signals"],[29,0,4,"rst_n","rst_n"],[30,0,4,"out_v","out_v"],[31,0,4,"out","out"],[32,0,4,"out_packed","out_packed"],[33,0,4,"in_v","in_v"],[34,0,4,"weights","weights"],[35,0,4,"in_wgt","in_wgt"],[36,0,4,"in_wgt_um","in_wgt_um"],[37,0,4,"in_mat","in_mat"],[38,0,4,"in_act","in_act"],[39,0,4,"mvau_beh","mvau_beh"],[40,0,4,"test_count","test_count"],[41,0,4,"do_comp","do_comp"],[42,0,1,"Initial blocks","Initial_blocks"],[43,0,2,"CLK_RST_GEN","CLK_RST_GEN"],[44,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[45,0,0,"CLK_GEN","CLK_GEN"],[46,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[47,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[48,0,0,"INP_ACT_GEN_DUT","INP_ACT_GEN_DUT"],[49,0,0,"WGT_GEN_DUT","WGT_GEN_DUT"]]);