<stg><name>attention</name>


<trans_list>

<trans id="564" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="17" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="19" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="21" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="23" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="23" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="24" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="30" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="31" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="33" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="34" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="39" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="40" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="41" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="41" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="43" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="44" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="44" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="46" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="47" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="48" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="49" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="50" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="54" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_23), !map !822

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_22), !map !829

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_21), !map !835

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_20), !map !841

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_19), !map !847

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_18), !map !853

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_17), !map !859

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_16), !map !865

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_15), !map !871

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_14), !map !877

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_13), !map !883

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_12), !map !889

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_11), !map !895

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_10), !map !901

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_9), !map !907

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_8), !map !913

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_7), !map !919

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_6), !map !925

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_5), !map !931

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:19  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_4), !map !937

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_3), !map !943

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:21  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_2), !map !949

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:22  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_1), !map !955

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:23  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v263_0), !map !961

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:24  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_23), !map !967

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:25  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_22), !map !971

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:26  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_21), !map !975

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:27  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_20), !map !979

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:28  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_19), !map !983

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:29  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_18), !map !987

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:30  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_17), !map !991

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:31  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_16), !map !995

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:32  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_15), !map !999

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:33  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_14), !map !1003

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:34  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_13), !map !1007

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:35  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_12), !map !1011

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:36  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_11), !map !1015

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:37  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_10), !map !1019

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:38  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_9), !map !1023

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:39  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_8), !map !1027

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:40  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_7), !map !1031

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:41  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_6), !map !1035

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:42  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_5), !map !1039

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:43  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_4), !map !1043

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:44  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_3), !map !1047

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:45  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_2), !map !1051

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:46  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_1), !map !1055

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:47  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v257_0), !map !1059

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:48  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_23), !map !1063

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:49  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_22), !map !1067

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:50  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_21), !map !1071

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:51  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_20), !map !1075

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:52  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_19), !map !1079

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:53  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_18), !map !1083

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:54  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_17), !map !1087

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:55  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_16), !map !1091

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:56  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_15), !map !1095

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:57  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_14), !map !1099

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:58  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_13), !map !1103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:59  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_12), !map !1107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:60  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_11), !map !1111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:61  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_10), !map !1115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:62  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_9), !map !1119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:63  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_8), !map !1123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:64  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_7), !map !1127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:65  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_6), !map !1131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:66  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_5), !map !1135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:67  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_4), !map !1139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:68  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_3), !map !1143

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:69  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_2), !map !1147

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:70  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_1), !map !1151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:71  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v259_0), !map !1155

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:72  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_23), !map !1159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:73  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_22), !map !1163

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:74  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_21), !map !1167

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:75  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_20), !map !1171

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:76  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_19), !map !1175

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:77  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_18), !map !1179

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:78  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_17), !map !1183

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:79  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_16), !map !1187

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:80  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_15), !map !1191

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:81  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_14), !map !1195

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:82  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_13), !map !1199

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:83  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_12), !map !1203

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:84  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_11), !map !1207

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:85  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_10), !map !1211

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:86  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_9), !map !1215

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:87  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_8), !map !1219

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:88  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_7), !map !1223

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:89  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_6), !map !1227

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:90  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_5), !map !1231

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:91  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_4), !map !1235

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:92  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_3), !map !1239

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:93  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_2), !map !1243

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:94  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_1), !map !1247

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader416.preheader:95  call void (...)* @_ssdm_op_SpecBitsMap([24576 x i8]* %v261_0), !map !1251

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:96  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v256_V), !map !1255

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:97  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v258_V), !map !1260

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:98  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v260_V), !map !1266

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:99  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v262_V), !map !1270

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:100  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v264_V), !map !1274

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:101  call void (...)* @_ssdm_op_SpecBitsMap([960 x i32]* %v265_V), !map !1278

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:102  call void (...)* @_ssdm_op_SpecBitsMap([960 x i32]* %v266_V), !map !1285

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:103  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v267_V), !map !1289

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:104  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v268_V), !map !1294

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:105  call void (...)* @_ssdm_op_SpecBitsMap([7680 x i32]* %v269_V), !map !1298

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:106  call void (...)* @_ssdm_op_SpecBitsMap([7680 x i32]* %v270_V), !map !1305

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:107  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v271), !map !1309

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader416.preheader:108  call void (...)* @_ssdm_op_SpecBitsMap([1536 x i32]* %v272_V), !map !1313

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader416.preheader:109  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @attention_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader416.preheader:110  %v264_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v264_V)

]]></Node>
<StgValue><ssdm name="v264_V_read"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader416.preheader:111  %v262_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v262_V)

]]></Node>
<StgValue><ssdm name="v262_V_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader416.preheader:112  %v260_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v260_V)

]]></Node>
<StgValue><ssdm name="v260_V_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader416.preheader:113  %v258_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v258_V)

]]></Node>
<StgValue><ssdm name="v258_V_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:114  %rms_hidden_states_0 = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:115  %q_proj_re_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="q_proj_re_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:116  %k_proj_re_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_proj_re_V"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:117  %v_proj_re_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="v_proj_re_V"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:118  %q_embed_0_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="q_embed_0_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:119  %k_embed_0_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="k_embed_0_V"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:120  %updated_k_cache_V = alloca [9216 x i32], align 4

]]></Node>
<StgValue><ssdm name="updated_k_cache_V"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:121  %updated_v_cache_V = alloca [9216 x i32], align 4

]]></Node>
<StgValue><ssdm name="updated_v_cache_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:122  %attn_weights_0_V = alloca [96 x i32], align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_V"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:123  %softmax_attn_weights = alloca [96 x i32], align 4

]]></Node>
<StgValue><ssdm name="softmax_attn_weights"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:124  %attn_output_0_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:125  %attn_output_2D_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="attn_output_2D_V"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="64">
<![CDATA[
.preheader416.preheader:126  %rms_attn_output_0_V = alloca [1536 x i32], align 4

]]></Node>
<StgValue><ssdm name="rms_attn_output_0_V"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
.preheader416.preheader:127  br label %.preheader415.0

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader415.0:0  %v276_0_0 = phi i11 [ %add_ln463, %0 ], [ 0, %.preheader416.preheader ]

]]></Node>
<StgValue><ssdm name="v276_0_0"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader415.0:1  %icmp_ln463 = icmp eq i11 %v276_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln463"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader415.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader415.0:3  %add_ln463 = add i11 %v276_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln463"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader415.0:4  br i1 %icmp_ln463, label %.preheader412.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln464 = zext i11 %v276_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln464"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_hidden_states_0_1 = getelementptr [1536 x i32]* %rms_hidden_states_0, i64 0, i64 %zext_ln464

]]></Node>
<StgValue><ssdm name="rms_hidden_states_0_1"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %rms_hidden_states_0_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader415.0

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln463" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="67" op_6_bw="63" op_7_bw="60" op_8_bw="55" op_9_bw="50" op_10_bw="7" op_11_bw="32" op_12_bw="46" op_13_bw="50">
<![CDATA[
.preheader412.preheader:0  call fastcc void @rms_norm([1536 x i32]* %v256_V, [1536 x i32]* %v267_V, [1536 x i32]* %rms_hidden_states_0)

]]></Node>
<StgValue><ssdm name="call_ln468"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="194" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="67" op_6_bw="63" op_7_bw="60" op_8_bw="55" op_9_bw="50" op_10_bw="7" op_11_bw="32" op_12_bw="46" op_13_bw="50">
<![CDATA[
.preheader412.preheader:0  call fastcc void @rms_norm([1536 x i32]* %v256_V, [1536 x i32]* %v267_V, [1536 x i32]* %rms_hidden_states_0)

]]></Node>
<StgValue><ssdm name="call_ln468"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="195" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="0" op_99_bw="0">
<![CDATA[
.preheader412.preheader:1  %scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_hidden_states_0, [16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="196" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="0" op_99_bw="0">
<![CDATA[
.preheader412.preheader:1  %scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_hidden_states_0, [16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28)

]]></Node>
<StgValue><ssdm name="scales_0_V"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
.preheader412.preheader:2  br label %.preheader410.0

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader410.0:0  %v286_0_0 = phi i11 [ %add_ln484, %1 ], [ 0, %.preheader412.preheader ]

]]></Node>
<StgValue><ssdm name="v286_0_0"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader410.0:1  %icmp_ln484 = icmp eq i11 %v286_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln484"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader410.0:2  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader410.0:3  %add_ln484 = add i11 %v286_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln484"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader410.0:4  br i1 %icmp_ln484, label %.preheader408.0.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln485 = zext i11 %v286_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln485"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %q_proj_re_V_addr = getelementptr [1536 x i32]* %q_proj_re_V, i64 0, i64 %zext_ln485

]]></Node>
<StgValue><ssdm name="q_proj_re_V_addr"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %q_proj_re_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln485"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader410.0

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
.preheader408.0.preheader:0  br label %.preheader408.0

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader408.0:0  %v289_0_0 = phi i11 [ %add_ln490, %2 ], [ 0, %.preheader408.0.preheader ]

]]></Node>
<StgValue><ssdm name="v289_0_0"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader408.0:1  %icmp_ln490 = icmp eq i11 %v289_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln490"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader408.0:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader408.0:3  %add_ln490 = add i11 %v289_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln490"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader408.0:4  br i1 %icmp_ln490, label %.preheader406.0.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln491 = zext i11 %v289_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln491"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %k_proj_re_V_addr = getelementptr [1536 x i32]* %k_proj_re_V, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="k_proj_re_V_addr"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %k_proj_re_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader408.0

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
.preheader406.0.preheader:0  br label %.preheader406.0

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader406.0:0  %v292_0_0 = phi i11 [ %add_ln496, %3 ], [ 0, %.preheader406.0.preheader ]

]]></Node>
<StgValue><ssdm name="v292_0_0"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader406.0:1  %icmp_ln496 = icmp eq i11 %v292_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln496"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader406.0:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader406.0:3  %add_ln496 = add i11 %v292_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln496"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader406.0:4  br i1 %icmp_ln496, label %.preheader405.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln497 = zext i11 %v292_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln497"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v_proj_re_V_addr = getelementptr [1536 x i32]* %v_proj_re_V, i64 0, i64 %zext_ln497

]]></Node>
<StgValue><ssdm name="v_proj_re_V_addr"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %v_proj_re_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader406.0

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32" op_124_bw="32">
<![CDATA[
.preheader405.preheader:0  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v257_0, [24576 x i8]* %v257_1, [24576 x i8]* %v257_2, [24576 x i8]* %v257_3, [24576 x i8]* %v257_4, [24576 x i8]* %v257_5, [24576 x i8]* %v257_6, [24576 x i8]* %v257_7, [24576 x i8]* %v257_8, [24576 x i8]* %v257_9, [24576 x i8]* %v257_10, [24576 x i8]* %v257_11, [24576 x i8]* %v257_12, [24576 x i8]* %v257_13, [24576 x i8]* %v257_14, [24576 x i8]* %v257_15, [24576 x i8]* %v257_16, [24576 x i8]* %v257_17, [24576 x i8]* %v257_18, [24576 x i8]* %v257_19, [24576 x i8]* %v257_20, [24576 x i8]* %v257_21, [24576 x i8]* %v257_22, [24576 x i8]* %v257_23, i32 %v258_V_read, [1536 x i32]* %q_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln500"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="228" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32" op_124_bw="32">
<![CDATA[
.preheader405.preheader:0  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v257_0, [24576 x i8]* %v257_1, [24576 x i8]* %v257_2, [24576 x i8]* %v257_3, [24576 x i8]* %v257_4, [24576 x i8]* %v257_5, [24576 x i8]* %v257_6, [24576 x i8]* %v257_7, [24576 x i8]* %v257_8, [24576 x i8]* %v257_9, [24576 x i8]* %v257_10, [24576 x i8]* %v257_11, [24576 x i8]* %v257_12, [24576 x i8]* %v257_13, [24576 x i8]* %v257_14, [24576 x i8]* %v257_15, [24576 x i8]* %v257_16, [24576 x i8]* %v257_17, [24576 x i8]* %v257_18, [24576 x i8]* %v257_19, [24576 x i8]* %v257_20, [24576 x i8]* %v257_21, [24576 x i8]* %v257_22, [24576 x i8]* %v257_23, i32 %v258_V_read, [1536 x i32]* %q_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln500"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="229" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="32">
<![CDATA[
.preheader405.preheader:1  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v259_0, [24576 x i8]* %v259_1, [24576 x i8]* %v259_2, [24576 x i8]* %v259_3, [24576 x i8]* %v259_4, [24576 x i8]* %v259_5, [24576 x i8]* %v259_6, [24576 x i8]* %v259_7, [24576 x i8]* %v259_8, [24576 x i8]* %v259_9, [24576 x i8]* %v259_10, [24576 x i8]* %v259_11, [24576 x i8]* %v259_12, [24576 x i8]* %v259_13, [24576 x i8]* %v259_14, [24576 x i8]* %v259_15, [24576 x i8]* %v259_16, [24576 x i8]* %v259_17, [24576 x i8]* %v259_18, [24576 x i8]* %v259_19, [24576 x i8]* %v259_20, [24576 x i8]* %v259_21, [24576 x i8]* %v259_22, [24576 x i8]* %v259_23, i32 %v260_V_read, [1536 x i32]* %k_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln501"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader405.preheader:3  call fastcc void @reshape_2D_to_3D([1536 x i32]* %q_proj_re_V, [1536 x i32]* @q_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln527"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="231" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="32">
<![CDATA[
.preheader405.preheader:1  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v259_0, [24576 x i8]* %v259_1, [24576 x i8]* %v259_2, [24576 x i8]* %v259_3, [24576 x i8]* %v259_4, [24576 x i8]* %v259_5, [24576 x i8]* %v259_6, [24576 x i8]* %v259_7, [24576 x i8]* %v259_8, [24576 x i8]* %v259_9, [24576 x i8]* %v259_10, [24576 x i8]* %v259_11, [24576 x i8]* %v259_12, [24576 x i8]* %v259_13, [24576 x i8]* %v259_14, [24576 x i8]* %v259_15, [24576 x i8]* %v259_16, [24576 x i8]* %v259_17, [24576 x i8]* %v259_18, [24576 x i8]* %v259_19, [24576 x i8]* %v259_20, [24576 x i8]* %v259_21, [24576 x i8]* %v259_22, [24576 x i8]* %v259_23, i32 %v260_V_read, [1536 x i32]* %k_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln501"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader405.preheader:3  call fastcc void @reshape_2D_to_3D([1536 x i32]* %q_proj_re_V, [1536 x i32]* @q_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln527"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="233" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="32">
<![CDATA[
.preheader405.preheader:2  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v261_0, [24576 x i8]* %v261_1, [24576 x i8]* %v261_2, [24576 x i8]* %v261_3, [24576 x i8]* %v261_4, [24576 x i8]* %v261_5, [24576 x i8]* %v261_6, [24576 x i8]* %v261_7, [24576 x i8]* %v261_8, [24576 x i8]* %v261_9, [24576 x i8]* %v261_10, [24576 x i8]* %v261_11, [24576 x i8]* %v261_12, [24576 x i8]* %v261_13, [24576 x i8]* %v261_14, [24576 x i8]* %v261_15, [24576 x i8]* %v261_16, [24576 x i8]* %v261_17, [24576 x i8]* %v261_18, [24576 x i8]* %v261_19, [24576 x i8]* %v261_20, [24576 x i8]* %v261_21, [24576 x i8]* %v261_22, [24576 x i8]* %v261_23, i32 %v262_V_read, [1536 x i32]* %v_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln502"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader405.preheader:4  call fastcc void @reshape_2D_to_3D([1536 x i32]* %k_proj_re_V, [1536 x i32]* @k_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln528"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="235" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32" op_124_bw="0" op_125_bw="0" op_126_bw="32">
<![CDATA[
.preheader405.preheader:2  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_hidden_sta_95, [16 x i8]* @quantized_hidden_sta_94, [16 x i8]* @quantized_hidden_sta_93, [16 x i8]* @quantized_hidden_sta_92, [16 x i8]* @quantized_hidden_sta_91, [16 x i8]* @quantized_hidden_sta_90, [16 x i8]* @quantized_hidden_sta_89, [16 x i8]* @quantized_hidden_sta_88, [16 x i8]* @quantized_hidden_sta_47, [16 x i8]* @quantized_hidden_sta_46, [16 x i8]* @quantized_hidden_sta_45, [16 x i8]* @quantized_hidden_sta_44, [16 x i8]* @quantized_hidden_sta_27, [16 x i8]* @quantized_hidden_sta_26, [16 x i8]* @quantized_hidden_sta_25, [16 x i8]* @quantized_hidden_sta_24, [16 x i8]* @quantized_hidden_sta_23, [16 x i8]* @quantized_hidden_sta_22, [16 x i8]* @quantized_hidden_sta_21, [16 x i8]* @quantized_hidden_sta_20, [16 x i8]* @quantized_hidden_sta_19, [16 x i8]* @quantized_hidden_sta_18, [16 x i8]* @quantized_hidden_sta_17, [16 x i8]* @quantized_hidden_sta_16, [16 x i8]* @quantized_hidden_sta_15, [16 x i8]* @quantized_hidden_sta_14, [16 x i8]* @quantized_hidden_sta_13, [16 x i8]* @quantized_hidden_sta_12, [16 x i8]* @quantized_hidden_sta_11, [16 x i8]* @quantized_hidden_sta_10, [16 x i8]* @quantized_hidden_sta_9, [16 x i8]* @quantized_hidden_sta_8, [16 x i8]* @quantized_hidden_sta_7, [16 x i8]* @quantized_hidden_sta_6, [16 x i8]* @quantized_hidden_sta_5, [16 x i8]* @quantized_hidden_sta_4, [16 x i8]* @quantized_hidden_sta_3, [16 x i8]* @quantized_hidden_sta_2, [16 x i8]* @quantized_hidden_sta_1, [16 x i8]* @quantized_hidden_sta, [16 x i8]* @quantized_hidden_sta_87, [16 x i8]* @quantized_hidden_sta_86, [16 x i8]* @quantized_hidden_sta_85, [16 x i8]* @quantized_hidden_sta_84, [16 x i8]* @quantized_hidden_sta_83, [16 x i8]* @quantized_hidden_sta_82, [16 x i8]* @quantized_hidden_sta_81, [16 x i8]* @quantized_hidden_sta_80, [16 x i8]* @quantized_hidden_sta_79, [16 x i8]* @quantized_hidden_sta_78, [16 x i8]* @quantized_hidden_sta_77, [16 x i8]* @quantized_hidden_sta_76, [16 x i8]* @quantized_hidden_sta_75, [16 x i8]* @quantized_hidden_sta_74, [16 x i8]* @quantized_hidden_sta_73, [16 x i8]* @quantized_hidden_sta_72, [16 x i8]* @quantized_hidden_sta_71, [16 x i8]* @quantized_hidden_sta_70, [16 x i8]* @quantized_hidden_sta_69, [16 x i8]* @quantized_hidden_sta_68, [16 x i8]* @quantized_hidden_sta_67, [16 x i8]* @quantized_hidden_sta_66, [16 x i8]* @quantized_hidden_sta_65, [16 x i8]* @quantized_hidden_sta_64, [16 x i8]* @quantized_hidden_sta_63, [16 x i8]* @quantized_hidden_sta_62, [16 x i8]* @quantized_hidden_sta_61, [16 x i8]* @quantized_hidden_sta_60, [16 x i8]* @quantized_hidden_sta_59, [16 x i8]* @quantized_hidden_sta_58, [16 x i8]* @quantized_hidden_sta_57, [16 x i8]* @quantized_hidden_sta_56, [16 x i8]* @quantized_hidden_sta_55, [16 x i8]* @quantized_hidden_sta_54, [16 x i8]* @quantized_hidden_sta_53, [16 x i8]* @quantized_hidden_sta_52, [16 x i8]* @quantized_hidden_sta_51, [16 x i8]* @quantized_hidden_sta_50, [16 x i8]* @quantized_hidden_sta_49, [16 x i8]* @quantized_hidden_sta_48, [16 x i8]* @quantized_hidden_sta_43, [16 x i8]* @quantized_hidden_sta_42, [16 x i8]* @quantized_hidden_sta_41, [16 x i8]* @quantized_hidden_sta_40, [16 x i8]* @quantized_hidden_sta_39, [16 x i8]* @quantized_hidden_sta_38, [16 x i8]* @quantized_hidden_sta_37, [16 x i8]* @quantized_hidden_sta_36, [16 x i8]* @quantized_hidden_sta_35, [16 x i8]* @quantized_hidden_sta_34, [16 x i8]* @quantized_hidden_sta_33, [16 x i8]* @quantized_hidden_sta_32, [16 x i8]* @quantized_hidden_sta_31, [16 x i8]* @quantized_hidden_sta_30, [16 x i8]* @quantized_hidden_sta_29, [16 x i8]* @quantized_hidden_sta_28, i32 %scales_0_V, [24576 x i8]* %v261_0, [24576 x i8]* %v261_1, [24576 x i8]* %v261_2, [24576 x i8]* %v261_3, [24576 x i8]* %v261_4, [24576 x i8]* %v261_5, [24576 x i8]* %v261_6, [24576 x i8]* %v261_7, [24576 x i8]* %v261_8, [24576 x i8]* %v261_9, [24576 x i8]* %v261_10, [24576 x i8]* %v261_11, [24576 x i8]* %v261_12, [24576 x i8]* %v261_13, [24576 x i8]* %v261_14, [24576 x i8]* %v261_15, [24576 x i8]* %v261_16, [24576 x i8]* %v261_17, [24576 x i8]* %v261_18, [24576 x i8]* %v261_19, [24576 x i8]* %v261_20, [24576 x i8]* %v261_21, [24576 x i8]* %v261_22, [24576 x i8]* %v261_23, i32 %v262_V_read, [1536 x i32]* %v_proj_re_V)

]]></Node>
<StgValue><ssdm name="call_ln502"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader405.preheader:4  call fastcc void @reshape_2D_to_3D([1536 x i32]* %k_proj_re_V, [1536 x i32]* @k_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln528"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="237" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader405.preheader:5  call fastcc void @reshape_2D_to_3D([1536 x i32]* %v_proj_re_V, [1536 x i32]* @v_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln529"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="238" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader405.preheader:5  call fastcc void @reshape_2D_to_3D([1536 x i32]* %v_proj_re_V, [1536 x i32]* @v_proj_V_0)

]]></Node>
<StgValue><ssdm name="call_ln529"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
.preheader405.preheader:6  br label %.preheader396

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader396:0  %v306_0 = phi i5 [ 0, %.preheader405.preheader ], [ %v306, %.preheader396.loopexit ]

]]></Node>
<StgValue><ssdm name="v306_0"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader396:1  %icmp_ln531 = icmp eq i5 %v306_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln531"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader396:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader396:3  %v306 = add i5 %v306_0, 1

]]></Node>
<StgValue><ssdm name="v306"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader396:4  br i1 %icmp_ln531, label %.preheader393.preheader, label %.preheader395.preheader

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader395.preheader:0  %tmp_23 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v306_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader395.preheader:1  %tmp_24 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v306_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="10">
<![CDATA[
.preheader395.preheader:2  %zext_ln203 = zext i10 %tmp_24 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader395.preheader:3  %sub_ln203 = sub i12 %tmp_23, %zext_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
.preheader395.preheader:4  br label %.preheader394.0

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln531" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
.preheader393.preheader:0  br label %.preheader393

]]></Node>
<StgValue><ssdm name="br_ln539"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader394.0:0  %v308_0_0 = phi i7 [ %add_ln533, %4 ], [ 0, %.preheader395.preheader ]

]]></Node>
<StgValue><ssdm name="v308_0_0"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader394.0:1  %icmp_ln533 = icmp eq i7 %v308_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln533"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader394.0:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader394.0:3  %add_ln533 = add i7 %v308_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln533"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader394.0:4  br i1 %icmp_ln533, label %.preheader396.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_8 = zext i7 %v308_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln203 = add i12 %sub_ln203, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln203 = sext i12 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %q_embed_0_V_addr = getelementptr [1536 x i32]* %q_embed_0_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="q_embed_0_V_addr"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store i32 0, i32* %q_embed_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln534"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader394.0

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
.preheader396.loopexit:0  br label %.preheader396

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader393:0  %v310_0 = phi i5 [ %v310, %.preheader393.loopexit ], [ 0, %.preheader393.preheader ]

]]></Node>
<StgValue><ssdm name="v310_0"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader393:1  %icmp_ln539 = icmp eq i5 %v310_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln539"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader393:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader393:3  %v310 = add i5 %v310_0, 1

]]></Node>
<StgValue><ssdm name="v310"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader393:4  br i1 %icmp_ln539, label %.preheader390.preheader, label %.preheader392.preheader

]]></Node>
<StgValue><ssdm name="br_ln539"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader392.preheader:0  %tmp_25 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v310_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader392.preheader:1  %tmp_26 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v310_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="10">
<![CDATA[
.preheader392.preheader:2  %zext_ln203_7 = zext i10 %tmp_26 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader392.preheader:3  %sub_ln203_3 = sub i12 %tmp_25, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
.preheader392.preheader:4  br label %.preheader391.0

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader390.preheader:0  call fastcc void @apply_rotary_pos_emb([960 x i32]* %v265_V, [960 x i32]* %v266_V, [1536 x i32]* %q_embed_0_V, [1536 x i32]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln546"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader391.0:0  %v312_0_0 = phi i7 [ %add_ln541, %5 ], [ 0, %.preheader392.preheader ]

]]></Node>
<StgValue><ssdm name="v312_0_0"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader391.0:1  %icmp_ln541 = icmp eq i7 %v312_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln541"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader391.0:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader391.0:3  %add_ln541 = add i7 %v312_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln541"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader391.0:4  br i1 %icmp_ln541, label %.preheader393.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_11 = zext i7 %v312_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln203_6 = add i12 %sub_ln203_3, %zext_ln203_11

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln203_3 = sext i12 %add_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_3"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %k_embed_0_V_addr = getelementptr [1536 x i32]* %k_embed_0_V, i64 0, i64 %sext_ln203_3

]]></Node>
<StgValue><ssdm name="k_embed_0_V_addr"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store i32 0, i32* %k_embed_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader391.0

]]></Node>
<StgValue><ssdm name="br_ln541"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln541" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
.preheader393.loopexit:0  br label %.preheader393

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="286" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
.preheader390.preheader:0  call fastcc void @apply_rotary_pos_emb([960 x i32]* %v265_V, [960 x i32]* %v266_V, [1536 x i32]* %q_embed_0_V, [1536 x i32]* %k_embed_0_V)

]]></Node>
<StgValue><ssdm name="call_ln546"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
.preheader390.preheader:1  br label %.preheader390

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader390:0  %v314_0 = phi i5 [ 0, %.preheader390.preheader ], [ %v314, %.preheader390.loopexit ]

]]></Node>
<StgValue><ssdm name="v314_0"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader390:1  %icmp_ln548 = icmp eq i5 %v314_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln548"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader390:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader390:3  %v314 = add i5 %v314_0, 1

]]></Node>
<StgValue><ssdm name="v314"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader390:4  br i1 %icmp_ln548, label %.preheader387.preheader, label %.preheader389.preheader

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader389.preheader:0  %tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v314_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="8">
<![CDATA[
.preheader389.preheader:1  %zext_ln203_9 = zext i8 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader389.preheader:2  %tmp_28 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v314_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="6">
<![CDATA[
.preheader389.preheader:3  %zext_ln203_10 = zext i6 %tmp_28 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader389.preheader:4  %sub_ln203_4 = sub i9 %zext_ln203_9, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="9">
<![CDATA[
.preheader389.preheader:5  %sext_ln203_2 = sext i9 %sub_ln203_4 to i10

]]></Node>
<StgValue><ssdm name="sext_ln203_2"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
.preheader389.preheader:6  br label %.preheader389

]]></Node>
<StgValue><ssdm name="br_ln549"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
.preheader387.preheader:0  br label %.preheader387

]]></Node>
<StgValue><ssdm name="br_ln556"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="301" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader389:0  %v315_0 = phi i3 [ 0, %.preheader389.preheader ], [ %v315, %.preheader389.loopexit ]

]]></Node>
<StgValue><ssdm name="v315_0"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader389:1  %icmp_ln549 = icmp eq i3 %v315_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln549"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader389:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader389:3  %v315 = add i3 %v315_0, 1

]]></Node>
<StgValue><ssdm name="v315"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader389:4  br i1 %icmp_ln549, label %.preheader390.loopexit, label %.preheader388.preheader

]]></Node>
<StgValue><ssdm name="br_ln549"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="3">
<![CDATA[
.preheader388.preheader:0  %zext_ln203_14 = zext i3 %v315_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader388.preheader:1  %add_ln203_7 = add i10 %zext_ln203_14, %sext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="10">
<![CDATA[
.preheader388.preheader:2  %trunc_ln203 = trunc i10 %add_ln203_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader388.preheader:3  %p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln203, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader388.preheader:4  %p_shl7_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln203_7, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader388.preheader:5  %sub_ln203_6 = sub i15 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="sub_ln203_6"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
.preheader388.preheader:6  br label %.preheader388

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln549" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
.preheader390.loopexit:0  br label %.preheader390

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader388:0  %v316_0 = phi i7 [ %v316, %6 ], [ 0, %.preheader388.preheader ]

]]></Node>
<StgValue><ssdm name="v316_0"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader388:1  %icmp_ln550 = icmp eq i7 %v316_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln550"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader388:2  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader388:3  %v316 = add i7 %v316_0, 1

]]></Node>
<StgValue><ssdm name="v316"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader388:4  br i1 %icmp_ln550, label %.preheader389.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_17 = zext i7 %v316_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln203_9 = add i15 %sub_ln203_6, %zext_ln203_17

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln203_18 = zext i15 %add_ln203_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_k_cache_V_ad = getelementptr [9216 x i32]* %updated_k_cache_V, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="updated_k_cache_V_ad"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store i32 0, i32* %updated_k_cache_V_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln551"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader388

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
.preheader389.loopexit:0  br label %.preheader389

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader387:0  %v318_0 = phi i5 [ %v318, %.preheader387.loopexit ], [ 0, %.preheader387.preheader ]

]]></Node>
<StgValue><ssdm name="v318_0"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader387:1  %icmp_ln556 = icmp eq i5 %v318_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln556"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader387:2  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader387:3  %v318 = add i5 %v318_0, 1

]]></Node>
<StgValue><ssdm name="v318"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader387:4  br i1 %icmp_ln556, label %.preheader384.preheader, label %.preheader386.preheader

]]></Node>
<StgValue><ssdm name="br_ln556"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader386.preheader:0  %tmp_29 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v318_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="9" op_0_bw="8">
<![CDATA[
.preheader386.preheader:1  %zext_ln203_12 = zext i8 %tmp_29 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader386.preheader:2  %tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v318_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="6">
<![CDATA[
.preheader386.preheader:3  %zext_ln203_13 = zext i6 %tmp_30 to i9

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader386.preheader:4  %sub_ln203_5 = sub i9 %zext_ln203_12, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="sub_ln203_5"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="9">
<![CDATA[
.preheader386.preheader:5  %sext_ln203_4 = sext i9 %sub_ln203_5 to i10

]]></Node>
<StgValue><ssdm name="sext_ln203_4"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
.preheader386.preheader:6  br label %.preheader386

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln556" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader384.preheader:0  call fastcc void @cache_update([7680 x i32]* %v269_V, [1536 x i32]* %k_embed_0_V, [9216 x i32]* %updated_k_cache_V)

]]></Node>
<StgValue><ssdm name="call_ln563"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="339" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader386:0  %v319_0 = phi i3 [ 0, %.preheader386.preheader ], [ %v319, %.preheader386.loopexit ]

]]></Node>
<StgValue><ssdm name="v319_0"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader386:1  %icmp_ln557 = icmp eq i3 %v319_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln557"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader386:2  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader386:3  %v319 = add i3 %v319_0, 1

]]></Node>
<StgValue><ssdm name="v319"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader386:4  br i1 %icmp_ln557, label %.preheader387.loopexit, label %.preheader385.preheader

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="3">
<![CDATA[
.preheader385.preheader:0  %zext_ln203_16 = zext i3 %v319_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader385.preheader:1  %add_ln203_8 = add i10 %zext_ln203_16, %sext_ln203_4

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="10">
<![CDATA[
.preheader385.preheader:2  %trunc_ln203_1 = trunc i10 %add_ln203_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
.preheader385.preheader:3  %p_shl_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln203_1, i7 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
.preheader385.preheader:4  %p_shl2_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln203_8, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader385.preheader:5  %sub_ln203_8 = sub i15 %p_shl_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="sub_ln203_8"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
.preheader385.preheader:6  br label %.preheader385

]]></Node>
<StgValue><ssdm name="br_ln558"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
.preheader387.loopexit:0  br label %.preheader387

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="352" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader385:0  %v320_0 = phi i7 [ %v320, %7 ], [ 0, %.preheader385.preheader ]

]]></Node>
<StgValue><ssdm name="v320_0"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader385:1  %icmp_ln558 = icmp eq i7 %v320_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln558"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader385:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader385:3  %v320 = add i7 %v320_0, 1

]]></Node>
<StgValue><ssdm name="v320"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader385:4  br i1 %icmp_ln558, label %.preheader386.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln558"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="15" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_20 = zext i7 %v320_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln203_11 = add i15 %sub_ln203_8, %zext_ln203_20

]]></Node>
<StgValue><ssdm name="add_ln203_11"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="15">
<![CDATA[
:2  %zext_ln203_21 = zext i15 %add_ln203_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %updated_v_cache_V_ad = getelementptr [9216 x i32]* %updated_v_cache_V, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="updated_v_cache_V_ad"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store i32 0, i32* %updated_v_cache_V_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln559"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader385

]]></Node>
<StgValue><ssdm name="br_ln558"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln558" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
.preheader386.loopexit:0  br label %.preheader386

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="364" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader384.preheader:0  call fastcc void @cache_update([7680 x i32]* %v269_V, [1536 x i32]* %k_embed_0_V, [9216 x i32]* %updated_k_cache_V)

]]></Node>
<StgValue><ssdm name="call_ln563"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="365" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader384.preheader:1  call fastcc void @cache_update([7680 x i32]* %v270_V, [1536 x i32]* @v_proj_V_0, [9216 x i32]* %updated_v_cache_V)

]]></Node>
<StgValue><ssdm name="call_ln564"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader384.preheader:2  call fastcc void @transpose_last_two_d([9216 x i32]* %updated_k_cache_V, [9216 x i32]* @k_proj_transposed_V)

]]></Node>
<StgValue><ssdm name="call_ln573"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="367" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
.preheader384.preheader:1  call fastcc void @cache_update([7680 x i32]* %v270_V, [1536 x i32]* @v_proj_V_0, [9216 x i32]* %updated_v_cache_V)

]]></Node>
<StgValue><ssdm name="call_ln564"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.preheader384.preheader:2  call fastcc void @transpose_last_two_d([9216 x i32]* %updated_k_cache_V, [9216 x i32]* @k_proj_transposed_V)

]]></Node>
<StgValue><ssdm name="call_ln573"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
.preheader384.preheader:3  br label %.preheader381

]]></Node>
<StgValue><ssdm name="br_ln575"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="370" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader381:0  %v326_0 = phi i5 [ 0, %.preheader384.preheader ], [ %v326, %.preheader381.loopexit ]

]]></Node>
<StgValue><ssdm name="v326_0"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader381:1  %icmp_ln575 = icmp eq i5 %v326_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln575"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader381:2  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader381:3  %v326 = add i5 %v326_0, 1

]]></Node>
<StgValue><ssdm name="v326"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader381:4  br i1 %icmp_ln575, label %ap_fixed_base.exit, label %.preheader380.preheader

]]></Node>
<StgValue><ssdm name="br_ln575"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader380.preheader:0  %tmp_31 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v326_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader380.preheader:1  %tmp_32 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v326_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="6">
<![CDATA[
.preheader380.preheader:2  %zext_ln203_15 = zext i6 %tmp_32 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader380.preheader:3  %sub_ln203_7 = sub i8 %tmp_31, %zext_ln203_15

]]></Node>
<StgValue><ssdm name="sub_ln203_7"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
.preheader380.preheader:4  br label %.preheader379.0

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln575" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit:0  call fastcc void @GEMM_3D_float([1536 x i32]* %q_embed_0_V, [96 x i32]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln582"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="381" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader379.0:0  %v328_0_0 = phi i3 [ %add_ln577, %8 ], [ 0, %.preheader380.preheader ]

]]></Node>
<StgValue><ssdm name="v328_0_0"/></StgValue>
</operation>

<operation id="382" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader379.0:1  %icmp_ln577 = icmp eq i3 %v328_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln577"/></StgValue>
</operation>

<operation id="383" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader379.0:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="384" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader379.0:3  %add_ln577 = add i3 %v328_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln577"/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader379.0:4  br i1 %icmp_ln577, label %.preheader381.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln203_19 = zext i3 %v328_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln203_10 = add i8 %sub_ln203_7, %zext_ln203_19

]]></Node>
<StgValue><ssdm name="add_ln203_10"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln203_5 = sext i8 %add_ln203_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_5"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_weights_0_V_ad = getelementptr [96 x i32]* %attn_weights_0_V, i64 0, i64 %sext_ln203_5

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_ad"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store i32 0, i32* %attn_weights_0_V_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln578"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader379.0

]]></Node>
<StgValue><ssdm name="br_ln577"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln577" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
.preheader381.loopexit:0  br label %.preheader381

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="393" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit:0  call fastcc void @GEMM_3D_float([1536 x i32]* %q_embed_0_V, [96 x i32]* %attn_weights_0_V)

]]></Node>
<StgValue><ssdm name="call_ln582"/></StgValue>
</operation>

<operation id="394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="395" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i10_0 = phi i5 [ 0, %ap_fixed_base.exit ], [ %i10, %l_S_j_0_j9_end ]

]]></Node>
<StgValue><ssdm name="i10_0"/></StgValue>
</operation>

<operation id="396" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln585 = icmp eq i5 %i10_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="397" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="398" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i10 = add i5 %i10_0, 1

]]></Node>
<StgValue><ssdm name="i10"/></StgValue>
</operation>

<operation id="399" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln585, label %.preheader376.preheader, label %l_S_j_0_j9_begin

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="400" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_0_j9_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str49) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln585"/></StgValue>
</operation>

<operation id="401" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
l_S_j_0_j9_begin:1  %tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i10_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="402" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
l_S_j_0_j9_begin:2  %tmp_34 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i10_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="403" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="6">
<![CDATA[
l_S_j_0_j9_begin:3  %zext_ln588 = zext i6 %tmp_34 to i8

]]></Node>
<StgValue><ssdm name="zext_ln588"/></StgValue>
</operation>

<operation id="404" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
l_S_j_0_j9_begin:4  %sub_ln588 = sub i8 %tmp_33, %zext_ln588

]]></Node>
<StgValue><ssdm name="sub_ln588"/></StgValue>
</operation>

<operation id="405" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_0_j9_begin:5  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j9_begin:6  br label %10

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
.preheader376.preheader:0  br label %.preheader376

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="408" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k9_0_0 = phi i3 [ 0, %l_S_j_0_j9_begin ], [ %add_ln587, %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]

]]></Node>
<StgValue><ssdm name="k9_0_0"/></StgValue>
</operation>

<operation id="409" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln587 = icmp eq i3 %k9_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln587"/></StgValue>
</operation>

<operation id="410" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="411" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln587 = add i3 %k9_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln587"/></StgValue>
</operation>

<operation id="412" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln587, label %l_S_j_0_j9_end, label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>

<operation id="413" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:1  %zext_ln588_1 = zext i3 %k9_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln588_1"/></StgValue>
</operation>

<operation id="414" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:2  %add_ln588 = add i8 %sub_ln588, %zext_ln588_1

]]></Node>
<StgValue><ssdm name="add_ln588"/></StgValue>
</operation>

<operation id="415" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="8">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:3  %sext_ln588 = sext i8 %add_ln588 to i64

]]></Node>
<StgValue><ssdm name="sext_ln588"/></StgValue>
</operation>

<operation id="416" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:4  %attn_weights_0_V_ad_1 = getelementptr [96 x i32]* %attn_weights_0_V, i64 0, i64 %sext_ln588

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_ad_1"/></StgValue>
</operation>

<operation id="417" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:5  %attn_weights_0_V_lo = load i32* %attn_weights_0_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_lo"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_0_j9_end:0  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str50, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="419" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln587" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_0_j9_end:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="420" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="7">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:5  %attn_weights_0_V_lo = load i32* %attn_weights_0_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="attn_weights_0_V_lo"/></StgValue>
</operation>

<operation id="421" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:10  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %attn_weights_0_V_lo, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="12">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:6  %shl_ln = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %attn_weights_0_V_lo, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="89" op_0_bw="44">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:7  %sext_ln1148 = sext i44 %shl_ln to i89

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:8  %mul_ln1148 = mul i89 28728234441515, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="425" st_id="37" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:8  %mul_ln1148 = mul i89 28728234441515, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="426" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="29" op_0_bw="29" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:12  %tmp_170 = call i29 @_ssdm_op_PartSelect.i29.i89.i32.i32(i89 %mul_ln1148, i32 60, i32 88)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="427" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="89" op_0_bw="89" op_1_bw="89">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:9  %sub_ln1148 = sub i89 0, %mul_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="29" op_0_bw="29" op_1_bw="89" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:11  %tmp_169 = call i29 @_ssdm_op_PartSelect.i29.i89.i32.i32(i89 %sub_ln1148, i32 60, i32 88)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="429" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:13  %select_ln1148 = select i1 %tmp_168, i29 %tmp_169, i29 %tmp_170

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="430" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln587"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="29">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:14  %sext_ln703 = sext i29 %select_ln1148 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:15  %sub_ln703 = sub i32 0, %sext_ln703

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="433" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="29">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:16  %sext_ln703_65 = sext i29 %select_ln1148 to i32

]]></Node>
<StgValue><ssdm name="sext_ln703_65"/></StgValue>
</operation>

<operation id="434" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:17  %select_ln1148_2 = select i1 %tmp_168, i32 %sub_ln703, i32 %sext_ln703_65

]]></Node>
<StgValue><ssdm name="select_ln1148_2"/></StgValue>
</operation>

<operation id="435" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:18  store i32 %select_ln1148_2, i32* %attn_weights_0_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln591"/></StgValue>
</operation>

<operation id="436" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0:19  br label %10

]]></Node>
<StgValue><ssdm name="br_ln587"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="437" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader376:0  %v346_0 = phi i5 [ %v346, %.preheader376.loopexit ], [ 0, %.preheader376.preheader ]

]]></Node>
<StgValue><ssdm name="v346_0"/></StgValue>
</operation>

<operation id="438" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader376:1  %icmp_ln613 = icmp eq i5 %v346_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln613"/></StgValue>
</operation>

<operation id="439" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader376:2  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="440" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader376:3  %v346 = add i5 %v346_0, 1

]]></Node>
<StgValue><ssdm name="v346"/></StgValue>
</operation>

<operation id="441" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader376:4  br i1 %icmp_ln613, label %.preheader373.preheader, label %.preheader375.preheader

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="442" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader375.preheader:0  %tmp_35 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %v346_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader375.preheader:1  %tmp_36 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %v346_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="444" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="6">
<![CDATA[
.preheader375.preheader:2  %zext_ln203_22 = zext i6 %tmp_36 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="445" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader375.preheader:3  %sub_ln203_9 = sub i8 %tmp_35, %zext_ln203_22

]]></Node>
<StgValue><ssdm name="sub_ln203_9"/></StgValue>
</operation>

<operation id="446" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
.preheader375.preheader:4  br label %.preheader374.0

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="447" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln613" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50" op_13_bw="0">
<![CDATA[
.preheader373.preheader:0  call fastcc void @softmax([96 x i32]* %attn_weights_0_V, [96 x i32]* %softmax_attn_weights)

]]></Node>
<StgValue><ssdm name="call_ln620"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="448" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader374.0:0  %v348_0_0 = phi i3 [ %add_ln615, %11 ], [ 0, %.preheader375.preheader ]

]]></Node>
<StgValue><ssdm name="v348_0_0"/></StgValue>
</operation>

<operation id="449" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader374.0:1  %icmp_ln615 = icmp eq i3 %v348_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln615"/></StgValue>
</operation>

<operation id="450" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader374.0:2  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="451" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader374.0:3  %add_ln615 = add i3 %v348_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln615"/></StgValue>
</operation>

<operation id="452" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader374.0:4  br i1 %icmp_ln615, label %.preheader376.loopexit, label %11

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="453" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln203_24 = zext i3 %v348_0_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_24"/></StgValue>
</operation>

<operation id="454" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln203_12 = add i8 %sub_ln203_9, %zext_ln203_24

]]></Node>
<StgValue><ssdm name="add_ln203_12"/></StgValue>
</operation>

<operation id="455" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="8">
<![CDATA[
:2  %sext_ln203_6 = sext i8 %add_ln203_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_6"/></StgValue>
</operation>

<operation id="456" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %softmax_attn_weights_1 = getelementptr [96 x i32]* %softmax_attn_weights, i64 0, i64 %sext_ln203_6

]]></Node>
<StgValue><ssdm name="softmax_attn_weights_1"/></StgValue>
</operation>

<operation id="457" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store i32 0, i32* %softmax_attn_weights_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln616"/></StgValue>
</operation>

<operation id="458" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader374.0

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="459" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln615" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
.preheader376.loopexit:0  br label %.preheader376

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="460" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="6" op_4_bw="67" op_5_bw="63" op_6_bw="60" op_7_bw="55" op_8_bw="50" op_9_bw="7" op_10_bw="32" op_11_bw="46" op_12_bw="50" op_13_bw="0">
<![CDATA[
.preheader373.preheader:0  call fastcc void @softmax([96 x i32]* %attn_weights_0_V, [96 x i32]* %softmax_attn_weights)

]]></Node>
<StgValue><ssdm name="call_ln620"/></StgValue>
</operation>

<operation id="461" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
.preheader373.preheader:1  br label %.preheader373

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="462" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader373:0  %v350_0 = phi i5 [ 0, %.preheader373.preheader ], [ %v350, %.preheader373.loopexit ]

]]></Node>
<StgValue><ssdm name="v350_0"/></StgValue>
</operation>

<operation id="463" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader373:1  %icmp_ln622 = icmp eq i5 %v350_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln622"/></StgValue>
</operation>

<operation id="464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader373:2  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader373:3  %v350 = add i5 %v350_0, 1

]]></Node>
<StgValue><ssdm name="v350"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader373:4  br i1 %icmp_ln622, label %.preheader370.preheader, label %.preheader372.preheader

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="467" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
.preheader372.preheader:0  %tmp_37 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v350_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="468" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader372.preheader:1  %tmp_38 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v350_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="469" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="10">
<![CDATA[
.preheader372.preheader:2  %zext_ln203_23 = zext i10 %tmp_38 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="470" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader372.preheader:3  %sub_ln203_10 = sub i12 %tmp_37, %zext_ln203_23

]]></Node>
<StgValue><ssdm name="sub_ln203_10"/></StgValue>
</operation>

<operation id="471" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
.preheader372.preheader:4  br label %.preheader371.0

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>

<operation id="472" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln622" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader370.preheader:0  call fastcc void @GEMM_3D_float2([96 x i32]* %softmax_attn_weights, [9216 x i32]* %updated_v_cache_V, [1536 x i32]* %attn_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln629"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="473" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader371.0:0  %v352_0_0 = phi i7 [ %add_ln624, %12 ], [ 0, %.preheader372.preheader ]

]]></Node>
<StgValue><ssdm name="v352_0_0"/></StgValue>
</operation>

<operation id="474" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader371.0:1  %icmp_ln624 = icmp eq i7 %v352_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln624"/></StgValue>
</operation>

<operation id="475" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader371.0:2  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="476" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader371.0:3  %add_ln624 = add i7 %v352_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln624"/></StgValue>
</operation>

<operation id="477" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader371.0:4  br i1 %icmp_ln624, label %.preheader373.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>

<operation id="478" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="7">
<![CDATA[
:0  %zext_ln203_25 = zext i7 %v352_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_25"/></StgValue>
</operation>

<operation id="479" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln203_13 = add i12 %sub_ln203_10, %zext_ln203_25

]]></Node>
<StgValue><ssdm name="add_ln203_13"/></StgValue>
</operation>

<operation id="480" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln203_7 = sext i12 %add_ln203_13 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_7"/></StgValue>
</operation>

<operation id="481" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_V_add = getelementptr [1536 x i32]* %attn_output_0_V, i64 0, i64 %sext_ln203_7

]]></Node>
<StgValue><ssdm name="attn_output_0_V_add"/></StgValue>
</operation>

<operation id="482" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:4  store i32 0, i32* %attn_output_0_V_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln625"/></StgValue>
</operation>

<operation id="483" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader371.0

]]></Node>
<StgValue><ssdm name="br_ln624"/></StgValue>
</operation>

<operation id="484" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
.preheader373.loopexit:0  br label %.preheader373

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="485" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.preheader370.preheader:0  call fastcc void @GEMM_3D_float2([96 x i32]* %softmax_attn_weights, [9216 x i32]* %updated_v_cache_V, [1536 x i32]* %attn_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln629"/></StgValue>
</operation>

<operation id="486" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
.preheader370.preheader:1  br label %.preheader369.0

]]></Node>
<StgValue><ssdm name="br_ln632"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="487" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader369.0:0  %v355_0_0 = phi i11 [ %add_ln632, %13 ], [ 0, %.preheader370.preheader ]

]]></Node>
<StgValue><ssdm name="v355_0_0"/></StgValue>
</operation>

<operation id="488" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader369.0:1  %icmp_ln632 = icmp eq i11 %v355_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln632"/></StgValue>
</operation>

<operation id="489" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader369.0:2  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="490" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader369.0:3  %add_ln632 = add i11 %v355_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln632"/></StgValue>
</operation>

<operation id="491" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader369.0:4  br i1 %icmp_ln632, label %l_S_s_6_s4_begin, label %13

]]></Node>
<StgValue><ssdm name="br_ln632"/></StgValue>
</operation>

<operation id="492" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln633 = zext i11 %v355_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln633"/></StgValue>
</operation>

<operation id="493" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %attn_output_2D_V_add = getelementptr [1536 x i32]* %attn_output_2D_V, i64 0, i64 %zext_ln633

]]></Node>
<StgValue><ssdm name="attn_output_2D_V_add"/></StgValue>
</operation>

<operation id="494" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %attn_output_2D_V_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="495" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader369.0

]]></Node>
<StgValue><ssdm name="br_ln632"/></StgValue>
</operation>

<operation id="496" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_s_6_s4_begin:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="497" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln632" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_6_s4_begin:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="498" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %h7_0_0 = phi i5 [ 0, %l_S_s_6_s4_begin ], [ %add_ln637, %l_S_h_6_h7_end ]

]]></Node>
<StgValue><ssdm name="h7_0_0"/></StgValue>
</operation>

<operation id="499" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln637 = icmp eq i5 %h7_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln637"/></StgValue>
</operation>

<operation id="500" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="501" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln637 = add i5 %h7_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln637"/></StgValue>
</operation>

<operation id="502" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln637, label %l_S_s_6_s4_end, label %l_S_h_6_h7_begin

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_h_6_h7_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str56) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln637"/></StgValue>
</operation>

<operation id="504" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_h_6_h7_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str56)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="505" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
l_S_h_6_h7_begin:2  %tmp_39 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h7_0_0, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_S_h_6_h7_begin:3  %tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h7_0_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="10">
<![CDATA[
l_S_h_6_h7_begin:4  %zext_ln639 = zext i10 %tmp_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln639"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_6_h7_begin:5  %sub_ln639 = sub i12 %tmp_39, %zext_ln639

]]></Node>
<StgValue><ssdm name="sub_ln639"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="4" op_0_bw="5">
<![CDATA[
l_S_h_6_h7_begin:6  %trunc_ln640 = trunc i5 %h7_0_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln640"/></StgValue>
</operation>

<operation id="510" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
l_S_h_6_h7_begin:7  %shl_ln3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln640, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="511" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="11">
<![CDATA[
l_S_h_6_h7_begin:8  %zext_ln640_1 = zext i11 %shl_ln3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln640_1"/></StgValue>
</operation>

<operation id="512" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
l_S_h_6_h7_begin:9  %shl_ln640_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln640, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln640_1"/></StgValue>
</operation>

<operation id="513" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="9">
<![CDATA[
l_S_h_6_h7_begin:10  %zext_ln640_2 = zext i9 %shl_ln640_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln640_2"/></StgValue>
</operation>

<operation id="514" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
l_S_h_6_h7_begin:11  %sub_ln640 = sub i12 %zext_ln640_1, %zext_ln640_2

]]></Node>
<StgValue><ssdm name="sub_ln640"/></StgValue>
</operation>

<operation id="515" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_6_h7_begin:12  br label %15

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="516" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_s_6_s4_end:0  %empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str55, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="517" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
l_S_s_6_s4_end:1  br label %.preheader366.0

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="518" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %d4_0_0 = phi i7 [ 0, %l_S_h_6_h7_begin ], [ %add_ln638, %16 ]

]]></Node>
<StgValue><ssdm name="d4_0_0"/></StgValue>
</operation>

<operation id="519" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="7">
<![CDATA[
:1  %zext_ln638 = zext i7 %d4_0_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln638"/></StgValue>
</operation>

<operation id="520" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln638 = icmp eq i7 %d4_0_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="521" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="522" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln638 = add i7 %d4_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln638"/></StgValue>
</operation>

<operation id="523" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln638, label %l_S_h_6_h7_end, label %16

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="524" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln639 = add i12 %sub_ln639, %zext_ln638

]]></Node>
<StgValue><ssdm name="add_ln639"/></StgValue>
</operation>

<operation id="525" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="12">
<![CDATA[
:2  %sext_ln639 = sext i12 %add_ln639 to i64

]]></Node>
<StgValue><ssdm name="sext_ln639"/></StgValue>
</operation>

<operation id="526" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %attn_output_0_V_add_1 = getelementptr [1536 x i32]* %attn_output_0_V, i64 0, i64 %sext_ln639

]]></Node>
<StgValue><ssdm name="attn_output_0_V_add_1"/></StgValue>
</operation>

<operation id="527" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_V_loa = load i32* %attn_output_0_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_V_loa"/></StgValue>
</operation>

<operation id="528" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %add_ln640 = add i12 %zext_ln638, %sub_ln640

]]></Node>
<StgValue><ssdm name="add_ln640"/></StgValue>
</operation>

<operation id="529" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_h_6_h7_end:0  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str56, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="530" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
l_S_h_6_h7_end:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="531" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str57) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln638"/></StgValue>
</operation>

<operation id="532" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="11">
<![CDATA[
:4  %attn_output_0_V_loa = load i32* %attn_output_0_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="attn_output_0_V_loa"/></StgValue>
</operation>

<operation id="533" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="12">
<![CDATA[
:6  %sext_ln640 = sext i12 %add_ln640 to i32

]]></Node>
<StgValue><ssdm name="sext_ln640"/></StgValue>
</operation>

<operation id="534" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="32">
<![CDATA[
:7  %zext_ln640 = zext i32 %sext_ln640 to i64

]]></Node>
<StgValue><ssdm name="zext_ln640"/></StgValue>
</operation>

<operation id="535" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %attn_output_2D_V_add_1 = getelementptr [1536 x i32]* %attn_output_2D_V, i64 0, i64 %zext_ln640

]]></Node>
<StgValue><ssdm name="attn_output_2D_V_add_1"/></StgValue>
</operation>

<operation id="536" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:9  store i32 %attn_output_0_V_loa, i32* %attn_output_2D_V_add_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln640"/></StgValue>
</operation>

<operation id="537" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %15

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="538" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader366.0:0  %v362_0_0 = phi i11 [ %add_ln646, %17 ], [ 0, %l_S_s_6_s4_end ]

]]></Node>
<StgValue><ssdm name="v362_0_0"/></StgValue>
</operation>

<operation id="539" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader366.0:1  %icmp_ln646 = icmp eq i11 %v362_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln646"/></StgValue>
</operation>

<operation id="540" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader366.0:2  %empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="541" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader366.0:3  %add_ln646 = add i11 %v362_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln646"/></StgValue>
</operation>

<operation id="542" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader366.0:4  br i1 %icmp_ln646, label %.preheader363.preheader, label %17

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>

<operation id="543" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln647 = zext i11 %v362_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="544" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rms_attn_output_0_V_1 = getelementptr [1536 x i32]* %rms_attn_output_0_V, i64 0, i64 %zext_ln647

]]></Node>
<StgValue><ssdm name="rms_attn_output_0_V_1"/></StgValue>
</operation>

<operation id="545" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %rms_attn_output_0_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>

<operation id="546" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader366.0

]]></Node>
<StgValue><ssdm name="br_ln646"/></StgValue>
</operation>

<operation id="547" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln646" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="67" op_6_bw="63" op_7_bw="60" op_8_bw="55" op_9_bw="50" op_10_bw="7" op_11_bw="32" op_12_bw="46" op_13_bw="50">
<![CDATA[
.preheader363.preheader:0  call fastcc void @rms_norm([1536 x i32]* %attn_output_2D_V, [1536 x i32]* %v268_V, [1536 x i32]* %rms_attn_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="548" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="67" op_6_bw="63" op_7_bw="60" op_8_bw="55" op_9_bw="50" op_10_bw="7" op_11_bw="32" op_12_bw="46" op_13_bw="50">
<![CDATA[
.preheader363.preheader:0  call fastcc void @rms_norm([1536 x i32]* %attn_output_2D_V, [1536 x i32]* %v268_V, [1536 x i32]* %rms_attn_output_0_V)

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="549" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="0" op_99_bw="0">
<![CDATA[
.preheader363.preheader:1  %final_scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_attn_output_0_V, [16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="550" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="0" op_99_bw="0">
<![CDATA[
.preheader363.preheader:1  %final_scales_0_V = call fastcc i32 @quantize_activation([1536 x i32]* %rms_attn_output_0_V, [16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28)

]]></Node>
<StgValue><ssdm name="final_scales_0_V"/></StgValue>
</operation>

<operation id="551" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
.preheader363.preheader:2  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="552" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.0:0  %v371_0_0 = phi i11 [ %add_ln666, %18 ], [ 0, %.preheader363.preheader ]

]]></Node>
<StgValue><ssdm name="v371_0_0"/></StgValue>
</operation>

<operation id="553" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:1  %icmp_ln666 = icmp eq i11 %v371_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln666"/></StgValue>
</operation>

<operation id="554" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="555" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0:3  %add_ln666 = add i11 %v371_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln666"/></StgValue>
</operation>

<operation id="556" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln666, label %19, label %18

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="557" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln667 = zext i11 %v371_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln667"/></StgValue>
</operation>

<operation id="558" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %v272_V_addr = getelementptr [1536 x i32]* %v272_V, i64 0, i64 %zext_ln667

]]></Node>
<StgValue><ssdm name="v272_V_addr"/></StgValue>
</operation>

<operation id="559" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:2  store i32 0, i32* %v272_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln667"/></StgValue>
</operation>

<operation id="560" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="561" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln666" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32" op_124_bw="32">
<![CDATA[
:0  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28, i32 %final_scales_0_V, [24576 x i8]* %v263_0, [24576 x i8]* %v263_1, [24576 x i8]* %v263_2, [24576 x i8]* %v263_3, [24576 x i8]* %v263_4, [24576 x i8]* %v263_5, [24576 x i8]* %v263_6, [24576 x i8]* %v263_7, [24576 x i8]* %v263_8, [24576 x i8]* %v263_9, [24576 x i8]* %v263_10, [24576 x i8]* %v263_11, [24576 x i8]* %v263_12, [24576 x i8]* %v263_13, [24576 x i8]* %v263_14, [24576 x i8]* %v263_15, [24576 x i8]* %v263_16, [24576 x i8]* %v263_17, [24576 x i8]* %v263_18, [24576 x i8]* %v263_19, [24576 x i8]* %v263_20, [24576 x i8]* %v263_21, [24576 x i8]* %v263_22, [24576 x i8]* %v263_23, i32 %v264_V_read, [1536 x i32]* %v272_V)

]]></Node>
<StgValue><ssdm name="call_ln670"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="562" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="32" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="32" op_123_bw="32" op_124_bw="32">
<![CDATA[
:0  call fastcc void @linear_forward_no_mu([16 x i8]* @quantized_final_outp_95, [16 x i8]* @quantized_final_outp_94, [16 x i8]* @quantized_final_outp_93, [16 x i8]* @quantized_final_outp_92, [16 x i8]* @quantized_final_outp_91, [16 x i8]* @quantized_final_outp_90, [16 x i8]* @quantized_final_outp_89, [16 x i8]* @quantized_final_outp_88, [16 x i8]* @quantized_final_outp_47, [16 x i8]* @quantized_final_outp_46, [16 x i8]* @quantized_final_outp_45, [16 x i8]* @quantized_final_outp_44, [16 x i8]* @quantized_final_outp_27, [16 x i8]* @quantized_final_outp_26, [16 x i8]* @quantized_final_outp_25, [16 x i8]* @quantized_final_outp_24, [16 x i8]* @quantized_final_outp_23, [16 x i8]* @quantized_final_outp_22, [16 x i8]* @quantized_final_outp_21, [16 x i8]* @quantized_final_outp_20, [16 x i8]* @quantized_final_outp_19, [16 x i8]* @quantized_final_outp_18, [16 x i8]* @quantized_final_outp_17, [16 x i8]* @quantized_final_outp_16, [16 x i8]* @quantized_final_outp_15, [16 x i8]* @quantized_final_outp_14, [16 x i8]* @quantized_final_outp_13, [16 x i8]* @quantized_final_outp_12, [16 x i8]* @quantized_final_outp_11, [16 x i8]* @quantized_final_outp_10, [16 x i8]* @quantized_final_outp_9, [16 x i8]* @quantized_final_outp_8, [16 x i8]* @quantized_final_outp_7, [16 x i8]* @quantized_final_outp_6, [16 x i8]* @quantized_final_outp_5, [16 x i8]* @quantized_final_outp_4, [16 x i8]* @quantized_final_outp_3, [16 x i8]* @quantized_final_outp_2, [16 x i8]* @quantized_final_outp_1, [16 x i8]* @quantized_final_outp, [16 x i8]* @quantized_final_outp_87, [16 x i8]* @quantized_final_outp_86, [16 x i8]* @quantized_final_outp_85, [16 x i8]* @quantized_final_outp_84, [16 x i8]* @quantized_final_outp_83, [16 x i8]* @quantized_final_outp_82, [16 x i8]* @quantized_final_outp_81, [16 x i8]* @quantized_final_outp_80, [16 x i8]* @quantized_final_outp_79, [16 x i8]* @quantized_final_outp_78, [16 x i8]* @quantized_final_outp_77, [16 x i8]* @quantized_final_outp_76, [16 x i8]* @quantized_final_outp_75, [16 x i8]* @quantized_final_outp_74, [16 x i8]* @quantized_final_outp_73, [16 x i8]* @quantized_final_outp_72, [16 x i8]* @quantized_final_outp_71, [16 x i8]* @quantized_final_outp_70, [16 x i8]* @quantized_final_outp_69, [16 x i8]* @quantized_final_outp_68, [16 x i8]* @quantized_final_outp_67, [16 x i8]* @quantized_final_outp_66, [16 x i8]* @quantized_final_outp_65, [16 x i8]* @quantized_final_outp_64, [16 x i8]* @quantized_final_outp_63, [16 x i8]* @quantized_final_outp_62, [16 x i8]* @quantized_final_outp_61, [16 x i8]* @quantized_final_outp_60, [16 x i8]* @quantized_final_outp_59, [16 x i8]* @quantized_final_outp_58, [16 x i8]* @quantized_final_outp_57, [16 x i8]* @quantized_final_outp_56, [16 x i8]* @quantized_final_outp_55, [16 x i8]* @quantized_final_outp_54, [16 x i8]* @quantized_final_outp_53, [16 x i8]* @quantized_final_outp_52, [16 x i8]* @quantized_final_outp_51, [16 x i8]* @quantized_final_outp_50, [16 x i8]* @quantized_final_outp_49, [16 x i8]* @quantized_final_outp_48, [16 x i8]* @quantized_final_outp_43, [16 x i8]* @quantized_final_outp_42, [16 x i8]* @quantized_final_outp_41, [16 x i8]* @quantized_final_outp_40, [16 x i8]* @quantized_final_outp_39, [16 x i8]* @quantized_final_outp_38, [16 x i8]* @quantized_final_outp_37, [16 x i8]* @quantized_final_outp_36, [16 x i8]* @quantized_final_outp_35, [16 x i8]* @quantized_final_outp_34, [16 x i8]* @quantized_final_outp_33, [16 x i8]* @quantized_final_outp_32, [16 x i8]* @quantized_final_outp_31, [16 x i8]* @quantized_final_outp_30, [16 x i8]* @quantized_final_outp_29, [16 x i8]* @quantized_final_outp_28, i32 %final_scales_0_V, [24576 x i8]* %v263_0, [24576 x i8]* %v263_1, [24576 x i8]* %v263_2, [24576 x i8]* %v263_3, [24576 x i8]* %v263_4, [24576 x i8]* %v263_5, [24576 x i8]* %v263_6, [24576 x i8]* %v263_7, [24576 x i8]* %v263_8, [24576 x i8]* %v263_9, [24576 x i8]* %v263_10, [24576 x i8]* %v263_11, [24576 x i8]* %v263_12, [24576 x i8]* %v263_13, [24576 x i8]* %v263_14, [24576 x i8]* %v263_15, [24576 x i8]* %v263_16, [24576 x i8]* %v263_17, [24576 x i8]* %v263_18, [24576 x i8]* %v263_19, [24576 x i8]* %v263_20, [24576 x i8]* %v263_21, [24576 x i8]* %v263_22, [24576 x i8]* %v263_23, i32 %v264_V_read, [1536 x i32]* %v272_V)

]]></Node>
<StgValue><ssdm name="call_ln670"/></StgValue>
</operation>

<operation id="563" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln671"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
