// Seed: 1668971967
module module_0 (
    id_1
);
  output wire id_1;
  reg id_2;
  assign module_1.id_0 = 0;
  assign id_1 = id_2;
  assign id_2 = -1;
  for (id_3 = id_2; id_3 | 1 / id_3; id_2 = 1'b0) begin : LABEL_0
    wire id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd24,
    parameter id_1 = 32'd0
) (
    input tri1 _id_0,
    input uwire _id_1,
    output supply1 id_2
);
  wire id_4;
  wire [1  -  id_1 : -1] id_5;
  assign id_2 = -1;
  module_0 modCall_1 (id_5);
  logic [id_0 : -1 'b0] id_6 = id_4;
endmodule
