Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: BR_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BR_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BR_Top"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : BR_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\x7segbc.v" into library work
Parsing module <x7segbc>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ps2_receiver.v" into library work
Parsing module <ps2_receiver>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\startBtn.v" into library work
Parsing module <startBtn>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\side.v" into library work
Parsing module <side>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\police.v" into library work
Parsing module <police>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\explosion.v" into library work
Parsing module <explosion>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\car.v" into library work
Parsing module <car>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\background.v" into library work
Parsing module <background>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" into library work
Parsing module <Detector>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" into library work
Parsing module <Renderer>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Model.v" into library work
Parsing module <Model>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\BR_Top.v" into library work
Parsing module <BR_Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <BR_Top>.

Elaborating module <Renderer>.

Elaborating module <background>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\background.v" Line 39: Empty module <background> remains a black box.

Elaborating module <startBtn>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\startBtn.v" Line 39: Empty module <startBtn> remains a black box.

Elaborating module <side>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\side.v" Line 39: Empty module <side> remains a black box.

Elaborating module <car>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\car.v" Line 39: Empty module <car> remains a black box.

Elaborating module <police>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\police.v" Line 39: Empty module <police> remains a black box.

Elaborating module <explosion>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\explosion.v" Line 39: Empty module <explosion> remains a black box.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 129: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 130: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 131: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 135: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 136: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 137: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 159: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 160: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 161: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 165: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 166: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 167: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 189: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 190: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 191: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 195: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 196: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 197: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 219: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 220: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 221: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 225: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 226: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 227: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 249: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 250: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 251: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 255: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 256: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 257: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 279: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 280: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 281: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 285: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 286: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 287: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 305: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 306: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 307: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 311: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 312: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 313: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 337: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 338: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 339: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 343: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 344: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 345: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 367: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 368: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 369: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 373: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 374: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 375: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 397: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 398: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 399: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 403: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 404: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 405: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 427: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 428: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 429: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 433: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 434: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 435: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 457: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 458: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 459: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 463: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 464: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 465: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 487: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 488: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 489: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 493: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 494: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 495: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 527: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 528: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 529: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 539: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 540: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 541: Result of 9-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 545: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 546: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 547: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 555: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 556: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 557: Result of 7-bit expression is truncated to fit in 4-bit target.

Elaborating module <Controller>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:1127 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 95: Assignment to clk100 ignored, since the identifier is never used

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 37: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 38: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 52: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 81: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <ps2_receiver>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 145: Result of 21-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 147: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 148: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 152: Result of 20-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 158: Result of 21-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 170: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 177: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 182: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 185: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 190: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 193: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 198: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 201: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 206: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 209: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 214: Result of 17-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 219: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 222: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <Detector>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 48: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 49: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 50: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 51: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 53: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 54: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 55: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 58: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 59: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 60: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 63: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 64: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 65: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 66: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 68: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 69: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 70: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 71: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 73: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 74: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 75: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v" Line 76: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 579: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 581: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 583: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 585: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 587: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 597: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 604: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 611: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 618: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 625: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 653: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 658: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 663: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" Line 668: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <Model>.

Elaborating module <x7segbc>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\x7segbc.v" Line 118: Result of 21-bit expression is truncated to fit in 20-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BR_Top>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\BR_Top.v".
    Summary:
	no macro.
Unit <BR_Top> synthesized.

Synthesizing Unit <Renderer>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v".
        slide_x = 10
        slide_y = 40
        interval = 20
        lane_x = 96
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <GND_2_o_scroll[31]_add_0_OUT> created at line 79.
    Found 9-bit adder for signal <n0517> created at line 539.
    Found 9-bit adder for signal <n0519> created at line 540.
    Found 9-bit adder for signal <n0521> created at line 541.
    Found 7-bit adder for signal <n0552> created at line 555.
    Found 7-bit adder for signal <n0553> created at line 556.
    Found 7-bit adder for signal <n0554> created at line 557.
    Found 4x2-bit multiplier for signal <side_data[3]_PWR_2_o_MuLt_700_OUT> created at line 555.
    Found 4x2-bit multiplier for signal <side_data[7]_PWR_2_o_MuLt_703_OUT> created at line 556.
    Found 4x2-bit multiplier for signal <side_data[11]_PWR_2_o_MuLt_706_OUT> created at line 557.
WARNING:Xst:737 - Found 1-bit latch for signal <red<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <n0002> created at line 81
    Found 10-bit comparator greater for signal <pixel_x[9]_PWR_2_o_LessThan_8_o> created at line 81
    Found 10-bit comparator lessequal for signal <n0145> created at line 533
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_2_o_LessThan_469_o> created at line 533
    Found 10-bit comparator lessequal for signal <n0149> created at line 533
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_2_o_LessThan_471_o> created at line 533
    Found 10-bit comparator lessequal for signal <n0154> created at line 533
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_2_o_LessThan_473_o> created at line 533
    Found 10-bit comparator lessequal for signal <n0159> created at line 533
    Found 10-bit comparator greater for signal <pixel_x[9]_GND_2_o_LessThan_475_o> created at line 533
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_476_o> created at line 537
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_487_o> created at line 543
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_504_o> created at line 537
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_515_o> created at line 543
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_532_o> created at line 537
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_543_o> created at line 543
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_560_o> created at line 537
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_571_o> created at line 543
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_588_o> created at line 537
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_599_o> created at line 543
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_616_o> created at line 537
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_627_o> created at line 543
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_644_o> created at line 537
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_655_o> created at line 543
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_672_o> created at line 537
    Found 10-bit comparator greater for signal <dot_y[9]_GND_2_o_LessThan_683_o> created at line 543
    Found 10-bit comparator lessequal for signal <n0273> created at line 553
    Found 10-bit comparator greater for signal <pixel_x[9]_PWR_2_o_LessThan_700_o> created at line 553
    Summary:
	inferred   3 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred  12 Latch(s).
	inferred  28 Comparator(s).
	inferred 127 Multiplexer(s).
Unit <Renderer> synthesized.

Synthesizing Unit <mod_32u_9u>.
    Related source file is "".
    Found 41-bit adder for signal <GND_9_o_b[8]_add_1_OUT> created at line 0.
    Found 40-bit adder for signal <GND_9_o_b[8]_add_3_OUT> created at line 0.
    Found 39-bit adder for signal <GND_9_o_b[8]_add_5_OUT> created at line 0.
    Found 38-bit adder for signal <GND_9_o_b[8]_add_7_OUT> created at line 0.
    Found 37-bit adder for signal <GND_9_o_b[8]_add_9_OUT> created at line 0.
    Found 36-bit adder for signal <GND_9_o_b[8]_add_11_OUT> created at line 0.
    Found 35-bit adder for signal <GND_9_o_b[8]_add_13_OUT> created at line 0.
    Found 34-bit adder for signal <GND_9_o_b[8]_add_15_OUT> created at line 0.
    Found 33-bit adder for signal <GND_9_o_b[8]_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[8]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_9_o_add_65_OUT> created at line 0.
    Found 41-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_9u> synthesized.

Synthesizing Unit <div_9u_4u>.
    Related source file is "".
    Found 13-bit adder for signal <n0285> created at line 0.
    Found 13-bit adder for signal <GND_11_o_b[3]_add_1_OUT> created at line 0.
    Found 12-bit adder for signal <n0289> created at line 0.
    Found 12-bit adder for signal <GND_11_o_b[3]_add_3_OUT> created at line 0.
    Found 11-bit adder for signal <n0293> created at line 0.
    Found 11-bit adder for signal <GND_11_o_b[3]_add_5_OUT> created at line 0.
    Found 10-bit adder for signal <n0297> created at line 0.
    Found 10-bit adder for signal <GND_11_o_b[3]_add_7_OUT> created at line 0.
    Found 9-bit adder for signal <n0301> created at line 0.
    Found 9-bit adder for signal <a[8]_b[3]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <n0305> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_11_o_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <n0309> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_11_o_add_13_OUT[8:0]> created at line 0.
    Found 9-bit adder for signal <n0313> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_11_o_add_15_OUT[8:0]> created at line 0.
    Found 9-bit adder for signal <n0317> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_11_o_add_17_OUT[8:0]> created at line 0.
    Found 13-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_9u_4u> synthesized.

Synthesizing Unit <div_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_12_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_12_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_12_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_12_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_12_o_add_11_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_12_o_add_13_OUT[6:0]> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <div_7u_4u> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v".
        car_width = 60
        car_height = 100
        car_offset_left = 15
        car_offset_right = 5
        police_width = 64
        police_height = 100
        police_offset_left = 5
        police_offset_right = 5
        explode_width = 60
        explode_height = 60
        lane_x = 96
INFO:Xst:3210 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Controller.v" line 95: Output port <clk100> of the instance <div_unit> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <status>.
    Found 4-bit register for signal <direction>.
    Found 32-bit register for signal <cnt>.
    Found 25-bit register for signal <car_on_road>.
    Found 50-bit register for signal <n1222[49:0]>.
    Found 50-bit register for signal <n1223[49:0]>.
    Found 10-bit register for signal <explode_pos_x>.
    Found 10-bit register for signal <explode_pos_y>.
    Found 1-bit register for signal <explode_visible>.
    Found 32-bit register for signal <scroll>.
    Found 10-bit register for signal <mycar_pos_y>.
    Found 10-bit register for signal <mycar_pos_x>.
    Found 5-bit register for signal <num>.
    Found 1-bit register for signal <btn_visible>.
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk25m (rising_edge)                           |
    | Power Up State     | 1000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <n1230> created at line 147.
    Found 11-bit subtractor for signal <n1231> created at line 148.
    Found 10-bit subtractor for signal <mycar_x> created at line 164.
    Found 10-bit subtractor for signal <mycar_y> created at line 165.
    Found 12-bit subtractor for signal <GND_25_o_GND_25_o_sub_58_OUT> created at line 167.
    Found 10-bit subtractor for signal <obstacle_x<0>> created at line 176.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_66_OUT> created at line 177.
    Found 12-bit subtractor for signal <GND_25_o_GND_25_o_sub_71_OUT> created at line 179.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_74_OUT> created at line 180.
    Found 10-bit subtractor for signal <obstacle_x<1>> created at line 184.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_80_OUT> created at line 185.
    Found 12-bit subtractor for signal <GND_25_o_GND_25_o_sub_85_OUT> created at line 187.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_88_OUT> created at line 188.
    Found 10-bit subtractor for signal <obstacle_x<2>> created at line 192.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_94_OUT> created at line 193.
    Found 12-bit subtractor for signal <GND_25_o_GND_25_o_sub_99_OUT> created at line 195.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_102_OUT> created at line 196.
    Found 10-bit subtractor for signal <obstacle_x<3>> created at line 200.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_109_OUT> created at line 201.
    Found 12-bit subtractor for signal <GND_25_o_GND_25_o_sub_114_OUT> created at line 203.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_117_OUT> created at line 204.
    Found 10-bit subtractor for signal <obstacle_x<4>> created at line 208.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_124_OUT> created at line 209.
    Found 12-bit subtractor for signal <GND_25_o_GND_25_o_sub_129_OUT> created at line 211.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_132_OUT> created at line 212.
    Found 10-bit subtractor for signal <explode_x> created at line 218.
    Found 11-bit subtractor for signal <GND_25_o_GND_25_o_sub_139_OUT> created at line 219.
    Found 32-bit subtractor for signal <scroll[31]_GND_25_o_sub_409_OUT> created at line 642.
    Found 20-bit adder for signal <n1209> created at line 145.
    Found 19-bit adder for signal <n1210> created at line 152.
    Found 11-bit adder for signal <n1365> created at line 166.
    Found 11-bit adder for signal <n1470[10:0]> created at line 167.
    Found 11-bit adder for signal <n1371> created at line 169.
    Found 16-bit adder for signal <n1211> created at line 170.
    Found 32-bit adder for signal <n1241> created at line 177.
    Found 11-bit adder for signal <n1377> created at line 178.
    Found 11-bit adder for signal <n1482[10:0]> created at line 179.
    Found 16-bit adder for signal <n1212> created at line 182.
    Found 32-bit adder for signal <n1242> created at line 185.
    Found 11-bit adder for signal <n1391> created at line 186.
    Found 11-bit adder for signal <n1492[10:0]> created at line 187.
    Found 16-bit adder for signal <n1213> created at line 190.
    Found 32-bit adder for signal <n1243> created at line 193.
    Found 11-bit adder for signal <n1405> created at line 194.
    Found 11-bit adder for signal <n1502[10:0]> created at line 195.
    Found 16-bit adder for signal <n1214> created at line 198.
    Found 32-bit adder for signal <n1244> created at line 201.
    Found 11-bit adder for signal <n1418> created at line 202.
    Found 11-bit adder for signal <n1512[10:0]> created at line 203.
    Found 16-bit adder for signal <n1215> created at line 206.
    Found 32-bit adder for signal <n1245> created at line 209.
    Found 11-bit adder for signal <n1431> created at line 210.
    Found 11-bit adder for signal <n1522[10:0]> created at line 211.
    Found 16-bit adder for signal <n1216> created at line 214.
    Found 32-bit adder for signal <n1235> created at line 219.
    Found 11-bit adder for signal <n1445> created at line 220.
    Found 11-bit adder for signal <n1447> created at line 221.
    Found 16-bit adder for signal <explode_addr> created at line 222.
    Found 32-bit adder for signal <cnt[31]_GND_25_o_add_152_OUT> created at line 258.
    Found 32-bit adder for signal <cnt[31]_GND_25_o_add_153_OUT> created at line 260.
    Found 10-bit adder for signal <obstacle_pos_y[0][9]_GND_25_o_add_371_OUT> created at line 579.
    Found 10-bit adder for signal <obstacle_pos_y[1][9]_GND_25_o_add_373_OUT> created at line 581.
    Found 10-bit adder for signal <obstacle_pos_y[2][9]_GND_25_o_add_375_OUT> created at line 583.
    Found 10-bit adder for signal <obstacle_pos_y[3][9]_GND_25_o_add_377_OUT> created at line 585.
    Found 10-bit adder for signal <obstacle_pos_y[4][9]_GND_25_o_add_379_OUT> created at line 587.
    Found 10-bit adder for signal <mycar_pos_y[9]_GND_25_o_add_384_OUT> created at line 597.
    Found 10-bit adder for signal <obstacle_pos_y[2][9]_GND_25_o_add_390_OUT> created at line 611.
    Found 10-bit adder for signal <obstacle_pos_y[3][9]_GND_25_o_add_393_OUT> created at line 618.
    Found 10-bit adder for signal <obstacle_pos_y[4][9]_GND_25_o_add_396_OUT> created at line 625.
    Found 10-bit adder for signal <mycar_pos_y[9]_GND_25_o_add_419_OUT> created at line 658.
    Found 10-bit adder for signal <mycar_pos_x[9]_GND_25_o_add_427_OUT> created at line 668.
    Found 6-bit adder for signal <n1459> created at line 678.
    Found 10-bit subtractor for signal <GND_25_o_GND_25_o_sub_416_OUT<9:0>> created at line 653.
    Found 10-bit subtractor for signal <GND_25_o_GND_25_o_sub_424_OUT<9:0>> created at line 663.
    Found 11x9-bit multiplier for signal <n1461> created at line 145.
    Found 11x8-bit multiplier for signal <n1464> created at line 152.
    Found 10x6-bit multiplier for signal <n1473> created at line 170.
    Found 10x6-bit multiplier for signal <n1503> created at line 198.
    Found 10x6-bit multiplier for signal <n1513> created at line 206.
    Found 10x6-bit multiplier for signal <n1523> created at line 214.
    Found 6x5-bit multiplier for signal <PWR_24_o_num[4]_MuLt_139_OUT> created at line 219.
    Found 10x6-bit multiplier for signal <n1533> created at line 222.
    Found 10-bit comparator lessequal for signal <n0042> created at line 151
    Found 10-bit comparator greater for signal <pixel_x[9]_PWR_24_o_LessThan_42_o> created at line 151
    Found 10-bit comparator lessequal for signal <n0046> created at line 151
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_25_o_LessThan_44_o> created at line 151
    Found 11-bit comparator lessequal for signal <n0056> created at line 166
    Found 32-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_59_o> created at line 167
    Found 10-bit comparator lessequal for signal <n0062> created at line 168
    Found 11-bit comparator greater for signal <GND_25_o_BUS_0006_LessThan_62_o> created at line 169
    Found 11-bit comparator lessequal for signal <n0074> created at line 178
    Found 32-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_72_o> created at line 179
    Found 10-bit comparator greater for signal <GND_25_o_obstacle_pos_y[0][9]_LessThan_73_o> created at line 180
    Found 32-bit comparator lessequal for signal <n0083> created at line 180
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[0][9]_LessThan_77_o> created at line 181
    Found 11-bit comparator lessequal for signal <n0093> created at line 186
    Found 32-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_86_o> created at line 187
    Found 10-bit comparator greater for signal <GND_25_o_obstacle_pos_y[1][9]_LessThan_87_o> created at line 188
    Found 32-bit comparator lessequal for signal <n0102> created at line 188
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[1][9]_LessThan_91_o> created at line 189
    Found 11-bit comparator lessequal for signal <n0112> created at line 194
    Found 32-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_100_o> created at line 195
    Found 10-bit comparator greater for signal <GND_25_o_obstacle_pos_y[2][9]_LessThan_101_o> created at line 196
    Found 32-bit comparator lessequal for signal <n0121> created at line 196
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[2][9]_LessThan_105_o> created at line 197
    Found 11-bit comparator lessequal for signal <n0132> created at line 202
    Found 32-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_115_o> created at line 203
    Found 10-bit comparator greater for signal <GND_25_o_obstacle_pos_y[3][9]_LessThan_116_o> created at line 204
    Found 32-bit comparator lessequal for signal <n0141> created at line 204
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[3][9]_LessThan_120_o> created at line 205
    Found 11-bit comparator lessequal for signal <n0152> created at line 210
    Found 32-bit comparator greater for signal <GND_25_o_GND_25_o_LessThan_130_o> created at line 211
    Found 10-bit comparator greater for signal <GND_25_o_obstacle_pos_y[4][9]_LessThan_131_o> created at line 212
    Found 32-bit comparator lessequal for signal <n0161> created at line 212
    Found 10-bit comparator greater for signal <pixel_y[9]_obstacle_pos_y[4][9]_LessThan_135_o> created at line 213
    Found 10-bit comparator lessequal for signal <n0172> created at line 220
    Found 11-bit comparator greater for signal <GND_25_o_BUS_0029_LessThan_144_o> created at line 220
    Found 10-bit comparator lessequal for signal <n0177> created at line 221
    Found 11-bit comparator greater for signal <GND_25_o_BUS_0030_LessThan_147_o> created at line 221
    Found 10-bit comparator greater for signal <PWR_24_o_obstacle_pos_y[0][9]_LessThan_156_o> created at line 262
    Found 10-bit comparator greater for signal <PWR_24_o_obstacle_pos_y[1][9]_LessThan_185_o> created at line 318
    Found 10-bit comparator greater for signal <PWR_24_o_obstacle_pos_y[2][9]_LessThan_214_o> created at line 374
    Found 10-bit comparator greater for signal <PWR_24_o_obstacle_pos_y[3][9]_LessThan_263_o> created at line 440
    Found 10-bit comparator greater for signal <PWR_24_o_obstacle_pos_y[4][9]_LessThan_312_o> created at line 506
    Found 10-bit comparator greater for signal <GND_25_o_obstacle_pos_y[0][9]_LessThan_363_o> created at line 565
    Found 10-bit comparator greater for signal <GND_25_o_obstacle_pos_y[1][9]_LessThan_365_o> created at line 566
    Found 10-bit comparator greater for signal <GND_25_o_obstacle_pos_y[2][9]_LessThan_367_o> created at line 567
    Found 10-bit comparator greater for signal <GND_25_o_obstacle_pos_y[3][9]_LessThan_369_o> created at line 568
    Found 10-bit comparator greater for signal <n1169> created at line 652
    Found 10-bit comparator lessequal for signal <mycar_pos_y[9]_GND_25_o_LessThan_419_o> created at line 657
    Found 10-bit comparator greater for signal <n1178> created at line 662
    Found 10-bit comparator lessequal for signal <mycar_pos_x[9]_GND_25_o_LessThan_427_o> created at line 667
    Summary:
	inferred   8 Multiplier(s).
	inferred  68 Adder/Subtractor(s).
	inferred 240 D-type flip-flop(s).
	inferred  50 Comparator(s).
	inferred 789 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controller> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\clkdiv.v".
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_26_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v".
        hpixels = 800
        vlines = 525
        hbp = 144
        hfp = 784
        vbp = 35
        vfp = 515
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 11-bit subtractor for signal <GND_27_o_GND_27_o_sub_1_OUT> created at line 37.
    Found 11-bit subtractor for signal <GND_27_o_GND_27_o_sub_3_OUT> created at line 38.
    Found 10-bit adder for signal <hc[9]_GND_27_o_add_6_OUT> created at line 52.
    Found 10-bit adder for signal <vc[9]_GND_27_o_add_13_OUT> created at line 81.
    Found 10-bit subtractor for signal <pixel_x> created at line 25.
    Found 10-bit subtractor for signal <pixel_y> created at line 25.
    Found 10-bit comparator lessequal for signal <n0007> created at line 59
    Found 10-bit comparator lessequal for signal <n0015> created at line 89
    Found 10-bit comparator greater for signal <hc[9]_PWR_26_o_LessThan_19_o> created at line 95
    Found 10-bit comparator greater for signal <GND_27_o_hc[9]_LessThan_20_o> created at line 95
    Found 10-bit comparator greater for signal <vc[9]_PWR_26_o_LessThan_21_o> created at line 95
    Found 10-bit comparator greater for signal <GND_27_o_vc[9]_LessThan_22_o> created at line 95
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <ps2_receiver>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ps2_receiver.v".
    Found 1-bit register for signal <PS2Df>.
    Found 1-bit register for signal <PS2Cf>.
    Found 8-bit register for signal <ps2d_filter>.
    Found 8-bit register for signal <ps2c_filter>.
    Found 11-bit register for signal <shift1>.
    Found 10-bit register for signal <shift2<10:1>>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <ps2_receiver> synthesized.

Synthesizing Unit <Detector>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Detector.v".
        car_width = 60
        car_height = 100
        car_offset_left = 15
        car_offset_right = 5
        car_offset_front = 10
        car_offset_bottom = 5
        police_width = 64
        police_height = 100
        police_offset_left = 5
        police_offset_right = 5
    Found 11-bit subtractor for signal <GND_34_o_GND_34_o_sub_11_OUT> created at line 55.
    Found 11-bit subtractor for signal <GND_34_o_GND_34_o_sub_18_OUT> created at line 60.
    Found 12-bit subtractor for signal <GND_34_o_GND_34_o_sub_27_OUT> created at line 65.
    Found 12-bit subtractor for signal <GND_34_o_GND_34_o_sub_36_OUT> created at line 70.
    Found 12-bit subtractor for signal <GND_34_o_GND_34_o_sub_45_OUT> created at line 75.
    Found 10-bit adder for signal <mycar_x_left> created at line 48.
    Found 11-bit adder for signal <n0306> created at line 49.
    Found 10-bit adder for signal <mycar_y_front> created at line 50.
    Found 11-bit adder for signal <n0310> created at line 51.
    Found 10-bit adder for signal <obstacle_x_left<0>> created at line 53.
    Found 11-bit adder for signal <n0314> created at line 54.
    Found 10-bit adder for signal <obstacle_x_left<1>> created at line 58.
    Found 11-bit adder for signal <n0318> created at line 59.
    Found 10-bit adder for signal <obstacle_x_left<2>> created at line 63.
    Found 11-bit adder for signal <n0322> created at line 64.
    Found 11-bit adder for signal <n0289> created at line 65.
    Found 10-bit adder for signal <obstacle_x_left<3>> created at line 68.
    Found 11-bit adder for signal <n0328> created at line 69.
    Found 11-bit adder for signal <n0294> created at line 70.
    Found 10-bit adder for signal <obstacle_x_left<4>> created at line 73.
    Found 11-bit adder for signal <n0334> created at line 74.
    Found 11-bit adder for signal <n0299> created at line 75.
    Found 10-bit subtractor for signal <mycar_x_right> created at line 45.
    Found 10-bit subtractor for signal <mycar_y_bottom> created at line 45.
    Found 10-bit subtractor for signal <obstacle_x_right<0>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_x_right<1>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_x_right<2>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_y_bottom<2>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_x_right<3>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_y_bottom<3>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_x_right<4>> created at line 46.
    Found 10-bit subtractor for signal <obstacle_y_bottom<4>> created at line 46.
    Found 10-bit comparator greater for signal <GND_34_o_obstacle_pos_y0[9]_LessThan_10_o> created at line 55
    Found 10-bit comparator greater for signal <GND_34_o_obstacle_pos_y1[9]_LessThan_17_o> created at line 60
    Found 11-bit comparator greater for signal <GND_34_o_BUS_0011_LessThan_25_o> created at line 65
    Found 11-bit comparator greater for signal <GND_34_o_BUS_0015_LessThan_34_o> created at line 70
    Found 11-bit comparator greater for signal <GND_34_o_BUS_0019_LessThan_43_o> created at line 75
    Found 10-bit comparator lessequal for signal <n0044> created at line 81
    Found 10-bit comparator lessequal for signal <n0046> created at line 81
    Found 10-bit comparator lessequal for signal <n0049> created at line 81
    Found 10-bit comparator lessequal for signal <n0052> created at line 81
    Found 10-bit comparator lessequal for signal <n0055> created at line 82
    Found 10-bit comparator lessequal for signal <n0058> created at line 82
    Found 10-bit comparator lessequal for signal <n0062> created at line 83
    Found 10-bit comparator lessequal for signal <n0064> created at line 83
    Found 10-bit comparator lessequal for signal <n0073> created at line 85
    Found 10-bit comparator lessequal for signal <n0075> created at line 85
    Found 10-bit comparator lessequal for signal <n0081> created at line 87
    Found 10-bit comparator lessequal for signal <n0083> created at line 87
    Found 10-bit comparator lessequal for signal <n0086> created at line 87
    Found 10-bit comparator lessequal for signal <n0089> created at line 87
    Found 10-bit comparator lessequal for signal <n0092> created at line 88
    Found 10-bit comparator lessequal for signal <n0095> created at line 88
    Found 10-bit comparator lessequal for signal <n0099> created at line 89
    Found 10-bit comparator lessequal for signal <n0101> created at line 89
    Found 10-bit comparator lessequal for signal <n0110> created at line 91
    Found 10-bit comparator lessequal for signal <n0112> created at line 91
    Found 10-bit comparator lessequal for signal <n0118> created at line 93
    Found 10-bit comparator lessequal for signal <n0120> created at line 93
    Found 10-bit comparator lessequal for signal <n0123> created at line 93
    Found 10-bit comparator lessequal for signal <n0126> created at line 93
    Found 10-bit comparator lessequal for signal <n0129> created at line 94
    Found 10-bit comparator lessequal for signal <n0132> created at line 94
    Found 10-bit comparator lessequal for signal <n0136> created at line 95
    Found 10-bit comparator lessequal for signal <n0138> created at line 95
    Found 10-bit comparator lessequal for signal <n0147> created at line 97
    Found 10-bit comparator lessequal for signal <n0149> created at line 97
    Found 10-bit comparator lessequal for signal <n0155> created at line 99
    Found 10-bit comparator lessequal for signal <n0157> created at line 99
    Found 10-bit comparator lessequal for signal <n0160> created at line 99
    Found 10-bit comparator lessequal for signal <n0163> created at line 99
    Found 10-bit comparator lessequal for signal <n0166> created at line 100
    Found 10-bit comparator lessequal for signal <n0169> created at line 100
    Found 10-bit comparator lessequal for signal <n0173> created at line 101
    Found 10-bit comparator lessequal for signal <n0175> created at line 101
    Found 10-bit comparator lessequal for signal <n0184> created at line 103
    Found 10-bit comparator lessequal for signal <n0186> created at line 103
    Found 10-bit comparator lessequal for signal <n0192> created at line 105
    Found 10-bit comparator lessequal for signal <n0194> created at line 105
    Found 10-bit comparator lessequal for signal <n0197> created at line 105
    Found 10-bit comparator lessequal for signal <n0200> created at line 105
    Found 10-bit comparator lessequal for signal <n0203> created at line 106
    Found 10-bit comparator lessequal for signal <n0206> created at line 106
    Found 10-bit comparator lessequal for signal <n0210> created at line 107
    Found 10-bit comparator lessequal for signal <n0212> created at line 107
    Found 10-bit comparator lessequal for signal <n0221> created at line 109
    Found 10-bit comparator lessequal for signal <n0223> created at line 109
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  55 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Detector> synthesized.

Synthesizing Unit <mod_32u_3u>.
    Related source file is "".
    Found 35-bit adder for signal <GND_35_o_b[2]_add_1_OUT> created at line 0.
    Found 34-bit adder for signal <GND_35_o_b[2]_add_3_OUT> created at line 0.
    Found 33-bit adder for signal <GND_35_o_b[2]_add_5_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[2]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_35_o_add_65_OUT> created at line 0.
    Found 35-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_3u> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_36_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_36_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_36_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_36_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_36_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_36_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

Synthesizing Unit <Model>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Model.v".
    Summary:
	no macro.
Unit <Model> synthesized.

Synthesizing Unit <x7segbc>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\x7segbc.v".
    Found 20-bit register for signal <clkdiv>.
    Found 20-bit adder for signal <clkdiv[19]_GND_38_o_add_16_OUT> created at line 118.
    Found 16x7-bit Read Only RAM for signal <a_to_g>
    Found 1-bit 8-to-1 multiplexer for signal <GND_38_o_GND_38_o_equal_5_o> created at line 108.
    Found 1-bit 8-to-1 multiplexer for signal <digit<3>> created at line 84.
    Found 1-bit 8-to-1 multiplexer for signal <digit<2>> created at line 84.
    Found 1-bit 8-to-1 multiplexer for signal <digit<1>> created at line 84.
    Found 1-bit 8-to-1 multiplexer for signal <digit<0>> created at line 84.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <x7segbc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 11
 10x6-bit multiplier                                   : 5
 11x8-bit multiplier                                   : 1
 11x9-bit multiplier                                   : 1
 4x2-bit multiplier                                    : 3
 6x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 284
 10-bit adder                                          : 28
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 20
 11-bit adder                                          : 37
 11-bit subtractor                                     : 17
 12-bit adder                                          : 6
 12-bit subtractor                                     : 9
 13-bit adder                                          : 6
 16-bit adder                                          : 7
 19-bit adder                                          : 1
 20-bit adder                                          : 2
 32-bit adder                                          : 63
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 40-bit adder                                          : 1
 41-bit adder                                          : 1
 6-bit adder                                           : 4
 7-bit adder                                           : 22
 8-bit adder                                           : 7
 9-bit adder                                           : 40
# Registers                                            : 23
 1-bit register                                        : 4
 10-bit register                                       : 7
 11-bit register                                       : 1
 20-bit register                                       : 1
 25-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 1
 5-bit register                                        : 1
 50-bit register                                       : 2
 8-bit register                                        : 2
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 266
 10-bit comparator greater                             : 52
 10-bit comparator lessequal                           : 71
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 12
 12-bit comparator lessequal                           : 3
 13-bit comparator lessequal                           : 3
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 59
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 13
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 22
# Multiplexers                                         : 3280
 1-bit 2-to-1 multiplexer                              : 3106
 1-bit 8-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 8
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 128
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/background.ngc>.
Reading core <ipcore_dir/side.ngc>.
Reading core <ipcore_dir/startBtn.ngc>.
Reading core <ipcore_dir/car.ngc>.
Reading core <ipcore_dir/police.ngc>.
Reading core <ipcore_dir/explosion.ngc>.
Loading core <background> for timing and area information for instance <P1>.
Loading core <side> for timing and area information for instance <P3>.
Loading core <startBtn> for timing and area information for instance <P2>.
Loading core <car> for timing and area information for instance <mycar>.
Loading core <police> for timing and area information for instance <obstacle0>.
Loading core <police> for timing and area information for instance <obstacle1>.
Loading core <car> for timing and area information for instance <obstacle2>.
Loading core <car> for timing and area information for instance <obstacle3>.
Loading core <car> for timing and area information for instance <obstacle4>.
Loading core <explosion> for timing and area information for instance <explode>.

Synthesizing (advanced) Unit <BR_Top>.
	Multiplier <control_unit/Mmult_n1533> in block <BR_Top> and adder/subtractor <control_unit/Madd_explode_addr> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1533>.
	Multiplier <control_unit/Mmult_PWR_24_o_num[4]_MuLt_139_OUT> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1235_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_PWR_24_o_num[4]_MuLt_139_OUT>.
	Multiplier <control_unit/Mmult_n1513> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1215_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1513>.
	Multiplier <control_unit/Mmult_n1523> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1216_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1523>.
	Multiplier <control_unit/Mmult_n1503> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1214_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1503>.
	Multiplier <control_unit/Mmult_n1464> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1210_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1464>.
	Multiplier <control_unit/Mmult_n1473> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1211_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1473>.
	Multiplier <control_unit/Mmult_n1461> in block <BR_Top> and adder/subtractor <control_unit/Madd_n1209_Madd> in block <BR_Top> are combined into a MAC<control_unit/Maddsub_n1461>.
Unit <BR_Top> synthesized (advanced).

Synthesizing (advanced) Unit <Controller>.
The following registers are absorbed into counter <mycar_pos_x>: 1 register on signal <mycar_pos_x>.
The following registers are absorbed into accumulator <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <mycar_pos_y>: 1 register on signal <mycar_pos_y>.
The following registers are absorbed into accumulator <scroll>: 1 register on signal <scroll>.
Unit <Controller> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga_sync> synthesized (advanced).

Synthesizing (advanced) Unit <x7segbc>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_a_to_g> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <a_to_g>        |          |
    -----------------------------------------------------------------------
Unit <x7segbc> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 8
 10x6-to-13-bit MAC                                    : 4
 10x6-to-16-bit MAC                                    : 1
 10x8-to-14-bit MAC                                    : 1
 10x9-to-17-bit MAC                                    : 1
 6x5-to-10-bit MAC                                     : 1
# Multipliers                                          : 3
 4x2-bit multiplier                                    : 3
# Adders/Subtractors                                   : 212
 10-bit adder                                          : 23
 10-bit subtractor                                     : 24
 10-bit subtractor borrow in                           : 2
 11-bit adder                                          : 12
 11-bit subtractor                                     : 7
 12-bit adder                                          : 6
 12-bit subtractor                                     : 3
 13-bit adder                                          : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 65
 4-bit adder                                           : 1
 6-bit adder                                           : 7
 7-bit adder                                           : 5
 7-bit adder carry in                                  : 21
 7-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit adder carry in                                  : 27
# Counters                                             : 6
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 2
 20-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 2
 32-bit down accumulator                               : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 195
 Flip-Flops                                            : 195
# Comparators                                          : 266
 10-bit comparator greater                             : 52
 10-bit comparator lessequal                           : 71
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 12
 12-bit comparator lessequal                           : 3
 13-bit comparator lessequal                           : 3
 32-bit comparator greater                             : 6
 32-bit comparator lessequal                           : 59
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 2
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 6-bit comparator lessequal                            : 3
 7-bit comparator lessequal                            : 13
 8-bit comparator lessequal                            : 4
 9-bit comparator lessequal                            : 22
# Multiplexers                                         : 3278
 1-bit 2-to-1 multiplexer                              : 3106
 1-bit 8-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 128
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <status[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0100  | 00
 1000  | 01
 0010  | 11
-------------------
WARNING:Xst:1293 - FF/Latch <control_unit/num_4> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/scroll_0> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/scroll_1> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_21> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_22> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_23> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_24> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_25> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_26> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_27> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_28> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_29> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_30> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <control_unit/div_unit/cnt_31> of sequential type is unconnected in block <BR_Top>.

Optimizing unit <BR_Top> ...
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_49> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_42> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_40> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_39> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_32> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_30> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_29> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_24> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_23> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_21> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_20> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_19> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_14> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_13> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_11> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_10> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_9> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_4> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_3> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_1> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_x_4_0> has a constant value of 1 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_0> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_30> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_31> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_40> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_41> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_0> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_30> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_31> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_40> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_unit/obstacle_pos_y_4_41> has a constant value of 0 in block <BR_Top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ps2_receiver> ...

Optimizing unit <Detector> ...

Optimizing unit <mod_32u_3u> ...

Optimizing unit <x7segbc> ...
INFO:Xst:2261 - The FF/Latch <model_unit/seg_disp/clkdiv_17> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <control_unit/div_unit/cnt_17> 
INFO:Xst:2261 - The FF/Latch <model_unit/seg_disp/clkdiv_18> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <control_unit/div_unit/cnt_18> 
INFO:Xst:2261 - The FF/Latch <model_unit/seg_disp/clkdiv_19> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <control_unit/div_unit/cnt_19> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_0> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_0> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_1> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_1> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_2> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_2> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_3> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_3> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_4> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_4> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_5> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_5> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_6> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_6> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_10> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_10> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_7> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_7> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_11> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_11> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_8> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_8> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_12> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_12> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_9> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_9> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_13> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_13> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_14> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_14> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_15> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_15> 
INFO:Xst:2261 - The FF/Latch <control_unit/div_unit/cnt_16> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_16> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BR_Top, actual ratio is 8.
FlipFlop control_unit/cnt_24 has been replicated 5 time(s)

Final Macro Processing ...

Processing Unit <BR_Top> :
	Found 4-bit shift register for signal <control_unit/keyboard/shift2_8>.
Unit <BR_Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 294
 Flip-Flops                                            : 294
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BR_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7788
#      GND                         : 11
#      INV                         : 101
#      LUT1                        : 111
#      LUT2                        : 344
#      LUT3                        : 528
#      LUT4                        : 997
#      LUT5                        : 1268
#      LUT6                        : 1733
#      MUXCY                       : 1521
#      MUXF7                       : 35
#      VCC                         : 11
#      XORCY                       : 1128
# FlipFlops/Latches                : 337
#      FD                          : 2
#      FDC                         : 47
#      FDC_1                       : 17
#      FDCE                        : 14
#      FDE                         : 237
#      FDPE                        : 2
#      FDR                         : 1
#      FDRE                        : 4
#      FDS                         : 1
#      LDC                         : 12
# RAMS                             : 101
#      RAMB18E1                    : 20
#      RAMB36E1                    : 81
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 3
#      OBUF                        : 30
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             325  out of  126800     0%  
 Number of Slice LUTs:                 5083  out of  63400     8%  
    Number used as Logic:              5082  out of  63400     8%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5170
   Number with an unused Flip Flop:    4845  out of   5170    93%  
   Number with an unused LUT:            87  out of   5170     1%  
   Number of fully used LUT-FF pairs:   238  out of   5170     4%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of Block RAM/FIFO:               91  out of    135    67%  
    Number using Block RAM only:         91
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  
 Number of DSP48E1s:                      3  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------+------------------------------------------------+-------+
Clock Signal                                                                                  | Clock buffer(FF name)                          | Load  |
----------------------------------------------------------------------------------------------+------------------------------------------------+-------+
render_unit/status[3]_PWR_12_o_Select_733_o(render_unit/status[3]_PWR_12_o_Select_733_o<9>3:O)| NONE(*)(render_unit/red_3)                     | 12    |
control_unit/div_unit/cnt_1                                                                   | BUFG                                           | 45    |
model_unit/seg_disp/clkdiv_18                                                                 | BUFG                                           | 188   |
control_unit/div_unit/cnt_20                                                                  | NONE(control_unit/num_0)                       | 5     |
clk                                                                                           | BUFGP                                          | 148   |
control_unit/div_unit/cnt_15                                                                  | BUFG                                           | 20    |
control_unit/Madd_n1377_cy<9>                                                                 | NONE(control_unit/sync_unit/Msub_pixel_y_Madd1)| 1     |
control_unit/keyboard/PS2Cf                                                                   | BUFG                                           | 23    |
----------------------------------------------------------------------------------------------+------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                           | Buffer(FF name)                                                                                                                                               | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
render_unit/P1/N1(render_unit/P1/XST_GND:G)                                                                                                                                                                                                                                                              | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)         | 46    |
render_unit/P3/N1(render_unit/P3/XST_GND:G)                                                                                                                                                                                                                                                              | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)         | 46    |
render_unit/explode/N1(render_unit/explode/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 30    |
render_unit/P2/N1(render_unit/P2/XST_GND:G)                                                                                                                                                                                                                                                              | NONE(render_unit/P2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)          | 6     |
render_unit/obstacle0/N1(render_unit/obstacle0/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)   | 6     |
render_unit/obstacle1/N1(render_unit/obstacle1/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)   | 6     |
render_unit/mycar/N1(render_unit/mycar/XST_GND:G)                                                                                                                                                                                                                                                        | NONE(render_unit/mycar/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)       | 2     |
render_unit/obstacle2/N1(render_unit/obstacle2/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)   | 2     |
render_unit/obstacle3/N1(render_unit/obstacle3/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)   | 2     |
render_unit/obstacle4/N1(render_unit/obstacle4/XST_GND:G)                                                                                                                                                                                                                                                | NONE(render_unit/obstacle4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)   | 2     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)            | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)      | 1     |
render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(render_unit/explode/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 56.250ns (Maximum Frequency: 17.778MHz)
   Minimum input arrival time before clock: 1.057ns
   Maximum output required time after clock: 3.778ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/div_unit/cnt_1'
  Clock period: 4.343ns (frequency: 230.256MHz)
  Total number of paths / destination ports: 1576 / 51
-------------------------------------------------------------------------
Delay:               4.343ns (Levels of Logic = 13)
  Source:            control_unit/sync_unit/vc_6 (FF)
  Destination:       control_unit/sync_unit/vc_9 (FF)
  Source Clock:      control_unit/div_unit/cnt_1 rising
  Destination Clock: control_unit/div_unit/cnt_1 rising

  Data Path: control_unit/sync_unit/vc_6 to control_unit/sync_unit/vc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.478   0.736  control_unit/sync_unit/vc_6 (control_unit/sync_unit/vc_6)
     LUT3:I0->O            4   0.124   0.736  video_on_inv51 (control_unit/sync_unit/GND_27_o_GND_27_o_equal_13_o<9>1)
     LUT6:I3->O           10   0.124   0.775  control_unit/sync_unit/GND_27_o_GND_27_o_equal_13_o<9> (control_unit/sync_unit/GND_27_o_GND_27_o_equal_13_o)
     LUT3:I0->O            1   0.124   0.000  control_unit/sync_unit/Mcount_vc_lut<0> (control_unit/sync_unit/Mcount_vc_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/sync_unit/Mcount_vc_cy<0> (control_unit/sync_unit/Mcount_vc_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<1> (control_unit/sync_unit/Mcount_vc_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<2> (control_unit/sync_unit/Mcount_vc_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<3> (control_unit/sync_unit/Mcount_vc_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<4> (control_unit/sync_unit/Mcount_vc_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<5> (control_unit/sync_unit/Mcount_vc_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<6> (control_unit/sync_unit/Mcount_vc_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<7> (control_unit/sync_unit/Mcount_vc_cy<7>)
     MUXCY:CI->O           0   0.029   0.000  control_unit/sync_unit/Mcount_vc_cy<8> (control_unit/sync_unit/Mcount_vc_cy<8>)
     XORCY:CI->O           1   0.510   0.000  control_unit/sync_unit/Mcount_vc_xor<9> (control_unit/sync_unit/Mcount_vc9)
     FDCE:D                    0.030          control_unit/sync_unit/vc_9
    ----------------------------------------
    Total                      4.343ns (2.096ns logic, 2.247ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'model_unit/seg_disp/clkdiv_18'
  Clock period: 56.250ns (frequency: 17.778MHz)
  Total number of paths / destination ports: 1733739656850136300000000000000000000000 / 218
-------------------------------------------------------------------------
Delay:               56.250ns (Levels of Logic = 129)
  Source:            control_unit/cnt_30 (FF)
  Destination:       control_unit/obstacle_pos_x_4_35 (FF)
  Source Clock:      model_unit/seg_disp/clkdiv_18 rising
  Destination Clock: model_unit/seg_disp/clkdiv_18 rising

  Data Path: control_unit/cnt_30 to control_unit/obstacle_pos_x_4_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.478   0.966  control_unit/cnt_30 (control_unit/cnt_30)
     LUT6:I0->O           11   0.124   0.782  control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0007_INV_1633_o1 (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0007_INV_1633_o)
     LUT6:I3->O           10   0.124   0.978  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[25]_a[31]_MUX_2039_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_19_OUT_lut<25>)
     LUT6:I1->O           15   0.124   0.808  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[27]_a[31]_MUX_2069_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[27]_a[31]_MUX_2069_o)
     LUT6:I3->O            3   0.124   0.790  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_23_OUT_cy<26>11_SW0 (N1414)
     LUT5:I1->O            3   0.124   0.435  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[30]_a[31]_MUX_2130_o11_SW0 (N2320)
     LUT4:I3->O           34   0.124   1.072  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[30]_a[31]_MUX_2130_o111 (control_unit/cnt[31]_PWR_24_o_mod_350/a[30]_a[31]_MUX_2130_o)
     LUT6:I1->O           51   0.124   0.578  control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0013_INV_1831_o13 (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0013_INV_1831_o)
     LUT6:I5->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_lut<22> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_lut<22>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<22> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<23> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<24> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<25> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<26> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_cy<26>)
     XORCY:CI->O          16   0.510   0.634  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_27_OUT_xor<27> (control_unit/cnt[31]_PWR_24_o_mod_350/a[31]_GND_35_o_add_27_OUT<27>)
     LUT6:I4->O           22   0.124   0.557  control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0015_INV_1897_o23 (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0015_INV_1897_o22)
     LUT6:I5->O            2   0.124   0.722  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[19]_a[31]_MUX_2237_o111_SW0_SW0_SW0_SW0_SW0_SW0_SW0_SW1 (N3350)
     LUT6:I3->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[19]_a[31]_MUX_2237_o111 (control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[19]_a[31]_MUX_2237_o11)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_31_OUT_cy<19> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_31_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_31_OUT_cy<20> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_31_OUT_cy<20>)
     XORCY:CI->O           5   0.510   0.563  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_31_OUT_xor<21> (control_unit/cnt[31]_PWR_24_o_mod_350/a[31]_GND_35_o_add_31_OUT<21>)
     LUT6:I4->O            3   0.124   0.933  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[21]_a[31]_MUX_2267_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[21]_a[31]_MUX_2267_o)
     LUT6:I1->O           33   0.124   0.689  control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0017_INV_1963_o21 (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0017_INV_1963_o2)
     LUT6:I4->O           24   0.124   0.862  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[30]_a[31]_MUX_2290_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[30]_a[31]_MUX_2290_o)
     LUT6:I3->O            2   0.124   0.722  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_lut<17>_SW3 (N2433)
     LUT6:I3->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_lut<17> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_lut<17>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<17> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<18> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<19> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<20> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<21> (control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_cy<21>)
     XORCY:CI->O           4   0.510   0.736  control_unit/cnt[31]_PWR_24_o_mod_350/Madd_a[31]_GND_35_o_add_37_OUT_xor<22> (control_unit/cnt[31]_PWR_24_o_mod_350/a[31]_GND_35_o_add_37_OUT<22>)
     LUT6:I3->O            1   0.124   0.919  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[22]_a[31]_MUX_2362_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[22]_a[31]_MUX_2362_o)
     LUT6:I1->O           37   0.124   0.690  control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0020_INV_2062_o32 (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0020_INV_2062_o31)
     LUT6:I4->O            5   0.124   0.966  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[26]_a[31]_MUX_2390_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[26]_a[31]_MUX_2390_o)
     LUT6:I0->O           42   0.124   0.871  control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0021_INV_2095_o35_SW0 (N358)
     LUT6:I3->O            3   0.124   0.933  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[25]_a[31]_MUX_2423_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[25]_a[31]_MUX_2423_o)
     LUT5:I0->O            0   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0022_INV_2128_o_lutdi2 (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0022_INV_2128_o_lutdi2)
     MUXCY:DI->O           1   0.456   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0022_INV_2128_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0022_INV_2128_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0022_INV_2128_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0022_INV_2128_o_cy<3>)
     MUXCY:CI->O          67   0.334   0.581  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0022_INV_2128_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0022_INV_2128_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[11]_a[31]_MUX_2469_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[11]_a[31]_MUX_2469_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_cy<3>)
     MUXCY:CI->O          86   0.334   0.585  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0023_INV_2161_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0023_INV_2161_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[10]_a[31]_MUX_2502_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[10]_a[31]_MUX_2502_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_cy<3>)
     MUXCY:CI->O          70   0.334   0.582  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0024_INV_2194_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0024_INV_2194_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[9]_a[31]_MUX_2535_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[9]_a[31]_MUX_2535_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_cy<3>)
     MUXCY:CI->O          95   0.334   0.587  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0025_INV_2227_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0025_INV_2227_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[8]_a[31]_MUX_2568_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[8]_a[31]_MUX_2568_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_cy<3>)
     MUXCY:CI->O          77   0.334   0.583  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0026_INV_2260_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0026_INV_2260_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[7]_a[31]_MUX_2601_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[7]_a[31]_MUX_2601_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<4>)
     MUXCY:CI->O         102   0.334   0.589  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0027_INV_2293_o_cy<5> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0027_INV_2293_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[6]_a[31]_MUX_2634_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[6]_a[31]_MUX_2634_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<4>)
     MUXCY:CI->O          82   0.334   0.584  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0028_INV_2326_o_cy<5> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0028_INV_2326_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[5]_a[31]_MUX_2667_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[5]_a[31]_MUX_2667_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<4>)
     MUXCY:CI->O         110   0.334   0.591  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0029_INV_2359_o_cy<5> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0029_INV_2359_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[4]_a[31]_MUX_2700_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[4]_a[31]_MUX_2700_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<4>)
     MUXCY:CI->O         115   0.334   0.592  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0030_INV_2392_o_cy<5> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0030_INV_2392_o)
     LUT3:I2->O            3   0.124   0.933  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[3]_a[31]_MUX_2733_o11 (control_unit/cnt[31]_PWR_24_o_mod_350/a[3]_a[31]_MUX_2733_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<4>)
     MUXCY:CI->O          92   0.334   0.587  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0031_INV_2425_o_cy<5> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0031_INV_2425_o)
     LUT3:I2->O            2   0.124   0.925  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[0]_a[31]_MUX_2768_o121 (control_unit/cnt[31]_PWR_24_o_mod_350/a[2]_a[31]_MUX_2766_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<5> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<5>)
     MUXCY:CI->O          52   0.334   0.578  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0032_INV_2458_o_cy<6> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0032_INV_2458_o)
     LUT3:I2->O           40   0.124   1.073  control_unit/cnt[31]_PWR_24_o_mod_350/Mmux_a[0]_a[31]_MUX_2800_o111 (control_unit/cnt[31]_PWR_24_o_mod_350/a[1]_a[31]_MUX_2799_o)
     LUT5:I0->O            1   0.124   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_lut<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<0> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<1> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<2> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<3> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<4> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<5> (control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<5>)
     MUXCY:CI->O          52   0.334   0.578  control_unit/cnt[31]_PWR_24_o_mod_350/Mcompar_BUS_0033_INV_2491_o_cy<6> (control_unit/cnt[31]_PWR_24_o_mod_350/BUS_0033_INV_2491_o)
     LUT6:I5->O           16   0.124   0.814  control_unit/GND_25_o_car_on_road[14]_AND_560_o1 (control_unit/GND_25_o_car_on_road[14]_AND_560_o)
     LUT6:I3->O            1   0.124   0.421  control_unit/Mmux_obstacle_pos_x[1][5]_obstacle_pos_x[1][5]_MUX_3102_o11 (control_unit/Mmux_obstacle_pos_x[1][5]_obstacle_pos_x[1][5]_MUX_3102_o1)
     LUT5:I4->O            1   0.124   0.000  control_unit/Mmux_obstacle_pos_x[1][5]_obstacle_pos_x[1][5]_MUX_3102_o12 (control_unit/obstacle_pos_x[1][5]_obstacle_pos_x[1][5]_MUX_3102_o)
     FDE:D                     0.030          control_unit/obstacle_pos_x_4_35
    ----------------------------------------
    Total                     56.250ns (20.462ns logic, 35.788ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/div_unit/cnt_20'
  Clock period: 2.172ns (frequency: 460.405MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               2.172ns (Levels of Logic = 1)
  Source:            control_unit/num_0 (FF)
  Destination:       control_unit/Maddsub_PWR_24_o_num[4]_MuLt_139_OUT (DSP)
  Source Clock:      control_unit/div_unit/cnt_20 rising
  Destination Clock: control_unit/div_unit/cnt_20 rising

  Data Path: control_unit/num_0 to control_unit/Maddsub_PWR_24_o_num[4]_MuLt_139_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.478   0.803  control_unit/num_0 (control_unit/num_0)
     LUT5:I1->O            2   0.124   0.405  control_unit/Mmux_GND_25_o_GND_25_o_mux_443_OUT21 (control_unit/GND_25_o_GND_25_o_mux_443_OUT<1>)
     DSP48E1:A1                0.362          control_unit/Maddsub_PWR_24_o_num[4]_MuLt_139_OUT
    ----------------------------------------
    Total                      2.172ns (0.964ns logic, 1.208ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.597ns (frequency: 385.097MHz)
  Total number of paths / destination ports: 231 / 21
-------------------------------------------------------------------------
Delay:               2.597ns (Levels of Logic = 22)
  Source:            control_unit/div_unit/cnt_0 (FF)
  Destination:       control_unit/div_unit/cnt_20 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: control_unit/div_unit/cnt_0 to control_unit/div_unit/cnt_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.478   0.405  control_unit/div_unit/cnt_0 (control_unit/div_unit/cnt_0)
     INV:I->O              1   0.146   0.000  control_unit/div_unit/Mcount_cnt_lut<0>_INV_0 (control_unit/div_unit/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.472   0.000  control_unit/div_unit/Mcount_cnt_cy<0> (control_unit/div_unit/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<1> (control_unit/div_unit/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<2> (control_unit/div_unit/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<3> (control_unit/div_unit/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<4> (control_unit/div_unit/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<5> (control_unit/div_unit/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<6> (control_unit/div_unit/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<7> (control_unit/div_unit/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<8> (control_unit/div_unit/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<9> (control_unit/div_unit/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<10> (control_unit/div_unit/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<11> (control_unit/div_unit/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<12> (control_unit/div_unit/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<13> (control_unit/div_unit/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<14> (control_unit/div_unit/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<15> (control_unit/div_unit/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<16> (control_unit/div_unit/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<17> (control_unit/div_unit/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<18> (control_unit/div_unit/Mcount_cnt_cy<18>)
     MUXCY:CI->O           0   0.029   0.000  control_unit/div_unit/Mcount_cnt_cy<19> (control_unit/div_unit/Mcount_cnt_cy<19>)
     XORCY:CI->O           1   0.510   0.000  control_unit/div_unit/Mcount_cnt_xor<20> (Result<20>)
     FDC:D                     0.030          control_unit/div_unit/cnt_20
    ----------------------------------------
    Total                      2.597ns (2.192ns logic, 0.405ns route)
                                       (84.4% logic, 15.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/div_unit/cnt_15'
  Clock period: 4.172ns (frequency: 239.693MHz)
  Total number of paths / destination ports: 510 / 40
-------------------------------------------------------------------------
Delay:               4.172ns (Levels of Logic = 4)
  Source:            control_unit/mycar_pos_x_3 (FF)
  Destination:       control_unit/mycar_pos_x_0 (FF)
  Source Clock:      control_unit/div_unit/cnt_15 rising
  Destination Clock: control_unit/div_unit/cnt_15 rising

  Data Path: control_unit/mycar_pos_x_3 to control_unit/mycar_pos_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.478   1.045  control_unit/mycar_pos_x_3 (control_unit/mycar_pos_x_3)
     LUT6:I0->O            1   0.124   0.536  control_unit/_n1725_inv1 (control_unit/_n1725_inv1)
     LUT6:I4->O            1   0.124   0.000  control_unit/_n1725_inv4_G (N3411)
     MUXF7:I1->O           1   0.368   0.776  control_unit/_n1725_inv4 (control_unit/_n1725_inv4)
     LUT4:I0->O           10   0.124   0.458  control_unit/_n1725_inv5 (control_unit/_n1725_inv)
     FDE:CE                    0.139          control_unit/mycar_pos_x_0
    ----------------------------------------
    Total                      4.172ns (1.357ns logic, 2.815ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'control_unit/keyboard/PS2Cf'
  Clock period: 1.798ns (frequency: 556.174MHz)
  Total number of paths / destination ports: 22 / 21
-------------------------------------------------------------------------
Delay:               1.798ns (Levels of Logic = 0)
  Source:            control_unit/keyboard/Mshreg_shift2_8 (FF)
  Destination:       control_unit/keyboard/shift2_81 (FF)
  Source Clock:      control_unit/keyboard/PS2Cf falling
  Destination Clock: control_unit/keyboard/PS2Cf falling

  Data Path: control_unit/keyboard/Mshreg_shift2_8 to control_unit/keyboard/shift2_81
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.768   0.000  control_unit/keyboard/Mshreg_shift2_8 (control_unit/keyboard/Mshreg_shift2_8)
     FDE:D                     0.030          control_unit/keyboard/shift2_81
    ----------------------------------------
    Total                      1.798ns (1.798ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              1.057ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control_unit/div_unit/cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to control_unit/div_unit/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.562  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.494          control_unit/div_unit/cnt_0
    ----------------------------------------
    Total                      1.057ns (0.495ns logic, 0.562ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_unit/div_unit/cnt_1'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              1.057ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control_unit/sync_unit/hc_0 (FF)
  Destination Clock: control_unit/div_unit/cnt_1 rising

  Data Path: clr to control_unit/sync_unit/hc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.562  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.494          control_unit/sync_unit/hc_0
    ----------------------------------------
    Total                      1.057ns (0.495ns logic, 0.562ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_unit/keyboard/PS2Cf'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              1.057ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       control_unit/keyboard/shift2_7 (FF)
  Destination Clock: control_unit/keyboard/PS2Cf falling

  Data Path: clr to control_unit/keyboard/shift2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.562  clr_IBUF (clr_IBUF)
     FDC_1:CLR                 0.494          control_unit/keyboard/shift1_1
    ----------------------------------------
    Total                      1.057ns (0.495ns logic, 0.562ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'render_unit/status[3]_PWR_12_o_Select_733_o'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            render_unit/red_3 (LATCH)
  Destination:       red<3> (PAD)
  Source Clock:      render_unit/status[3]_PWR_12_o_Select_733_o falling

  Data Path: render_unit/red_3 to red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.625   0.399  render_unit/red_3 (render_unit/red_3)
     OBUF:I->O                 0.000          red_3_OBUF (red<3>)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control_unit/keyboard/PS2Cf'
  Total number of paths / destination ports: 136 / 10
-------------------------------------------------------------------------
Offset:              3.778ns (Levels of Logic = 4)
  Source:            control_unit/keyboard/shift2_5 (FF)
  Destination:       an<1> (PAD)
  Source Clock:      control_unit/keyboard/PS2Cf falling

  Data Path: control_unit/keyboard/shift2_5 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            4   0.484   0.796  control_unit/keyboard/shift2_5 (control_unit/keyboard/shift2_5)
     LUT4:I0->O            2   0.124   0.782  model_unit/seg_disp/aen<3><4>1 (model_unit/seg_disp/aen<3>)
     LUT5:I1->O            2   0.124   0.945  model_unit/seg_disp/aen<2><3>1 (model_unit/seg_disp/aen<2>)
     LUT6:I0->O            1   0.124   0.399  model_unit/seg_disp/Mmux_an2 (an_1_OBUF)
     OBUF:I->O                 0.000          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      3.778ns (0.856ns logic, 2.922ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 124 / 11
-------------------------------------------------------------------------
Offset:              3.102ns (Levels of Logic = 4)
  Source:            model_unit/seg_disp/clkdiv_17 (FF)
  Destination:       segment<5> (PAD)
  Source Clock:      clk rising

  Data Path: model_unit/seg_disp/clkdiv_17 to segment<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.478   0.616  model_unit/seg_disp/clkdiv_17 (model_unit/seg_disp/clkdiv_17)
     LUT3:I1->O            1   0.124   0.421  model_unit/seg_disp/Mmux_digit<2>1_SW0 (N348)
     LUT6:I5->O            7   0.124   0.816  model_unit/seg_disp/Mmux_digit<2>1 (model_unit/seg_disp/digit<2>)
     LUT4:I0->O            1   0.124   0.399  model_unit/seg_disp/Mram_a_to_g111 (segment_1_OBUF)
     OBUF:I->O                 0.000          segment_1_OBUF (segment<1>)
    ----------------------------------------
    Total                      3.102ns (0.850ns logic, 2.252ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control_unit/div_unit/cnt_1'
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Offset:              2.342ns (Levels of Logic = 3)
  Source:            control_unit/sync_unit/vc_8 (FF)
  Destination:       vsync (PAD)
  Source Clock:      control_unit/div_unit/cnt_1 rising

  Data Path: control_unit/sync_unit/vc_8 to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.478   0.796  control_unit/sync_unit/vc_8 (control_unit/sync_unit/vc_8)
     LUT4:I0->O            1   0.124   0.421  vsync1_SW0 (N222)
     LUT6:I5->O            1   0.124   0.399  vsync1 (vsync_OBUF)
     OBUF:I->O                 0.000          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      2.342ns (0.726ns logic, 1.616ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |    2.597|         |         |         |
control_unit/Madd_n1377_cy<9>|   13.319|         |         |         |
control_unit/div_unit/cnt_1  |   14.245|         |         |         |
control_unit/div_unit/cnt_15 |    9.682|         |         |         |
control_unit/div_unit/cnt_20 |   11.975|         |         |         |
model_unit/seg_disp/clkdiv_18|   11.871|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/div_unit/cnt_1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1|    4.343|         |         |         |
control_unit/keyboard/PS2Cf|         |    4.483|         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/div_unit/cnt_15
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1 |    3.559|         |         |         |
control_unit/div_unit/cnt_15|    4.172|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/div_unit/cnt_20
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1  |    2.214|         |         |         |
control_unit/div_unit/cnt_15 |    9.845|         |         |         |
control_unit/div_unit/cnt_20 |    2.172|         |         |         |
model_unit/seg_disp/clkdiv_18|    9.612|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock control_unit/keyboard/PS2Cf
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1|         |         |    0.907|         |
control_unit/keyboard/PS2Cf|         |         |    1.798|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock model_unit/seg_disp/clkdiv_18
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
control_unit/div_unit/cnt_1  |    3.378|         |         |         |
control_unit/div_unit/cnt_15 |   11.392|         |         |         |
control_unit/div_unit/cnt_20 |    2.291|         |         |         |
model_unit/seg_disp/clkdiv_18|   56.250|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock render_unit/status[3]_PWR_12_o_Select_733_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |   15.349|         |
control_unit/Madd_n1377_cy<9>|         |         |   84.229|         |
control_unit/div_unit/cnt_1  |         |         |   85.154|         |
control_unit/div_unit/cnt_15 |         |         |   17.308|         |
model_unit/seg_disp/clkdiv_18|         |         |   82.513|         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 91.00 secs
Total CPU time to Xst completion: 90.44 secs
 
--> 

Total memory usage is 477868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  214 (   0 filtered)
Number of infos    :   24 (   0 filtered)

