// Seed: 1582318789
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_3 = 1'b0;
  timeprecision 1ps; specify
    if (1) (posedge id_6 => (id_7 +: {1'b0{1}})) = (1, 1'b0 & id_7);
    specparam id_8 = id_2;
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_9, id_10, id_11, id_12;
  wire id_13;
  module_0(
      id_12, id_5, id_10, id_5
  );
endmodule
