Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 11 19:37:04 2017
| Host         : THINKPAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file final_project_timing_summary_routed.rpt -rpx final_project_timing_summary_routed.rpx
| Design       : final_project
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 55 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5967 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.971        0.000                      0                16577        0.041        0.000                      0                16577        3.000        0.000                       0                  5970  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK100MHZ                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager    {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager_1  {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_manager         28.993        0.000                      0                 4827        0.154        0.000                      0                 4827       19.230        0.000                       0                  1404  
  clk_out2_clk_manager          2.459        0.000                      0                11652        0.116        0.000                      0                11652        3.950        0.000                       0                  4562  
  clkfbout_clk_manager                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_manager_1       28.996        0.000                      0                 4827        0.154        0.000                      0                 4827       19.230        0.000                       0                  1404  
  clk_out2_clk_manager_1        2.460        0.000                      0                11652        0.116        0.000                      0                11652        3.950        0.000                       0                  4562  
  clkfbout_clk_manager_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_manager    clk_out1_clk_manager          2.381        0.000                      0                 2142        0.108        0.000                      0                 2142  
clk_out1_clk_manager_1  clk_out1_clk_manager         28.993        0.000                      0                 4827        0.060        0.000                      0                 4827  
clk_out2_clk_manager_1  clk_out1_clk_manager          2.381        0.000                      0                 2142        0.108        0.000                      0                 2142  
clk_out1_clk_manager    clk_out2_clk_manager          1.971        0.000                      0                  143        0.166        0.000                      0                  143  
clk_out1_clk_manager_1  clk_out2_clk_manager          1.975        0.000                      0                  143        0.169        0.000                      0                  143  
clk_out2_clk_manager_1  clk_out2_clk_manager          2.459        0.000                      0                11652        0.041        0.000                      0                11652  
clk_out1_clk_manager    clk_out1_clk_manager_1       28.993        0.000                      0                 4827        0.060        0.000                      0                 4827  
clk_out2_clk_manager    clk_out1_clk_manager_1        2.385        0.000                      0                 2142        0.111        0.000                      0                 2142  
clk_out2_clk_manager_1  clk_out1_clk_manager_1        2.385        0.000                      0                 2142        0.111        0.000                      0                 2142  
clk_out1_clk_manager    clk_out2_clk_manager_1        1.971        0.000                      0                  143        0.166        0.000                      0                  143  
clk_out2_clk_manager    clk_out2_clk_manager_1        2.459        0.000                      0                11652        0.041        0.000                      0                11652  
clk_out1_clk_manager_1  clk_out2_clk_manager_1        1.975        0.000                      0                  143        0.169        0.000                      0                  143  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       28.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.993ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.537ns  (logic 3.146ns (29.858%)  route 7.391ns (70.142%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 39.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.317    -0.300    julian_color/test_color/clk_out1
    DSP48_X1Y24          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.952     2.652 f  julian_color/test_color/memory_addr0/P[16]
                         net (fo=2, routed)           0.725     3.377    box/isolate/P[16]
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.097     3.474 f  box/isolate/xy_edge_i_25/O
                         net (fo=7, routed)           2.446     5.920    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.097     6.017 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/O
                         net (fo=7, routed)           4.220    10.237    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.289    39.385    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287    39.672    
                         clock uncertainty           -0.095    39.578    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.230    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.230    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                 28.993    

Slack (MET) :             29.255ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 1.341ns (13.312%)  route 8.732ns (86.688%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 39.243 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.376     9.867    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X71Y55         FDRE                                         r  box/separate/edge_addr_write_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.147    39.243    box/separate/clk_out1
    SLICE_X71Y55         FDRE                                         r  box/separate/edge_addr_write_reg[9]/C
                         clock pessimism              0.287    39.530    
                         clock uncertainty           -0.095    39.435    
    SLICE_X71Y55         FDRE (Setup_fdre_C_R)       -0.314    39.121    box/separate/edge_addr_write_reg[9]
  -------------------------------------------------------------------
                         required time                         39.121    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                 29.255    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[1]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[2]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[5]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[9]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[9]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 1.934ns (19.195%)  route 8.141ns (80.805%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.965     9.855    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X73Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X73Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[0]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X73Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[0]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 29.329    

Slack (MET) :             29.378ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 3.243ns (31.967%)  route 6.902ns (68.033%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 39.379 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.317    -0.300    julian_color/test_color/clk_out1
    DSP48_X1Y24          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.952     2.652 f  julian_color/test_color/memory_addr0/P[16]
                         net (fo=2, routed)           0.725     3.377    box/isolate/P[16]
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.097     3.474 f  box/isolate/xy_edge_i_25/O
                         net (fo=7, routed)           2.446     5.920    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.097     6.017 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/O
                         net (fo=7, routed)           0.376     6.394    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    SLICE_X68Y31         LUT3 (Prop_lut3_I2_O)        0.097     6.491 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_120/O
                         net (fo=1, routed)           3.355     9.845    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_64
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.283    39.379    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.666    
                         clock uncertainty           -0.095    39.572    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.224    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.224    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                 29.378    

Slack (MET) :             29.436ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 1.341ns (13.564%)  route 8.545ns (86.436%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.189     9.680    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.141    39.237    box/separate/clk_out1
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[16]/C
                         clock pessimism              0.287    39.524    
                         clock uncertainty           -0.095    39.429    
    SLICE_X67Y63         FDRE (Setup_fdre_C_R)       -0.314    39.115    box/separate/edge_addr_write_reg[16]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 29.436    

Slack (MET) :             29.436ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 1.341ns (13.564%)  route 8.545ns (86.436%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.189     9.680    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.141    39.237    box/separate/clk_out1
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[17]/C
                         clock pessimism              0.287    39.524    
                         clock uncertainty           -0.095    39.429    
    SLICE_X67Y63         FDRE (Setup_fdre_C_R)       -0.314    39.115    box/separate/edge_addr_write_reg[17]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 29.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y127         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.338    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][7]
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[7]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.072    -0.492    box/camera_configure_1/SCCB1/latched_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 box/separate/dividend_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/clk_out1
    SLICE_X75Y86         FDRE                                         r  box/separate/dividend_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  box/separate/dividend_in_reg[6]/Q
                         net (fo=1, routed)           0.098    -0.332    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[6]
    SLICE_X77Y86         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X77Y86         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X77Y86         FDRE (Hold_fdre_C_D)         0.070    -0.486    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X75Y84         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.323    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]_0[4]
    SLICE_X75Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X75Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X75Y85         FDRE (Hold_fdre_C_D)         0.076    -0.480    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.750%)  route 0.107ns (43.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y128         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.329    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][1]
    SLICE_X6Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X6Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[1]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.076    -0.488    box/camera_configure_1/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.353%)  route 0.112ns (40.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.602    -0.562    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X84Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.286    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]_0[1]
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.874    -0.799    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.070    -0.454    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 julian_color/test_color/hsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/hsync_pre_delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.164ns (71.658%)  route 0.065ns (28.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.562    -0.602    julian_color/test_color/clk_out1
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  julian_color/test_color/hsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.065    -0.373    julian_color/test_color/hsync_pre_delay
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.831    -0.842    julian_color/test_color/clk_out1
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/C
                         clock pessimism              0.240    -0.602    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.060    -0.542    julian_color/test_color/hsync_pre_delay_2_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.596    -0.568    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X79Y84         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.302    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]_0[0]
    SLICE_X80Y83         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.867    -0.806    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X80Y83         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X80Y83         FDRE (Hold_fdre_C_D)         0.059    -0.472    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.603    -0.561    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.311    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]_1[1]
    SLICE_X86Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.874    -0.799    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X86Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.066    -0.482    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.829%)  route 0.091ns (39.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y128         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.345    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][5]
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[5]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.047    -0.517    box/camera_configure_1/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 box/separate/dividend_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.249%)  route 0.099ns (37.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/clk_out1
    SLICE_X74Y85         FDRE                                         r  box/separate/dividend_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  box/separate/dividend_in_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.308    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[1]
    SLICE_X76Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X76Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X76Y85         FDRE (Hold_fdre_C_D)         0.075    -0.481    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y16     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y16     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y35     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y35     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X76Y76     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X76Y76     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y120     box/camera_configure_1/SCCB1/SIOD_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y120     box/camera_configure_1/SCCB1/timer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y120     box/camera_configure_1/SCCB1/timer_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y120     box/camera_configure_1/SCCB1/timer_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y120     box/camera_configure_1/SCCB1/timer_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y119     box/camera_configure_1/config_1/timer_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y119     box/camera_configure_1/config_1/timer_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y119     box/camera_configure_1/config_1/timer_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X76Y76     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X76Y76     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y58     box/video_playback_1/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y60     box/video_playback_1/vcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y60     box/video_playback_1/vcount_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y58     box/video_playback_1/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y58     box/video_playback_1/vcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y58     box/video_playback_1/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y59     box/video_playback_1/vcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y59     box/video_playback_1/vcount_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 0.741ns (9.896%)  route 6.747ns (90.104%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.747     6.695    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X13Y134        LUT2 (Prop_lut2_I0_O)        0.097     6.792 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/output_cnt.next_start_int_top_i_1__4/O
                         net (fo=1, routed)           0.000     6.792    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/gen_ce_non_real_time.ce_predicted_reg_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.095 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.next_start_int_top_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.095    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/D_0
    SLICE_X13Y134        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X13Y134        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.497    
    SLICE_X13Y134        FDRE (Setup_fdre_C_D)        0.056     9.553    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.341ns (4.924%)  route 6.585ns (95.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 9.225 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.585     6.533    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X14Y132        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.129     9.225    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X14Y132        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CLK
                         clock pessimism              0.346     9.571    
                         clock uncertainty           -0.074     9.496    
    SLICE_X14Y132        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     9.128    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  2.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.620%)  route 0.056ns (30.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.556    -0.608    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X11Y124        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.424    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[7]
    SLICE_X10Y124        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.824    -0.849    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X10Y124        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.254    -0.595    
    SLICE_X10Y124        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.540    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.553    -0.611    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/aclk
    SLICE_X31Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/Q
                         net (fo=1, routed)           0.112    -0.358    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[4]
    SLICE_X30Y122        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X30Y122        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/CLK
                         clock pessimism              0.254    -0.596    
    SLICE_X30Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.487    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB18_X2Y56     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X2Y56     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y79     audio_stuff/filter_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y79     audio_stuff/filter_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y52     fft_amplitude_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y52     fft_amplitude_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clocker/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X1Y52      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y57      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y61      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X50Y133    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X50Y133    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X50Y133    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X50Y133    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y131    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_255_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y131    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y131    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y131    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X42Y120    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X42Y120    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y134    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y134    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager
  To Clock:  clkfbout_clk_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       28.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.996ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.537ns  (logic 3.146ns (29.858%)  route 7.391ns (70.142%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 39.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.317    -0.300    julian_color/test_color/clk_out1
    DSP48_X1Y24          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.952     2.652 f  julian_color/test_color/memory_addr0/P[16]
                         net (fo=2, routed)           0.725     3.377    box/isolate/P[16]
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.097     3.474 f  box/isolate/xy_edge_i_25/O
                         net (fo=7, routed)           2.446     5.920    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.097     6.017 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/O
                         net (fo=7, routed)           4.220    10.237    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.289    39.385    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287    39.672    
                         clock uncertainty           -0.091    39.581    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.233    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                 28.996    

Slack (MET) :             29.258ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 1.341ns (13.312%)  route 8.732ns (86.688%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 39.243 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.376     9.867    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X71Y55         FDRE                                         r  box/separate/edge_addr_write_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.147    39.243    box/separate/clk_out1
    SLICE_X71Y55         FDRE                                         r  box/separate/edge_addr_write_reg[9]/C
                         clock pessimism              0.287    39.530    
                         clock uncertainty           -0.091    39.439    
    SLICE_X71Y55         FDRE (Setup_fdre_C_R)       -0.314    39.125    box/separate/edge_addr_write_reg[9]
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                 29.258    

Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[1]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.091    39.501    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.187    box/isolate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.329    

Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[2]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.091    39.501    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.187    box/isolate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.329    

Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[5]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.091    39.501    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.187    box/isolate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.329    

Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[9]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.091    39.501    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.187    box/isolate/edge_addr_write_reg[9]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.329    

Slack (MET) :             29.332ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 1.934ns (19.195%)  route 8.141ns (80.805%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.965     9.855    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X73Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X73Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[0]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.091    39.501    
    SLICE_X73Y54         FDRE (Setup_fdre_C_R)       -0.314    39.187    box/isolate/edge_addr_write_reg[0]
  -------------------------------------------------------------------
                         required time                         39.187    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 29.332    

Slack (MET) :             29.382ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 3.243ns (31.967%)  route 6.902ns (68.033%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 39.379 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.317    -0.300    julian_color/test_color/clk_out1
    DSP48_X1Y24          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.952     2.652 f  julian_color/test_color/memory_addr0/P[16]
                         net (fo=2, routed)           0.725     3.377    box/isolate/P[16]
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.097     3.474 f  box/isolate/xy_edge_i_25/O
                         net (fo=7, routed)           2.446     5.920    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.097     6.017 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/O
                         net (fo=7, routed)           0.376     6.394    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    SLICE_X68Y31         LUT3 (Prop_lut3_I2_O)        0.097     6.491 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_120/O
                         net (fo=1, routed)           3.355     9.845    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_64
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.283    39.379    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.666    
                         clock uncertainty           -0.091    39.575    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.227    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.227    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                 29.382    

Slack (MET) :             29.439ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 1.341ns (13.564%)  route 8.545ns (86.436%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.189     9.680    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.141    39.237    box/separate/clk_out1
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[16]/C
                         clock pessimism              0.287    39.524    
                         clock uncertainty           -0.091    39.433    
    SLICE_X67Y63         FDRE (Setup_fdre_C_R)       -0.314    39.119    box/separate/edge_addr_write_reg[16]
  -------------------------------------------------------------------
                         required time                         39.119    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 29.439    

Slack (MET) :             29.439ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 1.341ns (13.564%)  route 8.545ns (86.436%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.189     9.680    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.141    39.237    box/separate/clk_out1
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[17]/C
                         clock pessimism              0.287    39.524    
                         clock uncertainty           -0.091    39.433    
    SLICE_X67Y63         FDRE (Setup_fdre_C_R)       -0.314    39.119    box/separate/edge_addr_write_reg[17]
  -------------------------------------------------------------------
                         required time                         39.119    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 29.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y127         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.338    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][7]
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[7]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.072    -0.492    box/camera_configure_1/SCCB1/latched_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 box/separate/dividend_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/clk_out1
    SLICE_X75Y86         FDRE                                         r  box/separate/dividend_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  box/separate/dividend_in_reg[6]/Q
                         net (fo=1, routed)           0.098    -0.332    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[6]
    SLICE_X77Y86         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X77Y86         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X77Y86         FDRE (Hold_fdre_C_D)         0.070    -0.486    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X75Y84         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.323    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]_0[4]
    SLICE_X75Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X75Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X75Y85         FDRE (Hold_fdre_C_D)         0.076    -0.480    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.750%)  route 0.107ns (43.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y128         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.329    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][1]
    SLICE_X6Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X6Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[1]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.076    -0.488    box/camera_configure_1/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.353%)  route 0.112ns (40.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.602    -0.562    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X84Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.286    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]_0[1]
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.874    -0.799    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.070    -0.454    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 julian_color/test_color/hsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/hsync_pre_delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.164ns (71.658%)  route 0.065ns (28.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.562    -0.602    julian_color/test_color/clk_out1
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  julian_color/test_color/hsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.065    -0.373    julian_color/test_color/hsync_pre_delay
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.831    -0.842    julian_color/test_color/clk_out1
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/C
                         clock pessimism              0.240    -0.602    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.060    -0.542    julian_color/test_color/hsync_pre_delay_2_reg
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.596    -0.568    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X79Y84         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.302    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]_0[0]
    SLICE_X80Y83         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.867    -0.806    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X80Y83         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X80Y83         FDRE (Hold_fdre_C_D)         0.059    -0.472    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.603    -0.561    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.311    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]_1[1]
    SLICE_X86Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.874    -0.799    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X86Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.066    -0.482    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.829%)  route 0.091ns (39.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y128         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.345    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][5]
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[5]/C
                         clock pessimism              0.254    -0.564    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.047    -0.517    box/camera_configure_1/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 box/separate/dividend_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.249%)  route 0.099ns (37.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/clk_out1
    SLICE_X74Y85         FDRE                                         r  box/separate/dividend_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  box/separate/dividend_in_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.308    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[1]
    SLICE_X76Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X76Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X76Y85         FDRE (Hold_fdre_C_D)         0.075    -0.481    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y0      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y1      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y15     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y16     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y16     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y35     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y35     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X76Y76     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X76Y76     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y120     box/camera_configure_1/SCCB1/SIOD_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y120     box/camera_configure_1/SCCB1/timer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y120     box/camera_configure_1/SCCB1/timer_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y120     box/camera_configure_1/SCCB1/timer_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y120     box/camera_configure_1/SCCB1/timer_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y119     box/camera_configure_1/config_1/timer_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y119     box/camera_configure_1/config_1/timer_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y119     box/camera_configure_1/config_1/timer_reg[8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X76Y76     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X76Y76     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y58     box/video_playback_1/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y60     box/video_playback_1/vcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y60     box/video_playback_1/vcount_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y58     box/video_playback_1/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y58     box/video_playback_1/vcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y58     box/video_playback_1/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y59     box/video_playback_1/vcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y59     box/video_playback_1/vcount_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 0.741ns (9.896%)  route 6.747ns (90.104%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.747     6.695    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X13Y134        LUT2 (Prop_lut2_I0_O)        0.097     6.792 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/output_cnt.next_start_int_top_i_1__4/O
                         net (fo=1, routed)           0.000     6.792    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/gen_ce_non_real_time.ce_predicted_reg_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.095 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.next_start_int_top_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.095    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/D_0
    SLICE_X13Y134        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X13Y134        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.498    
    SLICE_X13Y134        FDRE (Setup_fdre_C_D)        0.056     9.554    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.492    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.124    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.492    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.124    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.492    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.124    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.492    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.124    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.492    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.124    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.492    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.124    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.492    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.124    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.492    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.124    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.341ns (4.924%)  route 6.585ns (95.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 9.225 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.585     6.533    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X14Y132        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.129     9.225    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X14Y132        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CLK
                         clock pessimism              0.346     9.571    
                         clock uncertainty           -0.074     9.497    
    SLICE_X14Y132        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     9.129    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18
  -------------------------------------------------------------------
                         required time                          9.129    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  2.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.620%)  route 0.056ns (30.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.556    -0.608    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X11Y124        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.424    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[7]
    SLICE_X10Y124        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.824    -0.849    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X10Y124        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.254    -0.595    
    SLICE_X10Y124        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.540    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X56Y117        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.186    -0.411    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.553    -0.611    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/aclk
    SLICE_X31Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/Q
                         net (fo=1, routed)           0.112    -0.358    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[4]
    SLICE_X30Y122        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X30Y122        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/CLK
                         clock pessimism              0.254    -0.596    
    SLICE_X30Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.487    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB18_X2Y56     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X2Y56     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y79     audio_stuff/filter_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y79     audio_stuff/filter_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y52     fft_amplitude_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y52     fft_amplitude_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clocker/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X1Y52      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y57      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y61      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X50Y133    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X50Y133    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X50Y133    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X50Y133    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y131    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_255_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y131    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y131    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y131    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X42Y120    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X42Y120    audio_stuff/myfifo/fifo_reg_192_255_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X54Y117    audio_stuff/filter_controller/lpf/sample_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y134    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X46Y134    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager_1
  To Clock:  clkfbout_clk_manager_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.806ns  (logic 0.552ns (8.110%)  route 6.254ns (91.890%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 r  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          0.960    30.922    box/skinny_edge/sobel_done
    SLICE_X68Y54         LUT6 (Prop_lut6_I5_O)        0.097    31.019 f  box/skinny_edge/xy_edge_i_48/O
                         net (fo=1, routed)           0.659    31.678    box/edge_detection/edge_addr_write_reg[12]
    SLICE_X73Y54         LUT3 (Prop_lut3_I0_O)        0.114    31.792 r  box/edge_detection/xy_edge_i_7/O
                         net (fo=29, routed)          4.636    36.428    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.215    39.394    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.585    38.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                         -36.428    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.932ns  (logic 0.490ns (7.069%)  route 6.442ns (92.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 39.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.375ns = ( 29.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.625    box/edge_detection/clk_out2
    SLICE_X56Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.393    30.018 r  box/edge_detection/pic_memory_addr_reg[6]/Q
                         net (fo=5, routed)           0.641    30.659    box/edge_detection/sobel_rgb_bram_addr[6]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.097    30.756 r  box/edge_detection/frame_buffer_1_i_13/O
                         net (fo=104, routed)         5.800    36.556    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.311    39.407    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.627    
                         clock uncertainty           -0.215    39.413    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    38.971    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -36.556    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.878ns  (logic 0.490ns (7.124%)  route 6.388ns (92.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X56Y60         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[1]/Q
                         net (fo=5, routed)           0.606    30.624    box/edge_detection/sobel_rgb_bram_addr[1]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.097    30.721 r  box/edge_detection/frame_buffer_1_i_18/O
                         net (fo=104, routed)         5.782    36.503    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.215    39.440    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    38.998    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -36.503    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.673ns  (logic 0.549ns (8.227%)  route 6.124ns (91.773%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 r  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.262    31.224    box/skinny_edge/sobel_done
    SLICE_X72Y54         LUT6 (Prop_lut6_I5_O)        0.097    31.321 f  box/skinny_edge/xy_edge_i_51/O
                         net (fo=1, routed)           0.344    31.666    box/edge_detection/edge_addr_write_reg[9]
    SLICE_X73Y54         LUT3 (Prop_lut3_I0_O)        0.111    31.777 r  box/edge_detection/xy_edge_i_10/O
                         net (fo=29, routed)          4.518    36.295    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.215    39.394    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.584    38.810    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.810ns  (logic 0.490ns (7.195%)  route 6.320ns (92.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.375ns = ( 29.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.625    box/edge_detection/clk_out2
    SLICE_X56Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.393    30.018 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.674    30.691    box/edge_detection/sobel_rgb_bram_addr[7]
    SLICE_X55Y61         LUT5 (Prop_lut5_I2_O)        0.097    30.788 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=104, routed)         5.646    36.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.302    39.398    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220    39.618    
                         clock uncertainty           -0.215    39.404    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    38.962    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                         -36.434    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.784ns  (logic 0.438ns (6.456%)  route 6.346ns (93.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 39.379 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.570    31.533    box/edge_detection/sobel_done
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.097    31.630 r  box/edge_detection/xy_edge_i_15/O
                         net (fo=29, routed)          4.776    36.406    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y34         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.283    39.379    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y34         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    39.599    
                         clock uncertainty           -0.215    39.385    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    38.943    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.943    
                         arrival time                         -36.406    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.788ns  (logic 0.490ns (7.219%)  route 6.298ns (92.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 39.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X56Y60         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[3]/Q
                         net (fo=5, routed)           0.733    30.752    box/edge_detection/sobel_rgb_bram_addr[3]
    SLICE_X58Y59         LUT5 (Prop_lut5_I2_O)        0.097    30.849 r  box/edge_detection/frame_buffer_1_i_16/O
                         net (fo=104, routed)         5.564    36.413    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.311    39.407    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.627    
                         clock uncertainty           -0.215    39.413    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    38.971    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -36.413    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.750ns  (logic 0.438ns (6.489%)  route 6.312ns (93.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.616ns = ( 39.384 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.570    31.533    box/edge_detection/sobel_done
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.097    31.630 r  box/edge_detection/xy_edge_i_15/O
                         net (fo=29, routed)          4.741    36.371    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.288    39.384    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.220    39.604    
                         clock uncertainty           -0.215    39.390    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    38.948    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.948    
                         arrival time                         -36.371    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 0.442ns (6.744%)  route 6.112ns (93.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.924    31.887    box/edge_detection/sobel_done
    SLICE_X72Y52         LUT3 (Prop_lut3_I2_O)        0.101    31.988 r  box/edge_detection/xy_edge_i_5/O
                         net (fo=28, routed)          4.188    36.175    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.215    39.394    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.584    38.810    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -36.175    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.693ns  (logic 0.490ns (7.321%)  route 6.203ns (92.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X60Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[0]/Q
                         net (fo=5, routed)           0.752    30.770    box/edge_detection/sobel_rgb_bram_addr[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.097    30.867 r  box/edge_detection/frame_buffer_1_i_19/O
                         net (fo=104, routed)         5.451    36.318    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.302    39.398    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220    39.618    
                         clock uncertainty           -0.215    39.404    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.442    38.962    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                         -36.318    
  -------------------------------------------------------------------
                         slack                                  2.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.353%)  route 0.548ns (74.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.555    -0.609    audio_stuff/clk_out2
    SLICE_X39Y118        FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.548     0.079    sd_read_write/sd_addr[16]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.124 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.124    sd_read_write/cmd_out[33]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.215    -0.075    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.353%)  route 0.548ns (74.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[29]/Q
                         net (fo=2, routed)           0.548     0.078    sd_read_write/sd_addr[20]
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.123 r  sd_read_write/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     0.123    sd_read_write/cmd_out[37]
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[37]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.215    -0.076    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.092     0.016    sd_read_write/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.156%)  route 0.553ns (74.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.553     0.084    sd_read_write/sd_addr[22]
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.129    sd_read_write/cmd_out[39]
    SLICE_X41Y117        FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X41Y117        FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.215    -0.076    
    SLICE_X41Y117        FDRE (Hold_fdre_C_D)         0.091     0.015    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.164%)  route 0.584ns (75.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[9]/Q
                         net (fo=2, routed)           0.584     0.119    sd_read_write/sd_addr[0]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.164 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     0.164    sd_read_write/cmd_out[17]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.215    -0.073    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.121     0.048    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.937%)  route 0.591ns (76.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[12]/Q
                         net (fo=2, routed)           0.591     0.126    sd_read_write/sd_addr[3]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.171 r  sd_read_write/cmd_out[20]_i_1/O
                         net (fo=1, routed)           0.000     0.171    sd_read_write/cmd_out[20]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[20]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.215    -0.073    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.121     0.048    sd_read_write/cmd_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.807%)  route 0.564ns (75.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.555    -0.609    audio_stuff/clk_out2
    SLICE_X39Y118        FDRE                                         r  audio_stuff/sd_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  audio_stuff/sd_addr_reg[26]/Q
                         net (fo=2, routed)           0.564     0.096    sd_read_write/sd_addr[17]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.141 r  sd_read_write/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000     0.141    sd_read_write/cmd_out[34]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[34]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.215    -0.075    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.857%)  route 0.594ns (76.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[10]/Q
                         net (fo=2, routed)           0.594     0.128    sd_read_write/sd_addr[1]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.173 r  sd_read_write/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.173    sd_read_write/cmd_out[18]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.215    -0.073    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.120     0.047    sd_read_write/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.825%)  route 0.595ns (76.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.557    -0.607    audio_stuff/clk_out2
    SLICE_X39Y116        FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.595     0.129    sd_read_write/sd_addr[10]
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.174 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.174    sd_read_write/cmd_out[27]
    SLICE_X38Y116        FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X38Y116        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.215    -0.075    
    SLICE_X38Y116        FDRE (Hold_fdre_C_D)         0.121     0.046    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.689%)  route 0.567ns (75.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.556    -0.608    audio_stuff/clk_out2
    SLICE_X39Y117        FDRE                                         r  audio_stuff/sd_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  audio_stuff/sd_addr_reg[23]/Q
                         net (fo=2, routed)           0.567     0.100    sd_read_write/sd_addr[14]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.145 r  sd_read_write/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000     0.145    sd_read_write/cmd_out[31]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[31]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.215    -0.075    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.091     0.016    sd_read_write/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.555%)  route 0.571ns (75.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.571     0.102    sd_read_write/sd_addr[21]
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.147 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.147    sd_read_write/cmd_out[38]
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.215    -0.076    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.092     0.016    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       28.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.993ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.537ns  (logic 3.146ns (29.858%)  route 7.391ns (70.142%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 39.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.317    -0.300    julian_color/test_color/clk_out1
    DSP48_X1Y24          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.952     2.652 f  julian_color/test_color/memory_addr0/P[16]
                         net (fo=2, routed)           0.725     3.377    box/isolate/P[16]
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.097     3.474 f  box/isolate/xy_edge_i_25/O
                         net (fo=7, routed)           2.446     5.920    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.097     6.017 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/O
                         net (fo=7, routed)           4.220    10.237    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.289    39.385    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287    39.672    
                         clock uncertainty           -0.095    39.578    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.230    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.230    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                 28.993    

Slack (MET) :             29.255ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 1.341ns (13.312%)  route 8.732ns (86.688%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 39.243 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.376     9.867    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X71Y55         FDRE                                         r  box/separate/edge_addr_write_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.147    39.243    box/separate/clk_out1
    SLICE_X71Y55         FDRE                                         r  box/separate/edge_addr_write_reg[9]/C
                         clock pessimism              0.287    39.530    
                         clock uncertainty           -0.095    39.435    
    SLICE_X71Y55         FDRE (Setup_fdre_C_R)       -0.314    39.121    box/separate/edge_addr_write_reg[9]
  -------------------------------------------------------------------
                         required time                         39.121    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                 29.255    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[1]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[2]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[5]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[9]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[9]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 1.934ns (19.195%)  route 8.141ns (80.805%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.965     9.855    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X73Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X73Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[0]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X73Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[0]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 29.329    

Slack (MET) :             29.378ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 3.243ns (31.967%)  route 6.902ns (68.033%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 39.379 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.317    -0.300    julian_color/test_color/clk_out1
    DSP48_X1Y24          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.952     2.652 f  julian_color/test_color/memory_addr0/P[16]
                         net (fo=2, routed)           0.725     3.377    box/isolate/P[16]
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.097     3.474 f  box/isolate/xy_edge_i_25/O
                         net (fo=7, routed)           2.446     5.920    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.097     6.017 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/O
                         net (fo=7, routed)           0.376     6.394    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    SLICE_X68Y31         LUT3 (Prop_lut3_I2_O)        0.097     6.491 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_120/O
                         net (fo=1, routed)           3.355     9.845    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_64
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.283    39.379    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.666    
                         clock uncertainty           -0.095    39.572    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.224    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.224    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                 29.378    

Slack (MET) :             29.436ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 1.341ns (13.564%)  route 8.545ns (86.436%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.189     9.680    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.141    39.237    box/separate/clk_out1
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[16]/C
                         clock pessimism              0.287    39.524    
                         clock uncertainty           -0.095    39.429    
    SLICE_X67Y63         FDRE (Setup_fdre_C_R)       -0.314    39.115    box/separate/edge_addr_write_reg[16]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 29.436    

Slack (MET) :             29.436ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 1.341ns (13.564%)  route 8.545ns (86.436%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.189     9.680    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.141    39.237    box/separate/clk_out1
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[17]/C
                         clock pessimism              0.287    39.524    
                         clock uncertainty           -0.095    39.429    
    SLICE_X67Y63         FDRE (Setup_fdre_C_R)       -0.314    39.115    box/separate/edge_addr_write_reg[17]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 29.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y127         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.338    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][7]
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[7]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.072    -0.398    box/camera_configure_1/SCCB1/latched_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 box/separate/dividend_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/clk_out1
    SLICE_X75Y86         FDRE                                         r  box/separate/dividend_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  box/separate/dividend_in_reg[6]/Q
                         net (fo=1, routed)           0.098    -0.332    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[6]
    SLICE_X77Y86         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X77Y86         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.095    -0.462    
    SLICE_X77Y86         FDRE (Hold_fdre_C_D)         0.070    -0.392    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X75Y84         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.323    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]_0[4]
    SLICE_X75Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X75Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.095    -0.462    
    SLICE_X75Y85         FDRE (Hold_fdre_C_D)         0.076    -0.386    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.750%)  route 0.107ns (43.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y128         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.329    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][1]
    SLICE_X6Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X6Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[1]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.076    -0.394    box/camera_configure_1/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.353%)  route 0.112ns (40.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.602    -0.562    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X84Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.286    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]_0[1]
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.874    -0.799    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.095    -0.430    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.070    -0.360    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 julian_color/test_color/hsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/hsync_pre_delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.164ns (71.658%)  route 0.065ns (28.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.562    -0.602    julian_color/test_color/clk_out1
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  julian_color/test_color/hsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.065    -0.373    julian_color/test_color/hsync_pre_delay
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.831    -0.842    julian_color/test_color/clk_out1
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.095    -0.508    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.060    -0.448    julian_color/test_color/hsync_pre_delay_2_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.596    -0.568    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X79Y84         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.302    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]_0[0]
    SLICE_X80Y83         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.867    -0.806    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X80Y83         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.095    -0.437    
    SLICE_X80Y83         FDRE (Hold_fdre_C_D)         0.059    -0.378    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.603    -0.561    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.311    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]_1[1]
    SLICE_X86Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.874    -0.799    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X86Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.095    -0.454    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.066    -0.388    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.829%)  route 0.091ns (39.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y128         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.345    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][5]
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[5]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.047    -0.423    box/camera_configure_1/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 box/separate/dividend_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.249%)  route 0.099ns (37.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/clk_out1
    SLICE_X74Y85         FDRE                                         r  box/separate/dividend_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  box/separate/dividend_in_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.308    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[1]
    SLICE_X76Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X76Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.095    -0.462    
    SLICE_X76Y85         FDRE (Hold_fdre_C_D)         0.075    -0.387    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.806ns  (logic 0.552ns (8.110%)  route 6.254ns (91.890%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 r  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          0.960    30.922    box/skinny_edge/sobel_done
    SLICE_X68Y54         LUT6 (Prop_lut6_I5_O)        0.097    31.019 f  box/skinny_edge/xy_edge_i_48/O
                         net (fo=1, routed)           0.659    31.678    box/edge_detection/edge_addr_write_reg[12]
    SLICE_X73Y54         LUT3 (Prop_lut3_I0_O)        0.114    31.792 r  box/edge_detection/xy_edge_i_7/O
                         net (fo=29, routed)          4.636    36.428    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.215    39.394    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.585    38.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                         -36.428    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.932ns  (logic 0.490ns (7.069%)  route 6.442ns (92.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 39.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.375ns = ( 29.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.625    box/edge_detection/clk_out2
    SLICE_X56Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.393    30.018 r  box/edge_detection/pic_memory_addr_reg[6]/Q
                         net (fo=5, routed)           0.641    30.659    box/edge_detection/sobel_rgb_bram_addr[6]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.097    30.756 r  box/edge_detection/frame_buffer_1_i_13/O
                         net (fo=104, routed)         5.800    36.556    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.311    39.407    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.627    
                         clock uncertainty           -0.215    39.413    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    38.971    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -36.556    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.878ns  (logic 0.490ns (7.124%)  route 6.388ns (92.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X56Y60         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[1]/Q
                         net (fo=5, routed)           0.606    30.624    box/edge_detection/sobel_rgb_bram_addr[1]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.097    30.721 r  box/edge_detection/frame_buffer_1_i_18/O
                         net (fo=104, routed)         5.782    36.503    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.215    39.440    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    38.998    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -36.503    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.673ns  (logic 0.549ns (8.227%)  route 6.124ns (91.773%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 r  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.262    31.224    box/skinny_edge/sobel_done
    SLICE_X72Y54         LUT6 (Prop_lut6_I5_O)        0.097    31.321 f  box/skinny_edge/xy_edge_i_51/O
                         net (fo=1, routed)           0.344    31.666    box/edge_detection/edge_addr_write_reg[9]
    SLICE_X73Y54         LUT3 (Prop_lut3_I0_O)        0.111    31.777 r  box/edge_detection/xy_edge_i_10/O
                         net (fo=29, routed)          4.518    36.295    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.215    39.394    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.584    38.810    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.810ns  (logic 0.490ns (7.195%)  route 6.320ns (92.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.375ns = ( 29.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.625    box/edge_detection/clk_out2
    SLICE_X56Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.393    30.018 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.674    30.691    box/edge_detection/sobel_rgb_bram_addr[7]
    SLICE_X55Y61         LUT5 (Prop_lut5_I2_O)        0.097    30.788 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=104, routed)         5.646    36.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.302    39.398    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220    39.618    
                         clock uncertainty           -0.215    39.404    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    38.962    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                         -36.434    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.784ns  (logic 0.438ns (6.456%)  route 6.346ns (93.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 39.379 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.570    31.533    box/edge_detection/sobel_done
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.097    31.630 r  box/edge_detection/xy_edge_i_15/O
                         net (fo=29, routed)          4.776    36.406    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y34         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.283    39.379    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y34         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    39.599    
                         clock uncertainty           -0.215    39.385    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    38.943    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.943    
                         arrival time                         -36.406    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.788ns  (logic 0.490ns (7.219%)  route 6.298ns (92.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 39.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X56Y60         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[3]/Q
                         net (fo=5, routed)           0.733    30.752    box/edge_detection/sobel_rgb_bram_addr[3]
    SLICE_X58Y59         LUT5 (Prop_lut5_I2_O)        0.097    30.849 r  box/edge_detection/frame_buffer_1_i_16/O
                         net (fo=104, routed)         5.564    36.413    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.311    39.407    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.627    
                         clock uncertainty           -0.215    39.413    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    38.971    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -36.413    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.750ns  (logic 0.438ns (6.489%)  route 6.312ns (93.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.616ns = ( 39.384 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.570    31.533    box/edge_detection/sobel_done
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.097    31.630 r  box/edge_detection/xy_edge_i_15/O
                         net (fo=29, routed)          4.741    36.371    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.288    39.384    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.220    39.604    
                         clock uncertainty           -0.215    39.390    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    38.948    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.948    
                         arrival time                         -36.371    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 0.442ns (6.744%)  route 6.112ns (93.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.924    31.887    box/edge_detection/sobel_done
    SLICE_X72Y52         LUT3 (Prop_lut3_I2_O)        0.101    31.988 r  box/edge_detection/xy_edge_i_5/O
                         net (fo=28, routed)          4.188    36.175    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.215    39.394    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.584    38.810    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -36.175    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.693ns  (logic 0.490ns (7.321%)  route 6.203ns (92.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X60Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[0]/Q
                         net (fo=5, routed)           0.752    30.770    box/edge_detection/sobel_rgb_bram_addr[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.097    30.867 r  box/edge_detection/frame_buffer_1_i_19/O
                         net (fo=104, routed)         5.451    36.318    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.302    39.398    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220    39.618    
                         clock uncertainty           -0.215    39.404    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.442    38.962    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.962    
                         arrival time                         -36.318    
  -------------------------------------------------------------------
                         slack                                  2.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.353%)  route 0.548ns (74.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.555    -0.609    audio_stuff/clk_out2
    SLICE_X39Y118        FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.548     0.079    sd_read_write/sd_addr[16]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.124 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.124    sd_read_write/cmd_out[33]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.215    -0.075    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.353%)  route 0.548ns (74.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[29]/Q
                         net (fo=2, routed)           0.548     0.078    sd_read_write/sd_addr[20]
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.123 r  sd_read_write/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     0.123    sd_read_write/cmd_out[37]
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[37]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.215    -0.076    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.092     0.016    sd_read_write/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.156%)  route 0.553ns (74.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.553     0.084    sd_read_write/sd_addr[22]
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.129    sd_read_write/cmd_out[39]
    SLICE_X41Y117        FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X41Y117        FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.215    -0.076    
    SLICE_X41Y117        FDRE (Hold_fdre_C_D)         0.091     0.015    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.164%)  route 0.584ns (75.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[9]/Q
                         net (fo=2, routed)           0.584     0.119    sd_read_write/sd_addr[0]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.164 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     0.164    sd_read_write/cmd_out[17]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.215    -0.073    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.121     0.048    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.937%)  route 0.591ns (76.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[12]/Q
                         net (fo=2, routed)           0.591     0.126    sd_read_write/sd_addr[3]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.171 r  sd_read_write/cmd_out[20]_i_1/O
                         net (fo=1, routed)           0.000     0.171    sd_read_write/cmd_out[20]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[20]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.215    -0.073    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.121     0.048    sd_read_write/cmd_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.807%)  route 0.564ns (75.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.555    -0.609    audio_stuff/clk_out2
    SLICE_X39Y118        FDRE                                         r  audio_stuff/sd_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  audio_stuff/sd_addr_reg[26]/Q
                         net (fo=2, routed)           0.564     0.096    sd_read_write/sd_addr[17]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.141 r  sd_read_write/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000     0.141    sd_read_write/cmd_out[34]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[34]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.215    -0.075    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.857%)  route 0.594ns (76.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[10]/Q
                         net (fo=2, routed)           0.594     0.128    sd_read_write/sd_addr[1]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.173 r  sd_read_write/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.173    sd_read_write/cmd_out[18]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.215    -0.073    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.120     0.047    sd_read_write/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.825%)  route 0.595ns (76.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.557    -0.607    audio_stuff/clk_out2
    SLICE_X39Y116        FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.595     0.129    sd_read_write/sd_addr[10]
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.174 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.174    sd_read_write/cmd_out[27]
    SLICE_X38Y116        FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X38Y116        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.215    -0.075    
    SLICE_X38Y116        FDRE (Hold_fdre_C_D)         0.121     0.046    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.689%)  route 0.567ns (75.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.556    -0.608    audio_stuff/clk_out2
    SLICE_X39Y117        FDRE                                         r  audio_stuff/sd_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  audio_stuff/sd_addr_reg[23]/Q
                         net (fo=2, routed)           0.567     0.100    sd_read_write/sd_addr[14]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.145 r  sd_read_write/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000     0.145    sd_read_write/cmd_out[31]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[31]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.215    -0.075    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.091     0.016    sd_read_write/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.555%)  route 0.571ns (75.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.571     0.102    sd_read_write/sd_addr[21]
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.147 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.147    sd_read_write/cmd_out[38]
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.215    -0.076    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.092     0.016    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 1.581ns (20.933%)  route 5.972ns (79.067%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.379     6.638    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.229     6.867 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=3, routed)           0.356     7.222    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  box/edge_detection/bw_pixel_load2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X65Y76         FDRE                                         r  box/edge_detection/bw_pixel_load2_reg[2]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.215     9.233    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)       -0.039     9.194    box/edge_detection/bw_pixel_load2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 1.678ns (22.127%)  route 5.905ns (77.873%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.395     7.156    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X67Y74         LUT3 (Prop_lut3_I0_O)        0.097     7.253 r  box/edge_detection/bw_pixel7[1]_i_1/O
                         net (fo=1, routed)           0.000     7.253    box/edge_detection/bw_pixel7[1]_i_1_n_0
    SLICE_X67Y74         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X67Y74         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.215     9.232    
    SLICE_X67Y74         FDRE (Setup_fdre_C_D)        0.030     9.262    box/edge_detection/bw_pixel7_reg[1]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 1.581ns (20.963%)  route 5.961ns (79.037%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.379     6.638    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.229     6.867 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=3, routed)           0.345     7.211    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X62Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[2]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.215     9.233    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)       -0.010     9.223    box/edge_detection/bw_pixel_load0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 1.678ns (22.137%)  route 5.902ns (77.863%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.392     7.153    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X68Y77         LUT3 (Prop_lut3_I0_O)        0.097     7.250 r  box/edge_detection/bw_pixel3[1]_i_1/O
                         net (fo=1, routed)           0.000     7.250    box/edge_detection/bw_pixel3[1]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  box/edge_detection/bw_pixel3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.135     9.231    box/edge_detection/clk_out2
    SLICE_X68Y77         FDRE                                         r  box/edge_detection/bw_pixel3_reg[1]/C
                         clock pessimism              0.220     9.451    
                         clock uncertainty           -0.215     9.237    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.032     9.269    box/edge_detection/bw_pixel3_reg[1]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 1.678ns (22.172%)  route 5.890ns (77.828%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.468     7.141    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X67Y75         LUT6 (Prop_lut6_I0_O)        0.097     7.238 r  box/edge_detection/bw_pixel8[3]_i_2/O
                         net (fo=1, routed)           0.000     7.238    box/edge_detection/bw_pixel8[3]_i_2_n_0
    SLICE_X67Y75         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X67Y75         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.215     9.232    
    SLICE_X67Y75         FDRE (Setup_fdre_C_D)        0.030     9.262    box/edge_detection/bw_pixel8_reg[3]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.678ns (22.154%)  route 5.896ns (77.846%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.386     7.147    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X69Y77         LUT3 (Prop_lut3_I0_O)        0.097     7.244 r  box/edge_detection/bw_pixel4[1]_i_1/O
                         net (fo=1, routed)           0.000     7.244    box/edge_detection/bw_pixel4[1]_i_1_n_0
    SLICE_X69Y77         FDRE                                         r  box/edge_detection/bw_pixel4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.135     9.231    box/edge_detection/clk_out2
    SLICE_X69Y77         FDRE                                         r  box/edge_detection/bw_pixel4_reg[1]/C
                         clock pessimism              0.220     9.451    
                         clock uncertainty           -0.215     9.237    
    SLICE_X69Y77         FDRE (Setup_fdre_C_D)        0.032     9.269    box/edge_detection/bw_pixel4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.581ns (21.109%)  route 5.909ns (78.891%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.398     7.159    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X69Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.133     9.229    box/edge_detection/clk_out2
    SLICE_X69Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/C
                         clock pessimism              0.220     9.449    
                         clock uncertainty           -0.215     9.235    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)       -0.049     9.186    box/edge_detection/bw_pixel_load0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.678ns (22.072%)  route 5.924ns (77.928%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.502     7.175    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.097     7.272 r  box/edge_detection/bw_pixel8[2]_i_1/O
                         net (fo=1, routed)           0.000     7.272    box/edge_detection/bw_pixel8[2]_i_1_n_0
    SLICE_X66Y74         FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X66Y74         FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.215     9.232    
    SLICE_X66Y74         FDRE (Setup_fdre_C_D)        0.069     9.301    box/edge_detection/bw_pixel8_reg[2]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 1.678ns (22.180%)  route 5.888ns (77.820%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.377     7.138    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.097     7.235 r  box/edge_detection/bw_pixel6[1]_i_1/O
                         net (fo=1, routed)           0.000     7.235    box/edge_detection/bw_pixel6[1]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  box/edge_detection/bw_pixel6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X63Y76         FDRE                                         r  box/edge_detection/bw_pixel6_reg[1]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.215     9.233    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.033     9.266    box/edge_detection/bw_pixel6_reg[1]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.678ns (22.190%)  route 5.884ns (77.810%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.461     7.134    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X67Y78         LUT6 (Prop_lut6_I0_O)        0.097     7.231 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.231    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X67Y78         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.133     9.229    box/edge_detection/clk_out2
    SLICE_X67Y78         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.449    
                         clock uncertainty           -0.215     9.235    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.030     9.265    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  2.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.552    -0.612    sd_read_write/clk_out1
    SLICE_X48Y119        FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sd_read_write/dout_reg[2]/Q
                         net (fo=8, routed)           0.698     0.227    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIC
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.819    -0.854    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/CLK
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X46Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.061    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.782%)  route 0.699ns (83.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.699     0.231    audio_stuff/myfifo/fifo_reg_0_63_6_6/D
    SLICE_X46Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X46Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.215    -0.081    
    SLICE_X46Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.063    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.629%)  route 0.707ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[3]/Q
                         net (fo=8, routed)           0.707     0.239    audio_stuff/myfifo/fifo_reg_64_127_3_5/DIA
    SLICE_X42Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_64_127_3_5/WCLK
    SLICE_X42Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.215    -0.080    
    SLICE_X42Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.067    audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 down/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/pulse_down/lev_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.420%)  route 0.624ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.572    -0.592    down/clk_out1
    SLICE_X29Y95         FDRE                                         r  down/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  down/clean_reg/Q
                         net (fo=3, routed)           0.624     0.173    julian_color/pulse_down/btn_down
    SLICE_X34Y97         FDRE                                         r  julian_color/pulse_down/lev_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.842    -0.831    julian_color/pulse_down/clk_out2
    SLICE_X34Y97         FDRE                                         r  julian_color/pulse_down/lev_prev_reg/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.060    -0.000    julian_color/pulse_down/lev_prev_reg
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.643%)  route 0.706ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.706     0.238    audio_stuff/myfifo/fifo_reg_256_319_6_6/D
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_256_319_6_6/WCLK
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.215    -0.080    
    SLICE_X46Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.064    audio_stuff/myfifo/fifo_reg_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.518%)  route 0.713ns (83.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.713     0.244    audio_stuff/myfifo/fifo_reg_448_511_3_5/DIB
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/myfifo/fifo_reg_448_511_3_5/WCLK
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.215    -0.079    
    SLICE_X42Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.067    audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.128ns (15.866%)  route 0.679ns (84.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  sd_read_write/dout_reg[7]/Q
                         net (fo=16, routed)          0.679     0.198    audio_stuff/myfifo/fifo_reg_256_319_7_7/D
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_256_319_7_7/WCLK
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.215    -0.080    
    SLICE_X46Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.012    audio_stuff/myfifo/fifo_reg_256_319_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.141ns (16.299%)  route 0.724ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.724     0.256    audio_stuff/myfifo/fifo_reg_448_511_3_5/DIC
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/myfifo/fifo_reg_448_511_3_5/WCLK
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.215    -0.079    
    SLICE_X42Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.065    audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.274%)  route 0.725ns (83.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.725     0.257    audio_stuff/myfifo/fifo_reg_192_255_6_6/D
    SLICE_X50Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.820    -0.853    audio_stuff/myfifo/fifo_reg_192_255_6_6/WCLK
    SLICE_X50Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.215    -0.082    
    SLICE_X50Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.062    audio_stuff/myfifo/fifo_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.189%)  route 0.730ns (83.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.552    -0.612    sd_read_write/clk_out1
    SLICE_X48Y119        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.730     0.259    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIB
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.819    -0.854    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X46Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.063    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 1.581ns (20.933%)  route 5.972ns (79.067%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.379     6.638    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.229     6.867 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=3, routed)           0.356     7.222    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  box/edge_detection/bw_pixel_load2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X65Y76         FDRE                                         r  box/edge_detection/bw_pixel_load2_reg[2]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.211     9.236    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)       -0.039     9.197    box/edge_detection/bw_pixel_load2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 1.678ns (22.127%)  route 5.905ns (77.873%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.395     7.156    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X67Y74         LUT3 (Prop_lut3_I0_O)        0.097     7.253 r  box/edge_detection/bw_pixel7[1]_i_1/O
                         net (fo=1, routed)           0.000     7.253    box/edge_detection/bw_pixel7[1]_i_1_n_0
    SLICE_X67Y74         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X67Y74         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.211     9.235    
    SLICE_X67Y74         FDRE (Setup_fdre_C_D)        0.030     9.265    box/edge_detection/bw_pixel7_reg[1]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 1.581ns (20.963%)  route 5.961ns (79.037%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.379     6.638    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.229     6.867 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=3, routed)           0.345     7.211    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X62Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[2]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.211     9.236    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)       -0.010     9.226    box/edge_detection/bw_pixel_load0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 1.678ns (22.137%)  route 5.902ns (77.863%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.392     7.153    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X68Y77         LUT3 (Prop_lut3_I0_O)        0.097     7.250 r  box/edge_detection/bw_pixel3[1]_i_1/O
                         net (fo=1, routed)           0.000     7.250    box/edge_detection/bw_pixel3[1]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  box/edge_detection/bw_pixel3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.135     9.231    box/edge_detection/clk_out2
    SLICE_X68Y77         FDRE                                         r  box/edge_detection/bw_pixel3_reg[1]/C
                         clock pessimism              0.220     9.451    
                         clock uncertainty           -0.211     9.240    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.032     9.272    box/edge_detection/bw_pixel3_reg[1]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 1.678ns (22.172%)  route 5.890ns (77.828%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.468     7.141    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X67Y75         LUT6 (Prop_lut6_I0_O)        0.097     7.238 r  box/edge_detection/bw_pixel8[3]_i_2/O
                         net (fo=1, routed)           0.000     7.238    box/edge_detection/bw_pixel8[3]_i_2_n_0
    SLICE_X67Y75         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X67Y75         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.211     9.235    
    SLICE_X67Y75         FDRE (Setup_fdre_C_D)        0.030     9.265    box/edge_detection/bw_pixel8_reg[3]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.678ns (22.154%)  route 5.896ns (77.846%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.386     7.147    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X69Y77         LUT3 (Prop_lut3_I0_O)        0.097     7.244 r  box/edge_detection/bw_pixel4[1]_i_1/O
                         net (fo=1, routed)           0.000     7.244    box/edge_detection/bw_pixel4[1]_i_1_n_0
    SLICE_X69Y77         FDRE                                         r  box/edge_detection/bw_pixel4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.135     9.231    box/edge_detection/clk_out2
    SLICE_X69Y77         FDRE                                         r  box/edge_detection/bw_pixel4_reg[1]/C
                         clock pessimism              0.220     9.451    
                         clock uncertainty           -0.211     9.240    
    SLICE_X69Y77         FDRE (Setup_fdre_C_D)        0.032     9.272    box/edge_detection/bw_pixel4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.581ns (21.109%)  route 5.909ns (78.891%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.398     7.159    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X69Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.133     9.229    box/edge_detection/clk_out2
    SLICE_X69Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/C
                         clock pessimism              0.220     9.449    
                         clock uncertainty           -0.211     9.238    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)       -0.049     9.189    box/edge_detection/bw_pixel_load0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.678ns (22.072%)  route 5.924ns (77.928%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.502     7.175    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.097     7.272 r  box/edge_detection/bw_pixel8[2]_i_1/O
                         net (fo=1, routed)           0.000     7.272    box/edge_detection/bw_pixel8[2]_i_1_n_0
    SLICE_X66Y74         FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X66Y74         FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.211     9.235    
    SLICE_X66Y74         FDRE (Setup_fdre_C_D)        0.069     9.304    box/edge_detection/bw_pixel8_reg[2]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 1.678ns (22.180%)  route 5.888ns (77.820%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.377     7.138    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.097     7.235 r  box/edge_detection/bw_pixel6[1]_i_1/O
                         net (fo=1, routed)           0.000     7.235    box/edge_detection/bw_pixel6[1]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  box/edge_detection/bw_pixel6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X63Y76         FDRE                                         r  box/edge_detection/bw_pixel6_reg[1]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.211     9.236    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.033     9.269    box/edge_detection/bw_pixel6_reg[1]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.678ns (22.190%)  route 5.884ns (77.810%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.461     7.134    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X67Y78         LUT6 (Prop_lut6_I0_O)        0.097     7.231 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.231    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X67Y78         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.133     9.229    box/edge_detection/clk_out2
    SLICE_X67Y78         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.449    
                         clock uncertainty           -0.211     9.238    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.030     9.268    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  2.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.552    -0.612    sd_read_write/clk_out1
    SLICE_X48Y119        FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sd_read_write/dout_reg[2]/Q
                         net (fo=8, routed)           0.698     0.227    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIC
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.819    -0.854    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/CLK
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X46Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.057    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.782%)  route 0.699ns (83.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.699     0.231    audio_stuff/myfifo/fifo_reg_0_63_6_6/D
    SLICE_X46Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X46Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X46Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.059    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.629%)  route 0.707ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[3]/Q
                         net (fo=8, routed)           0.707     0.239    audio_stuff/myfifo/fifo_reg_64_127_3_5/DIA
    SLICE_X42Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_64_127_3_5/WCLK
    SLICE_X42Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X42Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.063    audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 down/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/pulse_down/lev_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.420%)  route 0.624ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.572    -0.592    down/clk_out1
    SLICE_X29Y95         FDRE                                         r  down/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  down/clean_reg/Q
                         net (fo=3, routed)           0.624     0.173    julian_color/pulse_down/btn_down
    SLICE_X34Y97         FDRE                                         r  julian_color/pulse_down/lev_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.842    -0.831    julian_color/pulse_down/clk_out2
    SLICE_X34Y97         FDRE                                         r  julian_color/pulse_down/lev_prev_reg/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.211    -0.063    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.060    -0.003    julian_color/pulse_down/lev_prev_reg
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.643%)  route 0.706ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.706     0.238    audio_stuff/myfifo/fifo_reg_256_319_6_6/D
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_256_319_6_6/WCLK
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X46Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.060    audio_stuff/myfifo/fifo_reg_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.518%)  route 0.713ns (83.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.713     0.244    audio_stuff/myfifo/fifo_reg_448_511_3_5/DIB
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/myfifo/fifo_reg_448_511_3_5/WCLK
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.211    -0.083    
    SLICE_X42Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.063    audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.128ns (15.866%)  route 0.679ns (84.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  sd_read_write/dout_reg[7]/Q
                         net (fo=16, routed)          0.679     0.198    audio_stuff/myfifo/fifo_reg_256_319_7_7/D
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_256_319_7_7/WCLK
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X46Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.008    audio_stuff/myfifo/fifo_reg_256_319_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.141ns (16.299%)  route 0.724ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.724     0.256    audio_stuff/myfifo/fifo_reg_448_511_3_5/DIC
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/myfifo/fifo_reg_448_511_3_5/WCLK
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.211    -0.083    
    SLICE_X42Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.061    audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.274%)  route 0.725ns (83.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.725     0.257    audio_stuff/myfifo/fifo_reg_192_255_6_6/D
    SLICE_X50Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.820    -0.853    audio_stuff/myfifo/fifo_reg_192_255_6_6/WCLK
    SLICE_X50Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X50Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.058    audio_stuff/myfifo/fifo_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.189%)  route 0.730ns (83.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.552    -0.612    sd_read_write/clk_out1
    SLICE_X48Y119        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.730     0.259    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIB
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.819    -0.854    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X46Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.059    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 0.741ns (9.896%)  route 6.747ns (90.104%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.747     6.695    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X13Y134        LUT2 (Prop_lut2_I0_O)        0.097     6.792 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/output_cnt.next_start_int_top_i_1__4/O
                         net (fo=1, routed)           0.000     6.792    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/gen_ce_non_real_time.ce_predicted_reg_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.095 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.next_start_int_top_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.095    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/D_0
    SLICE_X13Y134        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X13Y134        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.497    
    SLICE_X13Y134        FDRE (Setup_fdre_C_D)        0.056     9.553    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.341ns (4.924%)  route 6.585ns (95.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 9.225 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.585     6.533    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X14Y132        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.129     9.225    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X14Y132        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CLK
                         clock pessimism              0.346     9.571    
                         clock uncertainty           -0.074     9.496    
    SLICE_X14Y132        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     9.128    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  2.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.620%)  route 0.056ns (30.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.556    -0.608    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X11Y124        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.424    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[7]
    SLICE_X10Y124        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.824    -0.849    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X10Y124        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X10Y124        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.466    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.553    -0.611    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/aclk
    SLICE_X31Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/Q
                         net (fo=1, routed)           0.112    -0.358    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[4]
    SLICE_X30Y122        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X30Y122        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/CLK
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X30Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.413    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       28.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.993ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.537ns  (logic 3.146ns (29.858%)  route 7.391ns (70.142%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 39.385 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.317    -0.300    julian_color/test_color/clk_out1
    DSP48_X1Y24          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.952     2.652 f  julian_color/test_color/memory_addr0/P[16]
                         net (fo=2, routed)           0.725     3.377    box/isolate/P[16]
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.097     3.474 f  box/isolate/xy_edge_i_25/O
                         net (fo=7, routed)           2.446     5.920    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.097     6.017 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/O
                         net (fo=7, routed)           4.220    10.237    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.289    39.385    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287    39.672    
                         clock uncertainty           -0.095    39.578    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.230    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.230    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                 28.993    

Slack (MET) :             29.255ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 1.341ns (13.312%)  route 8.732ns (86.688%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 39.243 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.376     9.867    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X71Y55         FDRE                                         r  box/separate/edge_addr_write_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.147    39.243    box/separate/clk_out1
    SLICE_X71Y55         FDRE                                         r  box/separate/edge_addr_write_reg[9]/C
                         clock pessimism              0.287    39.530    
                         clock uncertainty           -0.095    39.435    
    SLICE_X71Y55         FDRE (Setup_fdre_C_R)       -0.314    39.121    box/separate/edge_addr_write_reg[9]
  -------------------------------------------------------------------
                         required time                         39.121    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                 29.255    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[1]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[2]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[5]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.079ns  (logic 1.934ns (19.189%)  route 8.145ns (80.811%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.968     9.858    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X72Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[9]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X72Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[9]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/isolate/edge_addr_write_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 1.934ns (19.195%)  route 8.141ns (80.805%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.396    -0.221    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y35         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.590 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.656    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     0.999 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.451     4.449    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3[0]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.546 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.546    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I0_O)      0.163     4.709 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=47, routed)          1.318     6.027    box/isolate/doutb[1]
    SLICE_X73Y59         LUT3 (Prop_lut3_I2_O)        0.229     6.256 f  box/isolate/addr_prev[18]_i_4/O
                         net (fo=5, routed)           0.950     7.206    box/isolate/addr_prev[18]_i_4_n_0
    SLICE_X75Y63         LUT6 (Prop_lut6_I2_O)        0.097     7.303 f  box/isolate/edge_addr_read[18]_i_4/O
                         net (fo=5, routed)           0.738     8.040    box/isolate/edge_addr_read[18]_i_4_n_0
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.097     8.137 r  box/isolate/edge_addr_write[18]_i_2/O
                         net (fo=22, routed)          0.656     8.793    box/isolate/edge_addr_write[18]_i_2_n_0
    SLICE_X70Y56         LUT3 (Prop_lut3_I2_O)        0.097     8.890 r  box/isolate/edge_addr_write[18]_i_1__0/O
                         net (fo=19, routed)          0.965     9.855    box/isolate/edge_addr_write[18]_i_1__0_n_0
    SLICE_X73Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.209    39.305    box/isolate/clk_out1
    SLICE_X73Y54         FDRE                                         r  box/isolate/edge_addr_write_reg[0]/C
                         clock pessimism              0.287    39.592    
                         clock uncertainty           -0.095    39.497    
    SLICE_X73Y54         FDRE (Setup_fdre_C_R)       -0.314    39.183    box/isolate/edge_addr_write_reg[0]
  -------------------------------------------------------------------
                         required time                         39.183    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                 29.329    

Slack (MET) :             29.378ns  (required time - arrival time)
  Source:                 julian_color/test_color/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 3.243ns (31.967%)  route 6.902ns (68.033%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 39.379 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.300ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.317    -0.300    julian_color/test_color/clk_out1
    DSP48_X1Y24          DSP48E1                                      r  julian_color/test_color/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.952     2.652 f  julian_color/test_color/memory_addr0/P[16]
                         net (fo=2, routed)           0.725     3.377    box/isolate/P[16]
    SLICE_X60Y64         LUT5 (Prop_lut5_I0_O)        0.097     3.474 f  box/isolate/xy_edge_i_25/O
                         net (fo=7, routed)           2.446     5.920    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X69Y31         LUT3 (Prop_lut3_I1_O)        0.097     6.017 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__1/O
                         net (fo=7, routed)           0.376     6.394    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    SLICE_X68Y31         LUT3 (Prop_lut3_I2_O)        0.097     6.491 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_120/O
                         net (fo=1, routed)           3.355     9.845    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_64
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.283    39.379    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287    39.666    
                         clock uncertainty           -0.095    39.572    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.224    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         39.224    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                 29.378    

Slack (MET) :             29.436ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 1.341ns (13.564%)  route 8.545ns (86.436%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.189     9.680    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.141    39.237    box/separate/clk_out1
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[16]/C
                         clock pessimism              0.287    39.524    
                         clock uncertainty           -0.095    39.429    
    SLICE_X67Y63         FDRE (Setup_fdre_C_R)       -0.314    39.115    box/separate/edge_addr_write_reg[16]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 29.436    

Slack (MET) :             29.436ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 1.341ns (13.564%)  route 8.545ns (86.436%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.410    -0.207    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y32         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.635     0.428 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           3.570     3.998    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[1]
    SLICE_X72Y36         LUT6 (Prop_lut6_I1_O)        0.097     4.095 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.095    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X72Y36         MUXF7 (Prop_muxf7_I1_O)      0.188     4.283 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=42, routed)          2.603     6.886    box/separate/doutb[2]
    SLICE_X74Y72         LUT3 (Prop_lut3_I1_O)        0.227     7.113 r  box/separate/count[0]_i_4/O
                         net (fo=8, routed)           0.649     7.762    box/separate/state25_in
    SLICE_X74Y71         LUT6 (Prop_lut6_I5_O)        0.097     7.859 r  box/separate/addr_curr[18]_i_2/O
                         net (fo=3, routed)           0.534     8.394    box/separate/addr_curr[18]_i_2_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I2_O)        0.097     8.491 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.189     9.680    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.141    39.237    box/separate/clk_out1
    SLICE_X67Y63         FDRE                                         r  box/separate/edge_addr_write_reg[17]/C
                         clock pessimism              0.287    39.524    
                         clock uncertainty           -0.095    39.429    
    SLICE_X67Y63         FDRE (Setup_fdre_C_R)       -0.314    39.115    box/separate/edge_addr_write_reg[17]
  -------------------------------------------------------------------
                         required time                         39.115    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 29.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y127         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[7]/Q
                         net (fo=1, routed)           0.098    -0.338    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][7]
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[7]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.072    -0.398    box/camera_configure_1/SCCB1/latched_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 box/separate/dividend_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/clk_out1
    SLICE_X75Y86         FDRE                                         r  box/separate/dividend_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  box/separate/dividend_in_reg[6]/Q
                         net (fo=1, routed)           0.098    -0.332    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[6]
    SLICE_X77Y86         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X77Y86         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.095    -0.462    
    SLICE_X77Y86         FDRE (Hold_fdre_C_D)         0.070    -0.392    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X75Y84         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.323    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]_0[4]
    SLICE_X75Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X75Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.095    -0.462    
    SLICE_X75Y85         FDRE (Hold_fdre_C_D)         0.076    -0.386    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.750%)  route 0.107ns (43.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y128         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.329    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][1]
    SLICE_X6Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X6Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[1]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.076    -0.394    box/camera_configure_1/SCCB1/latched_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.353%)  route 0.112ns (40.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.602    -0.562    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/aclk
    SLICE_X84Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.286    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]_0[1]
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.874    -0.799    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.095    -0.430    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.070    -0.360    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 julian_color/test_color/hsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/test_color/hsync_pre_delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.164ns (71.658%)  route 0.065ns (28.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.562    -0.602    julian_color/test_color/clk_out1
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  julian_color/test_color/hsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.065    -0.373    julian_color/test_color/hsync_pre_delay
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.831    -0.842    julian_color/test_color/clk_out1
    SLICE_X50Y62         FDRE                                         r  julian_color/test_color/hsync_pre_delay_2_reg/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.095    -0.508    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.060    -0.448    julian_color/test_color/hsync_pre_delay_2_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.596    -0.568    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X79Y84         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.302    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]_0[0]
    SLICE_X80Y83         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.867    -0.806    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X80Y83         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.095    -0.437    
    SLICE_X80Y83         FDRE (Hold_fdre_C_D)         0.059    -0.378    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.603    -0.561    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.109    -0.311    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]_1[1]
    SLICE_X86Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.874    -0.799    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X86Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.095    -0.454    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.066    -0.388    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/camera_configure_1/SCCB1/latched_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.829%)  route 0.091ns (39.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.587    -0.577    box/camera_configure_1/config_1/clk_out1
    SLICE_X7Y128         FDRE                                         r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  box/camera_configure_1/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.091    -0.345    box/camera_configure_1/SCCB1/SCCB_interface_addr_reg[7][5]
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.854    -0.818    box/camera_configure_1/SCCB1/clk_out1
    SLICE_X5Y127         FDRE                                         r  box/camera_configure_1/SCCB1/latched_address_reg[5]/C
                         clock pessimism              0.254    -0.564    
                         clock uncertainty            0.095    -0.470    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.047    -0.423    box/camera_configure_1/SCCB1/latched_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 box/separate/dividend_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.249%)  route 0.099ns (37.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.593    -0.571    box/separate/clk_out1
    SLICE_X74Y85         FDRE                                         r  box/separate/dividend_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  box/separate/dividend_in_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.308    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/s_axis_dividend_tdata[1]
    SLICE_X76Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.865    -0.808    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X76Y85         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.095    -0.462    
    SLICE_X76Y85         FDRE (Hold_fdre_C_D)         0.075    -0.387    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.806ns  (logic 0.552ns (8.110%)  route 6.254ns (91.890%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 r  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          0.960    30.922    box/skinny_edge/sobel_done
    SLICE_X68Y54         LUT6 (Prop_lut6_I5_O)        0.097    31.019 f  box/skinny_edge/xy_edge_i_48/O
                         net (fo=1, routed)           0.659    31.678    box/edge_detection/edge_addr_write_reg[12]
    SLICE_X73Y54         LUT3 (Prop_lut3_I0_O)        0.114    31.792 r  box/edge_detection/xy_edge_i_7/O
                         net (fo=29, routed)          4.636    36.428    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.211    39.397    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.585    38.812    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.812    
                         arrival time                         -36.428    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.932ns  (logic 0.490ns (7.069%)  route 6.442ns (92.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 39.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.375ns = ( 29.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.625    box/edge_detection/clk_out2
    SLICE_X56Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.393    30.018 r  box/edge_detection/pic_memory_addr_reg[6]/Q
                         net (fo=5, routed)           0.641    30.659    box/edge_detection/sobel_rgb_bram_addr[6]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.097    30.756 r  box/edge_detection/frame_buffer_1_i_13/O
                         net (fo=104, routed)         5.800    36.556    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.311    39.407    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.627    
                         clock uncertainty           -0.211    39.416    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    38.974    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                         -36.556    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.878ns  (logic 0.490ns (7.124%)  route 6.388ns (92.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X56Y60         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[1]/Q
                         net (fo=5, routed)           0.606    30.624    box/edge_detection/sobel_rgb_bram_addr[1]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.097    30.721 r  box/edge_detection/frame_buffer_1_i_18/O
                         net (fo=104, routed)         5.782    36.503    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.211    39.443    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    39.001    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                         -36.503    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.673ns  (logic 0.549ns (8.227%)  route 6.124ns (91.773%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 r  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.262    31.224    box/skinny_edge/sobel_done
    SLICE_X72Y54         LUT6 (Prop_lut6_I5_O)        0.097    31.321 f  box/skinny_edge/xy_edge_i_51/O
                         net (fo=1, routed)           0.344    31.666    box/edge_detection/edge_addr_write_reg[9]
    SLICE_X73Y54         LUT3 (Prop_lut3_I0_O)        0.111    31.777 r  box/edge_detection/xy_edge_i_10/O
                         net (fo=29, routed)          4.518    36.295    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.211    39.397    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.584    38.813    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.813    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.810ns  (logic 0.490ns (7.195%)  route 6.320ns (92.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.375ns = ( 29.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.625    box/edge_detection/clk_out2
    SLICE_X56Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.393    30.018 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.674    30.691    box/edge_detection/sobel_rgb_bram_addr[7]
    SLICE_X55Y61         LUT5 (Prop_lut5_I2_O)        0.097    30.788 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=104, routed)         5.646    36.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.302    39.398    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220    39.618    
                         clock uncertainty           -0.211    39.407    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    38.965    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                         -36.434    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.784ns  (logic 0.438ns (6.456%)  route 6.346ns (93.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 39.379 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.570    31.533    box/edge_detection/sobel_done
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.097    31.630 r  box/edge_detection/xy_edge_i_15/O
                         net (fo=29, routed)          4.776    36.406    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y34         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.283    39.379    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y34         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    39.599    
                         clock uncertainty           -0.211    39.388    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    38.946    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                         -36.406    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.788ns  (logic 0.490ns (7.219%)  route 6.298ns (92.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 39.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X56Y60         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[3]/Q
                         net (fo=5, routed)           0.733    30.752    box/edge_detection/sobel_rgb_bram_addr[3]
    SLICE_X58Y59         LUT5 (Prop_lut5_I2_O)        0.097    30.849 r  box/edge_detection/frame_buffer_1_i_16/O
                         net (fo=104, routed)         5.564    36.413    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.311    39.407    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.627    
                         clock uncertainty           -0.211    39.416    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    38.974    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                         -36.413    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.750ns  (logic 0.438ns (6.489%)  route 6.312ns (93.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.616ns = ( 39.384 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.570    31.533    box/edge_detection/sobel_done
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.097    31.630 r  box/edge_detection/xy_edge_i_15/O
                         net (fo=29, routed)          4.741    36.371    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.288    39.384    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.220    39.604    
                         clock uncertainty           -0.211    39.393    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    38.951    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.951    
                         arrival time                         -36.371    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 0.442ns (6.744%)  route 6.112ns (93.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.924    31.887    box/edge_detection/sobel_done
    SLICE_X72Y52         LUT3 (Prop_lut3_I2_O)        0.101    31.988 r  box/edge_detection/xy_edge_i_5/O
                         net (fo=28, routed)          4.188    36.175    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.211    39.397    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.584    38.813    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.813    
                         arrival time                         -36.175    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.693ns  (logic 0.490ns (7.321%)  route 6.203ns (92.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X60Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[0]/Q
                         net (fo=5, routed)           0.752    30.770    box/edge_detection/sobel_rgb_bram_addr[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.097    30.867 r  box/edge_detection/frame_buffer_1_i_19/O
                         net (fo=104, routed)         5.451    36.318    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.302    39.398    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220    39.618    
                         clock uncertainty           -0.211    39.407    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.442    38.965    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                         -36.318    
  -------------------------------------------------------------------
                         slack                                  2.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.353%)  route 0.548ns (74.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.555    -0.609    audio_stuff/clk_out2
    SLICE_X39Y118        FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.548     0.079    sd_read_write/sd_addr[16]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.124 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.124    sd_read_write/cmd_out[33]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.092     0.013    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.353%)  route 0.548ns (74.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[29]/Q
                         net (fo=2, routed)           0.548     0.078    sd_read_write/sd_addr[20]
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.123 r  sd_read_write/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     0.123    sd_read_write/cmd_out[37]
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[37]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.092     0.012    sd_read_write/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.156%)  route 0.553ns (74.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.553     0.084    sd_read_write/sd_addr[22]
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.129    sd_read_write/cmd_out[39]
    SLICE_X41Y117        FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X41Y117        FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X41Y117        FDRE (Hold_fdre_C_D)         0.091     0.011    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.164%)  route 0.584ns (75.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[9]/Q
                         net (fo=2, routed)           0.584     0.119    sd_read_write/sd_addr[0]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.164 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     0.164    sd_read_write/cmd_out[17]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.211    -0.077    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.121     0.044    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.937%)  route 0.591ns (76.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[12]/Q
                         net (fo=2, routed)           0.591     0.126    sd_read_write/sd_addr[3]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.171 r  sd_read_write/cmd_out[20]_i_1/O
                         net (fo=1, routed)           0.000     0.171    sd_read_write/cmd_out[20]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[20]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.211    -0.077    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.121     0.044    sd_read_write/cmd_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.807%)  route 0.564ns (75.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.555    -0.609    audio_stuff/clk_out2
    SLICE_X39Y118        FDRE                                         r  audio_stuff/sd_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  audio_stuff/sd_addr_reg[26]/Q
                         net (fo=2, routed)           0.564     0.096    sd_read_write/sd_addr[17]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.141 r  sd_read_write/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000     0.141    sd_read_write/cmd_out[34]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[34]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.092     0.013    sd_read_write/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.857%)  route 0.594ns (76.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[10]/Q
                         net (fo=2, routed)           0.594     0.128    sd_read_write/sd_addr[1]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.173 r  sd_read_write/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.173    sd_read_write/cmd_out[18]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.211    -0.077    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.120     0.043    sd_read_write/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.825%)  route 0.595ns (76.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.557    -0.607    audio_stuff/clk_out2
    SLICE_X39Y116        FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.595     0.129    sd_read_write/sd_addr[10]
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.174 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.174    sd_read_write/cmd_out[27]
    SLICE_X38Y116        FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X38Y116        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X38Y116        FDRE (Hold_fdre_C_D)         0.121     0.042    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.689%)  route 0.567ns (75.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.556    -0.608    audio_stuff/clk_out2
    SLICE_X39Y117        FDRE                                         r  audio_stuff/sd_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  audio_stuff/sd_addr_reg[23]/Q
                         net (fo=2, routed)           0.567     0.100    sd_read_write/sd_addr[14]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.145 r  sd_read_write/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000     0.145    sd_read_write/cmd_out[31]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[31]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.091     0.012    sd_read_write/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.555%)  route 0.571ns (75.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.571     0.102    sd_read_write/sd_addr[21]
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.147 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.147    sd_read_write/cmd_out[38]
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.092     0.012    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.806ns  (logic 0.552ns (8.110%)  route 6.254ns (91.890%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 r  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          0.960    30.922    box/skinny_edge/sobel_done
    SLICE_X68Y54         LUT6 (Prop_lut6_I5_O)        0.097    31.019 f  box/skinny_edge/xy_edge_i_48/O
                         net (fo=1, routed)           0.659    31.678    box/edge_detection/edge_addr_write_reg[12]
    SLICE_X73Y54         LUT3 (Prop_lut3_I0_O)        0.114    31.792 r  box/edge_detection/xy_edge_i_7/O
                         net (fo=29, routed)          4.636    36.428    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.211    39.397    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.585    38.812    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.812    
                         arrival time                         -36.428    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.932ns  (logic 0.490ns (7.069%)  route 6.442ns (92.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 39.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.375ns = ( 29.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.625    box/edge_detection/clk_out2
    SLICE_X56Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.393    30.018 r  box/edge_detection/pic_memory_addr_reg[6]/Q
                         net (fo=5, routed)           0.641    30.659    box/edge_detection/sobel_rgb_bram_addr[6]
    SLICE_X60Y61         LUT5 (Prop_lut5_I2_O)        0.097    30.756 r  box/edge_detection/frame_buffer_1_i_13/O
                         net (fo=104, routed)         5.800    36.556    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[6]
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.311    39.407    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.627    
                         clock uncertainty           -0.211    39.416    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.442    38.974    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                         -36.556    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.878ns  (logic 0.490ns (7.124%)  route 6.388ns (92.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.566ns = ( 39.434 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X56Y60         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[1]/Q
                         net (fo=5, routed)           0.606    30.624    box/edge_detection/sobel_rgb_bram_addr[1]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.097    30.721 r  box/edge_detection/frame_buffer_1_i_18/O
                         net (fo=104, routed)         5.782    36.503    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/addrb[1]
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.338    39.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clkb
    RAMB36_X2Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.654    
                         clock uncertainty           -0.211    39.443    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    39.001    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                         -36.503    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.673ns  (logic 0.549ns (8.227%)  route 6.124ns (91.773%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 r  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.262    31.224    box/skinny_edge/sobel_done
    SLICE_X72Y54         LUT6 (Prop_lut6_I5_O)        0.097    31.321 f  box/skinny_edge/xy_edge_i_51/O
                         net (fo=1, routed)           0.344    31.666    box/edge_detection/edge_addr_write_reg[9]
    SLICE_X73Y54         LUT3 (Prop_lut3_I0_O)        0.111    31.777 r  box/edge_detection/xy_edge_i_10/O
                         net (fo=29, routed)          4.518    36.295    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.211    39.397    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.584    38.813    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.813    
                         arrival time                         -36.295    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.810ns  (logic 0.490ns (7.195%)  route 6.320ns (92.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.375ns = ( 29.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.625    box/edge_detection/clk_out2
    SLICE_X56Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.393    30.018 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.674    30.691    box/edge_detection/sobel_rgb_bram_addr[7]
    SLICE_X55Y61         LUT5 (Prop_lut5_I2_O)        0.097    30.788 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=104, routed)         5.646    36.434    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.302    39.398    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220    39.618    
                         clock uncertainty           -0.211    39.407    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    38.965    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                         -36.434    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.784ns  (logic 0.438ns (6.456%)  route 6.346ns (93.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 39.379 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.570    31.533    box/edge_detection/sobel_done
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.097    31.630 r  box/edge_detection/xy_edge_i_15/O
                         net (fo=29, routed)          4.776    36.406    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y34         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.283    39.379    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y34         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.220    39.599    
                         clock uncertainty           -0.211    39.388    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    38.946    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                         -36.406    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.788ns  (logic 0.490ns (7.219%)  route 6.298ns (92.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.593ns = ( 39.407 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X56Y60         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[3]/Q
                         net (fo=5, routed)           0.733    30.752    box/edge_detection/sobel_rgb_bram_addr[3]
    SLICE_X58Y59         LUT5 (Prop_lut5_I2_O)        0.097    30.849 r  box/edge_detection/frame_buffer_1_i_16/O
                         net (fo=104, routed)         5.564    36.413    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.311    39.407    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.627    
                         clock uncertainty           -0.211    39.416    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442    38.974    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                         -36.413    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.750ns  (logic 0.438ns (6.489%)  route 6.312ns (93.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.616ns = ( 39.384 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.570    31.533    box/edge_detection/sobel_done
    SLICE_X73Y54         LUT3 (Prop_lut3_I2_O)        0.097    31.630 r  box/edge_detection/xy_edge_i_15/O
                         net (fo=29, routed)          4.741    36.371    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.288    39.384    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.220    39.604    
                         clock uncertainty           -0.211    39.393    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    38.951    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.951    
                         arrival time                         -36.371    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 box/edge_detection/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.554ns  (logic 0.442ns (6.744%)  route 6.112ns (93.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.612ns = ( 39.388 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.378ns = ( 29.622 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.238    29.622    box/edge_detection/clk_out2
    SLICE_X69Y79         FDRE                                         r  box/edge_detection/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.341    29.963 f  box/edge_detection/done_reg/Q
                         net (fo=76, routed)          1.924    31.887    box/edge_detection/sobel_done
    SLICE_X72Y52         LUT3 (Prop_lut3_I2_O)        0.101    31.988 r  box/edge_detection/xy_edge_i_5/O
                         net (fo=28, routed)          4.188    36.175    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.292    39.388    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y36         RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.220    39.608    
                         clock uncertainty           -0.211    39.397    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.584    38.813    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.813    
                         arrival time                         -36.175    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.693ns  (logic 0.490ns (7.321%)  route 6.203ns (92.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.602ns = ( 39.398 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.374ns = ( 29.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.242    29.626    box/edge_detection/clk_out2
    SLICE_X60Y61         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.393    30.019 r  box/edge_detection/pic_memory_addr_reg[0]/Q
                         net (fo=5, routed)           0.752    30.770    box/edge_detection/sobel_rgb_bram_addr[0]
    SLICE_X58Y60         LUT5 (Prop_lut5_I2_O)        0.097    30.867 r  box/edge_detection/frame_buffer_1_i_19/O
                         net (fo=104, routed)         5.451    36.318    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.302    39.398    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220    39.618    
                         clock uncertainty           -0.211    39.407    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.442    38.965    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.965    
                         arrival time                         -36.318    
  -------------------------------------------------------------------
                         slack                                  2.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.353%)  route 0.548ns (74.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.555    -0.609    audio_stuff/clk_out2
    SLICE_X39Y118        FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.548     0.079    sd_read_write/sd_addr[16]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.124 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.124    sd_read_write/cmd_out[33]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.092     0.013    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.353%)  route 0.548ns (74.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[29]/Q
                         net (fo=2, routed)           0.548     0.078    sd_read_write/sd_addr[20]
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.123 r  sd_read_write/cmd_out[37]_i_1/O
                         net (fo=1, routed)           0.000     0.123    sd_read_write/cmd_out[37]
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[37]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.092     0.012    sd_read_write/cmd_out_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.156%)  route 0.553ns (74.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[31]/Q
                         net (fo=2, routed)           0.553     0.084    sd_read_write/sd_addr[22]
    SLICE_X41Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.129 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=1, routed)           0.000     0.129    sd_read_write/cmd_out[39]
    SLICE_X41Y117        FDRE                                         r  sd_read_write/cmd_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X41Y117        FDRE                                         r  sd_read_write/cmd_out_reg[39]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X41Y117        FDRE (Hold_fdre_C_D)         0.091     0.011    sd_read_write/cmd_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.164%)  route 0.584ns (75.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[9]/Q
                         net (fo=2, routed)           0.584     0.119    sd_read_write/sd_addr[0]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.164 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     0.164    sd_read_write/cmd_out[17]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.211    -0.077    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.121     0.044    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.937%)  route 0.591ns (76.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[12]/Q
                         net (fo=2, routed)           0.591     0.126    sd_read_write/sd_addr[3]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.171 r  sd_read_write/cmd_out[20]_i_1/O
                         net (fo=1, routed)           0.000     0.171    sd_read_write/cmd_out[20]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[20]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.211    -0.077    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.121     0.044    sd_read_write/cmd_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.807%)  route 0.564ns (75.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.555    -0.609    audio_stuff/clk_out2
    SLICE_X39Y118        FDRE                                         r  audio_stuff/sd_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  audio_stuff/sd_addr_reg[26]/Q
                         net (fo=2, routed)           0.564     0.096    sd_read_write/sd_addr[17]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.141 r  sd_read_write/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000     0.141    sd_read_write/cmd_out[34]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[34]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.092     0.013    sd_read_write/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.186ns (23.857%)  route 0.594ns (76.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.558    -0.606    audio_stuff/clk_out2
    SLICE_X39Y114        FDRE                                         r  audio_stuff/sd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  audio_stuff/sd_addr_reg[10]/Q
                         net (fo=2, routed)           0.594     0.128    sd_read_write/sd_addr[1]
    SLICE_X38Y114        LUT6 (Prop_lut6_I0_O)        0.045     0.173 r  sd_read_write/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.173    sd_read_write/cmd_out[18]
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.829    -0.844    sd_read_write/clk_out1
    SLICE_X38Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
                         clock pessimism              0.557    -0.288    
                         clock uncertainty            0.211    -0.077    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.120     0.043    sd_read_write/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.825%)  route 0.595ns (76.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.557    -0.607    audio_stuff/clk_out2
    SLICE_X39Y116        FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.595     0.129    sd_read_write/sd_addr[10]
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.174 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.174    sd_read_write/cmd_out[27]
    SLICE_X38Y116        FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X38Y116        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X38Y116        FDRE (Hold_fdre_C_D)         0.121     0.042    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.689%)  route 0.567ns (75.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.556    -0.608    audio_stuff/clk_out2
    SLICE_X39Y117        FDRE                                         r  audio_stuff/sd_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  audio_stuff/sd_addr_reg[23]/Q
                         net (fo=2, routed)           0.567     0.100    sd_read_write/sd_addr[14]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.045     0.145 r  sd_read_write/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000     0.145    sd_read_write/cmd_out[31]
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.827    -0.846    sd_read_write/clk_out1
    SLICE_X40Y116        FDRE                                         r  sd_read_write/cmd_out_reg[31]/C
                         clock pessimism              0.557    -0.290    
                         clock uncertainty            0.211    -0.079    
    SLICE_X40Y116        FDRE (Hold_fdre_C_D)         0.091     0.012    sd_read_write/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.555%)  route 0.571ns (75.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.554    -0.610    audio_stuff/clk_out2
    SLICE_X39Y119        FDRE                                         r  audio_stuff/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.571     0.102    sd_read_write/sd_addr[21]
    SLICE_X40Y117        LUT6 (Prop_lut6_I0_O)        0.045     0.147 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.147    sd_read_write/cmd_out[38]
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.826    -0.847    sd_read_write/clk_out1
    SLICE_X40Y117        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.211    -0.080    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.092     0.012    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 1.581ns (20.933%)  route 5.972ns (79.067%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.379     6.638    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.229     6.867 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=3, routed)           0.356     7.222    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  box/edge_detection/bw_pixel_load2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X65Y76         FDRE                                         r  box/edge_detection/bw_pixel_load2_reg[2]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.215     9.233    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)       -0.039     9.194    box/edge_detection/bw_pixel_load2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 1.678ns (22.127%)  route 5.905ns (77.873%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.395     7.156    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X67Y74         LUT3 (Prop_lut3_I0_O)        0.097     7.253 r  box/edge_detection/bw_pixel7[1]_i_1/O
                         net (fo=1, routed)           0.000     7.253    box/edge_detection/bw_pixel7[1]_i_1_n_0
    SLICE_X67Y74         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X67Y74         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.215     9.232    
    SLICE_X67Y74         FDRE (Setup_fdre_C_D)        0.030     9.262    box/edge_detection/bw_pixel7_reg[1]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 1.581ns (20.963%)  route 5.961ns (79.037%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.379     6.638    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.229     6.867 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=3, routed)           0.345     7.211    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X62Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[2]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.215     9.233    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)       -0.010     9.223    box/edge_detection/bw_pixel_load0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.223    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 1.678ns (22.137%)  route 5.902ns (77.863%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.392     7.153    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X68Y77         LUT3 (Prop_lut3_I0_O)        0.097     7.250 r  box/edge_detection/bw_pixel3[1]_i_1/O
                         net (fo=1, routed)           0.000     7.250    box/edge_detection/bw_pixel3[1]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  box/edge_detection/bw_pixel3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.135     9.231    box/edge_detection/clk_out2
    SLICE_X68Y77         FDRE                                         r  box/edge_detection/bw_pixel3_reg[1]/C
                         clock pessimism              0.220     9.451    
                         clock uncertainty           -0.215     9.237    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.032     9.269    box/edge_detection/bw_pixel3_reg[1]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 1.678ns (22.172%)  route 5.890ns (77.828%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.468     7.141    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X67Y75         LUT6 (Prop_lut6_I0_O)        0.097     7.238 r  box/edge_detection/bw_pixel8[3]_i_2/O
                         net (fo=1, routed)           0.000     7.238    box/edge_detection/bw_pixel8[3]_i_2_n_0
    SLICE_X67Y75         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X67Y75         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.215     9.232    
    SLICE_X67Y75         FDRE (Setup_fdre_C_D)        0.030     9.262    box/edge_detection/bw_pixel8_reg[3]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.678ns (22.154%)  route 5.896ns (77.846%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.386     7.147    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X69Y77         LUT3 (Prop_lut3_I0_O)        0.097     7.244 r  box/edge_detection/bw_pixel4[1]_i_1/O
                         net (fo=1, routed)           0.000     7.244    box/edge_detection/bw_pixel4[1]_i_1_n_0
    SLICE_X69Y77         FDRE                                         r  box/edge_detection/bw_pixel4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.135     9.231    box/edge_detection/clk_out2
    SLICE_X69Y77         FDRE                                         r  box/edge_detection/bw_pixel4_reg[1]/C
                         clock pessimism              0.220     9.451    
                         clock uncertainty           -0.215     9.237    
    SLICE_X69Y77         FDRE (Setup_fdre_C_D)        0.032     9.269    box/edge_detection/bw_pixel4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.581ns (21.109%)  route 5.909ns (78.891%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.398     7.159    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X69Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.133     9.229    box/edge_detection/clk_out2
    SLICE_X69Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/C
                         clock pessimism              0.220     9.449    
                         clock uncertainty           -0.215     9.235    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)       -0.049     9.186    box/edge_detection/bw_pixel_load0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.678ns (22.072%)  route 5.924ns (77.928%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.502     7.175    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.097     7.272 r  box/edge_detection/bw_pixel8[2]_i_1/O
                         net (fo=1, routed)           0.000     7.272    box/edge_detection/bw_pixel8[2]_i_1_n_0
    SLICE_X66Y74         FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X66Y74         FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.215     9.232    
    SLICE_X66Y74         FDRE (Setup_fdre_C_D)        0.069     9.301    box/edge_detection/bw_pixel8_reg[2]
  -------------------------------------------------------------------
                         required time                          9.301    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 1.678ns (22.180%)  route 5.888ns (77.820%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.377     7.138    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.097     7.235 r  box/edge_detection/bw_pixel6[1]_i_1/O
                         net (fo=1, routed)           0.000     7.235    box/edge_detection/bw_pixel6[1]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  box/edge_detection/bw_pixel6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X63Y76         FDRE                                         r  box/edge_detection/bw_pixel6_reg[1]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.215     9.233    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.033     9.266    box/edge_detection/bw_pixel6_reg[1]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.678ns (22.190%)  route 5.884ns (77.810%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.461     7.134    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X67Y78         LUT6 (Prop_lut6_I0_O)        0.097     7.231 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.231    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X67Y78         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.133     9.229    box/edge_detection/clk_out2
    SLICE_X67Y78         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.449    
                         clock uncertainty           -0.215     9.235    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.030     9.265    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  2.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.552    -0.612    sd_read_write/clk_out1
    SLICE_X48Y119        FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sd_read_write/dout_reg[2]/Q
                         net (fo=8, routed)           0.698     0.227    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIC
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.819    -0.854    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/CLK
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X46Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.061    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.782%)  route 0.699ns (83.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.699     0.231    audio_stuff/myfifo/fifo_reg_0_63_6_6/D
    SLICE_X46Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X46Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.215    -0.081    
    SLICE_X46Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.063    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.629%)  route 0.707ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[3]/Q
                         net (fo=8, routed)           0.707     0.239    audio_stuff/myfifo/fifo_reg_64_127_3_5/DIA
    SLICE_X42Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_64_127_3_5/WCLK
    SLICE_X42Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.215    -0.080    
    SLICE_X42Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.067    audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 down/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/pulse_down/lev_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.420%)  route 0.624ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.572    -0.592    down/clk_out1
    SLICE_X29Y95         FDRE                                         r  down/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  down/clean_reg/Q
                         net (fo=3, routed)           0.624     0.173    julian_color/pulse_down/btn_down
    SLICE_X34Y97         FDRE                                         r  julian_color/pulse_down/lev_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.842    -0.831    julian_color/pulse_down/clk_out2
    SLICE_X34Y97         FDRE                                         r  julian_color/pulse_down/lev_prev_reg/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.215    -0.060    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.060    -0.000    julian_color/pulse_down/lev_prev_reg
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.643%)  route 0.706ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.706     0.238    audio_stuff/myfifo/fifo_reg_256_319_6_6/D
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_256_319_6_6/WCLK
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.215    -0.080    
    SLICE_X46Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.064    audio_stuff/myfifo/fifo_reg_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.518%)  route 0.713ns (83.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.713     0.244    audio_stuff/myfifo/fifo_reg_448_511_3_5/DIB
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/myfifo/fifo_reg_448_511_3_5/WCLK
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.215    -0.079    
    SLICE_X42Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.067    audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.128ns (15.866%)  route 0.679ns (84.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  sd_read_write/dout_reg[7]/Q
                         net (fo=16, routed)          0.679     0.198    audio_stuff/myfifo/fifo_reg_256_319_7_7/D
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_256_319_7_7/WCLK
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.215    -0.080    
    SLICE_X46Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.012    audio_stuff/myfifo/fifo_reg_256_319_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.141ns (16.299%)  route 0.724ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.724     0.256    audio_stuff/myfifo/fifo_reg_448_511_3_5/DIC
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/myfifo/fifo_reg_448_511_3_5/WCLK
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.215    -0.079    
    SLICE_X42Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.065    audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.274%)  route 0.725ns (83.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.725     0.257    audio_stuff/myfifo/fifo_reg_192_255_6_6/D
    SLICE_X50Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.820    -0.853    audio_stuff/myfifo/fifo_reg_192_255_6_6/WCLK
    SLICE_X50Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.215    -0.082    
    SLICE_X50Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.062    audio_stuff/myfifo/fifo_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.189%)  route 0.730ns (83.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.552    -0.612    sd_read_write/clk_out1
    SLICE_X48Y119        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.730     0.259    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIB
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.819    -0.854    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.215    -0.083    
    SLICE_X46Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.063    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 0.741ns (9.896%)  route 6.747ns (90.104%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.747     6.695    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X13Y134        LUT2 (Prop_lut2_I0_O)        0.097     6.792 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/output_cnt.next_start_int_top_i_1__4/O
                         net (fo=1, routed)           0.000     6.792    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/gen_ce_non_real_time.ce_predicted_reg_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.095 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.next_start_int_top_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.095    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/D_0
    SLICE_X13Y134        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/aclk
    SLICE_X13Y134        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.497    
    SLICE_X13Y134        FDRE (Setup_fdre_C_D)        0.056     9.553    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/output_cnt.reg_next_start
  -------------------------------------------------------------------
                         required time                          9.553    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.341ns (4.885%)  route 6.639ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 9.220 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.639     6.587    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/ce_w2c
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.124     9.220    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X8Y128         SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.346     9.566    
                         clock uncertainty           -0.074     9.491    
    SLICE_X8Y128         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.368     9.123    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.341ns (4.924%)  route 6.585ns (95.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 9.225 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.224    -0.393    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X32Y132        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.341    -0.052 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.585     6.533    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/ce
    SLICE_X14Y132        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.129     9.225    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X14Y132        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18/CLK
                         clock pessimism              0.346     9.571    
                         clock uncertainty           -0.074     9.496    
    SLICE_X14Y132        SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.368     9.128    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][1]_srl18
  -------------------------------------------------------------------
                         required time                          9.128    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  2.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.620%)  route 0.056ns (30.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.556    -0.608    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/aclk
    SLICE_X11Y124        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_out_A/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.424    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/D[7]
    SLICE_X10Y124        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.824    -0.849    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X10Y124        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.074    -0.521    
    SLICE_X10Y124        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.466    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMD32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 audio_stuff/filter_controller/bpf1/offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.363%)  route 0.197ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.552    -0.612    audio_stuff/filter_controller/bpf1/clk_out2
    SLICE_X57Y118        FDRE                                         r  audio_stuff/filter_controller/bpf1/offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  audio_stuff/filter_controller/bpf1/offset_reg[3]/Q
                         net (fo=20, routed)          0.197    -0.287    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/ADDRD3
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/WCLK
    SLICE_X56Y117        RAMS32                                       r  audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X56Y117        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.186    -0.337    audio_stuff/filter_controller/bpf1/sample_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.553    -0.611    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/aclk
    SLICE_X31Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[6].tw_scale_reg/Q
                         net (fo=1, routed)           0.112    -0.358    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[4]
    SLICE_X30Y122        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X30Y122        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18/CLK
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X30Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.413    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][4]_srl18
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 1.581ns (20.933%)  route 5.972ns (79.067%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.379     6.638    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.229     6.867 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=3, routed)           0.356     7.222    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X65Y76         FDRE                                         r  box/edge_detection/bw_pixel_load2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X65Y76         FDRE                                         r  box/edge_detection/bw_pixel_load2_reg[2]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.211     9.236    
    SLICE_X65Y76         FDRE (Setup_fdre_C_D)       -0.039     9.197    box/edge_detection/bw_pixel_load2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.197    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 1.678ns (22.127%)  route 5.905ns (77.873%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.395     7.156    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X67Y74         LUT3 (Prop_lut3_I0_O)        0.097     7.253 r  box/edge_detection/bw_pixel7[1]_i_1/O
                         net (fo=1, routed)           0.000     7.253    box/edge_detection/bw_pixel7[1]_i_1_n_0
    SLICE_X67Y74         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X67Y74         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.211     9.235    
    SLICE_X67Y74         FDRE (Setup_fdre_C_D)        0.030     9.265    box/edge_detection/bw_pixel7_reg[1]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 1.581ns (20.963%)  route 5.961ns (79.037%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.379     6.638    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X64Y76         LUT6 (Prop_lut6_I3_O)        0.229     6.867 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=3, routed)           0.345     7.211    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X62Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X62Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[2]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.211     9.236    
    SLICE_X62Y76         FDRE (Setup_fdre_C_D)       -0.010     9.226    box/edge_detection/bw_pixel_load0_reg[2]
  -------------------------------------------------------------------
                         required time                          9.226    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 1.678ns (22.137%)  route 5.902ns (77.863%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.392     7.153    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X68Y77         LUT3 (Prop_lut3_I0_O)        0.097     7.250 r  box/edge_detection/bw_pixel3[1]_i_1/O
                         net (fo=1, routed)           0.000     7.250    box/edge_detection/bw_pixel3[1]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  box/edge_detection/bw_pixel3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.135     9.231    box/edge_detection/clk_out2
    SLICE_X68Y77         FDRE                                         r  box/edge_detection/bw_pixel3_reg[1]/C
                         clock pessimism              0.220     9.451    
                         clock uncertainty           -0.211     9.240    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.032     9.272    box/edge_detection/bw_pixel3_reg[1]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 1.678ns (22.172%)  route 5.890ns (77.828%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.468     7.141    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X67Y75         LUT6 (Prop_lut6_I0_O)        0.097     7.238 r  box/edge_detection/bw_pixel8[3]_i_2/O
                         net (fo=1, routed)           0.000     7.238    box/edge_detection/bw_pixel8[3]_i_2_n_0
    SLICE_X67Y75         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X67Y75         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.211     9.235    
    SLICE_X67Y75         FDRE (Setup_fdre_C_D)        0.030     9.265    box/edge_detection/bw_pixel8_reg[3]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.678ns (22.154%)  route 5.896ns (77.846%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 9.231 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.386     7.147    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X69Y77         LUT3 (Prop_lut3_I0_O)        0.097     7.244 r  box/edge_detection/bw_pixel4[1]_i_1/O
                         net (fo=1, routed)           0.000     7.244    box/edge_detection/bw_pixel4[1]_i_1_n_0
    SLICE_X69Y77         FDRE                                         r  box/edge_detection/bw_pixel4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.135     9.231    box/edge_detection/clk_out2
    SLICE_X69Y77         FDRE                                         r  box/edge_detection/bw_pixel4_reg[1]/C
                         clock pessimism              0.220     9.451    
                         clock uncertainty           -0.211     9.240    
    SLICE_X69Y77         FDRE (Setup_fdre_C_D)        0.032     9.272    box/edge_detection/bw_pixel4_reg[1]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel_load0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.581ns (21.109%)  route 5.909ns (78.891%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.398     7.159    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X69Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.133     9.229    box/edge_detection/clk_out2
    SLICE_X69Y76         FDRE                                         r  box/edge_detection/bw_pixel_load0_reg[1]/C
                         clock pessimism              0.220     9.449    
                         clock uncertainty           -0.211     9.238    
    SLICE_X69Y76         FDRE (Setup_fdre_C_D)       -0.049     9.189    box/edge_detection/bw_pixel_load0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.678ns (22.072%)  route 5.924ns (77.928%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.502     7.175    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X66Y74         LUT6 (Prop_lut6_I2_O)        0.097     7.272 r  box/edge_detection/bw_pixel8[2]_i_1/O
                         net (fo=1, routed)           0.000     7.272    box/edge_detection/bw_pixel8[2]_i_1_n_0
    SLICE_X66Y74         FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.130     9.226    box/edge_detection/clk_out2
    SLICE_X66Y74         FDRE                                         r  box/edge_detection/bw_pixel8_reg[2]/C
                         clock pessimism              0.220     9.446    
                         clock uncertainty           -0.211     9.235    
    SLICE_X66Y74         FDRE (Setup_fdre_C_D)        0.069     9.304    box/edge_detection/bw_pixel8_reg[2]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 1.678ns (22.180%)  route 5.888ns (77.820%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 9.227 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.274     6.532    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.229     6.761 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.377     7.138    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.097     7.235 r  box/edge_detection/bw_pixel6[1]_i_1/O
                         net (fo=1, routed)           0.000     7.235    box/edge_detection/bw_pixel6[1]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  box/edge_detection/bw_pixel6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.131     9.227    box/edge_detection/clk_out2
    SLICE_X63Y76         FDRE                                         r  box/edge_detection/bw_pixel6_reg[1]/C
                         clock pessimism              0.220     9.447    
                         clock uncertainty           -0.211     9.236    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.033     9.269    box/edge_detection/bw_pixel6_reg[1]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.562ns  (logic 1.678ns (22.190%)  route 5.884ns (77.810%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 9.229 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        1.286    -0.331    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.635     0.304 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.260     2.565    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_53[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.097     2.662 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     2.662    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_26_n_0
    SLICE_X10Y55         MUXF7 (Prop_muxf7_I1_O)      0.160     2.822 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     2.822    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X10Y55         MUXF8 (Prop_muxf8_I1_O)      0.067     2.889 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.977     4.865    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X72Y93         LUT6 (Prop_lut6_I1_O)        0.230     5.095 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.095    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X72Y93         MUXF7 (Prop_muxf7_I0_O)      0.163     5.258 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=15, routed)          1.186     6.444    box/edge_detection/bbstub_doutb[11][1]
    SLICE_X63Y77         LUT6 (Prop_lut6_I5_O)        0.229     6.673 r  box/edge_detection/bw_pixel2[3]_i_5/O
                         net (fo=18, routed)          0.461     7.134    box/edge_detection/bw_pixel2[3]_i_5_n_0
    SLICE_X67Y78         LUT6 (Prop_lut6_I0_O)        0.097     7.231 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.231    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X67Y78         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        1.133     9.229    box/edge_detection/clk_out2
    SLICE_X67Y78         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.449    
                         clock uncertainty           -0.211     9.238    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.030     9.268    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  2.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.810%)  route 0.698ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.552    -0.612    sd_read_write/clk_out1
    SLICE_X48Y119        FDRE                                         r  sd_read_write/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sd_read_write/dout_reg[2]/Q
                         net (fo=8, routed)           0.698     0.227    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIC
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.819    -0.854    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC/CLK
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X46Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.057    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.782%)  route 0.699ns (83.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.699     0.231    audio_stuff/myfifo/fifo_reg_0_63_6_6/D
    SLICE_X46Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.821    -0.852    audio_stuff/myfifo/fifo_reg_0_63_6_6/WCLK
    SLICE_X46Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.211    -0.085    
    SLICE_X46Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.059    audio_stuff/myfifo/fifo_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.629%)  route 0.707ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[3]/Q
                         net (fo=8, routed)           0.707     0.239    audio_stuff/myfifo/fifo_reg_64_127_3_5/DIA
    SLICE_X42Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_64_127_3_5/WCLK
    SLICE_X42Y119        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X42Y119        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.063    audio_stuff/myfifo/fifo_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 down/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/pulse_down/lev_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.420%)  route 0.624ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.572    -0.592    down/clk_out1
    SLICE_X29Y95         FDRE                                         r  down/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  down/clean_reg/Q
                         net (fo=3, routed)           0.624     0.173    julian_color/pulse_down/btn_down
    SLICE_X34Y97         FDRE                                         r  julian_color/pulse_down/lev_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.842    -0.831    julian_color/pulse_down/clk_out2
    SLICE_X34Y97         FDRE                                         r  julian_color/pulse_down/lev_prev_reg/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.211    -0.063    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.060    -0.003    julian_color/pulse_down/lev_prev_reg
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.643%)  route 0.706ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.706     0.238    audio_stuff/myfifo/fifo_reg_256_319_6_6/D
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_256_319_6_6/WCLK
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_6_6/SP/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X46Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.060    audio_stuff/myfifo/fifo_reg_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.518%)  route 0.713ns (83.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.713     0.244    audio_stuff/myfifo/fifo_reg_448_511_3_5/DIB
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/myfifo/fifo_reg_448_511_3_5/WCLK
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.211    -0.083    
    SLICE_X42Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.063    audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.128ns (15.866%)  route 0.679ns (84.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  sd_read_write/dout_reg[7]/Q
                         net (fo=16, routed)          0.679     0.198    audio_stuff/myfifo/fifo_reg_256_319_7_7/D
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.851    audio_stuff/myfifo/fifo_reg_256_319_7_7/WCLK
    SLICE_X46Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_256_319_7_7/SP/CLK
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.211    -0.084    
    SLICE_X46Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.008    audio_stuff/myfifo/fifo_reg_256_319_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.141ns (16.299%)  route 0.724ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.724     0.256    audio_stuff/myfifo/fifo_reg_448_511_3_5/DIC
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.822    -0.850    audio_stuff/myfifo/fifo_reg_448_511_3_5/WCLK
    SLICE_X42Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.211    -0.083    
    SLICE_X42Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.061    audio_stuff/myfifo/fifo_reg_448_511_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.274%)  route 0.725ns (83.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.555    -0.609    sd_read_write/clk_out1
    SLICE_X45Y118        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.725     0.257    audio_stuff/myfifo/fifo_reg_192_255_6_6/D
    SLICE_X50Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.820    -0.853    audio_stuff/myfifo/fifo_reg_192_255_6_6/WCLK
    SLICE_X50Y118        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.557    -0.297    
                         clock uncertainty            0.211    -0.086    
    SLICE_X50Y118        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.058    audio_stuff/myfifo/fifo_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.141ns (16.189%)  route 0.730ns (83.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1405, routed)        0.552    -0.612    sd_read_write/clk_out1
    SLICE_X48Y119        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.730     0.259    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIB
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4563, routed)        0.819    -0.854    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X46Y121        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.211    -0.087    
    SLICE_X46Y121        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.059    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.199    





