Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/lmc/lab4/data_momory/test_for_data_memory_isim_beh.exe -prj E:/lmc/lab4/data_momory/test_for_data_memory_beh.prj work.test_for_data_memory work.glbl 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/lmc/lab4/data_momory/data_memory.v" into library work
Analyzing Verilog file "E:/lmc/lab4/data_momory/test_for_data_memory.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101336 KB
Fuse CPU Usage: 124 ms
Compiling module data_memory
Compiling module test_for_data_memory
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/lmc/lab4/data_momory/test_for_data_memory_isim_beh.exe
Fuse Memory Usage: 105928 KB
Fuse CPU Usage: 124 ms
