<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='fir_filter.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: fir_filter
    <br/>
    Created: Mar 22, 2013
    <br/>
    Updated: Apr 13, 2015
    <br/>
    SVN Updated: Apr 12, 2015
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     DSP core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: Others
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     VHDL Parametrizable FIR Filter
     <br/>
     Implementation:
     <br/>
     -Direct Form II
     <br/>
     -Real format entry for normalized coeficients
     <br/>
     -Internal fixed-point implementation (configurable resolution)
     <br/>
     Simulation:
     <br/>
     -Matlab file (.m)
     <br/>
     -VHDL testbench and macro (.do) for simulation
     <br/>
     ===========================================================
     <br/>
     EXAMPLE
     <br/>
     ===========================================================
     <br/>
     duv_FIR_low_area : ENTITY WORK.FIR_low_area
     <br/>
     GENERIC MAP(
     <br/>
     ..data_length...=&gt;..12,....-- input/output length
     <br/>
     ..data_signed...=&gt;..true,..-- input/output type (signed or unsigned)
     <br/>
     ..improv_t........=&gt;..false,.-- minimal timing improvement (+1 cycle delay)
     <br/>
     ..bits_resol.......=&gt;..16,....-- bits for decimal representation of coeffients
     <br/>
     ..taps..............=&gt;..5,.....-- order+1, 2 taps (coefficients) as minimum
     <br/>
     ..coefficients....=&gt;..(.......-- normalized coefficients (bo,b1, ..., bN)
     <br/>
     ............................-0.11735685282030676,
     <br/>
     .............................0.23471370564061372,
     <br/>
     .............................0.7066280917835991,
     <br/>
     .............................0.23471370564061372,
     <br/>
     ............................-0.11735685282030676,
     <br/>
     .............................OTHERS=&gt;0.0)....-- (always end with "others=&gt;0.0")
     <br/>
     PORT MAP(
     <br/>
     ..areset.....=&gt;..areset,..-- active high
     <br/>
     ..sreset.....=&gt;..'0',.......-- active high
     <br/>
     ..clock_fs..=&gt;..CLK,
     <br/>
     ..enable....=&gt;..'1',
     <br/>
     ..xn..........=&gt;..input,....-- FILTER INPUT  (fixed-point or whole number)
     <br/>
     ..yn..........=&gt;..output...-- FILTER OUTPUT (keeps same format as input)
     <br/>
     );
     <br/>
     <br/>
     ENJOY!!!
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
