

================================================================
== Vitis HLS Report for 'FIR_filter_392_s'
================================================================
* Date:           Fri Oct 17 15:39:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLS_FIR_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      795|      795|  7.950 us|  7.950 us|  795|  795|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39  |FIR_filter_392_Pipeline_VITIS_LOOP_32_1  |      393|      393|  3.930 us|  3.930 us|  392|  392|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45  |FIR_filter_392_Pipeline_VITIS_LOOP_41_2  |      397|      397|  3.970 us|  3.970 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|     1|     136|     212|    -|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|      92|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     1|     175|     306|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39  |FIR_filter_392_Pipeline_VITIS_LOOP_32_1  |        0|   0|   21|   76|    0|
    |grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45  |FIR_filter_392_Pipeline_VITIS_LOOP_41_2  |        1|   1|  115|  136|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        1|   1|  136|  212|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |H_filter_FIR_U  |FIR_filter_392_s_H_filter_FIR_RAM_AUTO_1R1W  |        1|  0|   0|    0|   392|   16|     1|         6272|
    +----------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                             |        1|  0|   0|    0|   392|   16|     1|         6272|
    +----------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |H_filter_FIR_we0  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |H_filter_FIR_address0  |  14|          3|    9|         27|
    |H_filter_FIR_ce0       |  14|          3|    1|          3|
    |H_filter_FIR_ce1       |   9|          2|    1|          2|
    |H_filter_FIR_d0        |   9|          2|   16|         32|
    |H_filter_FIR_we0       |   9|          2|    1|          2|
    |ap_NS_fsm              |  37|          7|    1|          7|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  92|         19|   29|         73|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |FIR_accu32_loc_fu_22                                            |  31|   0|   31|          0|
    |ap_CS_fsm                                                       |   6|   0|    6|          0|
    |grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  39|   0|   39|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  FIR_filter<392>|  return value|
|x_n        |   in|   16|     ap_none|              x_n|        scalar|
+-----------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_accu32_loc = alloca i64 1"   --->   Operation 7 'alloca' 'FIR_accu32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter<392>_Pipeline_VITIS_LOOP_32_1, i16 %H_filter_FIR"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 9 [1/2] (1.63ns)   --->   "%call_ln0 = call void @FIR_filter<392>_Pipeline_VITIS_LOOP_32_1, i16 %H_filter_FIR"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 1.63> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n"   --->   Operation 10 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln37 = store i16 %x_n_read, i16 391" [HLS_FIR.cpp:37]   --->   Operation 11 'store' 'store_ln37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter<392>_Pipeline_VITIS_LOOP_41_2, i31 %FIR_accu32_loc, i16 %H_filter_FIR, i14 %b_FIR"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter<392>_Pipeline_VITIS_LOOP_41_2, i31 %FIR_accu32_loc, i16 %H_filter_FIR, i14 %b_FIR"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%FIR_accu32_loc_load = load i31 %FIR_accu32_loc"   --->   Operation 14 'load' 'FIR_accu32_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %FIR_accu32_loc_load, i32 15, i32 30" [HLS_FIR.cpp:46]   --->   Operation 15 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i16 %y" [HLS_FIR.cpp:47]   --->   Operation 16 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H_filter_FIR]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_FIR]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_accu32_loc      (alloca    ) [ 0011111]
call_ln0            (call      ) [ 0000000]
x_n_read            (read      ) [ 0000000]
store_ln37          (store     ) [ 0000000]
call_ln0            (call      ) [ 0000000]
FIR_accu32_loc_load (load      ) [ 0000000]
y                   (partselect) [ 0000000]
ret_ln47            (ret       ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="H_filter_FIR">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_filter_FIR"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_FIR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filter<392>_Pipeline_VITIS_LOOP_32_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filter<392>_Pipeline_VITIS_LOOP_41_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="FIR_accu32_loc_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FIR_accu32_loc/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="x_n_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="16" slack="0"/>
<pin id="28" dir="0" index="1" bw="16" slack="0"/>
<pin id="29" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n_read/3 "/>
</bind>
</comp>

<comp id="32" class="1004" name="store_ln37_access_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="16" slack="0"/>
<pin id="35" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="36" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="0" slack="0"/>
<pin id="41" dir="0" index="1" bw="16" slack="0"/>
<pin id="42" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="0" slack="0"/>
<pin id="47" dir="0" index="1" bw="31" slack="3"/>
<pin id="48" dir="0" index="2" bw="16" slack="0"/>
<pin id="49" dir="0" index="3" bw="14" slack="0"/>
<pin id="50" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="54" class="1004" name="FIR_accu32_loc_load_load_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="31" slack="5"/>
<pin id="56" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_loc_load/6 "/>
</bind>
</comp>

<comp id="57" class="1004" name="y_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="0"/>
<pin id="59" dir="0" index="1" bw="31" slack="0"/>
<pin id="60" dir="0" index="2" bw="5" slack="0"/>
<pin id="61" dir="0" index="3" bw="6" slack="0"/>
<pin id="62" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="67" class="1005" name="FIR_accu32_loc_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="31" slack="3"/>
<pin id="69" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="FIR_accu32_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="30"><net_src comp="10" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="26" pin="2"/><net_sink comp="32" pin=1"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="44"><net_src comp="2" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="45" pin=2"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="45" pin=3"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="57" pin=3"/></net>

<net id="70"><net_src comp="22" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="45" pin=1"/></net>

<net id="72"><net_src comp="67" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: H_filter_FIR | {1 2 3 }
	Port: b_FIR | {}
 - Input state : 
	Port: FIR_filter<392> : x_n | {3 }
	Port: FIR_filter<392> : H_filter_FIR | {1 2 4 5 }
	Port: FIR_filter<392> : b_FIR | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		y : 1
		ret_ln47 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_FIR_filter_392_Pipeline_VITIS_LOOP_32_1_fu_39 |    0    |  0.427  |    27   |    41   |
|          | grp_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_fu_45 |    1    |  1.757  |   152   |    89   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   read   |                x_n_read_read_fu_26                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                      y_fu_57                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    1    |  2.184  |   179   |   130   |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|FIR_accu32_loc_reg_67|   31   |
+---------------------+--------+
|        Total        |   31   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    2   |   179  |   130  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   31   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   210  |   130  |
+-----------+--------+--------+--------+--------+
