[
  {
    "mnemonic": "vsetivli",
    "rd": 0,
    "imm": 256,
    "vtype": "0x12",
    "vl": 128,
    "vta": 0
  },
  {
    "mnemonic": "vadd.vv",
    "vd": 12,
    "vs2": 4,
    "vs1": 8
  },
  {
    "mnemonic": "add",
    "rs1": 1,
    "rs2": 2,
    "rd": 3
  },
  {
    "mnemonic": "vmul.vx",
    "vd": 5,
    "vs2": 4,
    "rs1": 3
  }
]
