Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec 21 03:24:20 2023
| Host         : Eric-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.664        0.000                      0                  254        0.050        0.000                      0                  254        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.664        0.000                      0                  254        0.050        0.000                      0                  254        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.952ns (20.108%)  route 3.782ns (79.892%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.777    10.061    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.588    15.010    datap/Timer_com/CLK
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[24]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    datap/Timer_com/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.952ns (20.108%)  route 3.782ns (79.892%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.777    10.061    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.588    15.010    datap/Timer_com/CLK
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[25]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    datap/Timer_com/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.952ns (20.108%)  route 3.782ns (79.892%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.777    10.061    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.588    15.010    datap/Timer_com/CLK
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[26]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    datap/Timer_com/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.952ns (20.108%)  route 3.782ns (79.892%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.777    10.061    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.588    15.010    datap/Timer_com/CLK
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[27]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.429    14.726    datap/Timer_com/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.952ns (19.904%)  route 3.831ns (80.096%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.825    10.110    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[20]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.429    14.838    datap/Timer_com/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.952ns (19.904%)  route 3.831ns (80.096%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.825    10.110    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[21]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.429    14.838    datap/Timer_com/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.952ns (19.904%)  route 3.831ns (80.096%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.825    10.110    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[22]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.429    14.838    datap/Timer_com/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.952ns (19.904%)  route 3.831ns (80.096%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.825    10.110    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[23]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.429    14.838    datap/Timer_com/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 0.952ns (20.513%)  route 3.689ns (79.487%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.683     9.968    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y98          FDRE                                         r  datap/Timer_com/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    datap/Timer_com/CLK
    SLICE_X4Y98          FDRE                                         r  datap/Timer_com/count_reg[16]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.429    14.838    datap/Timer_com/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 datap/Timer_com/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 0.952ns (20.513%)  route 3.689ns (79.487%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    datap/Timer_com/CLK
    SLICE_X4Y94          FDRE                                         r  datap/Timer_com/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  datap/Timer_com/count_reg[3]/Q
                         net (fo=2, routed)           1.091     6.874    datap/Timer_com/count_reg[3]
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.998 r  datap/Timer_com/FSM_onehot_current_state[1]_i_4/O
                         net (fo=1, routed)           0.545     7.542    datap/Timer_com/FSM_onehot_current_state[1]_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  datap/Timer_com/FSM_onehot_current_state[1]_i_2/O
                         net (fo=4, routed)           0.600     8.266    datap/Timer_com/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X6Y98          LUT5 (Prop_lut5_I1_O)        0.124     8.390 f  datap/Timer_com/FSM_onehot_current_state[8]_i_2/O
                         net (fo=6, routed)           0.770     9.160    cntl/FSM_onehot_current_state_reg[8]_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.284 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.683     9.968    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y98          FDRE                                         r  datap/Timer_com/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604    15.027    datap/Timer_com/CLK
    SLICE_X4Y98          FDRE                                         r  datap/Timer_com/count_reg[17]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.429    14.838    datap/Timer_com/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 datap/input_int/bounceDown/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/input_int/bounceDown/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.246ns (56.397%)  route 0.190ns (43.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/input_int/bounceDown/CLK
    SLICE_X6Y99          FDRE                                         r  datap/input_int/bounceDown/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.148     1.671 r  datap/input_int/bounceDown/counter_reg[3]/Q
                         net (fo=4, routed)           0.190     1.862    datap/input_int/bounceDown/counter_reg[3]
    SLICE_X6Y100         LUT6 (Prop_lut6_I3_O)        0.098     1.960 r  datap/input_int/bounceDown/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.960    datap/input_int/bounceDown/p_0_in__0[4]
    SLICE_X6Y100         FDRE                                         r  datap/input_int/bounceDown/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.868     2.034    datap/input_int/bounceDown/CLK
    SLICE_X6Y100         FDRE                                         r  datap/input_int/bounceDown/counter_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.121     1.909    datap/input_int/bounceDown/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 datap/Timer_com/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/Timer_com/count_reg[22]/Q
                         net (fo=2, routed)           0.134     1.798    datap/Timer_com/count_reg[22]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  datap/Timer_com/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    datap/Timer_com/count_reg[20]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  datap/Timer_com/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    datap/Timer_com/count_reg[24]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.868     2.034    datap/Timer_com/CLK
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[24]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    datap/Timer_com/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 datap/Timer_com/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/Timer_com/count_reg[22]/Q
                         net (fo=2, routed)           0.134     1.798    datap/Timer_com/count_reg[22]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  datap/Timer_com/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    datap/Timer_com/count_reg[20]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  datap/Timer_com/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    datap/Timer_com/count_reg[24]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.868     2.034    datap/Timer_com/CLK
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[26]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    datap/Timer_com/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 datap/Timer_com/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/Timer_com/count_reg[22]/Q
                         net (fo=2, routed)           0.134     1.798    datap/Timer_com/count_reg[22]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  datap/Timer_com/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    datap/Timer_com/count_reg[20]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  datap/Timer_com/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    datap/Timer_com/count_reg[24]_i_1_n_6
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.868     2.034    datap/Timer_com/CLK
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[25]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    datap/Timer_com/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 datap/Timer_com/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/Timer_com/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/Timer_com/count_reg[22]/Q
                         net (fo=2, routed)           0.134     1.798    datap/Timer_com/count_reg[22]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  datap/Timer_com/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    datap/Timer_com/count_reg[20]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  datap/Timer_com/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    datap/Timer_com/count_reg[24]_i_1_n_4
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.868     2.034    datap/Timer_com/CLK
    SLICE_X4Y100         FDRE                                         r  datap/Timer_com/count_reg[27]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    datap/Timer_com/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 datap/input_int/bounceCenter/previous_input_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/input_int/bounceCenter/count_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.605     1.524    datap/input_int/bounceCenter/CLK
    SLICE_X0Y97          FDRE                                         r  datap/input_int/bounceCenter/previous_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  datap/input_int/bounceCenter/previous_input_reg/Q
                         net (fo=1, routed)           0.086     1.751    datap/input_int/bounceCenter/previous_input
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.045     1.796 r  datap/input_int/bounceCenter/count_i_1__3/O
                         net (fo=1, routed)           0.000     1.796    datap/input_int/bounceCenter/count_i_1__3_n_0
    SLICE_X1Y97          FDRE                                         r  datap/input_int/bounceCenter/count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.878     2.043    datap/input_int/bounceCenter/CLK
    SLICE_X1Y97          FDRE                                         r  datap/input_int/bounceCenter/count_reg/C
                         clock pessimism             -0.505     1.537    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.091     1.628    datap/input_int/bounceCenter/count_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 datap/input_int/bounceRight/previous_input_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/input_int/bounceRight/count_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.602     1.521    datap/input_int/bounceRight/CLK
    SLICE_X4Y90          FDRE                                         r  datap/input_int/bounceRight/previous_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  datap/input_int/bounceRight/previous_input_reg/Q
                         net (fo=1, routed)           0.086     1.748    datap/input_int/bounceRight/previous_input
    SLICE_X5Y90          LUT4 (Prop_lut4_I1_O)        0.045     1.793 r  datap/input_int/bounceRight/count_i_1__2/O
                         net (fo=1, routed)           0.000     1.793    datap/input_int/bounceRight/count_i_1__2_n_0
    SLICE_X5Y90          FDRE                                         r  datap/input_int/bounceRight/count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.873     2.038    datap/input_int/bounceRight/CLK
    SLICE_X5Y90          FDRE                                         r  datap/input_int/bounceRight/count_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.091     1.625    datap/input_int/bounceRight/count_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 datap/input_int/bounceUp/output_buf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/input_int/redUp/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.603     1.522    datap/input_int/bounceUp/CLK
    SLICE_X5Y94          FDRE                                         r  datap/input_int/bounceUp/output_buf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  datap/input_int/bounceUp/output_buf_reg/Q
                         net (fo=3, routed)           0.110     1.773    datap/input_int/redUp/to_red_1
    SLICE_X6Y93          FDRE                                         r  datap/input_int/redUp/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.039    datap/input_int/redUp/CLK
    SLICE_X6Y93          FDRE                                         r  datap/input_int/redUp/q_reg/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.063     1.601    datap/input_int/redUp/q_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 datap/input_int/bounceUp/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/input_int/bounceUp/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/input_int/bounceUp/CLK
    SLICE_X6Y98          FDRE                                         r  datap/input_int/bounceUp/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  datap/input_int/bounceUp/counter_reg[0]/Q
                         net (fo=7, routed)           0.094     1.781    datap/input_int/bounceUp/counter_reg[0]
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  datap/input_int/bounceUp/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.826    datap/input_int/bounceUp/p_0_in[4]
    SLICE_X7Y98          FDRE                                         r  datap/input_int/bounceUp/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    datap/input_int/bounceUp/CLK
    SLICE_X7Y98          FDRE                                         r  datap/input_int/bounceUp/counter_reg[4]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.092     1.628    datap/input_int/bounceUp/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 datap/input_int/bounceDown/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datap/input_int/bounceDown/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.257ns (42.812%)  route 0.343ns (57.188%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/input_int/bounceDown/CLK
    SLICE_X6Y99          FDRE                                         r  datap/input_int/bounceDown/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 f  datap/input_int/bounceDown/counter_reg[2]/Q
                         net (fo=5, routed)           0.183     1.870    datap/input_int/bounceDown/counter_reg[2]
    SLICE_X6Y100         LUT5 (Prop_lut5_I1_O)        0.045     1.915 r  datap/input_int/bounceDown/counter[6]_i_2__0/O
                         net (fo=2, routed)           0.160     2.076    datap/input_int/bounceDown/counter[6]_i_2__0_n_0
    SLICE_X6Y100         LUT4 (Prop_lut4_I0_O)        0.048     2.124 r  datap/input_int/bounceDown/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.124    datap/input_int/bounceDown/p_0_in__0[6]
    SLICE_X6Y100         FDRE                                         r  datap/input_int/bounceDown/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.868     2.034    datap/input_int/bounceDown/CLK
    SLICE_X6Y100         FDRE                                         r  datap/input_int/bounceDown/counter_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.131     1.919    datap/input_int/bounceDown/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     cntl/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     cntl/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     cntl/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     cntl/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     cntl/FSM_onehot_current_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y96     cntl/FSM_onehot_current_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     cntl/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     cntl/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     cntl/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     cntl/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     cntl/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     cntl/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     cntl/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     cntl/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     cntl/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     cntl/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     cntl/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     cntl/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     cntl/FSM_onehot_current_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cntl/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.018ns  (logic 5.293ns (40.662%)  route 7.725ns (59.338%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    cntl/CLK
    SLICE_X6Y95          FDCE                                         r  cntl/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  cntl/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.902     6.707    cntl/Q[1]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.295     7.002 r  cntl/g0_b0_i_13/O
                         net (fo=13, routed)          1.175     8.177    cntl/sel_disp[1]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     8.329 f  cntl/dp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.688     9.017    datap/game_level/dp_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.332     9.349 r  datap/game_level/g0_b0_i_7/O
                         net (fo=1, routed)           0.794    10.143    datap/ssd_driver_com/counter1/g0_b0_2
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datap/ssd_driver_com/counter1/g0_b0_i_1/O
                         net (fo=7, routed)           1.025    11.292    datap/ssd_driver_com/counter1/g0_b0_i_1_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.154    11.446 r  datap/ssd_driver_com/counter1/g0_b5/O
                         net (fo=1, routed)           3.140    14.586    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.758    18.345 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.345    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntl/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.931ns  (logic 5.082ns (39.301%)  route 7.849ns (60.699%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    cntl/CLK
    SLICE_X6Y95          FDCE                                         r  cntl/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  cntl/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.902     6.707    cntl/Q[1]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.295     7.002 r  cntl/g0_b0_i_13/O
                         net (fo=13, routed)          1.175     8.177    cntl/sel_disp[1]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     8.329 f  cntl/dp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.688     9.017    datap/game_level/dp_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.332     9.349 r  datap/game_level/g0_b0_i_7/O
                         net (fo=1, routed)           0.794    10.143    datap/ssd_driver_com/counter1/g0_b0_2
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datap/ssd_driver_com/counter1/g0_b0_i_1/O
                         net (fo=7, routed)           1.019    11.287    datap/ssd_driver_com/counter1/g0_b0_i_1_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.124    11.411 r  datap/ssd_driver_com/counter1/g0_b6/O
                         net (fo=1, routed)           3.270    14.681    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    18.258 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.258    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntl/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.323ns  (logic 5.294ns (42.959%)  route 7.029ns (57.041%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    cntl/CLK
    SLICE_X6Y95          FDCE                                         r  cntl/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  cntl/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.902     6.707    cntl/Q[1]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.295     7.002 r  cntl/g0_b0_i_13/O
                         net (fo=13, routed)          1.175     8.177    cntl/sel_disp[1]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     8.329 f  cntl/dp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.688     9.017    datap/game_level/dp_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.332     9.349 r  datap/game_level/g0_b0_i_7/O
                         net (fo=1, routed)           0.794    10.143    datap/ssd_driver_com/counter1/g0_b0_2
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datap/ssd_driver_com/counter1/g0_b0_i_1/O
                         net (fo=7, routed)           0.605    10.872    datap/ssd_driver_com/counter1/g0_b0_i_1_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.150    11.022 r  datap/ssd_driver_com/counter1/g0_b1/O
                         net (fo=1, routed)           2.865    13.887    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    17.650 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.650    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntl/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.768ns  (logic 5.289ns (44.947%)  route 6.479ns (55.053%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    cntl/CLK
    SLICE_X6Y95          FDCE                                         r  cntl/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  cntl/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.902     6.707    cntl/Q[1]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.295     7.002 r  cntl/g0_b0_i_13/O
                         net (fo=13, routed)          1.175     8.177    cntl/sel_disp[1]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     8.329 f  cntl/dp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.688     9.017    datap/game_level/dp_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.332     9.349 r  datap/game_level/g0_b0_i_7/O
                         net (fo=1, routed)           0.794    10.143    datap/ssd_driver_com/counter1/g0_b0_2
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datap/ssd_driver_com/counter1/g0_b0_i_1/O
                         net (fo=7, routed)           0.593    10.861    datap/ssd_driver_com/counter1/g0_b0_i_1_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.150    11.011 r  datap/ssd_driver_com/counter1/g0_b3/O
                         net (fo=1, routed)           2.326    13.336    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    17.095 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.095    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntl/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.492ns  (logic 5.039ns (43.845%)  route 6.453ns (56.155%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    cntl/CLK
    SLICE_X6Y95          FDCE                                         r  cntl/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  cntl/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.902     6.707    cntl/Q[1]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.295     7.002 r  cntl/g0_b0_i_13/O
                         net (fo=13, routed)          1.175     8.177    cntl/sel_disp[1]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     8.329 f  cntl/dp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.688     9.017    datap/game_level/dp_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.332     9.349 r  datap/game_level/g0_b0_i_7/O
                         net (fo=1, routed)           0.794    10.143    datap/ssd_driver_com/counter1/g0_b0_2
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datap/ssd_driver_com/counter1/g0_b0_i_1/O
                         net (fo=7, routed)           0.593    10.861    datap/ssd_driver_com/counter1/g0_b0_i_1_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.124    10.985 r  datap/ssd_driver_com/counter1/g0_b2/O
                         net (fo=1, routed)           2.300    13.285    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.818 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.818    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntl/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.446ns  (logic 4.998ns (43.667%)  route 6.448ns (56.333%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    cntl/CLK
    SLICE_X6Y95          FDCE                                         r  cntl/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 f  cntl/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.902     6.707    cntl/Q[1]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.295     7.002 f  cntl/g0_b0_i_13/O
                         net (fo=13, routed)          1.175     8.177    cntl/sel_disp[1]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     8.329 r  cntl/dp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.688     9.017    datap/game_level/dp_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.332     9.349 f  datap/game_level/g0_b0_i_7/O
                         net (fo=1, routed)           0.794    10.143    datap/ssd_driver_com/counter1/g0_b0_2
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124    10.267 f  datap/ssd_driver_com/counter1/g0_b0_i_1/O
                         net (fo=7, routed)           1.025    11.292    datap/ssd_driver_com/counter1/g0_b0_i_1_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.124    11.416 r  datap/ssd_driver_com/counter1/g0_b4/O
                         net (fo=1, routed)           1.863    13.279    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.773 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.773    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntl/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.879ns  (logic 5.042ns (46.348%)  route 5.837ns (53.652%))
  Logic Levels:           6  (LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    cntl/CLK
    SLICE_X6Y95          FDCE                                         r  cntl/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 r  cntl/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.902     6.707    cntl/Q[1]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.295     7.002 r  cntl/g0_b0_i_13/O
                         net (fo=13, routed)          1.175     8.177    cntl/sel_disp[1]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     8.329 f  cntl/dp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.688     9.017    datap/game_level/dp_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.332     9.349 r  datap/game_level/g0_b0_i_7/O
                         net (fo=1, routed)           0.794    10.143    datap/ssd_driver_com/counter1/g0_b0_2
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datap/ssd_driver_com/counter1/g0_b0_i_1/O
                         net (fo=7, routed)           0.605    10.872    datap/ssd_driver_com/counter1/g0_b0_i_1_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I0_O)        0.124    10.996 r  datap/ssd_driver_com/counter1/g0_b0/O
                         net (fo=1, routed)           1.673    12.669    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.206 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.206    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntl/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.710ns  (logic 4.796ns (49.391%)  route 4.914ns (50.609%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.724     5.327    cntl/CLK
    SLICE_X6Y95          FDCE                                         r  cntl/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.805 f  cntl/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.902     6.707    cntl/Q[1]
    SLICE_X7Y95          LUT6 (Prop_lut6_I4_O)        0.295     7.002 f  cntl/g0_b0_i_13/O
                         net (fo=13, routed)          1.175     8.177    cntl/sel_disp[1]
    SLICE_X5Y95          LUT5 (Prop_lut5_I4_O)        0.152     8.329 r  cntl/dp_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.580     8.909    datap/game_level/dp_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.332     9.241 r  datap/game_level/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.257    11.498    dp_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539    15.037 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    15.037    dp
    H15                                                               r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 4.154ns (49.736%)  route 4.199ns (50.264%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.725     5.328    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  datap/ssd_driver_com/counter1/count_reg[16]/Q
                         net (fo=22, routed)          1.080     6.864    datap/ssd_driver_com/counter1/count_reg[16]_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.124     6.988 r  datap/ssd_driver_com/counter1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.119    10.106    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.681 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.681    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 4.366ns (57.671%)  route 3.205ns (42.329%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.725     5.328    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  datap/ssd_driver_com/counter1/count_reg[16]/Q
                         net (fo=22, routed)          1.080     6.864    datap/ssd_driver_com/counter1/count_reg[16]_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.150     7.014 r  datap/ssd_driver_com/counter1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.125     9.138    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    12.898 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.898    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.422ns (68.993%)  route 0.639ns (31.007%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/ssd_driver_com/counter1/count_reg[16]/Q
                         net (fo=22, routed)          0.212     1.877    datap/ssd_driver_com/counter1/count_reg[16]_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.045     1.922 r  datap/ssd_driver_com/counter1/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.349    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.585 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.487ns (69.923%)  route 0.640ns (30.077%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  datap/ssd_driver_com/counter1/count_reg[16]/Q
                         net (fo=22, routed)          0.212     1.877    datap/ssd_driver_com/counter1/count_reg[16]_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I3_O)        0.048     1.925 r  datap/ssd_driver_com/counter1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.352    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.651 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.651    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.510ns (67.012%)  route 0.743ns (32.988%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  datap/ssd_driver_com/counter1/count_reg[17]/Q
                         net (fo=22, routed)          0.210     1.874    datap/ssd_driver_com/counter1/count_reg[17]_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I3_O)        0.049     1.923 r  datap/ssd_driver_com/counter1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.457    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.776 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.776    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.469ns (63.851%)  route 0.832ns (36.149%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/ssd_driver_com/counter1/count_reg[17]/Q
                         net (fo=22, routed)          0.187     1.851    datap/ssd_driver_com/counter1/count_reg[17]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  datap/ssd_driver_com/counter1/g0_b0_i_4/O
                         net (fo=7, routed)           0.303     2.199    datap/ssd_driver_com/counter1/g0_b0_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I3_O)        0.045     2.244 r  datap/ssd_driver_com/counter1/g0_b0/O
                         net (fo=1, routed)           0.342     2.586    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.824 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.824    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/game_level/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.426ns (61.492%)  route 0.893ns (38.508%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/game_level/CLK
    SLICE_X1Y96          FDRE                                         r  datap/game_level/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  datap/game_level/count_reg[1]/Q
                         net (fo=10, routed)          0.311     1.975    datap/game_level/Q[1]
    SLICE_X1Y95          LUT6 (Prop_lut6_I3_O)        0.045     2.020 r  datap/game_level/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.582     2.602    dp_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.842 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.842    dp
    H15                                                               r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.425ns (60.379%)  route 0.935ns (39.621%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/ssd_driver_com/counter1/count_reg[16]/Q
                         net (fo=22, routed)          0.337     2.002    datap/ssd_driver_com/counter1/count_reg[16]_0
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.045     2.047 r  datap/ssd_driver_com/counter1/g0_b0_i_3/O
                         net (fo=7, routed)           0.184     2.230    datap/ssd_driver_com/counter1/g0_b0_i_3_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I2_O)        0.045     2.275 r  datap/ssd_driver_com/counter1/g0_b4/O
                         net (fo=1, routed)           0.414     2.690    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.884 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.884    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.465ns (56.708%)  route 1.119ns (43.292%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/ssd_driver_com/counter1/count_reg[17]/Q
                         net (fo=22, routed)          0.187     1.851    datap/ssd_driver_com/counter1/count_reg[17]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  datap/ssd_driver_com/counter1/g0_b0_i_4/O
                         net (fo=7, routed)           0.307     2.203    datap/ssd_driver_com/counter1/g0_b0_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I3_O)        0.045     2.248 r  datap/ssd_driver_com/counter1/g0_b2/O
                         net (fo=1, routed)           0.625     2.873    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.107 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.107    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.461ns (55.378%)  route 1.177ns (44.622%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  datap/ssd_driver_com/counter1/count_reg[17]/Q
                         net (fo=22, routed)          0.210     1.874    datap/ssd_driver_com/counter1/count_reg[17]_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I3_O)        0.045     1.919 r  datap/ssd_driver_com/counter1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.968     2.886    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.161 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.161    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.547ns (58.173%)  route 1.112ns (41.827%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/ssd_driver_com/counter1/count_reg[17]/Q
                         net (fo=22, routed)          0.187     1.851    datap/ssd_driver_com/counter1/count_reg[17]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  datap/ssd_driver_com/counter1/g0_b0_i_4/O
                         net (fo=7, routed)           0.307     2.203    datap/ssd_driver_com/counter1/g0_b0_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I3_O)        0.043     2.246 r  datap/ssd_driver_com/counter1/g0_b3/O
                         net (fo=1, routed)           0.619     2.865    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     4.183 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.183    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datap/ssd_driver_com/counter1/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.844ns  (logic 1.508ns (53.046%)  route 1.335ns (46.954%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.604     1.523    datap/ssd_driver_com/counter1/CLK
    SLICE_X3Y96          FDRE                                         r  datap/ssd_driver_com/counter1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  datap/ssd_driver_com/counter1/count_reg[17]/Q
                         net (fo=22, routed)          0.187     1.851    datap/ssd_driver_com/counter1/count_reg[17]_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  datap/ssd_driver_com/counter1/g0_b0_i_4/O
                         net (fo=7, routed)           0.143     2.040    datap/ssd_driver_com/counter1/g0_b0_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I3_O)        0.045     2.085 r  datap/ssd_driver_com/counter1/g0_b6/O
                         net (fo=1, routed)           1.005     3.090    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.367 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.367    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/player_level/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.036ns  (logic 1.647ns (27.292%)  route 4.389ns (72.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=83, routed)          3.840     5.363    datap/Timer_com/rst_IBUF
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.487 r  datap/Timer_com/count[3]_i_1__0/O
                         net (fo=4, routed)           0.549     6.036    datap/player_level/SR[0]
    SLICE_X5Y95          FDRE                                         r  datap/player_level/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.603     5.026    datap/player_level/CLK
    SLICE_X5Y95          FDRE                                         r  datap/player_level/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/player_level/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.036ns  (logic 1.647ns (27.292%)  route 4.389ns (72.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=83, routed)          3.840     5.363    datap/Timer_com/rst_IBUF
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.487 r  datap/Timer_com/count[3]_i_1__0/O
                         net (fo=4, routed)           0.549     6.036    datap/player_level/SR[0]
    SLICE_X5Y95          FDRE                                         r  datap/player_level/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.603     5.026    datap/player_level/CLK
    SLICE_X5Y95          FDRE                                         r  datap/player_level/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/player_level/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.036ns  (logic 1.647ns (27.292%)  route 4.389ns (72.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=83, routed)          3.840     5.363    datap/Timer_com/rst_IBUF
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.487 r  datap/Timer_com/count[3]_i_1__0/O
                         net (fo=4, routed)           0.549     6.036    datap/player_level/SR[0]
    SLICE_X5Y95          FDRE                                         r  datap/player_level/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.603     5.026    datap/player_level/CLK
    SLICE_X5Y95          FDRE                                         r  datap/player_level/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/player_level/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.036ns  (logic 1.647ns (27.292%)  route 4.389ns (72.708%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=83, routed)          3.840     5.363    datap/Timer_com/rst_IBUF
    SLICE_X6Y95          LUT3 (Prop_lut3_I2_O)        0.124     5.487 r  datap/Timer_com/count[3]_i_1__0/O
                         net (fo=4, routed)           0.549     6.036    datap/player_level/SR[0]
    SLICE_X5Y95          FDRE                                         r  datap/player_level/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.603     5.026    datap/player_level/CLK
    SLICE_X5Y95          FDRE                                         r  datap/player_level/count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/Timer_com/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.949ns  (logic 1.675ns (28.163%)  route 4.274ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.613     5.136    datap/input_int/redCenter/rst_IBUF
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.152     5.288 r  datap/input_int/redCenter/q[1]_i_1/O
                         net (fo=2, routed)           0.661     5.949    datap/Timer_com/q_reg[0]_0[0]
    SLICE_X0Y94          FDRE                                         r  datap/Timer_com/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.605     5.028    datap/Timer_com/CLK
    SLICE_X0Y94          FDRE                                         r  datap/Timer_com/q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/Timer_com/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.949ns  (logic 1.675ns (28.163%)  route 4.274ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 f  rst_IBUF_inst/O
                         net (fo=83, routed)          3.613     5.136    datap/input_int/redCenter/rst_IBUF
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.152     5.288 r  datap/input_int/redCenter/q[1]_i_1/O
                         net (fo=2, routed)           0.661     5.949    datap/Timer_com/q_reg[0]_0[0]
    SLICE_X0Y94          FDRE                                         r  datap/Timer_com/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.605     5.028    datap/Timer_com/CLK
    SLICE_X0Y94          FDRE                                         r  datap/Timer_com/q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/Timer_com/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.647ns (28.076%)  route 4.220ns (71.924%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=83, routed)          3.395     4.918    cntl/rst_IBUF
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.124     5.042 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.825     5.868    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     5.027    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/Timer_com/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.647ns (28.076%)  route 4.220ns (71.924%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=83, routed)          3.395     4.918    cntl/rst_IBUF
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.124     5.042 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.825     5.868    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     5.027    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/Timer_com/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.647ns (28.076%)  route 4.220ns (71.924%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=83, routed)          3.395     4.918    cntl/rst_IBUF
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.124     5.042 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.825     5.868    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     5.027    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            datap/Timer_com/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.647ns (28.076%)  route 4.220ns (71.924%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  rst_IBUF_inst/O
                         net (fo=83, routed)          3.395     4.918    cntl/rst_IBUF
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.124     5.042 r  cntl/count[0]_i_1/O
                         net (fo=28, routed)          0.825     5.868    datap/Timer_com/count_reg[27]_1
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     5.027    datap/Timer_com/CLK
    SLICE_X4Y99          FDRE                                         r  datap/Timer_com/count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_prng[1]
                            (input port)
  Destination:            datap/PRNG_com/Qload_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.247ns (40.247%)  route 0.367ns (59.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw_prng[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_prng[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_prng_IBUF[1]_inst/O
                         net (fo=1, routed)           0.367     0.615    datap/PRNG_com/Qload_reg[7]_0[1]
    SLICE_X0Y93          FDRE                                         r  datap/PRNG_com/Qload_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.877     2.042    datap/PRNG_com/CLK
    SLICE_X0Y93          FDRE                                         r  datap/PRNG_com/Qload_reg[1]/C

Slack:                    inf
  Source:                 sw_prng[0]
                            (input port)
  Destination:            datap/PRNG_com/Qload_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.245ns (39.187%)  route 0.381ns (60.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw_prng[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_prng[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_prng_IBUF[0]_inst/O
                         net (fo=1, routed)           0.381     0.626    datap/PRNG_com/Qload_reg[7]_0[0]
    SLICE_X1Y95          FDRE                                         r  datap/PRNG_com/Qload_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.877     2.042    datap/PRNG_com/CLK
    SLICE_X1Y95          FDRE                                         r  datap/PRNG_com/Qload_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            datap/input_int/bounceUp/output_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.254ns (35.919%)  route 0.452ns (64.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           0.452     0.706    datap/input_int/bounceUp/BTNU_IBUF
    SLICE_X5Y94          FDRE                                         r  datap/input_int/bounceUp/output_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.874     2.039    datap/input_int/bounceUp/CLK
    SLICE_X5Y94          FDRE                                         r  datap/input_int/bounceUp/output_buf_reg/C

Slack:                    inf
  Source:                 sw_prng[7]
                            (input port)
  Destination:            datap/PRNG_com/Qload_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.275ns (38.785%)  route 0.435ns (61.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw_prng[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_prng[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_prng_IBUF[7]_inst/O
                         net (fo=1, routed)           0.435     0.710    datap/PRNG_com/Qload_reg[7]_0[7]
    SLICE_X0Y93          FDRE                                         r  datap/PRNG_com/Qload_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.877     2.042    datap/PRNG_com/CLK
    SLICE_X0Y93          FDRE                                         r  datap/PRNG_com/Qload_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            datap/input_int/bounceUp/previous_input_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.254ns (35.527%)  route 0.460ns (64.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=3, routed)           0.460     0.714    datap/input_int/bounceUp/BTNU_IBUF
    SLICE_X5Y97          FDRE                                         r  datap/input_int/bounceUp/previous_input_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.875     2.040    datap/input_int/bounceUp/CLK
    SLICE_X5Y97          FDRE                                         r  datap/input_int/bounceUp/previous_input_reg/C

Slack:                    inf
  Source:                 sw_prng[5]
                            (input port)
  Destination:            datap/PRNG_com/Qload_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.265ns (36.063%)  route 0.470ns (63.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw_prng[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_prng[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_prng_IBUF[5]_inst/O
                         net (fo=1, routed)           0.470     0.735    datap/PRNG_com/Qload_reg[7]_0[5]
    SLICE_X0Y93          FDRE                                         r  datap/PRNG_com/Qload_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.877     2.042    datap/PRNG_com/CLK
    SLICE_X0Y93          FDRE                                         r  datap/PRNG_com/Qload_reg[5]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            datap/input_int/bounceRight/output_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.235ns (31.510%)  route 0.512ns (68.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=3, routed)           0.512     0.747    datap/input_int/bounceRight/BTNR_IBUF
    SLICE_X7Y90          FDRE                                         r  datap/input_int/bounceRight/output_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.873     2.038    datap/input_int/bounceRight/CLK
    SLICE_X7Y90          FDRE                                         r  datap/input_int/bounceRight/output_buf_reg/C

Slack:                    inf
  Source:                 sw_prng[2]
                            (input port)
  Destination:            datap/PRNG_com/Qload_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.253ns (33.604%)  route 0.500ns (66.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw_prng[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_prng[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_prng_IBUF[2]_inst/O
                         net (fo=1, routed)           0.500     0.753    datap/PRNG_com/Qload_reg[7]_0[2]
    SLICE_X0Y93          FDRE                                         r  datap/PRNG_com/Qload_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.877     2.042    datap/PRNG_com/CLK
    SLICE_X0Y93          FDRE                                         r  datap/PRNG_com/Qload_reg[2]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            datap/input_int/bounceRight/previous_input_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.235ns (30.350%)  route 0.540ns (69.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=3, routed)           0.540     0.776    datap/input_int/bounceRight/BTNR_IBUF
    SLICE_X4Y90          FDRE                                         r  datap/input_int/bounceRight/previous_input_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.873     2.038    datap/input_int/bounceRight/CLK
    SLICE_X4Y90          FDRE                                         r  datap/input_int/bounceRight/previous_input_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            datap/input_int/bounceCenter/output_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.244ns (31.209%)  route 0.539ns (68.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.539     0.783    datap/input_int/bounceCenter/BTNC_IBUF
    SLICE_X0Y96          FDRE                                         r  datap/input_int/bounceCenter/output_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.877     2.042    datap/input_int/bounceCenter/CLK
    SLICE_X0Y96          FDRE                                         r  datap/input_int/bounceCenter/output_buf_reg/C





