/*
 * STM32F446RE.h
 *
 *  Created on: Oct 13, 2025
 *      Author: notty
 */

#ifndef STM32F446RE_H_
#define STM32F446RE_H_
//  flash and ram addresses
#define FLASH_BASEADDR            0x08000000UL
#define SRAM1_BASEADDR        0x20000000UL
#define SRAM   			      SRAM1_ADDR
#define SRAM2_BASEADDR		  0x2001C000UL
#define ROM_BASEADDR		  0x1FFF0000UL
//  PERIPHERALS AND BUSES  BASE ADDRESSSES
#define PERIPHE_BASEADDR         0x40000000UL
#define AHB1_BASEADDR			0x40020000UL
#define AHB2_BASEADDR			0x50000000UL
#define AHB3_BASEADDR			0x60000000UL
#define APB1_BASEADDR			0x40000000UL
#define APB2_BASEADDR 			0x40010000UL

// BASE ADDRESS OF ALL PHERIPHERALS WHICH ARE HANGING PM AHB1
#define GPIOA_BASEADDR         ( AHB1_BASEADDR + 0X0000)
#define GPIOB_BASEADDR         ( AHB1_BASEADDR + 0X0400 )
#define GPIOC_BASEADDR         ( AHB1_BASEADDR + 0X0800 )
#define GPIOD_BASEADDR         ( AHB1_BASEADDR + 0X0C00 )
#define GPIOE_BASEADDR         ( AHB1_BASEADDR + 0X1000 )
#define GPIOF_BASEADDR         ( AHB1_BASEADDR + 0X1400 )
#define GPIOG_BASEADDR         ( AHB1_BASEADDR + 0X1800 )
#define GPIOH_BASEADDR         ( AHB1_BASEADDR + 0X1C00 )




#endif /* STM32F446RE_H_ */
