#########################################################################
#
# 最大时钟频率(FMAX)报告
#
#########################################################################
#
# 注意: FMAX 的计算仅针对在同一时钟域内的寄存器到寄存器路径，
# 多周期路径、跨时钟域路径(包括主时钟及其生成时钟之间的路径)都将
# 被忽略。对于一个时钟及其反向时钟之间的路径， FMAX的计算通过按
# 频宽比(duty cycle)等比例扩展路径延迟得到。例如，假设有一
# 条路径的起点由时钟上升沿驱动而终点由同一时钟的下降沿驱动，
# 如果该时钟的频宽比为50，则计算FMAX时，路径延迟将乘以2(即
# 除以50%)。
#
# ***********************************************************************
# 时钟         : clk_25M
# 最小时钟周期 : 4457 ps
# ***********************************************************************
********************
* 路径 1
********************
起点     : led_wf1/cnt_reg[1]/Q  [激发时钟: clk_25M, 上升沿1]
终点     : led_wf1/cnt_reg[23]/D [捕获时钟: clk_25M, 上升沿2] 
数据产生路径
============================================================================================================
|              节点               |     单元     | 延迟 |     类型      | 位置 |        连线        | 扇出 |
============================================================================================================
| CLOCK'clk_25M                   |     N/A      |    0 |               |      | N/A                |      |
| clk_25M                         |     top      |    0 | clock_latency |      | clk_25M            | 1    |
| clk_25M_pad/I                   |    xsIOBI    |    0 |      net      |      | clk_25M            |      |
| clk_25M_pad/O                   |    xsIOBI    |  990 |     cell      |      | clk_25M_c          | 29   |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |    0 |      net      |      | clk_25M_c          |      |
| --                              |      --      |   -- |      --       | --   | --                 | --   |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |  347 |  rising_edge  |      | led_wf1/cnt[1]     | 4    |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |    0 |      net      |      | led_wf1/cnt[1]     |      |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |  261 |     cell      |      | led_wf1/_i_6/_n_1  | 2    |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_1  |      |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_3  | 2    |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_3  |      |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_5  | 2    |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_5  |      |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_7  | 2    |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_7  |      |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_9  | 2    |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_9  |      |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_11 | 2    |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_11 |      |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_13 | 2    |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_13 |      |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_15 | 2    |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_15 |      |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_17 | 2    |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_17 |      |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_19 | 2    |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_19 |      |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_21 | 2    |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_21 |      |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_23 | 2    |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_23 |      |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_25 | 2    |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_25 |      |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_27 | 2    |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_27 |      |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_29 | 2    |
| led_wf1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_29 |      |
| led_wf1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_31 | 2    |
| led_wf1/_i_6/bitAdd_17/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_31 |      |
| led_wf1/_i_6/bitAdd_17/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_33 | 2    |
| led_wf1/_i_6/bitAdd_18/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_33 |      |
| led_wf1/_i_6/bitAdd_18/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_35 | 2    |
| led_wf1/_i_6/bitAdd_19/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_35 |      |
| led_wf1/_i_6/bitAdd_19/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_37 | 2    |
| led_wf1/_i_6/bitAdd_20/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_37 |      |
| led_wf1/_i_6/bitAdd_20/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_39 | 2    |
| led_wf1/_i_6/bitAdd_21/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_39 |      |
| led_wf1/_i_6/bitAdd_21/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_41 | 2    |
| led_wf1/_i_6/bitAdd_22/muxcy/CI |   xsMUXCY    |    0 |      net      |      | led_wf1/_i_6/_n_41 |      |
| led_wf1/_i_6/bitAdd_22/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | led_wf1/_i_6/_n_43 | 1    |
| led_wf1/_i_6/bitAdd_23/xorcy/CI |   xsXORCY    |    0 |      net      |      | led_wf1/_i_6/_n_43 |      |
| led_wf1/_i_6/bitAdd_23/xorcy/O  |   xsXORCY    |  263 |     cell      |      | led_wf1/n_35[23]   | 1    |
| led_wf1/_i_31/I1                |   xsLUTSA2   |    0 |      net      |      | led_wf1/n_35[23]   |      |
| led_wf1/_i_31/O                 |   xsLUTSA2   |   81 |     cell      |      | led_wf1/n_34       | 1    |
| led_wf1/cnt_reg[23]/D           | xsDFFSA_K1C1 |    0 |      net      |      | led_wf1/n_34       |      |
============================================================================================================
时钟路径延迟         = 990       
数据路径延迟         = 4480       (Tdatp)
     clock-to-q 延迟 = 347 
        总的单元延迟 = 4133 
        总的连线延迟 = 0 
        逻辑级数     = 24 
[数据捕获路径]
=========================================================================================
|         节点          |     单元     | 延迟 |     类型      | 位置 |   连线    | 扇出 |
=========================================================================================
| CLOCK'clk_25M         |     N/A      |    0 |               |      | N/A       |      |
| clk_25M               |     top      |    0 | clock_latency |      | clk_25M   | 1    |
| clk_25M_pad/I         |    xsIOBI    |    0 |      net      |      | clk_25M   |      |
| clk_25M_pad/O         |    xsIOBI    |  990 |     cell      |      | clk_25M_c | 29   |
| led_wf1/cnt_reg[23]/C | xsDFFSA_K1C1 |    0 |      net      |      | clk_25M_c |      |
=========================================================================================
时钟路径延迟         = 990       
    时钟偏差         = 0 (Tcksw)
[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 4480       + -23        - 0          - 0          
       = 4457
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 
# ***********************************************************************
# 时钟         : seg_inst/clk_DRV_reg/Q
# 最小时钟周期 : 1769 ps
# ***********************************************************************
********************
* 路径 1
********************
起点     : seg_inst/HC595_CLK_CNT_reg[1]/Q [激发时钟: seg_inst/clk_DRV_reg/Q, 上升沿1]
终点     : seg_inst/HC595_CLK_CNT_reg[7]/D [捕获时钟: seg_inst/clk_DRV_reg/Q, 上升沿2] 
数据产生路径
====================================================================================================================
|               节点               |     单元     | 延迟 |     类型      | 位置 |           连线            | 扇出 |
====================================================================================================================
| CLOCK'seg_inst/clk_DRV_reg/Q     |     N/A      |    0 |               |      | N/A                       |      |
| seg_inst/clk_DRV_reg/Q           | xsDFFSA_K1C1 |    0 | clock_latency |      | seg_inst/clk_DRV          | 31   |
| seg_inst/HC595_CLK_CNT_reg[1]/C  | xsDFFSA_K1C1 |    0 |      net      |      | seg_inst/clk_DRV          |      |
| --                               |      --      |   -- |      --       | --   | --                        | --   |
| seg_inst/HC595_CLK_CNT_reg[1]/Q  | xsDFFSA_K1C1 |  347 |  rising_edge  |      | seg_inst/HC595_CLK_CNT[1] | 3    |
| seg_inst/_i_56/bitAdd_1/muxcy/S  |   xsMUXCY    |    0 |      net      |      | seg_inst/HC595_CLK_CNT[1] |      |
| seg_inst/_i_56/bitAdd_1/muxcy/O  |   xsMUXCY    |  261 |     cell      |      | seg_inst/_i_56/_n_1       | 2    |
| seg_inst/_i_56/bitAdd_2/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_56/_n_1       |      |
| seg_inst/_i_56/bitAdd_2/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_56/_n_3       | 2    |
| seg_inst/_i_56/bitAdd_3/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_56/_n_3       |      |
| seg_inst/_i_56/bitAdd_3/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_56/_n_5       | 2    |
| seg_inst/_i_56/bitAdd_4/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_56/_n_5       |      |
| seg_inst/_i_56/bitAdd_4/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_56/_n_7       | 2    |
| seg_inst/_i_56/bitAdd_5/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_56/_n_7       |      |
| seg_inst/_i_56/bitAdd_5/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_56/_n_9       | 2    |
| seg_inst/_i_56/bitAdd_6/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_56/_n_9       |      |
| seg_inst/_i_56/bitAdd_6/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_56/_n_11      | 1    |
| seg_inst/_i_56/bitAdd_7/xorcy/CI |   xsXORCY    |    0 |      net      |      | seg_inst/_i_56/_n_11      |      |
| seg_inst/_i_56/bitAdd_7/xorcy/O  |   xsXORCY    |  263 |     cell      |      | seg_inst/n_530[7]         | 1    |
| seg_inst/_i_214/I2               |   xsLUTSA3   |    0 |      net      |      | seg_inst/n_530[7]         |      |
| seg_inst/_i_214/O                |   xsLUTSA3   |   81 |     cell      |      | seg_inst/n_483            | 1    |
| seg_inst/HC595_CLK_CNT_reg[7]/D  | xsDFFSA_K1C1 |    0 |      net      |      | seg_inst/n_483            |      |
====================================================================================================================
时钟路径延迟         = 0         
数据路径延迟         = 1792       (Tdatp)
     clock-to-q 延迟 = 347 
        总的单元延迟 = 1445 
        总的连线延迟 = 0 
        逻辑级数     = 8 
[数据捕获路径]
==========================================================================================================
|              节点               |     单元     | 延迟 |     类型      | 位置 |       连线       | 扇出 |
==========================================================================================================
| CLOCK'seg_inst/clk_DRV_reg/Q    |     N/A      |    0 |               |      | N/A              |      |
| seg_inst/clk_DRV_reg/Q          | xsDFFSA_K1C1 |    0 | clock_latency |      | seg_inst/clk_DRV | 31   |
| seg_inst/HC595_CLK_CNT_reg[7]/C | xsDFFSA_K1C1 |    0 |      net      |      | seg_inst/clk_DRV |      |
==========================================================================================================
时钟路径延迟         = 0         
    时钟偏差         = 0 (Tcksw)
[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 1792       + -23        - 0          - 0          
       = 1769
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 
# ***********************************************************************
# 时钟         : PLL_25to200_1/PLLInst_0/CLKOS
# 最小时钟周期 : 3113 ps
# ***********************************************************************
********************
* 路径 1
********************
起点     : ahb_uart1/RX_DIV_cnt_reg[1]/Q  [激发时钟: PLL_25to200_1/PLLInst_0/CLKOS, 上升沿1]
终点     : ahb_uart1/RX_DIV_cnt_reg[15]/D [捕获时钟: PLL_25to200_1/PLLInst_0/CLKOS, 上升沿2] 
数据产生路径
======================================================================================================================
|                节点                 |     单元     | 延迟 |      类型      | 位置 |          连线           | 扇出 |
======================================================================================================================
| CLOCK'clk_25M                       |     N/A      |    0 |                |      | N/A                     |      |
| clk_25M                             |     top      |    0 | clock_latency  |      | clk_25M                 | 1    |
| clk_25M_pad/I                       |    xsIOBI    |    0 |      net       |      | clk_25M                 |      |
| clk_25M_pad/O                       |    xsIOBI    |  990 |      cell      |      | clk_25M_c               | 29   |
| PLL_25to200_1/PLLInst_0/CLKI        |   xsPLLSA    |    0 |      net       |      | clk_25M_c               |      |
| --                                  |      --      |   -- |       --       | --   | --                      | --   |
| CLOCK'PLL_25to200_1/PLLInst_0/CLKOS |     N/A      |    0 | tcst_gen_clock |      | N/A                     |      |
| PLL_25to200_1/PLLInst_0/CLKOS       |   xsPLLSA    |  990 | clock_latency  |      | CLK_CM3                 | 248  |
| ahb_uart1/RX_DIV_cnt_reg[1]/C       | xsDFFSA_K1C1 |    0 |      net       |      | CLK_CM3                 |      |
| --                                  |      --      |   -- |       --       | --   | --                      | --   |
| ahb_uart1/RX_DIV_cnt_reg[1]/Q       | xsDFFSA_K1C1 |  347 |  rising_edge   |      | ahb_uart1/RX_DIV_cnt[1] | 3    |
| ahb_uart1/_i_131/bitAdd_1/muxcy/S   |   xsMUXCY    |    0 |      net       |      | ahb_uart1/RX_DIV_cnt[1] |      |
| ahb_uart1/_i_131/bitAdd_1/muxcy/O   |   xsMUXCY    |  261 |      cell      |      | ahb_uart1/_i_131/_n_1   | 2    |
| ahb_uart1/_i_131/bitAdd_2/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_1   |      |
| ahb_uart1/_i_131/bitAdd_2/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_3   | 2    |
| ahb_uart1/_i_131/bitAdd_3/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_3   |      |
| ahb_uart1/_i_131/bitAdd_3/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_5   | 2    |
| ahb_uart1/_i_131/bitAdd_4/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_5   |      |
| ahb_uart1/_i_131/bitAdd_4/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_7   | 2    |
| ahb_uart1/_i_131/bitAdd_5/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_7   |      |
| ahb_uart1/_i_131/bitAdd_5/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_9   | 2    |
| ahb_uart1/_i_131/bitAdd_6/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_9   |      |
| ahb_uart1/_i_131/bitAdd_6/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_11  | 2    |
| ahb_uart1/_i_131/bitAdd_7/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_11  |      |
| ahb_uart1/_i_131/bitAdd_7/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_13  | 2    |
| ahb_uart1/_i_131/bitAdd_8/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_13  |      |
| ahb_uart1/_i_131/bitAdd_8/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_15  | 2    |
| ahb_uart1/_i_131/bitAdd_9/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_15  |      |
| ahb_uart1/_i_131/bitAdd_9/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_17  | 2    |
| ahb_uart1/_i_131/bitAdd_10/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_17  |      |
| ahb_uart1/_i_131/bitAdd_10/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_19  | 2    |
| ahb_uart1/_i_131/bitAdd_11/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_19  |      |
| ahb_uart1/_i_131/bitAdd_11/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_21  | 2    |
| ahb_uart1/_i_131/bitAdd_12/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_21  |      |
| ahb_uart1/_i_131/bitAdd_12/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_23  | 2    |
| ahb_uart1/_i_131/bitAdd_13/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_23  |      |
| ahb_uart1/_i_131/bitAdd_13/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_25  | 2    |
| ahb_uart1/_i_131/bitAdd_14/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_25  |      |
| ahb_uart1/_i_131/bitAdd_14/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_131/_n_27  | 1    |
| ahb_uart1/_i_131/bitAdd_15/xorcy/CI |   xsXORCY    |    0 |      net       |      | ahb_uart1/_i_131/_n_27  |      |
| ahb_uart1/_i_131/bitAdd_15/xorcy/O  |   xsXORCY    |  263 |      cell      |      | ahb_uart1/n_323[15]     | 1    |
| ahb_uart1/_i_229/I0                 |   xsLUTSA3   |    0 |      net       |      | ahb_uart1/n_323[15]     |      |
| ahb_uart1/_i_229/O                  |   xsLUTSA3   |   81 |      cell      |      | ahb_uart1/n_312         | 1    |
| ahb_uart1/RX_DIV_cnt_reg[15]/D      | xsDFFSA_K1C1 |    0 |      net       |      | ahb_uart1/n_312         |      |
======================================================================================================================
时钟路径延迟         = 990       
数据路径延迟         = 3136       (Tdatp)
     clock-to-q 延迟 = 347 
        总的单元延迟 = 2789 
        总的连线延迟 = 0 
        逻辑级数     = 16 
[数据捕获路径]
========================================================================================================
|                节点                 |     单元     | 延迟 |      类型      | 位置 |   连线    | 扇出 |
========================================================================================================
| CLOCK'clk_25M                       |     N/A      |    0 |                |      | N/A       |      |
| clk_25M                             |     top      |    0 | clock_latency  |      | clk_25M   | 1    |
| clk_25M_pad/I                       |    xsIOBI    |    0 |      net       |      | clk_25M   |      |
| clk_25M_pad/O                       |    xsIOBI    |  990 |      cell      |      | clk_25M_c | 29   |
| PLL_25to200_1/PLLInst_0/CLKI        |   xsPLLSA    |    0 |      net       |      | clk_25M_c |      |
| --                                  |      --      |   -- |       --       | --   | --        | --   |
| CLOCK'PLL_25to200_1/PLLInst_0/CLKOS |     N/A      |    0 | tcst_gen_clock |      | N/A       |      |
| PLL_25to200_1/PLLInst_0/CLKOS       |   xsPLLSA    |  990 | clock_latency  |      | CLK_CM3   | 248  |
| ahb_uart1/RX_DIV_cnt_reg[15]/C      | xsDFFSA_K1C1 |    0 |      net       |      | CLK_CM3   |      |
========================================================================================================
时钟路径延迟         = 990       
    时钟偏差         = 0 (Tcksw)
[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 3136       + -23        - 0          - 0          
       = 3113
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 
#########################################################################
# 时钟频率总结
#########################################################################
最慢时钟     : clk_25M
最小时钟周期 : 4457 ps
最大时钟频率 : 224.4 MHz
#########################################################################
clk_25M                       : 224.4 Mhz
seg_inst/clk_DRV_reg/Q        : 565.3 Mhz
PLL_25to200_1/PLLInst_0/CLKOS : 321.2 Mhz
