

================================================================
== Vitis HLS Report for 'fw_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2'
================================================================
* Date:           Sun Jan 28 21:02:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.684 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      269|      269|  5.380 us|  5.380 us|  269|  269|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2  |      267|      267|        13|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.02>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 20 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 21 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [fw_no_taffo.c:30]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.90ns)   --->   "%icmp_ln30 = icmp_eq  i9 %indvar_flatten_load, i9 256" [fw_no_taffo.c:30]   --->   Operation 25 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.35ns)   --->   "%add_ln30 = add i9 %indvar_flatten_load, i9 1" [fw_no_taffo.c:30]   --->   Operation 26 'add' 'add_ln30' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc23, void %for.body34.preheader.exitStub" [fw_no_taffo.c:30]   --->   Operation 27 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [fw_no_taffo.c:31]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [fw_no_taffo.c:30]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.87ns)   --->   "%icmp_ln31 = icmp_eq  i5 %j_load, i5 16" [fw_no_taffo.c:31]   --->   Operation 30 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.62ns)   --->   "%j_mid2 = select i1 %icmp_ln31, i5 0, i5 %j_load" [fw_no_taffo.c:31]   --->   Operation 31 'select' 'j_mid2' <Predicate = (!icmp_ln30)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.09ns)   --->   "%add_ln30_1 = add i5 %i_load, i5 1" [fw_no_taffo.c:30]   --->   Operation 32 'add' 'add_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.62ns)   --->   "%i_cast2_mid2_v = select i1 %icmp_ln31, i5 %add_ln30_1, i5 %i_load" [fw_no_taffo.c:31]   --->   Operation 33 'select' 'i_cast2_mid2_v' <Predicate = (!icmp_ln30)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_cast2_mid2 = zext i5 %i_cast2_mid2_v" [fw_no_taffo.c:31]   --->   Operation 34 'zext' 'i_cast2_mid2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_10 = trunc i5 %i_cast2_mid2_v" [fw_no_taffo.c:31]   --->   Operation 35 'trunc' 'empty_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_10, i4 0" [fw_no_taffo.c:31]   --->   Operation 36 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31_mid2 = zext i4 %empty_10" [fw_no_taffo.c:31]   --->   Operation 37 'zext' 'zext_ln31_mid2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_cast3 = zext i5 %j_mid2" [fw_no_taffo.c:31]   --->   Operation 38 'zext' 'j_cast3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.12ns)   --->   "%mul_ln32 = mul i8 %j_cast3, i8 %i_cast2_mid2" [fw_no_taffo.c:31]   --->   Operation 39 'mul' 'mul_ln32' <Predicate = (!icmp_ln30)> <Delay = 2.12> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [12/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 40 'urem' 'rem_urem' <Predicate = (!icmp_ln30)> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.35ns)   --->   "%add_ln32_1 = add i8 %j_cast3, i8 %p_mid2" [fw_no_taffo.c:32]   --->   Operation 41 'add' 'add_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i5 %j_mid2" [fw_no_taffo.c:33]   --->   Operation 42 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln33_1_cast = zext i4 %trunc_ln33" [fw_no_taffo.c:33]   --->   Operation 43 'zext' 'trunc_ln33_1_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.01ns)   --->   "%empty_11 = add i5 %trunc_ln33_1_cast, i5 %zext_ln31_mid2" [fw_no_taffo.c:33]   --->   Operation 44 'add' 'empty_11' <Predicate = (!icmp_ln30)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [9/9] (1.55ns)   --->   "%rem7_urem = urem i5 %empty_11, i5 13" [fw_no_taffo.c:33]   --->   Operation 45 'urem' 'rem7_urem' <Predicate = (!icmp_ln30)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [9/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_11, i5 7" [fw_no_taffo.c:33]   --->   Operation 46 'urem' 'rem11_urem' <Predicate = (!icmp_ln30)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [9/9] (1.55ns)   --->   "%rem16_urem = urem i5 %empty_11, i5 11" [fw_no_taffo.c:33]   --->   Operation 47 'urem' 'rem16_urem' <Predicate = (!icmp_ln30)> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.09ns)   --->   "%add_ln31 = add i5 %j_mid2, i5 1" [fw_no_taffo.c:31]   --->   Operation 48 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.84ns)   --->   "%store_ln31 = store i9 %add_ln30, i9 %indvar_flatten" [fw_no_taffo.c:31]   --->   Operation 49 'store' 'store_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.84>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%store_ln31 = store i5 %i_cast2_mid2_v, i5 %i" [fw_no_taffo.c:31]   --->   Operation 50 'store' 'store_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.84>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%store_ln31 = store i5 %add_ln31, i5 %j" [fw_no_taffo.c:31]   --->   Operation 51 'store' 'store_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 52 [11/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 52 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [8/9] (1.55ns)   --->   "%rem7_urem = urem i5 %empty_11, i5 13" [fw_no_taffo.c:33]   --->   Operation 53 'urem' 'rem7_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [8/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_11, i5 7" [fw_no_taffo.c:33]   --->   Operation 54 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [8/9] (1.55ns)   --->   "%rem16_urem = urem i5 %empty_11, i5 11" [fw_no_taffo.c:33]   --->   Operation 55 'urem' 'rem16_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 56 [10/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 56 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [7/9] (1.55ns)   --->   "%rem7_urem = urem i5 %empty_11, i5 13" [fw_no_taffo.c:33]   --->   Operation 57 'urem' 'rem7_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [7/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_11, i5 7" [fw_no_taffo.c:33]   --->   Operation 58 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [7/9] (1.55ns)   --->   "%rem16_urem = urem i5 %empty_11, i5 11" [fw_no_taffo.c:33]   --->   Operation 59 'urem' 'rem16_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 60 [9/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 60 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [6/9] (1.55ns)   --->   "%rem7_urem = urem i5 %empty_11, i5 13" [fw_no_taffo.c:33]   --->   Operation 61 'urem' 'rem7_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [6/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_11, i5 7" [fw_no_taffo.c:33]   --->   Operation 62 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [6/9] (1.55ns)   --->   "%rem16_urem = urem i5 %empty_11, i5 11" [fw_no_taffo.c:33]   --->   Operation 63 'urem' 'rem16_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 64 [8/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 64 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [5/9] (1.55ns)   --->   "%rem7_urem = urem i5 %empty_11, i5 13" [fw_no_taffo.c:33]   --->   Operation 65 'urem' 'rem7_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [5/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_11, i5 7" [fw_no_taffo.c:33]   --->   Operation 66 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [5/9] (1.55ns)   --->   "%rem16_urem = urem i5 %empty_11, i5 11" [fw_no_taffo.c:33]   --->   Operation 67 'urem' 'rem16_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 68 [7/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 68 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [4/9] (1.55ns)   --->   "%rem7_urem = urem i5 %empty_11, i5 13" [fw_no_taffo.c:33]   --->   Operation 69 'urem' 'rem7_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [4/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_11, i5 7" [fw_no_taffo.c:33]   --->   Operation 70 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [4/9] (1.55ns)   --->   "%rem16_urem = urem i5 %empty_11, i5 11" [fw_no_taffo.c:33]   --->   Operation 71 'urem' 'rem16_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 72 [6/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 72 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [3/9] (1.55ns)   --->   "%rem7_urem = urem i5 %empty_11, i5 13" [fw_no_taffo.c:33]   --->   Operation 73 'urem' 'rem7_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [3/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_11, i5 7" [fw_no_taffo.c:33]   --->   Operation 74 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [3/9] (1.55ns)   --->   "%rem16_urem = urem i5 %empty_11, i5 11" [fw_no_taffo.c:33]   --->   Operation 75 'urem' 'rem16_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 76 [5/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 76 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [2/9] (1.55ns)   --->   "%rem7_urem = urem i5 %empty_11, i5 13" [fw_no_taffo.c:33]   --->   Operation 77 'urem' 'rem7_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [2/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_11, i5 7" [fw_no_taffo.c:33]   --->   Operation 78 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [2/9] (1.55ns)   --->   "%rem16_urem = urem i5 %empty_11, i5 11" [fw_no_taffo.c:33]   --->   Operation 79 'urem' 'rem16_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.42>
ST_9 : Operation 80 [4/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 80 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/9] (1.55ns)   --->   "%rem7_urem = urem i5 %empty_11, i5 13" [fw_no_taffo.c:33]   --->   Operation 81 'urem' 'rem7_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i4 %rem7_urem" [fw_no_taffo.c:33]   --->   Operation 82 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp_eq  i4 %trunc_ln33_1, i4 0" [fw_no_taffo.c:33]   --->   Operation 83 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/9] (1.55ns)   --->   "%rem11_urem = urem i5 %empty_11, i5 7" [fw_no_taffo.c:33]   --->   Operation 84 'urem' 'rem11_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i3 %rem11_urem" [fw_no_taffo.c:33]   --->   Operation 85 'trunc' 'trunc_ln33_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.67ns)   --->   "%icmp_ln33_1 = icmp_eq  i3 %trunc_ln33_2, i3 0" [fw_no_taffo.c:33]   --->   Operation 86 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/9] (1.55ns)   --->   "%rem16_urem = urem i5 %empty_11, i5 11" [fw_no_taffo.c:33]   --->   Operation 87 'urem' 'rem16_urem' <Predicate = true> <Delay = 1.55> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i4 %rem16_urem" [fw_no_taffo.c:33]   --->   Operation 88 'trunc' 'trunc_ln33_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.87ns)   --->   "%icmp_ln33_2 = icmp_eq  i4 %trunc_ln33_3, i4 0" [fw_no_taffo.c:33]   --->   Operation 89 'icmp' 'icmp_ln33_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 90 [3/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 90 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 91 [2/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 91 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.6>
ST_12 : Operation 92 [1/12] (2.18ns)   --->   "%rem_urem = urem i8 %mul_ln32, i8 7" [fw_no_taffo.c:31]   --->   Operation 92 'urem' 'rem_urem' <Predicate = true> <Delay = 2.18> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i3 %rem_urem" [fw_no_taffo.c:32]   --->   Operation 93 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.93ns)   --->   "%add_ln32 = add i3 %trunc_ln32, i3 1" [fw_no_taffo.c:32]   --->   Operation 94 'add' 'add_ln32' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %add_ln32" [fw_no_taffo.c:32]   --->   Operation 95 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (9.54ns)   --->   "%conv = sitofp i32 %zext_ln32" [fw_no_taffo.c:32]   --->   Operation 96 'sitofp' 'conv' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 12.6>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 98 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 99 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fw_no_taffo.c:25]   --->   Operation 100 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/2] (9.54ns)   --->   "%conv = sitofp i32 %zext_ln32" [fw_no_taffo.c:32]   --->   Operation 101 'sitofp' 'conv' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i8 %add_ln32_1" [fw_no_taffo.c:32]   --->   Operation 102 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i32 %path, i64 0, i64 %zext_ln32_1" [fw_no_taffo.c:32]   --->   Operation 103 'getelementptr' 'path_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33_2" [fw_no_taffo.c:33]   --->   Operation 104 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33_1 = or i1 %or_ln33, i1 %icmp_ln33" [fw_no_taffo.c:33]   --->   Operation 105 'or' 'or_ln33_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33_1, i32 999, i32 %conv" [fw_no_taffo.c:33]   --->   Operation 106 'select' 'select_ln33' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (2.26ns)   --->   "%store_ln32 = store i32 %select_ln33, i8 %path_addr" [fw_no_taffo.c:32]   --->   Operation 107 'store' 'store_ln32' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body3" [fw_no_taffo.c:31]   --->   Operation 108 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 6.03ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i_load', fw_no_taffo.c:30) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln30_1', fw_no_taffo.c:30) [22]  (1.1 ns)
	'select' operation ('i_cast2_mid2_v', fw_no_taffo.c:31) [23]  (0.625 ns)
	'mul' operation ('mul_ln32', fw_no_taffo.c:31) [31]  (2.12 ns)
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	'urem' operation ('rem7_urem', fw_no_taffo.c:33) [43]  (1.56 ns)
	'icmp' operation ('icmp_ln33', fw_no_taffo.c:33) [45]  (0.874 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)

 <State 12>: 12.7ns
The critical path consists of the following:
	'urem' operation ('rem_urem', fw_no_taffo.c:31) [32]  (2.19 ns)
	'add' operation ('add_ln32', fw_no_taffo.c:32) [34]  (0.931 ns)
	'sitofp' operation ('conv', fw_no_taffo.c:32) [36]  (9.55 ns)

 <State 13>: 12.7ns
The critical path consists of the following:
	'sitofp' operation ('conv', fw_no_taffo.c:32) [36]  (9.55 ns)
	'select' operation ('select_ln33', fw_no_taffo.c:33) [54]  (0.87 ns)
	'store' operation ('store_ln32', fw_no_taffo.c:32) of variable 'select_ln33', fw_no_taffo.c:33 on array 'path' [55]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
