{
  "design": {
    "design_info": {
      "boundary_crc": "0xBCD6ECB377D84125",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FireflyControl_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": "",
          "auto_us": ""
        },
        "m00_couplers": {},
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m08_couplers": {
          "auto_ds": ""
        },
        "m09_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m10_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m11_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m12_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m13_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m14_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m15_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "xlconstant_1": "",
      "GPIO_reset_core": "",
      "GPIO_start_core": "",
      "GPIO_clear_int_core": "",
      "GPIO_pause_core": "",
      "GPIO_reset_ext_clock_lock": "",
      "GPIO_reset_int_clock_lock": "",
      "GPIO_select_ext_clock": "",
      "xlconcat_status": "",
      "GPIO_latch_core_status": "",
      "xlslice_wait_cycles_0": "",
      "xlslice_wait_cycles_1": "",
      "blk_mem_input_data": "",
      "axi_bram_ctrl_input_data": "",
      "xlslice_periodic_trigger_count_0": "",
      "xlslice_periodic_trigger_count_1": "",
      "GPIO_reset_clock_lock_watcher": "",
      "xlconcat_address": "",
      "xlconstant_5": "",
      "xlconstant_6": "",
      "xlslice_periodic_trigger_count_2": "",
      "xlslice_periodic_trigger_count_3": "",
      "signal_selector_IIC_0": "",
      "signal_selector_IIC_1": "",
      "xlslice_clock_cycles_this_run_0": "",
      "xlslice_clock_cycles_this_run_1": "",
      "xlslice_core_options_PL_to_PS": "",
      "GPIO_trigger_PS_to_core": "",
      "GPIO_condition_PS_to_core1": "",
      "stop_watch_wrapper_0": "",
      "GPIO_reset_stop_watch": "",
      "xlslice_stop_watch_low": "",
      "xlslice_stop_watch_low1": "",
      "GPIO_LED_0_RED": "",
      "GPIO_LED_0_GREEN": "",
      "GPIO_LED_0_BLUE": "",
      "xlslice_core_options_LED": "",
      "GPIO_I2C_RESET": "",
      "xlslice_core_options_SPI_select": "",
      "xlconstant_7": "",
      "GPIO_select_ext_clock1": "",
      "GPIO_reset_select_ext_clock": "",
      "xlslice_core_dig_out": "",
      "GPIO_reset_secondary_core_interrupt": "",
      "xadc_wiz_0": "",
      "xlconstant_mem_input_addr_low": "",
      "xlconcat_mem_input_address": "",
      "xlconcat_status1": "",
      "GPIO_reset_input_mem_core_interrupt": "",
      "xlconcat_mem_input_address1": "",
      "signal_selector_SPI_0": "",
      "signal_selector_SPI_1": "",
      "clock_lock_watcher_0": "",
      "xlconstant_mem_input_addr_high": "",
      "xlconcat_mem_input_web": "",
      "axi_gpio_core_status_0": "",
      "axi_gpio_core_status_1": "",
      "axi_gpio_config_status": "",
      "axi_gpio_core_status_2": "",
      "axi_gpio_core_status_3": "",
      "axi_gpio_core_status_4": "",
      "axi_gpio_core_status_5": "",
      "axi_gpio_core_status_6": "",
      "axi_gpio_stop_watch": "",
      "axi_iic_0": "",
      "axi_iic_1": "",
      "axi_quad_spi_0": "",
      "axi_quad_spi_1": "",
      "axi_uart16550_0": "",
      "clk_wiz_10_to_100MHz": "",
      "clk_wiz_core": "",
      "clk_wiz_ext_selection": "",
      "proc_sys_reset_0": "",
      "processing_system7_0": "",
      "axi_interconnect_1": {
        "s00_couplers": {}
      },
      "core_wrapper_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "output_bus": {
        "direction": "O",
        "left": "27",
        "right": "0"
      },
      "clock_or_strobe": {
        "direction": "O"
      },
      "ext_clock_0": {
        "direction": "I"
      },
      "ext_trigger_0": {
        "direction": "I"
      },
      "ext_trigger_1": {
        "direction": "I"
      },
      "ext_condition_0": {
        "direction": "I"
      },
      "ext_condition_1": {
        "direction": "I"
      },
      "I2C_1_scl_o": {
        "direction": "O"
      },
      "I2C_1_scl_t": {
        "direction": "O"
      },
      "I2C_1_scl_i": {
        "direction": "I"
      },
      "I2C_1_sda_o": {
        "direction": "O"
      },
      "I2C_1_sda_t": {
        "direction": "O"
      },
      "I2C_1_sda_i": {
        "direction": "I"
      },
      "I2C_0_scl_o": {
        "direction": "O"
      },
      "I2C_0_scl_t": {
        "direction": "O"
      },
      "I2C_0_scl_i": {
        "direction": "I"
      },
      "IIC_0_sda_o": {
        "direction": "O"
      },
      "IIC_0_sda_t": {
        "direction": "O"
      },
      "I2C_0_sda_i": {
        "direction": "I"
      },
      "SPI_0_MOSI": {
        "direction": "O"
      },
      "SPI_0_SCLK": {
        "direction": "O"
      },
      "SPI_0_MISO": {
        "direction": "I"
      },
      "SPI_1_MISO": {
        "direction": "I"
      },
      "SPI_1_MOSI": {
        "direction": "O"
      },
      "SPI_1_SCLK": {
        "direction": "O"
      },
      "LED_running": {
        "direction": "O"
      },
      "LED_ext_clock_0_locked": {
        "direction": "O"
      },
      "LED_clock_locked": {
        "direction": "O"
      },
      "trigger_out": {
        "direction": "O"
      },
      "SPI_select": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "core_options_LED_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_0_RED": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_0_GREEN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_0_BLUE": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "I2C_RESET": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ext_clock_1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_processing_system7_0_0_FCLK_CLK0"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "LED_select_ext_clock_locked": {
        "direction": "O"
      },
      "core_dig_in": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "core_dig_out": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "interlock": {
        "direction": "I"
      },
      "storing_data": {
        "direction": "O"
      },
      "uart_rtl_0_sout": {
        "direction": "O"
      },
      "uart_rtl_0_sin": {
        "direction": "I"
      }
    },
    "components": {
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_axi_interconnect_0_0\\design_1_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "16"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "xci_path": "ip\\design_1_xbar_0\\design_1_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI",
                  "M15_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_14",
                "xci_path": "ip\\design_1_auto_pc_14\\design_1_auto_pc_14.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_us_0",
                "xci_path": "ip\\design_1_auto_us_0\\design_1_auto_us_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_auto_us": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_0",
                "xci_path": "ip\\design_1_auto_ds_0\\design_1_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip\\design_1_auto_pc_0\\design_1_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_1",
                "xci_path": "ip\\design_1_auto_ds_1\\design_1_auto_ds_1.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "xci_path": "ip\\design_1_auto_pc_1\\design_1_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_2",
                "xci_path": "ip\\design_1_auto_ds_2\\design_1_auto_ds_2.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_2",
                "xci_path": "ip\\design_1_auto_pc_2\\design_1_auto_pc_2.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_3",
                "xci_path": "ip\\design_1_auto_ds_3\\design_1_auto_ds_3.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_3",
                "xci_path": "ip\\design_1_auto_pc_3\\design_1_auto_pc_3.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_4",
                "xci_path": "ip\\design_1_auto_ds_4\\design_1_auto_ds_4.xci",
                "inst_hier_path": "axi_interconnect_0/m05_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_4",
                "xci_path": "ip\\design_1_auto_pc_4\\design_1_auto_pc_4.xci",
                "inst_hier_path": "axi_interconnect_0/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_5",
                "xci_path": "ip\\design_1_auto_ds_5\\design_1_auto_ds_5.xci",
                "inst_hier_path": "axi_interconnect_0/m06_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_5",
                "xci_path": "ip\\design_1_auto_pc_5\\design_1_auto_pc_5.xci",
                "inst_hier_path": "axi_interconnect_0/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_6",
                "xci_path": "ip\\design_1_auto_ds_6\\design_1_auto_ds_6.xci",
                "inst_hier_path": "axi_interconnect_0/m07_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_6",
                "xci_path": "ip\\design_1_auto_pc_6\\design_1_auto_pc_6.xci",
                "inst_hier_path": "axi_interconnect_0/m07_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_7",
                "xci_path": "ip\\design_1_auto_ds_7\\design_1_auto_ds_7.xci",
                "inst_hier_path": "axi_interconnect_0/m08_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m08_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_8",
                "xci_path": "ip\\design_1_auto_ds_8\\design_1_auto_ds_8.xci",
                "inst_hier_path": "axi_interconnect_0/m09_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_7",
                "xci_path": "ip\\design_1_auto_pc_7\\design_1_auto_pc_7.xci",
                "inst_hier_path": "axi_interconnect_0/m09_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_9",
                "xci_path": "ip\\design_1_auto_ds_9\\design_1_auto_ds_9.xci",
                "inst_hier_path": "axi_interconnect_0/m10_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_8",
                "xci_path": "ip\\design_1_auto_pc_8\\design_1_auto_pc_8.xci",
                "inst_hier_path": "axi_interconnect_0/m10_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_10",
                "xci_path": "ip\\design_1_auto_ds_10\\design_1_auto_ds_10.xci",
                "inst_hier_path": "axi_interconnect_0/m11_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_9",
                "xci_path": "ip\\design_1_auto_pc_9\\design_1_auto_pc_9.xci",
                "inst_hier_path": "axi_interconnect_0/m11_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m11_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_11",
                "xci_path": "ip\\design_1_auto_ds_11\\design_1_auto_ds_11.xci",
                "inst_hier_path": "axi_interconnect_0/m12_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_10",
                "xci_path": "ip\\design_1_auto_pc_10\\design_1_auto_pc_10.xci",
                "inst_hier_path": "axi_interconnect_0/m12_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m12_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m12_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_12",
                "xci_path": "ip\\design_1_auto_ds_12\\design_1_auto_ds_12.xci",
                "inst_hier_path": "axi_interconnect_0/m13_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_11",
                "xci_path": "ip\\design_1_auto_pc_11\\design_1_auto_pc_11.xci",
                "inst_hier_path": "axi_interconnect_0/m13_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m13_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m13_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_13",
                "xci_path": "ip\\design_1_auto_ds_13\\design_1_auto_ds_13.xci",
                "inst_hier_path": "axi_interconnect_0/m14_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_12",
                "xci_path": "ip\\design_1_auto_pc_12\\design_1_auto_pc_12.xci",
                "inst_hier_path": "axi_interconnect_0/m14_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m14_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_14",
                "xci_path": "ip\\design_1_auto_ds_14\\design_1_auto_ds_14.xci",
                "inst_hier_path": "axi_interconnect_0/m15_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_13",
                "xci_path": "ip\\design_1_auto_pc_13\\design_1_auto_pc_13.xci",
                "inst_hier_path": "axi_interconnect_0/m15_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m15_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m15_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m09_couplers/M_AXI",
              "M09_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m10_couplers/M_AXI",
              "M10_AXI"
            ]
          },
          "m11_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m11_couplers/M_AXI",
              "M11_AXI"
            ]
          },
          "m12_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m12_couplers/M_AXI",
              "M12_AXI"
            ]
          },
          "m13_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m13_couplers/M_AXI",
              "M13_AXI"
            ]
          },
          "m14_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m14_couplers/M_AXI",
              "M14_AXI"
            ]
          },
          "m15_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m15_couplers/M_AXI",
              "M15_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "xbar_to_m15_couplers": {
            "interface_ports": [
              "xbar/M15_AXI",
              "m15_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m14_couplers/M_ACLK",
              "m15_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m14_couplers/M_ARESETN",
              "m15_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN"
            ]
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_1",
        "xci_path": "ip\\design_1_blk_mem_gen_0_1\\design_1_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Use_ENA_Pin"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_B": {
            "value": "WRITE_FIRST"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "65536"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_7",
        "xci_path": "ip\\design_1_axi_bram_ctrl_0_7\\design_1_axi_bram_ctrl_0_7.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x40000000 64 > design_1 blk_mem_gen_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_1",
        "xci_path": "ip\\design_1_xlconstant_0_1\\design_1_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "GPIO_reset_core": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_output_low_0",
        "xci_path": "ip\\design_1_GPIO_output_low_0\\design_1_GPIO_output_low_0.xci",
        "inst_hier_path": "GPIO_reset_core",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_start_core": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_reset_core_0",
        "xci_path": "ip\\design_1_GPIO_reset_core_0\\design_1_GPIO_reset_core_0.xci",
        "inst_hier_path": "GPIO_start_core",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_clear_int_core": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_start_core_0",
        "xci_path": "ip\\design_1_GPIO_start_core_0\\design_1_GPIO_start_core_0.xci",
        "inst_hier_path": "GPIO_clear_int_core",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_pause_core": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_clear_int_core_0",
        "xci_path": "ip\\design_1_GPIO_clear_int_core_0\\design_1_GPIO_clear_int_core_0.xci",
        "inst_hier_path": "GPIO_pause_core",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_reset_ext_clock_lock": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_clear_int_core_1",
        "xci_path": "ip\\design_1_GPIO_clear_int_core_1\\design_1_GPIO_clear_int_core_1.xci",
        "inst_hier_path": "GPIO_reset_ext_clock_lock",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_reset_int_clock_lock": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_reset_ext_clock_lock_0",
        "xci_path": "ip\\design_1_GPIO_reset_ext_clock_lock_0\\design_1_GPIO_reset_ext_clock_lock_0.xci",
        "inst_hier_path": "GPIO_reset_int_clock_lock",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_select_ext_clock": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_select_ext_clock_source_0",
        "xci_path": "ip\\design_1_GPIO_select_ext_clock_source_0\\design_1_GPIO_select_ext_clock_source_0.xci",
        "inst_hier_path": "GPIO_select_ext_clock",
        "parameters": {
          "DIN_FROM": {
            "value": "8"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconcat_status": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_1",
        "xci_path": "ip\\design_1_xlconcat_0_1\\design_1_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_status",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN10_WIDTH": {
            "value": "1"
          },
          "IN11_WIDTH": {
            "value": "1"
          },
          "IN12_WIDTH": {
            "value": "1"
          },
          "IN13_WIDTH": {
            "value": "1"
          },
          "IN14_WIDTH": {
            "value": "16"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "3"
          },
          "IN7_WIDTH": {
            "value": "1"
          },
          "IN8_WIDTH": {
            "value": "1"
          },
          "IN9_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "15"
          }
        }
      },
      "GPIO_latch_core_status": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_clear_int_core_2",
        "xci_path": "ip\\design_1_GPIO_clear_int_core_2\\design_1_GPIO_clear_int_core_2.xci",
        "inst_hier_path": "GPIO_latch_core_status",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "7"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_wait_cycles_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_2",
        "xci_path": "ip\\design_1_xlslice_0_2\\design_1_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_wait_cycles_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      },
      "xlslice_wait_cycles_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_wait_cycles_0_0",
        "xci_path": "ip\\design_1_xlslice_wait_cycles_0_0\\design_1_xlslice_wait_cycles_0_0.xci",
        "inst_hier_path": "xlslice_wait_cycles_1",
        "parameters": {
          "DIN_FROM": {
            "value": "47"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      },
      "blk_mem_input_data": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_1_0",
        "xci_path": "ip\\design_1_blk_mem_gen_1_0\\design_1_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_input_data",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Use_RSTB_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "8192"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "axi_bram_ctrl_input_data": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_1_0",
        "xci_path": "ip\\design_1_axi_bram_ctrl_1_0\\design_1_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_input_data",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x42000000 32 > design_1 blk_mem_input_data",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "xlslice_periodic_trigger_count_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_wait_cycles_0_1",
        "xci_path": "ip\\design_1_xlslice_wait_cycles_0_1\\design_1_xlslice_wait_cycles_0_1.xci",
        "inst_hier_path": "xlslice_periodic_trigger_count_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      },
      "xlslice_periodic_trigger_count_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_periodic_trigger_count_0_0",
        "xci_path": "ip\\design_1_xlslice_periodic_trigger_count_0_0\\design_1_xlslice_periodic_trigger_count_0_0.xci",
        "inst_hier_path": "xlslice_periodic_trigger_count_1",
        "parameters": {
          "DIN_FROM": {
            "value": "47"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      },
      "GPIO_reset_clock_lock_watcher": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_latch_core_status_0",
        "xci_path": "ip\\design_1_GPIO_latch_core_status_0\\design_1_GPIO_latch_core_status_0.xci",
        "inst_hier_path": "GPIO_reset_clock_lock_watcher",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconcat_address": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_2",
        "xci_path": "ip\\design_1_xlconcat_0_2\\design_1_xlconcat_0_2.xci",
        "inst_hier_path": "xlconcat_address",
        "parameters": {
          "IN0_WIDTH": {
            "value": "3"
          },
          "IN1_WIDTH": {
            "value": "16"
          },
          "IN2_WIDTH": {
            "value": "13"
          },
          "IN3_WIDTH": {
            "value": "54"
          },
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "xlconstant_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_1",
        "xci_path": "ip\\design_1_xlconstant_2_1\\design_1_xlconstant_2_1.xci",
        "inst_hier_path": "xlconstant_5",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "13"
          }
        }
      },
      "xlconstant_6": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_5_0",
        "xci_path": "ip\\design_1_xlconstant_5_0\\design_1_xlconstant_5_0.xci",
        "inst_hier_path": "xlconstant_6",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "3"
          }
        }
      },
      "xlslice_periodic_trigger_count_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_periodic_trigger_count_0_1",
        "xci_path": "ip\\design_1_xlslice_periodic_trigger_count_0_1\\design_1_xlslice_periodic_trigger_count_0_1.xci",
        "inst_hier_path": "xlslice_periodic_trigger_count_2",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlslice_periodic_trigger_count_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_periodic_trigger_count_1_0",
        "xci_path": "ip\\design_1_xlslice_periodic_trigger_count_1_0\\design_1_xlslice_periodic_trigger_count_1_0.xci",
        "inst_hier_path": "xlslice_periodic_trigger_count_3",
        "parameters": {
          "DIN_FROM": {
            "value": "63"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "64"
          }
        }
      },
      "signal_selector_IIC_0": {
        "vlnv": "xilinx.com:module_ref:signal_selector_IIC:1.0",
        "xci_name": "design_1_signal_selector_IIC_0_0",
        "xci_path": "ip\\design_1_signal_selector_IIC_0_0\\design_1_signal_selector_IIC_0_0.xci",
        "inst_hier_path": "signal_selector_IIC_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "signal_selector_IIC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "select_IIC_1": {
            "direction": "I"
          },
          "port_scl_i": {
            "direction": "I"
          },
          "port_scl_o": {
            "direction": "O"
          },
          "port_scl_t": {
            "direction": "O"
          },
          "port_sda_i": {
            "direction": "I"
          },
          "port_sda_o": {
            "direction": "O"
          },
          "port_sda_t": {
            "direction": "O"
          },
          "IIC_0_scl_i": {
            "direction": "O"
          },
          "IIC_0_scl_o": {
            "direction": "I"
          },
          "IIC_0_scl_t": {
            "direction": "I"
          },
          "IIC_0_sda_i": {
            "direction": "O"
          },
          "IIC_0_sda_o": {
            "direction": "I"
          },
          "IIC_0_sda_t": {
            "direction": "I"
          },
          "IIC_1_scl_i": {
            "direction": "O"
          },
          "IIC_1_scl_o": {
            "direction": "I"
          },
          "IIC_1_scl_t": {
            "direction": "I"
          },
          "IIC_1_sda_i": {
            "direction": "O"
          },
          "IIC_1_sda_o": {
            "direction": "I"
          },
          "IIC_1_sda_t": {
            "direction": "I"
          }
        }
      },
      "signal_selector_IIC_1": {
        "vlnv": "xilinx.com:module_ref:signal_selector_IIC:1.0",
        "xci_name": "design_1_signal_selector_IIC_0_1",
        "xci_path": "ip\\design_1_signal_selector_IIC_0_1\\design_1_signal_selector_IIC_0_1.xci",
        "inst_hier_path": "signal_selector_IIC_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "signal_selector_IIC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "select_IIC_1": {
            "direction": "I"
          },
          "port_scl_i": {
            "direction": "I"
          },
          "port_scl_o": {
            "direction": "O"
          },
          "port_scl_t": {
            "direction": "O"
          },
          "port_sda_i": {
            "direction": "I"
          },
          "port_sda_o": {
            "direction": "O"
          },
          "port_sda_t": {
            "direction": "O"
          },
          "IIC_0_scl_i": {
            "direction": "O"
          },
          "IIC_0_scl_o": {
            "direction": "I"
          },
          "IIC_0_scl_t": {
            "direction": "I"
          },
          "IIC_0_sda_i": {
            "direction": "O"
          },
          "IIC_0_sda_o": {
            "direction": "I"
          },
          "IIC_0_sda_t": {
            "direction": "I"
          },
          "IIC_1_scl_i": {
            "direction": "O"
          },
          "IIC_1_scl_o": {
            "direction": "I"
          },
          "IIC_1_scl_t": {
            "direction": "I"
          },
          "IIC_1_sda_i": {
            "direction": "O"
          },
          "IIC_1_sda_o": {
            "direction": "I"
          },
          "IIC_1_sda_t": {
            "direction": "I"
          }
        }
      },
      "xlslice_clock_cycles_this_run_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_periodic_trigger_count_2_0",
        "xci_path": "ip\\design_1_xlslice_periodic_trigger_count_2_0\\design_1_xlslice_periodic_trigger_count_2_0.xci",
        "inst_hier_path": "xlslice_clock_cycles_this_run_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      },
      "xlslice_clock_cycles_this_run_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_clock_cycles_this_run_0_0",
        "xci_path": "ip\\design_1_xlslice_clock_cycles_this_run_0_0\\design_1_xlslice_clock_cycles_this_run_0_0.xci",
        "inst_hier_path": "xlslice_clock_cycles_this_run_1",
        "parameters": {
          "DIN_FROM": {
            "value": "47"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      },
      "xlslice_core_options_PL_to_PS": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_clock_cycles_this_run_1_0",
        "xci_path": "ip\\design_1_xlslice_clock_cycles_this_run_1_0\\design_1_xlslice_clock_cycles_this_run_1_0.xci",
        "inst_hier_path": "xlslice_core_options_PL_to_PS",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "24"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_trigger_PS_to_core": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_select_ext_clock_0",
        "xci_path": "ip\\design_1_GPIO_select_ext_clock_0\\design_1_GPIO_select_ext_clock_0.xci",
        "inst_hier_path": "GPIO_trigger_PS_to_core",
        "parameters": {
          "DIN_FROM": {
            "value": "9"
          },
          "DIN_TO": {
            "value": "9"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_condition_PS_to_core1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_trigger_PS_to_core_0",
        "xci_path": "ip\\design_1_GPIO_trigger_PS_to_core_0\\design_1_GPIO_trigger_PS_to_core_0.xci",
        "inst_hier_path": "GPIO_condition_PS_to_core1",
        "parameters": {
          "DIN_FROM": {
            "value": "10"
          },
          "DIN_TO": {
            "value": "10"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "stop_watch_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:stop_watch_wrapper:1.0",
        "xci_name": "design_1_stop_watch_wrapper_0_0",
        "xci_path": "ip\\design_1_stop_watch_wrapper_0_0\\design_1_stop_watch_wrapper_0_0.xci",
        "inst_hier_path": "stop_watch_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stop_watch_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "running": {
            "direction": "I"
          },
          "counter": {
            "direction": "O",
            "left": "47",
            "right": "0"
          }
        }
      },
      "GPIO_reset_stop_watch": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_condition_PS_to_core1_0",
        "xci_path": "ip\\design_1_GPIO_condition_PS_to_core1_0\\design_1_GPIO_condition_PS_to_core1_0.xci",
        "inst_hier_path": "GPIO_reset_stop_watch",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "11"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_stop_watch_low": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_periodic_trigger_count_2_1",
        "xci_path": "ip\\design_1_xlslice_periodic_trigger_count_2_1\\design_1_xlslice_periodic_trigger_count_2_1.xci",
        "inst_hier_path": "xlslice_stop_watch_low",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      },
      "xlslice_stop_watch_low1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_stop_watch_low_0",
        "xci_path": "ip\\design_1_xlslice_stop_watch_low_0\\design_1_xlslice_stop_watch_low_0.xci",
        "inst_hier_path": "xlslice_stop_watch_low1",
        "parameters": {
          "DIN_FROM": {
            "value": "47"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "48"
          }
        }
      },
      "GPIO_LED_0_RED": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_reset_stop_watch_0",
        "xci_path": "ip\\design_1_GPIO_reset_stop_watch_0\\design_1_GPIO_reset_stop_watch_0.xci",
        "inst_hier_path": "GPIO_LED_0_RED",
        "parameters": {
          "DIN_FROM": {
            "value": "12"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_LED_0_GREEN": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_LED_0_RED_0",
        "xci_path": "ip\\design_1_GPIO_LED_0_RED_0\\design_1_GPIO_LED_0_RED_0.xci",
        "inst_hier_path": "GPIO_LED_0_GREEN",
        "parameters": {
          "DIN_FROM": {
            "value": "13"
          },
          "DIN_TO": {
            "value": "13"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_LED_0_BLUE": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_LED_0_GREEN_0",
        "xci_path": "ip\\design_1_GPIO_LED_0_GREEN_0\\design_1_GPIO_LED_0_GREEN_0.xci",
        "inst_hier_path": "GPIO_LED_0_BLUE",
        "parameters": {
          "DIN_FROM": {
            "value": "14"
          },
          "DIN_TO": {
            "value": "14"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_core_options_LED": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_options_PL_to_PS_0",
        "xci_path": "ip\\design_1_xlslice_options_PL_to_PS_0\\design_1_xlslice_options_PL_to_PS_0.xci",
        "inst_hier_path": "xlslice_core_options_LED",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_I2C_RESET": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_LED_0_BLUE_0",
        "xci_path": "ip\\design_1_GPIO_LED_0_BLUE_0\\design_1_GPIO_LED_0_BLUE_0.xci",
        "inst_hier_path": "GPIO_I2C_RESET",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "15"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_core_options_SPI_select": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_core_options_LED_0",
        "xci_path": "ip\\design_1_xlslice_core_options_LED_0\\design_1_xlslice_core_options_LED_0.xci",
        "inst_hier_path": "xlslice_core_options_SPI_select",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconstant_7": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_6_0",
        "xci_path": "ip\\design_1_xlconstant_6_0\\design_1_xlconstant_6_0.xci",
        "inst_hier_path": "xlconstant_7",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "GPIO_select_ext_clock1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_select_ext_clock_1",
        "xci_path": "ip\\design_1_GPIO_select_ext_clock_1\\design_1_GPIO_select_ext_clock_1.xci",
        "inst_hier_path": "GPIO_select_ext_clock1",
        "parameters": {
          "DIN_FROM": {
            "value": "16"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_reset_select_ext_clock": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_select_ext_clock1_0",
        "xci_path": "ip\\design_1_GPIO_select_ext_clock1_0\\design_1_GPIO_select_ext_clock1_0.xci",
        "inst_hier_path": "GPIO_reset_select_ext_clock",
        "parameters": {
          "DIN_FROM": {
            "value": "17"
          },
          "DIN_TO": {
            "value": "17"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_core_dig_out": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_core_options_PL_to_PS_0",
        "xci_path": "ip\\design_1_xlslice_core_options_PL_to_PS_0\\design_1_xlslice_core_options_PL_to_PS_0.xci",
        "inst_hier_path": "xlslice_core_dig_out",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "GPIO_reset_secondary_core_interrupt": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_reset_select_ext_clock_0",
        "xci_path": "ip\\design_1_GPIO_reset_select_ext_clock_0\\design_1_GPIO_reset_select_ext_clock_0.xci",
        "inst_hier_path": "GPIO_reset_secondary_core_interrupt",
        "parameters": {
          "DIN_FROM": {
            "value": "18"
          },
          "DIN_TO": {
            "value": "18"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "design_1_xadc_wiz_0_0",
        "xci_path": "ip\\design_1_xadc_wiz_0_0\\design_1_xadc_wiz_0_0.xci",
        "inst_hier_path": "xadc_wiz_0",
        "parameters": {
          "ENABLE_RESET": {
            "value": "false"
          },
          "ENABLE_VCCDDRO_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPAUX_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPINT_ALARM": {
            "value": "false"
          },
          "INTERFACE_SELECTION": {
            "value": "ENABLE_DRP"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VP_VN"
          },
          "TIMING_MODE": {
            "value": "Event"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          }
        }
      },
      "xlconstant_mem_input_addr_low": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_0",
        "xci_path": "ip\\design_1_xlconstant_3_0\\design_1_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_mem_input_addr_low",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconcat_mem_input_address": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_status_1",
        "xci_path": "ip\\design_1_xlconcat_status_1\\design_1_xlconcat_status_1.xci",
        "inst_hier_path": "xlconcat_mem_input_address",
        "parameters": {
          "IN0_WIDTH": {
            "value": "2"
          },
          "IN10_WIDTH": {
            "value": "20"
          },
          "IN1_WIDTH": {
            "value": "13"
          },
          "IN2_WIDTH": {
            "value": "17"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "3"
          },
          "IN7_WIDTH": {
            "value": "1"
          },
          "IN8_WIDTH": {
            "value": "1"
          },
          "IN9_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "xlconcat_status1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_self_check_and_version_0",
        "xci_path": "ip\\design_1_xlconcat_self_check_and_version_0\\design_1_xlconcat_self_check_and_version_0.xci",
        "inst_hier_path": "xlconcat_status1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "3"
          },
          "IN7_WIDTH": {
            "value": "1"
          },
          "IN8_WIDTH": {
            "value": "1"
          },
          "IN9_WIDTH": {
            "value": "21"
          },
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "GPIO_reset_input_mem_core_interrupt": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_GPIO_reset_secondary_core_interrupt_0",
        "xci_path": "ip\\design_1_GPIO_reset_secondary_core_interrupt_0\\design_1_GPIO_reset_secondary_core_interrupt_0.xci",
        "inst_hier_path": "GPIO_reset_input_mem_core_interrupt",
        "parameters": {
          "DIN_FROM": {
            "value": "19"
          },
          "DIN_TO": {
            "value": "19"
          },
          "DIN_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlconcat_mem_input_address1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_mem_input_address_0",
        "xci_path": "ip\\design_1_xlconcat_mem_input_address_0\\design_1_xlconcat_mem_input_address_0.xci",
        "inst_hier_path": "xlconcat_mem_input_address1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "16"
          },
          "IN10_WIDTH": {
            "value": "20"
          },
          "IN1_WIDTH": {
            "value": "13"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "3"
          },
          "IN7_WIDTH": {
            "value": "1"
          },
          "IN8_WIDTH": {
            "value": "1"
          },
          "IN9_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "signal_selector_SPI_0": {
        "vlnv": "xilinx.com:module_ref:signal_selector_SPI:1.0",
        "xci_name": "design_1_signal_selector_SPI_0_0",
        "xci_path": "ip\\design_1_signal_selector_SPI_0_0\\design_1_signal_selector_SPI_0_0.xci",
        "inst_hier_path": "signal_selector_SPI_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "signal_selector_SPI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "select_SPI_1": {
            "direction": "I"
          },
          "port_MISO": {
            "direction": "I"
          },
          "port_MOSI": {
            "direction": "O"
          },
          "port_SCLK": {
            "direction": "O"
          },
          "SPI_0_MISO": {
            "direction": "O"
          },
          "SPI_0_MOSI": {
            "direction": "I"
          },
          "SPI_0_SCLK": {
            "direction": "I"
          },
          "SPI_1_MISO": {
            "direction": "O"
          },
          "SPI_1_MOSI": {
            "direction": "I"
          },
          "SPI_1_SCLK": {
            "direction": "I"
          }
        }
      },
      "signal_selector_SPI_1": {
        "vlnv": "xilinx.com:module_ref:signal_selector_SPI:1.0",
        "xci_name": "design_1_signal_selector_SPI_0_1",
        "xci_path": "ip\\design_1_signal_selector_SPI_0_1\\design_1_signal_selector_SPI_0_1.xci",
        "inst_hier_path": "signal_selector_SPI_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "signal_selector_SPI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "select_SPI_1": {
            "direction": "I"
          },
          "port_MISO": {
            "direction": "I"
          },
          "port_MOSI": {
            "direction": "O"
          },
          "port_SCLK": {
            "direction": "O"
          },
          "SPI_0_MISO": {
            "direction": "O"
          },
          "SPI_0_MOSI": {
            "direction": "I"
          },
          "SPI_0_SCLK": {
            "direction": "I"
          },
          "SPI_1_MISO": {
            "direction": "O"
          },
          "SPI_1_MOSI": {
            "direction": "I"
          },
          "SPI_1_SCLK": {
            "direction": "I"
          }
        }
      },
      "clock_lock_watcher_0": {
        "vlnv": "xilinx.com:module_ref:clock_lock_watcher:1.0",
        "xci_name": "design_1_clock_lock_watcher_0_0",
        "xci_path": "ip\\design_1_clock_lock_watcher_0_0\\design_1_clock_lock_watcher_0_0.xci",
        "inst_hier_path": "clock_lock_watcher_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_lock_watcher",
          "boundary_crc": "0x0"
        },
        "ports": {
          "lock_0": {
            "direction": "I"
          },
          "lock_1": {
            "direction": "I"
          },
          "lock_2": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "ok": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "xlconstant_mem_input_addr_high": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_mem_input_addr_low_0",
        "xci_path": "ip\\design_1_xlconstant_mem_input_addr_low_0\\design_1_xlconstant_mem_input_addr_low_0.xci",
        "inst_hier_path": "xlconstant_mem_input_addr_high",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "17"
          }
        }
      },
      "xlconcat_mem_input_web": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_mem_input_address1_0",
        "xci_path": "ip\\design_1_xlconcat_mem_input_address1_0\\design_1_xlconcat_mem_input_address1_0.xci",
        "inst_hier_path": "xlconcat_mem_input_web",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN10_WIDTH": {
            "value": "20"
          },
          "IN1_WIDTH": {
            "value": "1"
          },
          "IN2_WIDTH": {
            "value": "1"
          },
          "IN3_WIDTH": {
            "value": "1"
          },
          "IN4_WIDTH": {
            "value": "1"
          },
          "IN5_WIDTH": {
            "value": "1"
          },
          "IN6_WIDTH": {
            "value": "3"
          },
          "IN7_WIDTH": {
            "value": "1"
          },
          "IN8_WIDTH": {
            "value": "1"
          },
          "IN9_WIDTH": {
            "value": "1"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "axi_gpio_core_status_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_1",
        "xci_path": "ip\\design_1_axi_gpio_0_1\\design_1_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_core_status_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "13"
          },
          "C_GPIO_WIDTH": {
            "value": "29"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_core_status_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_3_0",
        "xci_path": "ip\\design_1_axi_gpio_3_0\\design_1_axi_gpio_3_0.xci",
        "inst_hier_path": "axi_gpio_core_status_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_config_status": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_6_0",
        "xci_path": "ip\\design_1_axi_gpio_6_0\\design_1_axi_gpio_6_0.xci",
        "inst_hier_path": "axi_gpio_config_status",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_core_status_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_core_status_1_0",
        "xci_path": "ip\\design_1_axi_gpio_core_status_1_0\\design_1_axi_gpio_core_status_1_0.xci",
        "inst_hier_path": "axi_gpio_core_status_2",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_core_status_3": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_core_status_2_0",
        "xci_path": "ip\\design_1_axi_gpio_core_status_2_0\\design_1_axi_gpio_core_status_2_0.xci",
        "inst_hier_path": "axi_gpio_core_status_3",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_core_status_4": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_core_status_3_0",
        "xci_path": "ip\\design_1_axi_gpio_core_status_3_0\\design_1_axi_gpio_core_status_3_0.xci",
        "inst_hier_path": "axi_gpio_core_status_4",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_core_status_5": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_core_status_4_0",
        "xci_path": "ip\\design_1_axi_gpio_core_status_4_0\\design_1_axi_gpio_core_status_4_0.xci",
        "inst_hier_path": "axi_gpio_core_status_5",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "28"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_core_status_6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_core_status_5_0",
        "xci_path": "ip\\design_1_axi_gpio_core_status_5_0\\design_1_axi_gpio_core_status_5_0.xci",
        "inst_hier_path": "axi_gpio_core_status_6",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_stop_watch": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_core_status_6_0",
        "xci_path": "ip\\design_1_axi_gpio_core_status_6_0\\design_1_axi_gpio_core_status_6_0.xci",
        "inst_hier_path": "axi_gpio_stop_watch",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "16"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "design_1_axi_iic_0_0",
        "xci_path": "ip\\design_1_axi_iic_0_0\\design_1_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0"
      },
      "axi_iic_1": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "design_1_axi_iic_1_0",
        "xci_path": "ip\\design_1_axi_iic_1_0\\design_1_axi_iic_1_0.xci",
        "inst_hier_path": "axi_iic_1"
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "design_1_axi_quad_spi_0_0",
        "xci_path": "ip\\design_1_axi_quad_spi_0_0\\design_1_axi_quad_spi_0_0.xci",
        "inst_hier_path": "axi_quad_spi_0",
        "parameters": {
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_quad_spi_1": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "design_1_axi_quad_spi_1_0",
        "xci_path": "ip\\design_1_axi_quad_spi_1_0\\design_1_axi_quad_spi_1_0.xci",
        "inst_hier_path": "axi_quad_spi_1",
        "parameters": {
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_uart16550_0": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "design_1_axi_uart16550_0_0",
        "xci_path": "ip\\design_1_axi_uart16550_0_0\\design_1_axi_uart16550_0_0.xci",
        "inst_hier_path": "axi_uart16550_0"
      },
      "clk_wiz_10_to_100MHz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_10_to_100MHz",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "1000.0"
          },
          "CLKIN2_JITTER_PS": {
            "value": "1000.0"
          },
          "CLKOUT1_JITTER": {
            "value": "637.214"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "892.144"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "63.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "100.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.375"
          },
          "PRIM_IN_FREQ": {
            "value": "10.000"
          },
          "SECONDARY_IN_FREQ": {
            "value": "100.000"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          }
        }
      },
      "clk_wiz_core": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_1",
        "xci_path": "ip\\design_1_clk_wiz_0_1\\design_1_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_core",
        "parameters": {
          "CLKIN2_JITTER_PS": {
            "value": "100.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "96.283"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "76.967"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "15"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "SECONDARY_IN_FREQ": {
            "value": "100"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          }
        }
      },
      "clk_wiz_ext_selection": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_core_0",
        "xci_path": "ip\\design_1_clk_wiz_core_0\\design_1_clk_wiz_core_0.xci",
        "inst_hier_path": "clk_wiz_ext_selection",
        "parameters": {
          "CLKIN2_JITTER_PS": {
            "value": "100.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "96.283"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "76.967"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "15"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "SECONDARY_IN_FREQ": {
            "value": "100"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip\\design_1_proc_sys_reset_0_0\\design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "xci_path": "ip\\design_1_processing_system7_0_0\\design_1_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "1"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "64"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "64"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
              "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO#UART 1#UART 1#SD 0#GPIO#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#gpio[47]#tx#rx#wp#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.371"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.363"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.414"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.416"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.090"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.054"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.017"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.007"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 50"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_BASEADDR": {
            "value": "0xE0104000"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_HIGHADDR": {
            "value": "0xE0104fff"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.271"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.259"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.219"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.207"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "39.7"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "39.7"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "54.14"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "54.14"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "50.05"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "50.43"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "50.10"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "50.01"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.229"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.121"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.146"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "49.59"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "51.74"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "50.32"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "48.55"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "preset": {
            "value": "Default"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > design_1 axi_bram_ctrl_0 design_1 axi_bram_ctrl_input_data",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_axi_interconnect_1_0\\design_1_axi_interconnect_1_0.xci",
        "inst_hier_path": "axi_interconnect_1",
        "xci_name": "design_1_axi_interconnect_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "core_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:core_wrapper:1.0",
        "xci_name": "design_1_core_wrapper_0_0",
        "xci_path": "ip\\design_1_core_wrapper_0_0\\design_1_core_wrapper_0_0.xci",
        "inst_hier_path": "core_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "core_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "command": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "int_out": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "int_clear": {
            "direction": "I"
          },
          "bus_data": {
            "direction": "O",
            "left": "27",
            "right": "0"
          },
          "address_latched": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "address_extension_latched": {
            "direction": "O",
            "left": "12",
            "right": "0"
          },
          "wait_cycles_latched": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "input_buf_mem_address": {
            "direction": "O",
            "left": "12",
            "right": "0"
          },
          "input_buf_mem_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "input_buf_mem_write": {
            "direction": "O"
          },
          "start": {
            "direction": "I"
          },
          "pause": {
            "direction": "I"
          },
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "trigger_0": {
            "direction": "I"
          },
          "trigger_1": {
            "direction": "I"
          },
          "trigger_PS": {
            "direction": "I"
          },
          "trigger_out": {
            "direction": "O"
          },
          "condition_0": {
            "direction": "I"
          },
          "condition_1": {
            "direction": "I"
          },
          "condition_PS": {
            "direction": "I"
          },
          "latch_current_state": {
            "direction": "I"
          },
          "bus_clock_or_strobe": {
            "direction": "O"
          },
          "I2C_SCL": {
            "direction": "O"
          },
          "I2C_SDA": {
            "direction": "O"
          },
          "I2C_SELECT_0": {
            "direction": "O"
          },
          "I2C_SELECT_1": {
            "direction": "O"
          },
          "SPI_IN_0": {
            "direction": "I"
          },
          "SPI_IN_1": {
            "direction": "I"
          },
          "SPI_OUT": {
            "direction": "O"
          },
          "SPI_SCK": {
            "direction": "O"
          },
          "SPI_SELECT_0": {
            "direction": "O"
          },
          "SPI_SELECT_1": {
            "direction": "O"
          },
          "SPI_chip_select": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "error_detected": {
            "direction": "O"
          },
          "last_DMA_memory_margin": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "periodic_trigger_count": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "waiting_for_periodic_trigger": {
            "direction": "O"
          },
          "warning_missed_periodic_trigger": {
            "direction": "O"
          },
          "running": {
            "direction": "O"
          },
          "options": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "clock_cycles_this_run": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "core_dig_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "secondary_PS_PL_interrupt": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "reset_secondary_PS_PL_interrupt": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "adc_register_address": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "adc_enable": {
            "direction": "O"
          },
          "adc_conversion_start": {
            "direction": "O"
          },
          "adc_result_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "adc_write_enable": {
            "direction": "O"
          },
          "adc_programming_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "adc_ready": {
            "direction": "I"
          },
          "adc_channel": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "input_mem_PS_PL_interrupt": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              },
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "reset_input_mem_PS_PL_interrupt": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "PL_to_PS_command": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "periodic_trigger_signal": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_input_data/BRAM_PORTA",
          "blk_mem_input_data/BRAM_PORTA"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_gpio_core_status_6/S_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "axi_gpio_core_status_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "axi_gpio_stop_watch/S_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "axi_quad_spi_1/AXI_LITE"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "axi_gpio_core_status_1/S_AXI"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "axi_uart16550_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M07_AXI",
          "axi_gpio_config_status/S_AXI"
        ]
      },
      "axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M08_AXI",
          "axi_bram_ctrl_input_data/S_AXI"
        ]
      },
      "axi_interconnect_0_M09_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M09_AXI",
          "axi_gpio_core_status_2/S_AXI"
        ]
      },
      "axi_interconnect_0_M10_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M10_AXI",
          "axi_gpio_core_status_3/S_AXI"
        ]
      },
      "axi_interconnect_0_M11_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M11_AXI",
          "axi_gpio_core_status_4/S_AXI"
        ]
      },
      "axi_interconnect_0_M12_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M12_AXI",
          "axi_gpio_core_status_5/S_AXI"
        ]
      },
      "axi_interconnect_0_M13_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M13_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M14_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M14_AXI",
          "axi_iic_1/S_AXI"
        ]
      },
      "axi_interconnect_0_M15_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M15_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP0",
          "axi_interconnect_1/M00_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_interconnect_0/S00_AXI"
        ]
      }
    },
    "nets": {
      "GPIO_I2C_RESET_Dout": {
        "ports": [
          "GPIO_I2C_RESET/Dout",
          "I2C_RESET"
        ]
      },
      "GPIO_LED_0_BLUE_Dout": {
        "ports": [
          "GPIO_LED_0_BLUE/Dout",
          "LED_0_BLUE"
        ]
      },
      "GPIO_LED_0_GREEN_Dout": {
        "ports": [
          "GPIO_LED_0_GREEN/Dout",
          "LED_0_GREEN"
        ]
      },
      "GPIO_LED_0_RED_Dout": {
        "ports": [
          "GPIO_LED_0_RED/Dout",
          "LED_0_RED"
        ]
      },
      "GPIO_clear_int_core_Dout": {
        "ports": [
          "GPIO_clear_int_core/Dout",
          "core_wrapper_0/int_clear"
        ]
      },
      "GPIO_condition_PS_to_core1_Dout": {
        "ports": [
          "GPIO_condition_PS_to_core1/Dout",
          "core_wrapper_0/condition_PS"
        ]
      },
      "GPIO_latch_core_status1_Dout": {
        "ports": [
          "GPIO_reset_clock_lock_watcher/Dout",
          "clock_lock_watcher_0/reset"
        ]
      },
      "GPIO_latch_core_status_Dout": {
        "ports": [
          "GPIO_latch_core_status/Dout",
          "core_wrapper_0/latch_current_state"
        ]
      },
      "GPIO_output_low1_Dout": {
        "ports": [
          "GPIO_reset_core/Dout",
          "core_wrapper_0/reset"
        ]
      },
      "GPIO_pause_core_Dout": {
        "ports": [
          "GPIO_pause_core/Dout",
          "core_wrapper_0/pause"
        ]
      },
      "GPIO_reset_ext_clock_lock": {
        "ports": [
          "GPIO_reset_ext_clock_lock/Dout",
          "clk_wiz_10_to_100MHz/reset"
        ]
      },
      "GPIO_reset_input_mem_core_interrupt_Dout": {
        "ports": [
          "GPIO_reset_input_mem_core_interrupt/Dout",
          "core_wrapper_0/reset_input_mem_PS_PL_interrupt"
        ]
      },
      "GPIO_reset_int_clock_lock_Dout": {
        "ports": [
          "GPIO_reset_int_clock_lock/Dout",
          "clk_wiz_core/reset"
        ]
      },
      "GPIO_reset_secondary_core_interrupt_Dout": {
        "ports": [
          "GPIO_reset_secondary_core_interrupt/Dout",
          "core_wrapper_0/reset_secondary_PS_PL_interrupt"
        ]
      },
      "GPIO_reset_select_ext_clock_Dout": {
        "ports": [
          "GPIO_reset_select_ext_clock/Dout",
          "clk_wiz_ext_selection/reset"
        ]
      },
      "GPIO_reset_stop_watch_Dout": {
        "ports": [
          "GPIO_reset_stop_watch/Dout",
          "stop_watch_wrapper_0/reset"
        ]
      },
      "GPIO_select_ext_clock1_Dout": {
        "ports": [
          "GPIO_select_ext_clock1/Dout",
          "clk_wiz_ext_selection/clk_in_sel"
        ]
      },
      "GPIO_select_ext_clock_Dout": {
        "ports": [
          "GPIO_select_ext_clock/Dout",
          "clk_wiz_core/clk_in_sel"
        ]
      },
      "GPIO_start_core_Dout": {
        "ports": [
          "GPIO_start_core/Dout",
          "core_wrapper_0/start"
        ]
      },
      "GPIO_trigger_PS_to_core_Dout": {
        "ports": [
          "GPIO_trigger_PS_to_core/Dout",
          "core_wrapper_0/trigger_PS"
        ]
      },
      "axi_gpio_config_status_gpio_io_o": {
        "ports": [
          "axi_gpio_config_status/gpio_io_o",
          "GPIO_reset_core/Din",
          "GPIO_start_core/Din",
          "GPIO_clear_int_core/Din",
          "GPIO_pause_core/Din",
          "GPIO_reset_int_clock_lock/Din",
          "GPIO_reset_ext_clock_lock/Din",
          "GPIO_select_ext_clock/Din",
          "GPIO_latch_core_status/Din",
          "GPIO_reset_clock_lock_watcher/Din",
          "GPIO_trigger_PS_to_core/Din",
          "GPIO_condition_PS_to_core1/Din",
          "GPIO_reset_stop_watch/Din",
          "GPIO_LED_0_BLUE/Din",
          "GPIO_LED_0_GREEN/Din",
          "GPIO_LED_0_RED/Din",
          "GPIO_I2C_RESET/Din",
          "GPIO_select_ext_clock1/Din",
          "GPIO_reset_select_ext_clock/Din",
          "GPIO_reset_secondary_core_interrupt/Din",
          "GPIO_reset_input_mem_core_interrupt/Din"
        ]
      },
      "axi_iic_0_scl_o": {
        "ports": [
          "axi_iic_0/scl_o",
          "signal_selector_IIC_0/IIC_0_scl_o"
        ]
      },
      "axi_iic_0_scl_t": {
        "ports": [
          "axi_iic_0/scl_t",
          "signal_selector_IIC_0/IIC_0_scl_t"
        ]
      },
      "axi_iic_0_sda_o": {
        "ports": [
          "axi_iic_0/sda_o",
          "signal_selector_IIC_0/IIC_0_sda_o"
        ]
      },
      "axi_iic_0_sda_t": {
        "ports": [
          "axi_iic_0/sda_t",
          "signal_selector_IIC_0/IIC_0_sda_t"
        ]
      },
      "axi_iic_1_scl_o": {
        "ports": [
          "axi_iic_1/scl_o",
          "signal_selector_IIC_1/IIC_0_scl_o"
        ]
      },
      "axi_iic_1_scl_t": {
        "ports": [
          "axi_iic_1/scl_t",
          "signal_selector_IIC_1/IIC_0_scl_t"
        ]
      },
      "axi_iic_1_sda_o": {
        "ports": [
          "axi_iic_1/sda_o",
          "signal_selector_IIC_1/IIC_0_sda_o"
        ]
      },
      "axi_iic_1_sda_t": {
        "ports": [
          "axi_iic_1/sda_t",
          "signal_selector_IIC_1/IIC_0_sda_t"
        ]
      },
      "axi_quad_spi_0_io0_o": {
        "ports": [
          "axi_quad_spi_0/io0_o",
          "signal_selector_SPI_0/SPI_0_MOSI"
        ]
      },
      "axi_quad_spi_0_sck_o": {
        "ports": [
          "axi_quad_spi_0/sck_o",
          "signal_selector_SPI_0/SPI_0_SCLK"
        ]
      },
      "axi_quad_spi_1_io0_o": {
        "ports": [
          "axi_quad_spi_1/io0_o",
          "signal_selector_SPI_1/SPI_0_MOSI"
        ]
      },
      "axi_quad_spi_1_sck_o": {
        "ports": [
          "axi_quad_spi_1/sck_o",
          "signal_selector_SPI_1/SPI_0_SCLK"
        ]
      },
      "axi_uart16550_0_sout": {
        "ports": [
          "axi_uart16550_0/sout",
          "uart_rtl_0_sout"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "xlslice_periodic_trigger_count_3/Din",
          "xlslice_periodic_trigger_count_2/Din",
          "core_wrapper_0/command"
        ]
      },
      "clk_wiz_10_to_100MHz_clk_out1": {
        "ports": [
          "clk_wiz_10_to_100MHz/clk_out1",
          "clk_wiz_ext_selection/clk_in1"
        ]
      },
      "clk_wiz_10_to_100MHz_locked": {
        "ports": [
          "clk_wiz_10_to_100MHz/locked",
          "xlconcat_status/In0",
          "LED_ext_clock_0_locked",
          "clock_lock_watcher_0/lock_0"
        ]
      },
      "clk_wiz_core_clk_out1": {
        "ports": [
          "clk_wiz_core/clk_out1",
          "blk_mem_gen_0/clkb",
          "blk_mem_input_data/clkb",
          "xadc_wiz_0/dclk_in",
          "core_wrapper_0/clock"
        ]
      },
      "clk_wiz_core_locked": {
        "ports": [
          "clk_wiz_core/locked",
          "xlconcat_status/In1",
          "LED_clock_locked",
          "clock_lock_watcher_0/lock_2"
        ]
      },
      "clk_wiz_ext_selection_clk_out1": {
        "ports": [
          "clk_wiz_ext_selection/clk_out1",
          "clk_wiz_core/clk_in1"
        ]
      },
      "clk_wiz_ext_selection_locked": {
        "ports": [
          "clk_wiz_ext_selection/locked",
          "LED_select_ext_clock_locked",
          "xlconcat_status/In8",
          "clock_lock_watcher_0/lock_1"
        ]
      },
      "clock_lock_watcher_0_ok": {
        "ports": [
          "clock_lock_watcher_0/ok",
          "xlconcat_status/In6"
        ]
      },
      "core_0_periodic_trigger_count": {
        "ports": [
          "core_wrapper_0/periodic_trigger_count",
          "xlslice_periodic_trigger_count_0/Din",
          "xlslice_periodic_trigger_count_1/Din"
        ]
      },
      "core_0_wait_cycles_latched": {
        "ports": [
          "core_wrapper_0/wait_cycles_latched",
          "xlslice_wait_cycles_0/Din",
          "xlslice_wait_cycles_1/Din"
        ]
      },
      "core_dig_in_1": {
        "ports": [
          "core_dig_in",
          "core_wrapper_0/core_dig_in"
        ]
      },
      "core_wrapper_0_I2C_SCL": {
        "ports": [
          "core_wrapper_0/I2C_SCL",
          "signal_selector_IIC_0/IIC_1_scl_o",
          "signal_selector_IIC_1/IIC_1_scl_o"
        ]
      },
      "core_wrapper_0_I2C_SDA": {
        "ports": [
          "core_wrapper_0/I2C_SDA",
          "signal_selector_IIC_0/IIC_1_sda_o",
          "signal_selector_IIC_1/IIC_1_sda_o"
        ]
      },
      "core_wrapper_0_I2C_SELECT_0": {
        "ports": [
          "core_wrapper_0/I2C_SELECT_0",
          "signal_selector_IIC_1/select_IIC_1"
        ]
      },
      "core_wrapper_0_I2C_SELECT_1": {
        "ports": [
          "core_wrapper_0/I2C_SELECT_1",
          "signal_selector_IIC_0/select_IIC_1"
        ]
      },
      "core_wrapper_0_PL_to_PS_command": {
        "ports": [
          "core_wrapper_0/PL_to_PS_command",
          "xlconcat_status/In14"
        ]
      },
      "core_wrapper_0_SPI_OUT": {
        "ports": [
          "core_wrapper_0/SPI_OUT",
          "signal_selector_SPI_0/SPI_1_MOSI",
          "signal_selector_SPI_1/SPI_1_MOSI"
        ]
      },
      "core_wrapper_0_SPI_SCK": {
        "ports": [
          "core_wrapper_0/SPI_SCK",
          "signal_selector_SPI_0/SPI_1_SCLK",
          "signal_selector_SPI_1/SPI_1_SCLK"
        ]
      },
      "core_wrapper_0_SPI_SELECT_0": {
        "ports": [
          "core_wrapper_0/SPI_SELECT_0",
          "signal_selector_SPI_0/select_SPI_1"
        ]
      },
      "core_wrapper_0_SPI_SELECT_1": {
        "ports": [
          "core_wrapper_0/SPI_SELECT_1",
          "signal_selector_SPI_1/select_SPI_1"
        ]
      },
      "core_wrapper_0_SPI_chip_select": {
        "ports": [
          "core_wrapper_0/SPI_chip_select",
          "SPI_select"
        ]
      },
      "core_wrapper_0_adc_conversion_start": {
        "ports": [
          "core_wrapper_0/adc_conversion_start",
          "xadc_wiz_0/convst_in"
        ]
      },
      "core_wrapper_0_adc_enable": {
        "ports": [
          "core_wrapper_0/adc_enable",
          "xadc_wiz_0/den_in"
        ]
      },
      "core_wrapper_0_adc_programming_out": {
        "ports": [
          "core_wrapper_0/adc_programming_out",
          "xadc_wiz_0/di_in"
        ]
      },
      "core_wrapper_0_adc_register_address": {
        "ports": [
          "core_wrapper_0/adc_register_address",
          "xadc_wiz_0/daddr_in"
        ]
      },
      "core_wrapper_0_adc_write_enable": {
        "ports": [
          "core_wrapper_0/adc_write_enable",
          "xadc_wiz_0/dwe_in"
        ]
      },
      "core_wrapper_0_address": {
        "ports": [
          "core_wrapper_0/address",
          "xlconcat_address/In1",
          "axi_gpio_core_status_3/gpio2_io_i"
        ]
      },
      "core_wrapper_0_address_extension_latched": {
        "ports": [
          "core_wrapper_0/address_extension_latched",
          "xlconcat_mem_input_address1/In1"
        ]
      },
      "core_wrapper_0_address_latched": {
        "ports": [
          "core_wrapper_0/address_latched",
          "xlconcat_mem_input_address1/In0"
        ]
      },
      "core_wrapper_0_bus_clock_or_strobe": {
        "ports": [
          "core_wrapper_0/bus_clock_or_strobe",
          "clock_or_strobe"
        ]
      },
      "core_wrapper_0_bus_data": {
        "ports": [
          "core_wrapper_0/bus_data",
          "output_bus",
          "axi_gpio_core_status_5/gpio_io_i"
        ]
      },
      "core_wrapper_0_clock_cycles_this_run": {
        "ports": [
          "core_wrapper_0/clock_cycles_this_run",
          "xlslice_clock_cycles_this_run_0/Din",
          "xlslice_clock_cycles_this_run_1/Din"
        ]
      },
      "core_wrapper_0_error_detected": {
        "ports": [
          "core_wrapper_0/error_detected",
          "xlconcat_status/In3"
        ]
      },
      "core_wrapper_0_input_buf_mem_address": {
        "ports": [
          "core_wrapper_0/input_buf_mem_address",
          "xlconcat_mem_input_address/In1",
          "axi_gpio_core_status_0/gpio2_io_i"
        ]
      },
      "core_wrapper_0_input_buf_mem_data": {
        "ports": [
          "core_wrapper_0/input_buf_mem_data",
          "blk_mem_input_data/dinb"
        ]
      },
      "core_wrapper_0_input_buf_mem_write": {
        "ports": [
          "core_wrapper_0/input_buf_mem_write",
          "storing_data",
          "xlconcat_mem_input_web/In0",
          "xlconcat_mem_input_web/In1",
          "xlconcat_mem_input_web/In2",
          "xlconcat_mem_input_web/In3"
        ]
      },
      "core_wrapper_0_input_mem_PS_PL_interrupt": {
        "ports": [
          "core_wrapper_0/input_mem_PS_PL_interrupt",
          "xlconcat_status/In13",
          "xlconcat_status1/In2"
        ]
      },
      "core_wrapper_0_int_out": {
        "ports": [
          "core_wrapper_0/int_out",
          "xlconcat_status/In7",
          "xlconcat_status1/In0",
          "processing_system7_0/Core0_nFIQ"
        ]
      },
      "core_wrapper_0_last_DMA_memory_margin": {
        "ports": [
          "core_wrapper_0/last_DMA_memory_margin",
          "axi_gpio_core_status_3/gpio_io_i"
        ]
      },
      "core_wrapper_0_options": {
        "ports": [
          "core_wrapper_0/options",
          "xlslice_core_options_PL_to_PS/Din",
          "xlslice_core_options_LED/Din",
          "xlslice_core_options_SPI_select/Din",
          "xlslice_core_dig_out/Din"
        ]
      },
      "core_wrapper_0_running": {
        "ports": [
          "core_wrapper_0/running",
          "xlconcat_status/In2",
          "stop_watch_wrapper_0/running",
          "LED_running"
        ]
      },
      "core_wrapper_0_secondary_PS_PL_interrupt": {
        "ports": [
          "core_wrapper_0/secondary_PS_PL_interrupt",
          "xlconcat_status/In9",
          "xlconcat_status1/In1"
        ]
      },
      "core_wrapper_0_trigger_out": {
        "ports": [
          "core_wrapper_0/trigger_out",
          "trigger_out"
        ]
      },
      "core_wrapper_0_waiting_for_periodic_trigger": {
        "ports": [
          "core_wrapper_0/waiting_for_periodic_trigger",
          "xlconcat_status/In4"
        ]
      },
      "core_wrapper_0_warning_missed_periodic_trigger": {
        "ports": [
          "core_wrapper_0/warning_missed_periodic_trigger",
          "xlconcat_status/In5"
        ]
      },
      "ext_clock_0_1": {
        "ports": [
          "ext_clock_0",
          "clk_wiz_10_to_100MHz/clk_in1"
        ]
      },
      "ext_clock_1_1": {
        "ports": [
          "ext_clock_1",
          "clk_wiz_ext_selection/clk_in2"
        ]
      },
      "ext_condition_0_1": {
        "ports": [
          "ext_condition_0",
          "xlconcat_status/In10",
          "core_wrapper_0/condition_0"
        ]
      },
      "ext_condition_1_1": {
        "ports": [
          "ext_condition_1",
          "xlconcat_status/In11",
          "core_wrapper_0/condition_1"
        ]
      },
      "ext_trigger_0_1": {
        "ports": [
          "ext_trigger_0",
          "core_wrapper_0/trigger_0"
        ]
      },
      "ext_trigger_1_1": {
        "ports": [
          "ext_trigger_1",
          "core_wrapper_0/trigger_1"
        ]
      },
      "interlock_1": {
        "ports": [
          "interlock",
          "xlconcat_status/In12"
        ]
      },
      "port_MISO_1": {
        "ports": [
          "SPI_0_MISO",
          "signal_selector_SPI_0/port_MISO",
          "core_wrapper_0/SPI_IN_0"
        ]
      },
      "port_MISO_1_1": {
        "ports": [
          "SPI_1_MISO",
          "signal_selector_SPI_1/port_MISO",
          "core_wrapper_0/SPI_IN_1"
        ]
      },
      "port_scl_i_1": {
        "ports": [
          "I2C_1_scl_i",
          "signal_selector_IIC_1/port_scl_i"
        ]
      },
      "port_scl_i_1_1": {
        "ports": [
          "I2C_0_scl_i",
          "signal_selector_IIC_0/port_scl_i"
        ]
      },
      "port_sda_i_1": {
        "ports": [
          "I2C_1_sda_i",
          "signal_selector_IIC_1/port_sda_i"
        ]
      },
      "port_sda_i_1_1": {
        "ports": [
          "I2C_0_sda_i",
          "signal_selector_IIC_0/port_sda_i"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/M07_ARESETN",
          "axi_bram_ctrl_input_data/s_axi_aresetn",
          "axi_interconnect_0/M08_ARESETN",
          "axi_interconnect_0/M09_ARESETN",
          "axi_interconnect_0/M10_ARESETN",
          "axi_interconnect_0/M11_ARESETN",
          "axi_interconnect_0/M12_ARESETN",
          "axi_interconnect_0/M13_ARESETN",
          "axi_interconnect_0/M14_ARESETN",
          "axi_interconnect_0/M15_ARESETN",
          "axi_gpio_core_status_0/s_axi_aresetn",
          "axi_gpio_core_status_1/s_axi_aresetn",
          "axi_gpio_config_status/s_axi_aresetn",
          "axi_gpio_core_status_2/s_axi_aresetn",
          "axi_gpio_core_status_3/s_axi_aresetn",
          "axi_gpio_core_status_4/s_axi_aresetn",
          "axi_gpio_core_status_5/s_axi_aresetn",
          "axi_gpio_core_status_6/s_axi_aresetn",
          "axi_gpio_stop_watch/s_axi_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_iic_1/s_axi_aresetn",
          "axi_quad_spi_0/s_axi_aresetn",
          "axi_quad_spi_1/s_axi_aresetn",
          "axi_uart16550_0/s_axi_aresetn",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/M00_ARESETN",
          "axi_interconnect_1/S00_ARESETN"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/M07_ACLK",
          "axi_bram_ctrl_input_data/s_axi_aclk",
          "axi_interconnect_0/M08_ACLK",
          "axi_interconnect_0/M09_ACLK",
          "axi_interconnect_0/M10_ACLK",
          "axi_interconnect_0/M11_ACLK",
          "axi_interconnect_0/M12_ACLK",
          "axi_interconnect_0/M13_ACLK",
          "axi_interconnect_0/M14_ACLK",
          "axi_interconnect_0/M15_ACLK",
          "stop_watch_wrapper_0/clock",
          "clock_lock_watcher_0/clock",
          "axi_gpio_core_status_0/s_axi_aclk",
          "axi_gpio_core_status_1/s_axi_aclk",
          "axi_gpio_config_status/s_axi_aclk",
          "axi_gpio_core_status_2/s_axi_aclk",
          "axi_gpio_core_status_3/s_axi_aclk",
          "axi_gpio_core_status_4/s_axi_aclk",
          "axi_gpio_core_status_5/s_axi_aclk",
          "axi_gpio_core_status_6/s_axi_aclk",
          "axi_gpio_stop_watch/s_axi_aclk",
          "axi_iic_0/s_axi_aclk",
          "axi_iic_1/s_axi_aclk",
          "axi_quad_spi_0/ext_spi_clk",
          "axi_quad_spi_0/s_axi_aclk",
          "axi_quad_spi_1/ext_spi_clk",
          "axi_quad_spi_1/s_axi_aclk",
          "axi_uart16550_0/s_axi_aclk",
          "clk_wiz_core/clk_in2",
          "proc_sys_reset_0/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/M00_ACLK",
          "axi_interconnect_1/S00_ACLK"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "signal_selector_IIC_0_IIC_0_scl_i": {
        "ports": [
          "signal_selector_IIC_0/IIC_0_scl_i",
          "axi_iic_0/scl_i"
        ]
      },
      "signal_selector_IIC_0_IIC_0_sda_i": {
        "ports": [
          "signal_selector_IIC_0/IIC_0_sda_i",
          "axi_iic_0/sda_i"
        ]
      },
      "signal_selector_IIC_0_port_scl_o": {
        "ports": [
          "signal_selector_IIC_0/port_scl_o",
          "I2C_0_scl_o"
        ]
      },
      "signal_selector_IIC_0_port_scl_t": {
        "ports": [
          "signal_selector_IIC_0/port_scl_t",
          "I2C_0_scl_t"
        ]
      },
      "signal_selector_IIC_0_port_sda_o": {
        "ports": [
          "signal_selector_IIC_0/port_sda_o",
          "IIC_0_sda_o"
        ]
      },
      "signal_selector_IIC_0_port_sda_t": {
        "ports": [
          "signal_selector_IIC_0/port_sda_t",
          "IIC_0_sda_t"
        ]
      },
      "signal_selector_IIC_1_IIC_0_scl_i": {
        "ports": [
          "signal_selector_IIC_1/IIC_0_scl_i",
          "axi_iic_1/scl_i"
        ]
      },
      "signal_selector_IIC_1_IIC_0_sda_i": {
        "ports": [
          "signal_selector_IIC_1/IIC_0_sda_i",
          "axi_iic_1/sda_i"
        ]
      },
      "signal_selector_IIC_1_port_scl_o": {
        "ports": [
          "signal_selector_IIC_1/port_scl_o",
          "I2C_1_scl_o"
        ]
      },
      "signal_selector_IIC_1_port_scl_t": {
        "ports": [
          "signal_selector_IIC_1/port_scl_t",
          "I2C_1_scl_t"
        ]
      },
      "signal_selector_IIC_1_port_sda_o": {
        "ports": [
          "signal_selector_IIC_1/port_sda_o",
          "I2C_1_sda_o"
        ]
      },
      "signal_selector_IIC_1_port_sda_t": {
        "ports": [
          "signal_selector_IIC_1/port_sda_t",
          "I2C_1_sda_t"
        ]
      },
      "signal_selector_SPI_0_SPI_0_MISO": {
        "ports": [
          "signal_selector_SPI_0/SPI_0_MISO",
          "axi_quad_spi_0/io1_i"
        ]
      },
      "signal_selector_SPI_0_port_MOSI": {
        "ports": [
          "signal_selector_SPI_0/port_MOSI",
          "SPI_0_MOSI"
        ]
      },
      "signal_selector_SPI_0_port_SCLK": {
        "ports": [
          "signal_selector_SPI_0/port_SCLK",
          "SPI_0_SCLK"
        ]
      },
      "signal_selector_SPI_1_SPI_0_MISO": {
        "ports": [
          "signal_selector_SPI_1/SPI_0_MISO",
          "axi_quad_spi_1/io1_i"
        ]
      },
      "signal_selector_SPI_1_port_MOSI": {
        "ports": [
          "signal_selector_SPI_1/port_MOSI",
          "SPI_1_MOSI"
        ]
      },
      "signal_selector_SPI_1_port_SCLK": {
        "ports": [
          "signal_selector_SPI_1/port_SCLK",
          "SPI_1_SCLK"
        ]
      },
      "stop_watch_wrapper_0_counter": {
        "ports": [
          "stop_watch_wrapper_0/counter",
          "xlslice_stop_watch_low/Din",
          "xlslice_stop_watch_low1/Din"
        ]
      },
      "uart_rtl_0_sin_1": {
        "ports": [
          "uart_rtl_0_sin",
          "axi_uart16550_0/sin"
        ]
      },
      "xadc_wiz_0_channel_out": {
        "ports": [
          "xadc_wiz_0/channel_out",
          "core_wrapper_0/adc_channel"
        ]
      },
      "xadc_wiz_0_do_out": {
        "ports": [
          "xadc_wiz_0/do_out",
          "core_wrapper_0/adc_result_in"
        ]
      },
      "xadc_wiz_0_drdy_out": {
        "ports": [
          "xadc_wiz_0/drdy_out",
          "core_wrapper_0/adc_ready"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_status/dout",
          "axi_gpio_config_status/gpio2_io_i"
        ]
      },
      "xlconcat_address_dout": {
        "ports": [
          "xlconcat_address/dout",
          "blk_mem_gen_0/addrb"
        ]
      },
      "xlconcat_mem_input_address1_dout": {
        "ports": [
          "xlconcat_mem_input_address1/dout",
          "axi_gpio_core_status_0/gpio_io_i"
        ]
      },
      "xlconcat_mem_input_address2_dout": {
        "ports": [
          "xlconcat_mem_input_web/dout",
          "blk_mem_input_data/web"
        ]
      },
      "xlconcat_mem_input_address_dout": {
        "ports": [
          "xlconcat_mem_input_address/dout",
          "blk_mem_input_data/addrb"
        ]
      },
      "xlconcat_status1_dout": {
        "ports": [
          "xlconcat_status1/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "blk_mem_gen_0/web"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "xlconstant_5/dout",
          "xlconcat_address/In2"
        ]
      },
      "xlconstant_6_dout": {
        "ports": [
          "xlconstant_6/dout",
          "xlconcat_address/In0"
        ]
      },
      "xlconstant_7_dout": {
        "ports": [
          "xlconstant_7/dout",
          "signal_selector_IIC_1/IIC_1_scl_t",
          "signal_selector_IIC_1/IIC_1_sda_t",
          "signal_selector_IIC_0/IIC_1_scl_t",
          "signal_selector_IIC_0/IIC_1_sda_t"
        ]
      },
      "xlconstant_mem_input_addr_low1_dout": {
        "ports": [
          "xlconstant_mem_input_addr_high/dout",
          "xlconcat_mem_input_address/In2"
        ]
      },
      "xlconstant_mem_input_addr_low_dout": {
        "ports": [
          "xlconstant_mem_input_addr_low/dout",
          "xlconcat_mem_input_address/In0"
        ]
      },
      "xlslice_clock_cycles_this_run_0_Dout": {
        "ports": [
          "xlslice_clock_cycles_this_run_0/Dout",
          "axi_gpio_core_status_6/gpio_io_i"
        ]
      },
      "xlslice_clock_cycles_this_run_1_Dout": {
        "ports": [
          "xlslice_clock_cycles_this_run_1/Dout",
          "axi_gpio_core_status_6/gpio2_io_i"
        ]
      },
      "xlslice_clock_cycles_this_run_2_Dout": {
        "ports": [
          "xlslice_core_options_PL_to_PS/Dout",
          "axi_gpio_core_status_5/gpio2_io_i"
        ]
      },
      "xlslice_core_dig_out_Dout": {
        "ports": [
          "xlslice_core_dig_out/Dout",
          "core_dig_out"
        ]
      },
      "xlslice_core_options_LED_Dout": {
        "ports": [
          "xlslice_core_options_LED/Dout",
          "core_options_LED_0"
        ]
      },
      "xlslice_periodic_trigger_count_0_Dout": {
        "ports": [
          "xlslice_periodic_trigger_count_0/Dout",
          "axi_gpio_core_status_2/gpio_io_i"
        ]
      },
      "xlslice_periodic_trigger_count_1_Dout": {
        "ports": [
          "xlslice_periodic_trigger_count_1/Dout",
          "axi_gpio_core_status_2/gpio2_io_i"
        ]
      },
      "xlslice_periodic_trigger_count_2_Dout": {
        "ports": [
          "xlslice_periodic_trigger_count_2/Dout",
          "axi_gpio_core_status_4/gpio_io_i"
        ]
      },
      "xlslice_periodic_trigger_count_3_Dout": {
        "ports": [
          "xlslice_periodic_trigger_count_3/Dout",
          "axi_gpio_core_status_4/gpio2_io_i"
        ]
      },
      "xlslice_stop_watch_low1_Dout": {
        "ports": [
          "xlslice_stop_watch_low1/Dout",
          "axi_gpio_stop_watch/gpio2_io_i"
        ]
      },
      "xlslice_stop_watch_low_Dout": {
        "ports": [
          "xlslice_stop_watch_low/Dout",
          "axi_gpio_stop_watch/gpio_io_i"
        ]
      },
      "xlslice_wait_cycles_0_Dout": {
        "ports": [
          "xlslice_wait_cycles_0/Dout",
          "axi_gpio_core_status_1/gpio_io_i"
        ]
      },
      "xlslice_wait_cycles_1_Dout": {
        "ports": [
          "xlslice_wait_cycles_1/Dout",
          "axi_gpio_core_status_1/gpio2_io_i"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "512K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_input_data/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "32K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_core_status_0/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg": {
                "address_block": "/axi_gpio_core_status_1/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_axi_gpio_config_status_Reg": {
                "address_block": "/axi_gpio_config_status/S_AXI/Reg",
                "offset": "0x41260000",
                "range": "64K"
              },
              "SEG_axi_gpio_core_status_2_Reg": {
                "address_block": "/axi_gpio_core_status_2/S_AXI/Reg",
                "offset": "0x41270000",
                "range": "64K"
              },
              "SEG_axi_gpio_core_status_3_Reg": {
                "address_block": "/axi_gpio_core_status_3/S_AXI/Reg",
                "offset": "0x41280000",
                "range": "64K"
              },
              "SEG_axi_gpio_core_status_4_Reg": {
                "address_block": "/axi_gpio_core_status_4/S_AXI/Reg",
                "offset": "0x41290000",
                "range": "64K"
              },
              "SEG_axi_gpio_core_status_5_Reg": {
                "address_block": "/axi_gpio_core_status_5/S_AXI/Reg",
                "offset": "0x412A0000",
                "range": "64K"
              },
              "SEG_axi_gpio_core_status_6_Reg": {
                "address_block": "/axi_gpio_core_status_6/S_AXI/Reg",
                "offset": "0x412B0000",
                "range": "64K"
              },
              "SEG_axi_gpio_stop_watch_Reg": {
                "address_block": "/axi_gpio_stop_watch/S_AXI/Reg",
                "offset": "0x412C0000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/axi_iic_1/S_AXI/Reg",
                "offset": "0x41610000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x41E00000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x41E10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}