Analysis & Synthesis report for Energy_Channel_Sensing
Mon Jun 19 15:54:22 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Parameter Settings for User Entity Instance: clk_gen:inst7|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i
 14. Parameter Settings for User Entity Instance: constant:inst6|lpm_constant:LPM_CONSTANT_component
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 19 15:54:22 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Energy_Channel_Sensing                      ;
; Top-level Entity Name           ; Energy_Channel_Sensing                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 22                                          ;
; Total pins                      ; 6                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                          ; Setting                ; Default Value          ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                          ; 5CSEMA5F31C6           ;                        ;
; Top-level entity name                                                           ; Energy_Channel_Sensing ; Energy_Channel_Sensing ;
; Family name                                                                     ; Cyclone V              ; Cyclone V              ;
; Maximum processors allowed for parallel compilation                             ; 4                      ;                        ;
; Use smart compilation                                                           ; Off                    ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                     ; On                     ;
; Enable compact report table                                                     ; Off                    ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                    ;
; Preserve fewer node names                                                       ; On                     ; On                     ;
; OpenCore Plus hardware evaluation                                               ; Enable                 ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                   ; Auto                   ;
; Safe State Machine                                                              ; Off                    ; Off                    ;
; Extract Verilog State Machines                                                  ; On                     ; On                     ;
; Extract VHDL State Machines                                                     ; On                     ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                     ;
; Parallel Synthesis                                                              ; On                     ; On                     ;
; DSP Block Balancing                                                             ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                     ; On                     ;
; Power-Up Don't Care                                                             ; On                     ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                      ; On                     ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                    ;
; Optimization Technique                                                          ; Balanced               ; Balanced               ;
; Carry Chain Length                                                              ; 70                     ; 70                     ;
; Auto Carry Chains                                                               ; On                     ; On                     ;
; Auto Open-Drain Pins                                                            ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                    ;
; Auto ROM Replacement                                                            ; On                     ; On                     ;
; Auto RAM Replacement                                                            ; On                     ; On                     ;
; Auto DSP Block Replacement                                                      ; On                     ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                     ;
; Strict RAM Replacement                                                          ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                           ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                     ; On                     ;
; Report Parameter Settings                                                       ; On                     ; On                     ;
; Report Source Assignments                                                       ; On                     ; On                     ;
; Report Connectivity Checks                                                      ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                      ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                               ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                    ;
; Clock MUX Protection                                                            ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                    ;
; Block Design Naming                                                             ; Auto                   ; Auto                   ;
; SDC constraint protection                                                       ; Off                    ; Off                    ;
; Synthesis Effort                                                                ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                     ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                     ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                    ;
+---------------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+---------+
; ../source/counter.v              ; yes             ; User Verilog HDL File              ; /home/wsrg/verilog/research-ayush/source/counter.v                              ;         ;
; ../source/comparator.v           ; yes             ; User Verilog HDL File              ; /home/wsrg/verilog/research-ayush/source/comparator.v                           ;         ;
; ../source/square_adder.v         ; yes             ; User Verilog HDL File              ; /home/wsrg/verilog/research-ayush/source/square_adder.v                         ;         ;
; Energy_Channel_Sensing.bdf       ; yes             ; User Block Diagram/Schematic File  ; /home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf            ;         ;
; clk_gen.v                        ; yes             ; User Wizard-Generated File         ; /home/wsrg/verilog/research-ayush/quartus/clk_gen.v                             ; clk_gen ;
; clk_gen/clk_gen_0002.v           ; yes             ; User Verilog HDL File              ; /home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v                ; clk_gen ;
; altera_pll.v                     ; yes             ; Megafunction                       ; /home/wsrg/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v     ;         ;
; constant.v                       ; yes             ; Auto-Found Wizard-Generated File   ; /home/wsrg/verilog/research-ayush/quartus/constant.v                            ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; /home/wsrg/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 98                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 179               ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 16                ;
;     -- 5 input functions                    ; 5                 ;
;     -- 4 input functions                    ; 64                ;
;     -- <=3 input functions                  ; 94                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 22                ;
;                                             ;                   ;
; I/O pins                                    ; 6                 ;
;                                             ;                   ;
; Total DSP Blocks                            ; 6                 ;
;                                             ;                   ;
; Total PLLs                                  ; 1                 ;
;     -- PLLs                                 ; 1                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; counter:inst|done ;
; Maximum fan-out                             ; 120               ;
; Total fan-out                               ; 804               ;
; Average fan-out                             ; 3.65              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name            ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+------------------------+--------------+
; |Energy_Channel_Sensing            ; 179 (1)             ; 22 (0)                    ; 0                 ; 6          ; 6    ; 0            ; |Energy_Channel_Sensing                                                                 ; Energy_Channel_Sensing ; work         ;
;    |clk_gen:inst7|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Energy_Channel_Sensing|clk_gen:inst7                                                   ; clk_gen                ; clk_gen      ;
;       |clk_gen_0002:clk_gen_inst|  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Energy_Channel_Sensing|clk_gen:inst7|clk_gen_0002:clk_gen_inst                         ; clk_gen_0002           ; clk_gen      ;
;          |altera_pll:altera_pll_i| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Energy_Channel_Sensing|clk_gen:inst7|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i ; altera_pll             ; work         ;
;    |comparator:inst2|              ; 28 (28)             ; 1 (1)                     ; 0                 ; 2          ; 0    ; 0            ; |Energy_Channel_Sensing|comparator:inst2                                                ; comparator             ; work         ;
;    |counter:inst|                  ; 22 (22)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Energy_Channel_Sensing|counter:inst                                                    ; counter                ; work         ;
;    |square_adder:Noise|            ; 61 (61)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Energy_Channel_Sensing|square_adder:Noise                                              ; square_adder           ; work         ;
;    |square_adder:signal|           ; 67 (67)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |Energy_Channel_Sensing|square_adder:signal                                             ; square_adder           ; work         ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Independent 18x18 plus 36       ; 5           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 4           ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |Energy_Channel_Sensing|clk_gen:inst7 ; clk_gen.v       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+------------------------------------------------------+----------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal  ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------+------------------------+
; square_adder:signal|signal_out[26]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[25]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[24]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[23]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[22]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[21]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[20]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[19]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[18]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[17]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[16]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[15]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[14]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[13]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[12]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[11]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[10]                   ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[9]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[8]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[7]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[6]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[5]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[4]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[3]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[2]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[1]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|signal_out[0]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|total[26]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|signal_out[18]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[19]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[20]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[21]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[22]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[23]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[24]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[25]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[26]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[27]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[28]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[29]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|total[25]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[24]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[23]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[22]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[21]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[20]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[19]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[18]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[17]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[16]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[15]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[14]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[13]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[12]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|signal_out[0]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[1]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[2]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[3]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[4]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[5]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[6]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[7]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[8]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[9]                     ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[10]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[11]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[12]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[13]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[14]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[15]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[16]                    ; counter:inst|done    ; yes                    ;
; square_adder:Noise|signal_out[17]                    ; counter:inst|done    ; yes                    ;
; square_adder:signal|total[11]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[10]                        ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[9]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[8]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[7]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[6]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[5]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[4]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[3]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[2]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[1]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|total[0]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:signal|complete                         ; GND                  ; yes                    ;
; square_adder:Noise|complete                          ; GND                  ; yes                    ;
; square_adder:Noise|total[18]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[19]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[20]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[21]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[22]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[23]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[24]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[25]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[26]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[27]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[28]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[29]                         ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[0]                          ; counter:inst|clk_out ; yes                    ;
; square_adder:Noise|total[1]                          ; counter:inst|clk_out ; yes                    ;
; Number of user-specified and inferred latches = 151  ;                      ;                        ;
+------------------------------------------------------+----------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; comparator:inst2|done                  ; Stuck at VCC due to stuck port data_in ;
; counter:inst|out_real[0]               ; Merged with counter:inst|out_imag[0]   ;
; counter:inst|out_real[1]               ; Merged with counter:inst|out_imag[1]   ;
; counter:inst|out_real[2]               ; Merged with counter:inst|out_imag[2]   ;
; counter:inst|out_real[3]               ; Merged with counter:inst|out_imag[3]   ;
; counter:inst|out_real[4]               ; Merged with counter:inst|out_imag[4]   ;
; counter:inst|out_real[5]               ; Merged with counter:inst|out_imag[5]   ;
; counter:inst|out_real[6]               ; Merged with counter:inst|out_imag[6]   ;
; counter:inst|out_real[7]               ; Merged with counter:inst|out_imag[7]   ;
; counter:inst|out_imag[0]               ; Merged with counter:inst|count_10[0]   ;
; Total Number of Removed Registers = 10 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 22    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:inst7|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                               ;
; operation_mode                       ; normal                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 5.000000 MHz           ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: constant:inst6|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                    ;
+--------------------+------------------+---------------------------------------------------------+
; LPM_WIDTH          ; 12               ; Signed Integer                                          ;
; LPM_CVALUE         ; 100              ; Signed Integer                                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                 ;
; CBXI_PARAMETER     ; lpm_constant_vi6 ; Untyped                                                 ;
+--------------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 22                          ;
;     ENA               ; 18                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 181                         ;
;     arith             ; 16                          ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 2                           ;
;     normal            ; 165                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 5                           ;
;         6 data inputs ; 16                          ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 6                           ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jun 19 15:54:13 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file /home/wsrg/verilog/research-ayush/source/counter.v
    Info (12023): Found entity 1: counter File: /home/wsrg/verilog/research-ayush/source/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/wsrg/verilog/research-ayush/source/comparator.v
    Info (12023): Found entity 1: comparator File: /home/wsrg/verilog/research-ayush/source/comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/wsrg/verilog/research-ayush/source/square_adder.v
    Info (12023): Found entity 1: square_adder File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Energy_Channel_Sensing.bdf
    Info (12023): Found entity 1: Energy_Channel_Sensing
Info (12021): Found 1 design units, including 1 entities, in source file clk_gen.v
    Info (12023): Found entity 1: clk_gen File: /home/wsrg/verilog/research-ayush/quartus/clk_gen.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk_gen/clk_gen_0002.v
    Info (12023): Found entity 1: clk_gen_0002 File: /home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v Line: 2
Info (12127): Elaborating entity "Energy_Channel_Sensing" for the top level hierarchy
Info (12128): Elaborating entity "square_adder" for hierarchy "square_adder:signal"
Warning (10240): Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable "temp_real", which holds its previous value in one or more paths through the always construct File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable "temp_imag", which holds its previous value in one or more paths through the always construct File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable "total", which holds its previous value in one or more paths through the always construct File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable "complete", which holds its previous value in one or more paths through the always construct File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable "signal_out", which holds its previous value in one or more paths through the always construct File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Warning (10034): Output port "standby" at square_adder.v(14) has no driver File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 14
Info (10041): Inferred latch for "signal_out[0]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[1]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[2]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[3]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[4]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[5]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[6]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[7]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[8]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[9]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[10]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[11]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[12]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[13]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[14]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[15]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[16]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[17]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[18]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[19]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[20]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[21]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[22]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[23]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[24]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[25]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[26]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[27]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[28]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "signal_out[29]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "complete" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[0]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[1]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[2]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[3]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[4]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[5]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[6]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[7]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[8]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[9]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[10]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[11]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[12]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[13]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[14]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[15]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[16]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[17]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[18]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[19]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[20]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[21]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[22]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[23]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[24]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[25]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[26]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[27]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[28]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "total[29]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_imag[0]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_imag[1]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_imag[2]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_imag[3]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_imag[4]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_imag[5]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_imag[6]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_imag[7]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_imag[8]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_real[0]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_real[1]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_real[2]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_real[3]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_real[4]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_real[5]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_real[6]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_real[7]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (10041): Inferred latch for "temp_real[8]" at square_adder.v(32) File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst"
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:inst7"
Info (12128): Elaborating entity "clk_gen_0002" for hierarchy "clk_gen:inst7|clk_gen_0002:clk_gen_inst" File: /home/wsrg/verilog/research-ayush/quartus/clk_gen.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "clk_gen:inst7|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i" File: /home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clk_gen:inst7|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i" File: /home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v Line: 85
Info (12133): Instantiated megafunction "clk_gen:inst7|clk_gen_0002:clk_gen_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "5.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "comparator" for hierarchy "comparator:inst2"
Warning (12125): Using design file constant.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: constant File: /home/wsrg/verilog/research-ayush/quartus/constant.v Line: 40
Info (12128): Elaborating entity "constant" for hierarchy "constant:inst6"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "constant:inst6|lpm_constant:LPM_CONSTANT_component" File: /home/wsrg/verilog/research-ayush/quartus/constant.v Line: 49
Info (12130): Elaborated megafunction instantiation "constant:inst6|lpm_constant:LPM_CONSTANT_component" File: /home/wsrg/verilog/research-ayush/quartus/constant.v Line: 49
Info (12133): Instantiated megafunction "constant:inst6|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: /home/wsrg/verilog/research-ayush/quartus/constant.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "100"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "12"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_imag[1]" merged with LATCH primitive "square_adder:signal|temp_imag[1]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:signal|temp_real[1]" merged with LATCH primitive "square_adder:signal|temp_imag[1]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_real[1]" merged with LATCH primitive "square_adder:signal|temp_imag[1]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_imag[2]" merged with LATCH primitive "square_adder:signal|temp_imag[2]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:signal|temp_real[2]" merged with LATCH primitive "square_adder:signal|temp_imag[2]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_real[2]" merged with LATCH primitive "square_adder:signal|temp_imag[2]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_imag[3]" merged with LATCH primitive "square_adder:signal|temp_imag[3]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:signal|temp_real[3]" merged with LATCH primitive "square_adder:signal|temp_imag[3]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_real[3]" merged with LATCH primitive "square_adder:signal|temp_imag[3]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_imag[4]" merged with LATCH primitive "square_adder:signal|temp_imag[4]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:signal|temp_real[4]" merged with LATCH primitive "square_adder:signal|temp_imag[4]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_real[4]" merged with LATCH primitive "square_adder:signal|temp_imag[4]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_imag[5]" merged with LATCH primitive "square_adder:signal|temp_imag[5]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:signal|temp_real[5]" merged with LATCH primitive "square_adder:signal|temp_imag[5]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_real[5]" merged with LATCH primitive "square_adder:signal|temp_imag[5]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_imag[6]" merged with LATCH primitive "square_adder:signal|temp_imag[6]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:signal|temp_real[6]" merged with LATCH primitive "square_adder:signal|temp_imag[6]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_real[6]" merged with LATCH primitive "square_adder:signal|temp_imag[6]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_imag[7]" merged with LATCH primitive "square_adder:signal|temp_imag[7]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:signal|temp_real[7]" merged with LATCH primitive "square_adder:signal|temp_imag[7]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_real[7]" merged with LATCH primitive "square_adder:signal|temp_imag[7]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_imag[8]" merged with LATCH primitive "square_adder:signal|temp_imag[8]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:Noise|temp_real[8]" merged with LATCH primitive "square_adder:signal|temp_imag[8]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
    Info (13026): Duplicate LATCH primitive "square_adder:signal|temp_real[8]" merged with LATCH primitive "square_adder:signal|temp_imag[8]" File: /home/wsrg/verilog/research-ayush/source/square_adder.v Line: 32
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Standby_s" is stuck at GND
    Warning (13410): Pin "Standby_n" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 180 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1060 megabytes
    Info: Processing ended: Mon Jun 19 15:54:22 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:17


