#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sat Sep 26 18:13:40 2020
# Process ID: 20632
# Current directory: F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9944 F:\FILE\FPGA\ZYNQ\PCIe\05_PCIE_PIO\pcie_7x_0_ex.xpr
# Log file: F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.xpr
INFO: [Project 1-313] Project file moved from 'E:/MIZ7035/S09/S09_CH01_PCIE_PIO' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'ila_0' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'ila_rx' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila_rx' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'pcie_7x_0' is locked:
* IP definition '7 Series Integrated Block for PCI Express (3.3)' for IP 'pcie_7x_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'pcie_7x_0_ex.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 824.203 ; gain = 223.805
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
upgrade_ip -srcset ila_0 [get_ips  {ila_0 ila_rx pcie_7x_0}] -log ip_upgrade.log
Upgrading 'ila_0'
INFO: [Project 1-386] Moving file 'F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded ila_0 (ILA (Integrated Logic Analyzer) 6.2) from revision 1 to revision 8
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
Upgrading 'ila_rx'
INFO: [Project 1-386] Moving file 'F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_rx/ila_rx.xci' from fileset 'ila_rx' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded ila_rx (ILA (Integrated Logic Analyzer) 6.2) from revision 1 to revision 8
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_rx'...
Upgrading 'pcie_7x_0'
INFO: [Project 1-386] Moving file 'F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci' from fileset 'pcie_7x_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded pcie_7x_0 (7 Series Integrated Block for PCI Express 3.3) from revision 3 to revision 10
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_7x_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 930.801 ; gain = 75.465
export_ip_user_files -of_objects [get_ips {ila_0 ila_rx pcie_7x_0}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_rx'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_rx/ila_rx_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_rx'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_7x_0'...
[Sat Sep 26 18:17:48 2020] Launched ila_rx_synth_1, pcie_7x_0_synth_1, ila_0_synth_1...
Run output will be captured here:
ila_rx_synth_1: F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/ila_rx_synth_1/runme.log
pcie_7x_0_synth_1: F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/pcie_7x_0_synth_1/runme.log
ila_0_synth_1: F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/ila_0_synth_1/runme.log
[Sat Sep 26 18:17:48 2020] Launched synth_1...
Run output will be captured here: F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 952.984 ; gain = 22.184
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
can't use floating-point value as operand of "<<"
