Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  5 15:25:14 2024
| Host         : nb555 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.778        0.000                      0                   91        0.201        0.000                      0                   91        3.000        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clkfbout_clock_generator   {0.000 25.000}     50.000          20.000          
  video_clk_clock_generator  {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clkfbout_clock_generator                                                                                                                                                    47.845        0.000                       0                     3  
  video_clk_clock_generator       11.778        0.000                      0                   91        0.201        0.000                      0                   91        7.192        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clkfbout_clock_generator                              
(none)                     video_clk_clock_generator                             
(none)                                                video_clk_clock_generator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clock_generator_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_clock_generator
  To Clock:  video_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       11.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.778ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_horizontal_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.839ns (27.782%)  route 2.181ns (72.218%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.510 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.887     0.377    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.296     0.673 f  video_generator_inst/c_vertical[10]_i_4/O
                         net (fo=7, routed)           0.495     1.168    video_generator_inst/c_vertical[10]_i_4_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124     1.292 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.799     2.091    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  video_generator_inst/c_horizontal_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.490    13.854    video_generator_inst/CLK
    SLICE_X57Y102        FDRE                                         r  video_generator_inst/c_horizontal_reg[10]/C
                         clock pessimism              0.577    14.431    
                         clock uncertainty           -0.132    14.298    
    SLICE_X57Y102        FDRE (Setup_fdre_C_R)       -0.429    13.869    video_generator_inst/c_horizontal_reg[10]
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                 11.778    

Slack (MET) :             11.818ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_horizontal_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.839ns (29.214%)  route 2.033ns (70.786%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 13.858 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.510 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.887     0.377    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.296     0.673 f  video_generator_inst/c_vertical[10]_i_4/O
                         net (fo=7, routed)           0.495     1.168    video_generator_inst/c_vertical[10]_i_4_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124     1.292 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.651     1.943    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.494    13.858    video_generator_inst/CLK
    SLICE_X58Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[5]/C
                         clock pessimism              0.560    14.418    
                         clock uncertainty           -0.132    14.285    
    SLICE_X58Y101        FDRE (Setup_fdre_C_R)       -0.524    13.761    video_generator_inst/c_horizontal_reg[5]
  -------------------------------------------------------------------
                         required time                         13.761    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 11.818    

Slack (MET) :             11.964ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.903ns (28.537%)  route 2.261ns (71.463%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.478    -0.451 f  video_generator_inst/c_horizontal_reg[9]/Q
                         net (fo=7, routed)           1.079     0.628    video_generator_inst/c_horizontal_reg[9]
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.301     0.929 r  video_generator_inst/hsync_i_2/O
                         net (fo=1, routed)           0.844     1.773    video_generator_inst/hsync_i_2_n_0
    SLICE_X57Y102        LUT5 (Prop_lut5_I0_O)        0.124     1.897 r  video_generator_inst/hsync_i_1/O
                         net (fo=1, routed)           0.338     2.235    video_generator_inst/hsync0
    SLICE_X55Y102        FDRE                                         r  video_generator_inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.489    13.853    video_generator_inst/CLK
    SLICE_X55Y102        FDRE                                         r  video_generator_inst/hsync_reg/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.132    14.280    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)       -0.081    14.199    video_generator_inst/hsync_reg
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -2.235    
  -------------------------------------------------------------------
                         slack                                 11.964    

Slack (MET) :             11.977ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_horizontal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.839ns (30.739%)  route 1.890ns (69.261%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.510 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.887     0.377    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.296     0.673 f  video_generator_inst/c_vertical[10]_i_4/O
                         net (fo=7, routed)           0.495     1.168    video_generator_inst/c_vertical[10]_i_4_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124     1.292 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.508     1.800    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.490    13.854    video_generator_inst/CLK
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[6]/C
                         clock pessimism              0.580    14.434    
                         clock uncertainty           -0.132    14.301    
    SLICE_X56Y101        FDRE (Setup_fdre_C_R)       -0.524    13.777    video_generator_inst/c_horizontal_reg[6]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                 11.977    

Slack (MET) :             11.977ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_horizontal_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.839ns (30.739%)  route 1.890ns (69.261%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.510 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.887     0.377    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.296     0.673 f  video_generator_inst/c_vertical[10]_i_4/O
                         net (fo=7, routed)           0.495     1.168    video_generator_inst/c_vertical[10]_i_4_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124     1.292 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.508     1.800    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.490    13.854    video_generator_inst/CLK
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[7]/C
                         clock pessimism              0.580    14.434    
                         clock uncertainty           -0.132    14.301    
    SLICE_X56Y101        FDRE (Setup_fdre_C_R)       -0.524    13.777    video_generator_inst/c_horizontal_reg[7]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                 11.977    

Slack (MET) :             11.977ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_horizontal_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.839ns (30.739%)  route 1.890ns (69.261%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.510 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.887     0.377    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.296     0.673 f  video_generator_inst/c_vertical[10]_i_4/O
                         net (fo=7, routed)           0.495     1.168    video_generator_inst/c_vertical[10]_i_4_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124     1.292 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.508     1.800    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.490    13.854    video_generator_inst/CLK
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[8]/C
                         clock pessimism              0.580    14.434    
                         clock uncertainty           -0.132    14.301    
    SLICE_X56Y101        FDRE (Setup_fdre_C_R)       -0.524    13.777    video_generator_inst/c_horizontal_reg[8]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                 11.977    

Slack (MET) :             11.977ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_horizontal_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.839ns (30.739%)  route 1.890ns (69.261%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.510 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.887     0.377    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.296     0.673 f  video_generator_inst/c_vertical[10]_i_4/O
                         net (fo=7, routed)           0.495     1.168    video_generator_inst/c_vertical[10]_i_4_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I3_O)        0.124     1.292 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.508     1.800    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.490    13.854    video_generator_inst/CLK
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[9]/C
                         clock pessimism              0.580    14.434    
                         clock uncertainty           -0.132    14.301    
    SLICE_X56Y101        FDRE (Setup_fdre_C_R)       -0.524    13.777    video_generator_inst/c_horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                 11.977    

Slack (MET) :             12.088ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_vertical_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.839ns (28.765%)  route 2.078ns (71.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.510 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.887     0.377    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.296     0.673 f  video_generator_inst/c_vertical[10]_i_4/O
                         net (fo=7, routed)           0.500     1.173    video_generator_inst/c_vertical[10]_i_4_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I1_O)        0.124     1.297 r  video_generator_inst/c_vertical[10]_i_2/O
                         net (fo=11, routed)          0.691     1.988    video_generator_inst/c_horizontal0
    SLICE_X55Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.489    13.853    video_generator_inst/CLK
    SLICE_X55Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[3]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.132    14.280    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.075    video_generator_inst/c_vertical_reg[3]
  -------------------------------------------------------------------
                         required time                         14.075    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                 12.088    

Slack (MET) :             12.088ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_vertical_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.839ns (28.765%)  route 2.078ns (71.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.510 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.887     0.377    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.296     0.673 f  video_generator_inst/c_vertical[10]_i_4/O
                         net (fo=7, routed)           0.500     1.173    video_generator_inst/c_vertical[10]_i_4_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I1_O)        0.124     1.297 r  video_generator_inst/c_vertical[10]_i_2/O
                         net (fo=11, routed)          0.691     1.988    video_generator_inst/c_horizontal0
    SLICE_X55Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.489    13.853    video_generator_inst/CLK
    SLICE_X55Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[4]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.132    14.280    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.075    video_generator_inst/c_vertical_reg[4]
  -------------------------------------------------------------------
                         required time                         14.075    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                 12.088    

Slack (MET) :             12.088ns  (required time - arrival time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_vertical_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.839ns (28.765%)  route 2.078ns (71.235%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.611    -0.929    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.419    -0.510 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.887     0.377    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.296     0.673 f  video_generator_inst/c_vertical[10]_i_4/O
                         net (fo=7, routed)           0.500     1.173    video_generator_inst/c_vertical[10]_i_4_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I1_O)        0.124     1.297 r  video_generator_inst/c_vertical[10]_i_2/O
                         net (fo=11, routed)          0.691     1.988    video_generator_inst/c_horizontal0
    SLICE_X55Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.489    13.853    video_generator_inst/CLK
    SLICE_X55Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[5]/C
                         clock pessimism              0.560    14.413    
                         clock uncertainty           -0.132    14.280    
    SLICE_X55Y101        FDRE (Setup_fdre_C_CE)      -0.205    14.075    video_generator_inst/c_vertical_reg[5]
  -------------------------------------------------------------------
                         required time                         14.075    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                 12.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 video_generator_inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558    -0.606    video_generator_inst/CLK
    SLICE_X54Y103        FDRE                                         r  video_generator_inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  video_generator_inst/vsync_reg/Q
                         net (fo=1, routed)           0.112    -0.330    vsync
    SLICE_X54Y104        FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.827    -0.845    video_clk
    SLICE_X54Y104        FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.255    -0.590    
    SLICE_X54Y104        FDRE (Hold_fdre_C_D)         0.059    -0.531    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 video_generator_inst/c_horizontal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_horizontal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.744%)  route 0.159ns (41.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.560    -0.604    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  video_generator_inst/c_horizontal_reg[1]/Q
                         net (fo=8, routed)           0.159    -0.317    video_generator_inst/c_horizontal_reg__0[1]
    SLICE_X58Y101        LUT6 (Prop_lut6_I0_O)        0.099    -0.218 r  video_generator_inst/c_horizontal[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    video_generator_inst/plusOp[5]
    SLICE_X58Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.832    -0.841    video_generator_inst/CLK
    SLICE_X58Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[5]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X58Y101        FDRE (Hold_fdre_C_D)         0.120    -0.446    video_generator_inst/c_horizontal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 video_generator_inst/c_vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_vertical_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.755%)  route 0.180ns (49.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_generator_inst/CLK
    SLICE_X52Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  video_generator_inst/c_vertical_reg[2]/Q
                         net (fo=11, routed)          0.180    -0.284    video_generator_inst/c_vertical_reg_n_0_[2]
    SLICE_X54Y102        LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  video_generator_inst/c_vertical[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    video_generator_inst/c_vertical[6]
    SLICE_X54Y102        FDRE                                         r  video_generator_inst/c_vertical_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.828    -0.844    video_generator_inst/CLK
    SLICE_X54Y102        FDRE                                         r  video_generator_inst/c_vertical_reg[6]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.120    -0.469    video_generator_inst/c_vertical_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 video_generator_inst/c_horizontal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/pos_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.321%)  route 0.163ns (53.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.560    -0.604    video_generator_inst/CLK
    SLICE_X57Y102        FDRE                                         r  video_generator_inst/c_horizontal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  video_generator_inst/c_horizontal_reg[10]/Q
                         net (fo=6, routed)           0.163    -0.300    video_generator_inst/c_horizontal_reg[10]
    SLICE_X56Y102        FDRE                                         r  video_generator_inst/pos_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X56Y102        FDRE                                         r  video_generator_inst/pos_x_reg[10]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X56Y102        FDRE (Hold_fdre_C_D)         0.059    -0.532    video_generator_inst/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 video_generator_inst/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_generator_inst/CLK
    SLICE_X55Y102        FDRE                                         r  video_generator_inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  video_generator_inst/hsync_reg/Q
                         net (fo=1, routed)           0.176    -0.288    hsync
    SLICE_X55Y102        FDRE                                         r  VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.828    -0.844    video_clk
    SLICE_X55Y102        FDRE                                         r  VGA_HS_reg/C
                         clock pessimism              0.239    -0.605    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.075    -0.530    VGA_HS_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 video_generator_inst/pos_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.015%)  route 0.164ns (43.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.560    -0.604    video_generator_inst/CLK
    SLICE_X56Y102        FDRE                                         r  video_generator_inst/pos_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  video_generator_inst/pos_x_reg[4]/Q
                         net (fo=9, routed)           0.164    -0.276    video_generator_inst/pos_x[4]
    SLICE_X55Y103        LUT6 (Prop_lut6_I4_O)        0.045    -0.231 r  video_generator_inst/VGA_G[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    video_generator_inst_n_9
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.827    -0.845    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[2]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.092    -0.478    VGA_G_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 video_generator_inst/c_vertical_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_vertical_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.399%)  route 0.115ns (33.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_generator_inst/CLK
    SLICE_X55Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  video_generator_inst/c_vertical_reg[4]/Q
                         net (fo=11, routed)          0.115    -0.362    video_generator_inst/c_vertical_reg_n_0_[4]
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.099    -0.263 r  video_generator_inst/c_vertical[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    video_generator_inst/c_vertical[5]
    SLICE_X55Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.828    -0.844    video_generator_inst/CLK
    SLICE_X55Y101        FDRE                                         r  video_generator_inst/c_vertical_reg[5]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.092    -0.513    video_generator_inst/c_vertical_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 video_generator_inst/c_horizontal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_horizontal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.213%)  route 0.182ns (49.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.560    -0.604    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  video_generator_inst/c_horizontal_reg[0]/Q
                         net (fo=9, routed)           0.182    -0.281    video_generator_inst/c_horizontal_reg__0[0]
    SLICE_X57Y101        LUT4 (Prop_lut4_I1_O)        0.043    -0.238 r  video_generator_inst/c_horizontal[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    video_generator_inst/plusOp[3]
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.107    -0.497    video_generator_inst/c_horizontal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 video_generator_inst/c_vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_vertical_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_generator_inst/CLK
    SLICE_X54Y102        FDRE                                         r  video_generator_inst/c_vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  video_generator_inst/c_vertical_reg[9]/Q
                         net (fo=6, routed)           0.173    -0.269    video_generator_inst/c_vertical_reg_n_0_[9]
    SLICE_X54Y102        LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  video_generator_inst/c_vertical[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    video_generator_inst/c_vertical[9]
    SLICE_X54Y102        FDRE                                         r  video_generator_inst/c_vertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.828    -0.844    video_generator_inst/CLK
    SLICE_X54Y102        FDRE                                         r  video_generator_inst/c_vertical_reg[9]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.121    -0.484    video_generator_inst/c_vertical_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 video_generator_inst/c_horizontal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            video_generator_inst/c_horizontal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.380%)  route 0.131ns (36.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.560    -0.604    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  video_generator_inst/c_horizontal_reg[3]/Q
                         net (fo=6, routed)           0.131    -0.346    video_generator_inst/c_horizontal_reg__0[3]
    SLICE_X57Y101        LUT5 (Prop_lut5_I0_O)        0.098    -0.248 r  video_generator_inst/c_horizontal[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    video_generator_inst/plusOp[4]
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[4]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.092    -0.512    video_generator_inst/c_horizontal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_clock_generator
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clock_generator_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X56Y103    VGA_B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y103    VGA_B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y103    VGA_B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y103    VGA_B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y103    VGA_G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y103    VGA_G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y103    VGA_G_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X56Y103    VGA_G_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y103    VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y103    VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y103    VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y103    VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y103    VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y103    VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y103    VGA_B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y103    VGA_G_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X55Y103    VGA_G_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_generator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  video_clk_clock_generator
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.355ns  (logic 4.053ns (48.510%)  route 4.302ns (51.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.610    -0.930    video_clk
    SLICE_X54Y101        FDRE                                         r  VGA_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  VGA_R_reg[2]/Q
                         net (fo=1, routed)           4.302     3.890    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     7.425 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.425    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.287ns  (logic 3.994ns (48.197%)  route 4.293ns (51.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.609    -0.931    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  VGA_G_reg[0]/Q
                         net (fo=1, routed)           4.293     3.818    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     7.356 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.356    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 4.065ns (49.630%)  route 4.126ns (50.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.610    -0.930    video_clk
    SLICE_X56Y103        FDRE                                         r  VGA_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  VGA_B_reg[0]/Q
                         net (fo=1, routed)           4.126     3.713    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     7.260 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.260    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.145ns  (logic 4.002ns (49.138%)  route 4.143ns (50.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.609    -0.931    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  VGA_G_reg[2]/Q
                         net (fo=1, routed)           4.143     3.668    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.214 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.214    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.140ns  (logic 4.083ns (50.163%)  route 4.057ns (49.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.609    -0.931    video_clk
    SLICE_X54Y104        FDRE                                         r  VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  VGA_VS_reg/Q
                         net (fo=1, routed)           4.057     3.644    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     7.209 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     7.209    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 4.159ns (51.187%)  route 3.966ns (48.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.610    -0.930    video_clk
    SLICE_X55Y102        FDRE                                         r  VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  VGA_HS_reg/Q
                         net (fo=1, routed)           3.966     3.455    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.740     7.194 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     7.194    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 4.008ns (49.422%)  route 4.101ns (50.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.610    -0.930    video_clk
    SLICE_X57Y103        FDRE                                         r  VGA_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  VGA_B_reg[3]/Q
                         net (fo=1, routed)           4.101     3.627    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     7.179 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.179    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.064ns (50.635%)  route 3.963ns (49.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.610    -0.930    video_clk
    SLICE_X56Y103        FDRE                                         r  VGA_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  VGA_G_reg[3]/Q
                         net (fo=1, routed)           3.963     3.550    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     7.097 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.097    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.007ns (50.347%)  route 3.952ns (49.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.610    -0.930    video_clk
    SLICE_X57Y103        FDRE                                         r  VGA_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  VGA_B_reg[1]/Q
                         net (fo=1, routed)           3.952     3.478    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     7.029 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.029    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.948ns  (logic 4.001ns (50.335%)  route 3.947ns (49.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.609    -0.931    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  VGA_G_reg[1]/Q
                         net (fo=1, routed)           3.947     3.472    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     7.017 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.017    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.767ns  (logic 1.365ns (49.353%)  route 1.401ns (50.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_clk
    SLICE_X57Y103        FDRE                                         r  VGA_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  VGA_B_reg[2]/Q
                         net (fo=1, routed)           1.401     0.937    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.161 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.161    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.418ns (50.937%)  route 1.366ns (49.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_clk
    SLICE_X56Y103        FDRE                                         r  VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  VGA_R_reg[0]/Q
                         net (fo=1, routed)           1.366     0.925    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.180 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.180    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.808ns  (logic 1.430ns (50.927%)  route 1.378ns (49.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558    -0.606    video_clk
    SLICE_X54Y104        FDRE                                         r  VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  VGA_VS_reg/Q
                         net (fo=1, routed)           1.378     0.936    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.201 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.201    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.416ns (50.449%)  route 1.391ns (49.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_clk
    SLICE_X54Y101        FDRE                                         r  VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  VGA_R_reg[3]/Q
                         net (fo=1, routed)           1.391     0.950    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.202 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.202    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.447ns (51.191%)  route 1.380ns (48.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_clk
    SLICE_X55Y102        FDRE                                         r  VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  VGA_HS_reg/Q
                         net (fo=1, routed)           1.380     0.903    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.319     2.222 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.222    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.413ns (49.504%)  route 1.441ns (50.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_clk
    SLICE_X56Y103        FDRE                                         r  VGA_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  VGA_R_reg[1]/Q
                         net (fo=1, routed)           1.441     1.000    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.249 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.249    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.386ns (48.480%)  route 1.473ns (51.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558    -0.606    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  VGA_G_reg[1]/Q
                         net (fo=1, routed)           1.473     1.008    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.253 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.253    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.393ns (48.401%)  route 1.485ns (51.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_clk
    SLICE_X57Y103        FDRE                                         r  VGA_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  VGA_B_reg[1]/Q
                         net (fo=1, routed)           1.485     1.021    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     2.273 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.273    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.411ns (48.868%)  route 1.477ns (51.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_clk
    SLICE_X56Y103        FDRE                                         r  VGA_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  VGA_G_reg[3]/Q
                         net (fo=1, routed)           1.477     1.035    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.283 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.283    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.393ns (47.918%)  route 1.514ns (52.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.559    -0.605    video_clk
    SLICE_X57Y103        FDRE                                         r  VGA_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  VGA_B_reg[3]/Q
                         net (fo=1, routed)           1.514     1.050    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.302 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.302    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  video_clk_clock_generator

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 2.010ns (29.704%)  route 4.757ns (70.296%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.120     5.630    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT5 (Prop_lut5_I1_O)        0.152     5.782 r  video_generator_inst/VGA_G[3]_i_2/O
                         net (fo=4, routed)           0.637     6.419    video_generator_inst/VGA_G[3]_i_2_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.348     6.767 r  video_generator_inst/VGA_G[2]_i_1/O
                         net (fo=1, routed)           0.000     6.767    video_generator_inst_n_9
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.488    -1.533    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[2]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 1.988ns (29.585%)  route 4.731ns (70.415%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.130     5.640    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT4 (Prop_lut4_I3_O)        0.150     5.790 r  video_generator_inst/VGA_B[3]_i_2/O
                         net (fo=4, routed)           0.602     6.391    video_generator_inst/VGA_B[3]_i_2_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I5_O)        0.328     6.719 r  video_generator_inst/VGA_B[3]_i_1/O
                         net (fo=1, routed)           0.000     6.719    video_generator_inst_n_4
    SLICE_X57Y103        FDRE                                         r  VGA_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.489    -1.532    video_clk
    SLICE_X57Y103        FDRE                                         r  VGA_B_reg[3]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_R_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.708ns  (logic 1.634ns (24.358%)  route 5.074ns (75.642%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.130     5.640    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.764 r  video_generator_inst/VGA_R[3]_i_2/O
                         net (fo=12, routed)          0.944     6.708    video_generator_inst_n_16
    SLICE_X54Y101        FDRE                                         r  VGA_R_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.489    -1.532    video_clk
    SLICE_X54Y101        FDRE                                         r  VGA_R_reg[2]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_R_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.708ns  (logic 1.634ns (24.358%)  route 5.074ns (75.642%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.130     5.640    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.764 r  video_generator_inst/VGA_R[3]_i_2/O
                         net (fo=12, routed)          0.944     6.708    video_generator_inst_n_16
    SLICE_X54Y101        FDRE                                         r  VGA_R_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.489    -1.532    video_clk
    SLICE_X54Y101        FDRE                                         r  VGA_R_reg[3]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.565ns  (logic 1.634ns (24.889%)  route 4.931ns (75.111%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.130     5.640    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.764 r  video_generator_inst/VGA_R[3]_i_2/O
                         net (fo=12, routed)          0.801     6.565    video_generator_inst_n_16
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.488    -1.533    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[0]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.565ns  (logic 1.634ns (24.889%)  route 4.931ns (75.111%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.130     5.640    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.764 r  video_generator_inst/VGA_R[3]_i_2/O
                         net (fo=12, routed)          0.801     6.565    video_generator_inst_n_16
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.488    -1.533    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[1]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.565ns  (logic 1.634ns (24.889%)  route 4.931ns (75.111%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.130     5.640    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT3 (Prop_lut3_I0_O)        0.124     5.764 r  video_generator_inst/VGA_R[3]_i_2/O
                         net (fo=12, routed)          0.801     6.565    video_generator_inst_n_16
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.488    -1.533    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[2]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 2.010ns (30.967%)  route 4.481ns (69.033%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.120     5.630    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT5 (Prop_lut5_I1_O)        0.152     5.782 r  video_generator_inst/VGA_G[3]_i_2/O
                         net (fo=4, routed)           0.361     6.143    video_generator_inst/VGA_G[3]_i_2_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.348     6.491 r  video_generator_inst/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000     6.491    video_generator_inst_n_11
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.488    -1.533    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[0]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.488ns  (logic 2.010ns (30.981%)  route 4.478ns (69.019%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.120     5.630    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT5 (Prop_lut5_I1_O)        0.152     5.782 r  video_generator_inst/VGA_G[3]_i_2/O
                         net (fo=4, routed)           0.358     6.140    video_generator_inst/VGA_G[3]_i_2_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.348     6.488 r  video_generator_inst/VGA_G[1]_i_1/O
                         net (fo=1, routed)           0.000     6.488    video_generator_inst_n_10
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.488    -1.533    video_clk
    SLICE_X55Y103        FDRE                                         r  VGA_G_reg[1]/C

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.454ns  (logic 1.988ns (30.799%)  route 4.466ns (69.201%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SW_IBUF[14]_inst/O
                         net (fo=16, routed)          4.130     5.640    video_generator_inst/SW_IBUF[12]
    SLICE_X56Y102        LUT4 (Prop_lut4_I3_O)        0.150     5.790 r  video_generator_inst/VGA_B[3]_i_2/O
                         net (fo=4, routed)           0.337     6.126    video_generator_inst/VGA_B[3]_i_2_n_0
    SLICE_X56Y103        LUT6 (Prop_lut6_I5_O)        0.328     6.454 r  video_generator_inst/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000     6.454    video_generator_inst_n_7
    SLICE_X56Y103        FDRE                                         r  VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          1.489    -1.532    video_clk
    SLICE_X56Y103        FDRE                                         r  VGA_B_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.290ns (23.027%)  route 0.971ns (76.973%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.971     1.216    video_generator_inst/SW_IBUF[0]
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.261 r  video_generator_inst/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000     1.261    video_generator_inst_n_7
    SLICE_X56Y103        FDRE                                         r  VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.829    -0.844    video_clk
    SLICE_X56Y103        FDRE                                         r  VGA_B_reg[0]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_generator_inst/c_horizontal_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.045ns (3.355%)  route 1.296ns (96.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    video_generator_inst/locked
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.202     1.341    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[0]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_generator_inst/c_horizontal_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.045ns (3.355%)  route 1.296ns (96.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    video_generator_inst/locked
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.202     1.341    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[1]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_generator_inst/c_horizontal_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.045ns (3.355%)  route 1.296ns (96.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    video_generator_inst/locked
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.202     1.341    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[2]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_generator_inst/c_horizontal_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.045ns (3.355%)  route 1.296ns (96.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    video_generator_inst/locked
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.202     1.341    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[3]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_generator_inst/c_horizontal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.045ns (3.355%)  route 1.296ns (96.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    video_generator_inst/locked
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.202     1.341    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X57Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[4]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_generator_inst/c_horizontal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.045ns (3.355%)  route 1.296ns (96.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    video_generator_inst/locked
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.202     1.341    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[6]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_generator_inst/c_horizontal_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.045ns (3.355%)  route 1.296ns (96.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    video_generator_inst/locked
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.202     1.341    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[7]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_generator_inst/c_horizontal_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.045ns (3.355%)  route 1.296ns (96.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    video_generator_inst/locked
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.202     1.341    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[8]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            video_generator_inst/c_horizontal_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.045ns (3.355%)  route 1.296ns (96.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    video_generator_inst/locked
    SLICE_X57Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.139 r  video_generator_inst/c_horizontal[10]_i_1/O
                         net (fo=11, routed)          0.202     1.341    video_generator_inst/c_horizontal[10]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=45, routed)          0.830    -0.843    video_generator_inst/CLK
    SLICE_X56Y101        FDRE                                         r  video_generator_inst/c_horizontal_reg[9]/C





