
centos-preinstalled/vchiq_test:     file format elf32-littlearm


Disassembly of section .init:

0001120c <_init@@Base>:
   1120c:	push	{r3, lr}
   11210:	bl	14bc0 <_start@@Base+0x3c>
   11214:	pop	{r3, pc}

Disassembly of section .plt:

00011218 <pthread_mutex_unlock@plt-0x14>:
   11218:	push	{lr}		; (str lr, [sp, #-4]!)
   1121c:	ldr	lr, [pc, #4]	; 11228 <_init@@Base+0x1c>
   11220:	add	lr, pc, lr
   11224:	ldr	pc, [lr, #8]!
   11228:	ldrdeq	sl, [r1], -r8

0001122c <pthread_mutex_unlock@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #106496	; 0x1a000
   11234:	ldr	pc, [ip, #3544]!	; 0xdd8

00011238 <vcos_log_impl@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #106496	; 0x1a000
   11240:	ldr	pc, [ip, #3536]!	; 0xdd0

00011244 <raise@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #106496	; 0x1a000
   1124c:	ldr	pc, [ip, #3528]!	; 0xdc8

00011250 <sem_wait@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #106496	; 0x1a000
   11258:	ldr	pc, [ip, #3520]!	; 0xdc0

0001125c <vchiq_connect@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #106496	; 0x1a000
   11264:	ldr	pc, [ip, #3512]!	; 0xdb8

00011268 <vchiq_remove_service@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #106496	; 0x1a000
   11270:	ldr	pc, [ip, #3504]!	; 0xdb0

00011274 <strtol@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #106496	; 0x1a000
   1127c:	ldr	pc, [ip, #3496]!	; 0xda8

00011280 <sem_post@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #106496	; 0x1a000
   11288:	ldr	pc, [ip, #3488]!	; 0xda0

0001128c <pthread_mutex_destroy@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #106496	; 0x1a000
   11294:	ldr	pc, [ip, #3480]!	; 0xd98

00011298 <vchiq_initialise@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #106496	; 0x1a000
   112a0:	ldr	pc, [ip, #3472]!	; 0xd90

000112a4 <free@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #106496	; 0x1a000
   112ac:	ldr	pc, [ip, #3464]!	; 0xd88

000112b0 <pthread_mutex_lock@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #106496	; 0x1a000
   112b8:	ldr	pc, [ip, #3456]!	; 0xd80

000112bc <nanosleep@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #106496	; 0x1a000
   112c4:	ldr	pc, [ip, #3448]!	; 0xd78

000112c8 <vchiq_release_message@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #106496	; 0x1a000
   112d0:	ldr	pc, [ip, #3440]!	; 0xd70

000112d4 <vcos_init@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #106496	; 0x1a000
   112dc:	ldr	pc, [ip, #3432]!	; 0xd68

000112e0 <pthread_mutex_init@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #106496	; 0x1a000
   112e8:	ldr	pc, [ip, #3424]!	; 0xd60

000112ec <memcmp@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #106496	; 0x1a000
   112f4:	ldr	pc, [ip, #3416]!	; 0xd58

000112f8 <sleep@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #106496	; 0x1a000
   11300:	ldr	pc, [ip, #3408]!	; 0xd50

00011304 <__stack_chk_fail@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #106496	; 0x1a000
   1130c:	ldr	pc, [ip, #3400]!	; 0xd48

00011310 <vchi_service_open@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #106496	; 0x1a000
   11318:	ldr	pc, [ip, #3392]!	; 0xd40

0001131c <strcasecmp@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #106496	; 0x1a000
   11324:	ldr	pc, [ip, #3384]!	; 0xd38

00011328 <ioctl@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #106496	; 0x1a000
   11330:	ldr	pc, [ip, #3376]!	; 0xd30

00011334 <vchiq_add_service@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #106496	; 0x1a000
   1133c:	ldr	pc, [ip, #3368]!	; 0xd28

00011340 <vchi_msg_dequeue@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #106496	; 0x1a000
   11348:	ldr	pc, [ip, #3360]!	; 0xd20

0001134c <vchiq_queue_message@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #106496	; 0x1a000
   11354:	ldr	pc, [ip, #3352]!	; 0xd18

00011358 <sem_getvalue@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #106496	; 0x1a000
   11360:	ldr	pc, [ip, #3344]!	; 0xd10

00011364 <vchi_service_close@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #106496	; 0x1a000
   1136c:	ldr	pc, [ip, #3336]!	; 0xd08

00011370 <open64@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #106496	; 0x1a000
   11378:	ldr	pc, [ip, #3328]!	; 0xd00

0001137c <vchi_msg_queue@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #106496	; 0x1a000
   11384:	ldr	pc, [ip, #3320]!	; 0xcf8

00011388 <puts@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #106496	; 0x1a000
   11390:	ldr	pc, [ip, #3312]!	; 0xcf0

00011394 <malloc@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #106496	; 0x1a000
   1139c:	ldr	pc, [ip, #3304]!	; 0xce8

000113a0 <__libc_start_main@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #106496	; 0x1a000
   113a8:	ldr	pc, [ip, #3296]!	; 0xce0

000113ac <vchi_bulk_queue_receive@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #106496	; 0x1a000
   113b4:	ldr	pc, [ip, #3288]!	; 0xcd8

000113b8 <__gmon_start__@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #106496	; 0x1a000
   113c0:	ldr	pc, [ip, #3280]!	; 0xcd0

000113c4 <exit@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #106496	; 0x1a000
   113cc:	ldr	pc, [ip, #3272]!	; 0xcc8

000113d0 <vchiq_get_service_userdata@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #106496	; 0x1a000
   113d8:	ldr	pc, [ip, #3264]!	; 0xcc0

000113dc <vchiq_set_service_option@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #106496	; 0x1a000
   113e4:	ldr	pc, [ip, #3256]!	; 0xcb8

000113e8 <strlen@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #106496	; 0x1a000
   113f0:	ldr	pc, [ip, #3248]!	; 0xcb0

000113f4 <__errno_location@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #106496	; 0x1a000
   113fc:	ldr	pc, [ip, #3240]!	; 0xca8

00011400 <vcos_log_register@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #106496	; 0x1a000
   11408:	ldr	pc, [ip, #3232]!	; 0xca0

0001140c <sem_init@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #106496	; 0x1a000
   11414:	ldr	pc, [ip, #3224]!	; 0xc98

00011418 <memset@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #106496	; 0x1a000
   11420:	ldr	pc, [ip, #3216]!	; 0xc90

00011424 <vchiq_get_config@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #106496	; 0x1a000
   1142c:	ldr	pc, [ip, #3208]!	; 0xc88

00011430 <__printf_chk@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #106496	; 0x1a000
   11438:	ldr	pc, [ip, #3200]!	; 0xc80

0001143c <vchiq_shutdown@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #106496	; 0x1a000
   11444:	ldr	pc, [ip, #3192]!	; 0xc78

00011448 <vcos_pthreads_logging_assert@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #106496	; 0x1a000
   11450:	ldr	pc, [ip, #3184]!	; 0xc70

00011454 <vcos_pthreads_map_errno@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #106496	; 0x1a000
   1145c:	ldr	pc, [ip, #3176]!	; 0xc68

00011460 <vcos_getmicrosecs64_internal@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #106496	; 0x1a000
   11468:	ldr	pc, [ip, #3168]!	; 0xc60

0001146c <vchiq_queue_bulk_receive@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #106496	; 0x1a000
   11474:	ldr	pc, [ip, #3160]!	; 0xc58

00011478 <vchiq_queue_bulk_transmit@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #106496	; 0x1a000
   11480:	ldr	pc, [ip, #3152]!	; 0xc50

00011484 <vchi_bulk_queue_transmit@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #106496	; 0x1a000
   1148c:	ldr	pc, [ip, #3144]!	; 0xc48

00011490 <sem_destroy@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #106496	; 0x1a000
   11498:	ldr	pc, [ip, #3136]!	; 0xc40

0001149c <vchiq_bulk_transmit@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #106496	; 0x1a000
   114a4:	ldr	pc, [ip, #3128]!	; 0xc38

000114a8 <abort@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #106496	; 0x1a000
   114b0:	ldr	pc, [ip, #3120]!	; 0xc30

000114b4 <vchiq_open_service@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #106496	; 0x1a000
   114bc:	ldr	pc, [ip, #3112]!	; 0xc28

000114c0 <close@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #106496	; 0x1a000
   114c8:	ldr	pc, [ip, #3104]!	; 0xc20

000114cc <vchiq_close_service@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #106496	; 0x1a000
   114d4:	ldr	pc, [ip, #3096]!	; 0xc18

000114d8 <vcos_verify_bkpts_enabled@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #106496	; 0x1a000
   114e0:	ldr	pc, [ip, #3088]!	; 0xc10

Disassembly of section .text:

000114e4 <main@@Base>:
   114e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114e8:	sub	sp, sp, #180	; 0xb4
   114ec:	ldr	sl, [pc, #3360]	; 12214 <main@@Base+0xd30>
   114f0:	mov	r7, r0
   114f4:	ldr	r3, [pc, #3356]	; 12218 <main@@Base+0xd34>
   114f8:	mov	r6, r1
   114fc:	add	sl, pc, sl
   11500:	mov	r8, #0
   11504:	ldr	r3, [sl, r3]
   11508:	str	r3, [sp, #24]
   1150c:	ldr	r3, [r3]
   11510:	str	r3, [sp, #172]	; 0xac
   11514:	bl	112d4 <vcos_init@plt>
   11518:	ldr	r3, [pc, #3324]	; 1221c <main@@Base+0xd38>
   1151c:	cmp	r7, #1
   11520:	ldr	r3, [sl, r3]
   11524:	str	r8, [r3]
   11528:	ble	116d4 <main@@Base+0x1f0>
   1152c:	ldr	fp, [r6, #4]
   11530:	ldrb	r3, [fp]
   11534:	cmp	r3, #45	; 0x2d
   11538:	bne	116d4 <main@@Base+0x1f0>
   1153c:	ldr	r3, [pc, #3292]	; 12220 <main@@Base+0xd3c>
   11540:	mov	r4, #1
   11544:	str	r8, [sp, #36]	; 0x24
   11548:	add	r3, pc, r3
   1154c:	str	r3, [sp, #52]	; 0x34
   11550:	ldr	r3, [pc, #3276]	; 12224 <main@@Base+0xd40>
   11554:	str	r8, [sp, #32]
   11558:	add	r3, pc, r3
   1155c:	str	r3, [sp, #56]	; 0x38
   11560:	ldr	r3, [pc, #3264]	; 12228 <main@@Base+0xd44>
   11564:	str	r8, [sp, #28]
   11568:	add	r3, pc, r3
   1156c:	str	r3, [sp, #60]	; 0x3c
   11570:	ldr	r3, [pc, #3252]	; 1222c <main@@Base+0xd48>
   11574:	str	r8, [sp, #16]
   11578:	add	r3, pc, r3
   1157c:	str	r3, [sp, #44]	; 0x2c
   11580:	ldr	r3, [pc, #3240]	; 12230 <main@@Base+0xd4c>
   11584:	str	r8, [sp, #20]
   11588:	add	r3, pc, r3
   1158c:	str	r3, [sp, #48]	; 0x30
   11590:	ldr	r3, [pc, #3228]	; 12234 <main@@Base+0xd50>
   11594:	add	r3, pc, r3
   11598:	str	r3, [sp, #40]	; 0x28
   1159c:	b	115ec <main@@Base+0x108>
   115a0:	ldrb	r3, [fp, #2]
   115a4:	cmp	r3, #0
   115a8:	bne	116d8 <main@@Base+0x1f4>
   115ac:	ldr	r0, [r6, r5, lsl #2]
   115b0:	add	r4, r4, #2
   115b4:	ldr	r3, [pc, #3196]	; 12238 <main@@Base+0xd54>
   115b8:	cmp	r0, #0
   115bc:	add	r3, pc, r3
   115c0:	str	r0, [r3]
   115c4:	beq	116d4 <main@@Base+0x1f0>
   115c8:	bl	113e8 <strlen@plt>
   115cc:	cmp	r0, #4
   115d0:	bne	116d4 <main@@Base+0x1f0>
   115d4:	cmp	r7, r4
   115d8:	ble	11674 <main@@Base+0x190>
   115dc:	ldr	fp, [r6, r4, lsl #2]
   115e0:	ldrb	r3, [fp]
   115e4:	cmp	r3, #45	; 0x2d
   115e8:	bne	1177c <main@@Base+0x298>
   115ec:	ldrb	r9, [fp, #1]
   115f0:	add	r5, r4, #1
   115f4:	cmp	r9, #115	; 0x73
   115f8:	beq	115a0 <main@@Base+0xbc>
   115fc:	ldr	r1, [pc, #3128]	; 1223c <main@@Base+0xd58>
   11600:	mov	r0, fp
   11604:	add	r1, pc, r1
   11608:	bl	1131c <strcasecmp@plt>
   1160c:	cmp	r0, #0
   11610:	bne	116a4 <main@@Base+0x1c0>
   11614:	cmp	r9, #65	; 0x41
   11618:	bne	116f0 <main@@Base+0x20c>
   1161c:	ldrb	r3, [fp, #2]
   11620:	cmp	r3, #0
   11624:	moveq	r3, #4096	; 0x1000
   11628:	movne	r3, #32
   1162c:	ldr	r9, [pc, #3084]	; 12240 <main@@Base+0xd5c>
   11630:	mov	r1, #0
   11634:	ldr	r0, [r6, r5, lsl #2]
   11638:	mov	r2, #10
   1163c:	add	r9, pc, r9
   11640:	lsl	r5, r5, #2
   11644:	add	r5, r6, r5
   11648:	add	r4, r4, #3
   1164c:	str	r3, [r9, #20]
   11650:	bl	11274 <strtol@plt>
   11654:	mov	r1, #0
   11658:	mov	r2, #10
   1165c:	str	r0, [r9, #24]
   11660:	ldr	r0, [r5, #4]
   11664:	bl	11274 <strtol@plt>
   11668:	cmp	r7, r4
   1166c:	str	r0, [r9, #28]
   11670:	bgt	115dc <main@@Base+0xf8>
   11674:	ldr	r1, [sp, #20]
   11678:	ldr	r2, [sp, #16]
   1167c:	ldr	r0, [sp, #28]
   11680:	add	r3, r1, r2
   11684:	ldr	r1, [sp, #32]
   11688:	add	r3, r0, r3
   1168c:	ldr	r2, [sp, #36]	; 0x24
   11690:	add	r3, r1, r3
   11694:	add	r3, r2, r3
   11698:	cmp	r3, #1
   1169c:	beq	117d0 <main@@Base+0x2ec>
   116a0:	b	116d4 <main@@Base+0x1f0>
   116a4:	cmp	r9, #98	; 0x62
   116a8:	beq	116f8 <main@@Base+0x214>
   116ac:	cmp	r9, #99	; 0x63
   116b0:	bne	11754 <main@@Base+0x270>
   116b4:	ldrb	r1, [fp, #2]
   116b8:	cmp	r1, #0
   116bc:	beq	1172c <main@@Base+0x248>
   116c0:	ldr	r1, [pc, #2940]	; 12244 <main@@Base+0xd60>
   116c4:	mov	r2, fp
   116c8:	mov	r0, #1
   116cc:	add	r1, pc, r1
   116d0:	bl	11430 <__printf_chk@plt>
   116d4:	bl	14cb8 <_start@@Base+0x134>
   116d8:	ldr	r1, [pc, #2920]	; 12248 <main@@Base+0xd64>
   116dc:	mov	r0, fp
   116e0:	add	r1, pc, r1
   116e4:	bl	1131c <strcasecmp@plt>
   116e8:	cmp	r0, #0
   116ec:	bne	116c0 <main@@Base+0x1dc>
   116f0:	mov	r3, #32
   116f4:	b	1162c <main@@Base+0x148>
   116f8:	ldrb	r1, [fp, #2]
   116fc:	cmp	r1, #0
   11700:	bne	116c0 <main@@Base+0x1dc>
   11704:	ldr	r0, [r6, r5, lsl #2]
   11708:	mov	r2, #10
   1170c:	bl	11274 <strtol@plt>
   11710:	ldr	r3, [pc, #2868]	; 1224c <main@@Base+0xd68>
   11714:	mov	r1, #1
   11718:	add	r4, r4, #2
   1171c:	add	r3, pc, r3
   11720:	str	r1, [sp, #16]
   11724:	str	r0, [r3, #4]
   11728:	b	115d4 <main@@Base+0xf0>
   1172c:	mov	r2, #10
   11730:	ldr	r0, [r6, r5, lsl #2]
   11734:	bl	11274 <strtol@plt>
   11738:	ldr	r3, [pc, #2832]	; 12250 <main@@Base+0xd6c>
   1173c:	mov	r2, #1
   11740:	add	r4, r4, #2
   11744:	add	r3, pc, r3
   11748:	str	r2, [sp, #20]
   1174c:	str	r0, [r3, #4]
   11750:	b	115d4 <main@@Base+0xf0>
   11754:	cmp	r9, #101	; 0x65
   11758:	bne	13574 <main@@Base+0x2090>
   1175c:	ldrb	r2, [fp, #2]
   11760:	cmp	r2, #0
   11764:	bne	116c0 <main@@Base+0x1dc>
   11768:	ldr	r3, [pc, #2788]	; 12254 <main@@Base+0xd70>
   1176c:	mov	r4, r5
   11770:	add	r3, pc, r3
   11774:	str	r2, [r3, #48]	; 0x30
   11778:	b	115d4 <main@@Base+0xf0>
   1177c:	ldr	r2, [sp, #20]
   11780:	ldr	r0, [sp, #16]
   11784:	ldr	r1, [sp, #28]
   11788:	add	r3, r2, r0
   1178c:	ldr	r2, [sp, #32]
   11790:	add	r3, r3, r1
   11794:	ldr	r0, [sp, #36]	; 0x24
   11798:	add	r3, r2, r3
   1179c:	add	r3, r0, r3
   117a0:	cmp	r3, #1
   117a4:	bne	116d4 <main@@Base+0x1f0>
   117a8:	mov	r0, fp
   117ac:	mov	r1, #0
   117b0:	mov	r2, #10
   117b4:	add	r4, r4, #1
   117b8:	bl	11274 <strtol@plt>
   117bc:	ldr	r3, [pc, #2708]	; 12258 <main@@Base+0xd74>
   117c0:	cmp	r7, r4
   117c4:	add	r3, pc, r3
   117c8:	str	r0, [r3, #8]
   117cc:	bne	116d4 <main@@Base+0x1f0>
   117d0:	ldr	r4, [pc, #2692]	; 1225c <main@@Base+0xd78>
   117d4:	cmp	r8, #0
   117d8:	ldr	r0, [pc, #2688]	; 12260 <main@@Base+0xd7c>
   117dc:	add	r4, pc, r4
   117e0:	moveq	r8, #4
   117e4:	movne	r8, #5
   117e8:	add	r0, pc, r0
   117ec:	mov	r1, r4
   117f0:	str	r8, [r1, #48]!	; 0x30
   117f4:	bl	11400 <vcos_log_register@plt>
   117f8:	add	r0, r4, #3280	; 0xcd0
   117fc:	add	r0, r0, #8
   11800:	bl	14ee4 <_start@@Base+0x360>
   11804:	add	r0, r4, #3328	; 0xd00
   11808:	add	r0, r0, #12
   1180c:	bl	14ee4 <_start@@Base+0x360>
   11810:	add	r0, r4, #3152	; 0xc50
   11814:	mov	r1, #0
   11818:	bl	112e0 <pthread_mutex_init@plt>
   1181c:	cmp	r0, #0
   11820:	beq	11828 <main@@Base+0x344>
   11824:	bl	11454 <vcos_pthreads_map_errno@plt>
   11828:	ldr	r3, [sp, #16]
   1182c:	cmp	r3, #0
   11830:	bne	11884 <main@@Base+0x3a0>
   11834:	ldr	r2, [sp, #20]
   11838:	cmp	r2, #0
   1183c:	bne	11c00 <main@@Base+0x71c>
   11840:	ldr	r1, [sp, #28]
   11844:	cmp	r1, #0
   11848:	bne	11de4 <main@@Base+0x900>
   1184c:	ldr	r0, [sp, #32]
   11850:	cmp	r0, #0
   11854:	bne	124cc <main@@Base+0xfe8>
   11858:	ldr	r3, [sp, #36]	; 0x24
   1185c:	cmp	r3, #0
   11860:	bne	12aa4 <main@@Base+0x15c0>
   11864:	mvn	r0, #0
   11868:	ldr	r1, [sp, #24]
   1186c:	ldr	r2, [sp, #172]	; 0xac
   11870:	ldr	r3, [r1]
   11874:	cmp	r2, r3
   11878:	bne	13598 <main@@Base+0x20b4>
   1187c:	add	sp, sp, #180	; 0xb4
   11880:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11884:	ldr	r2, [pc, #2520]	; 12264 <main@@Base+0xd80>
   11888:	mov	r4, #0
   1188c:	ldr	r1, [pc, #2516]	; 12268 <main@@Base+0xd84>
   11890:	add	r2, pc, r2
   11894:	ldr	r3, [r2, #4]
   11898:	lsl	r3, r3, #10
   1189c:	str	r3, [r2, #4]
   118a0:	ldr	r2, [sl, r1]
   118a4:	add	r3, r3, #4080	; 0xff0
   118a8:	add	r6, r3, #15
   118ac:	sub	r9, r2, #4
   118b0:	str	r2, [sp, #16]
   118b4:	mov	r5, r9
   118b8:	mov	r0, r6
   118bc:	bl	11394 <malloc@plt>
   118c0:	cmp	r0, #0
   118c4:	str	r0, [r5, #4]!
   118c8:	beq	12eec <main@@Base+0x1a08>
   118cc:	add	r4, r4, #1
   118d0:	cmp	r4, #4
   118d4:	bne	118b8 <main@@Base+0x3d4>
   118d8:	ldr	fp, [pc, #2444]	; 1226c <main@@Base+0xd88>
   118dc:	mov	r6, #0
   118e0:	ldr	r2, [pc, #2440]	; 12270 <main@@Base+0xd8c>
   118e4:	ldr	r3, [pc, #2440]	; 12274 <main@@Base+0xd90>
   118e8:	add	fp, pc, fp
   118ec:	ldr	r5, [pc, #2436]	; 12278 <main@@Base+0xd94>
   118f0:	ldr	r7, [sp, #16]
   118f4:	add	r5, pc, r5
   118f8:	ldr	r4, [sl, r2]
   118fc:	ldr	r8, [sl, r3]
   11900:	mov	sl, fp
   11904:	str	fp, [sp, #20]
   11908:	ldr	r1, [fp, #20]
   1190c:	lsl	ip, r6, #2
   11910:	ldr	r2, [r7]
   11914:	sub	r3, r1, #1
   11918:	ldr	r0, [fp, #24]
   1191c:	bic	r3, r2, r3
   11920:	add	r3, r3, r0
   11924:	ldr	r0, [sl, #24]
   11928:	cmp	r2, r3
   1192c:	ldr	r2, [r7, #4]
   11930:	addhi	r3, r3, r1
   11934:	ldr	r1, [sl, #20]
   11938:	str	r3, [r4, r6, lsl #2]
   1193c:	sub	lr, r1, #1
   11940:	bic	lr, r2, lr
   11944:	add	r0, lr, r0
   11948:	cmp	r2, r0
   1194c:	addhi	r0, r0, r1
   11950:	ldr	r1, [sp, #20]
   11954:	str	r0, [r8, ip]
   11958:	ldr	r2, [r1, #4]
   1195c:	cmp	r2, #0
   11960:	ble	11988 <main@@Base+0x4a4>
   11964:	orr	ip, r6, #128	; 0x80
   11968:	mov	r1, #0
   1196c:	lsl	ip, ip, #24
   11970:	add	r2, r1, ip
   11974:	str	r2, [r3, r1]
   11978:	ldr	r2, [r5, #4]
   1197c:	add	r1, r1, #4
   11980:	cmp	r1, r2
   11984:	blt	11970 <main@@Base+0x48c>
   11988:	add	r6, r6, #1
   1198c:	mov	r1, #255	; 0xff
   11990:	bl	11418 <memset@plt>
   11994:	cmp	r6, #2
   11998:	add	r7, r7, #8
   1199c:	bne	11908 <main@@Base+0x424>
   119a0:	add	r0, sp, #76	; 0x4c
   119a4:	bl	11298 <vchiq_initialise@plt>
   119a8:	subs	r6, r0, #0
   119ac:	bne	130c4 <main@@Base+0x1be0>
   119b0:	ldr	r5, [pc, #2244]	; 1227c <main@@Base+0xd98>
   119b4:	ldr	r0, [sp, #76]	; 0x4c
   119b8:	bl	1125c <vchiq_connect@plt>
   119bc:	mov	r1, r6
   119c0:	add	r6, sp, #128	; 0x80
   119c4:	add	r5, pc, r5
   119c8:	mov	r2, #16
   119cc:	mov	r0, r6
   119d0:	bl	11418 <memset@plt>
   119d4:	ldr	r3, [r5]
   119d8:	mov	r2, #3
   119dc:	strh	r2, [sp, #142]	; 0x8e
   119e0:	strh	r2, [sp, #140]	; 0x8c
   119e4:	mov	r1, r6
   119e8:	ldrb	ip, [r3, #1]
   119ec:	add	r2, sp, #80	; 0x50
   119f0:	ldrb	r7, [r3]
   119f4:	ldrb	r0, [r3, #3]
   119f8:	ldrb	r6, [r3, #2]
   119fc:	lsl	ip, ip, #16
   11a00:	ldr	lr, [pc, #2168]	; 12280 <main@@Base+0xd9c>
   11a04:	orr	ip, ip, r7, lsl #24
   11a08:	ldr	r3, [pc, #2164]	; 12284 <main@@Base+0xda0>
   11a0c:	orr	ip, ip, r0
   11a10:	ldr	r0, [sp, #76]	; 0x4c
   11a14:	add	lr, pc, lr
   11a18:	add	r3, pc, r3
   11a1c:	orr	ip, ip, r6, lsl #8
   11a20:	str	lr, [sp, #132]	; 0x84
   11a24:	str	ip, [sp, #128]	; 0x80
   11a28:	str	r3, [sp, #136]	; 0x88
   11a2c:	bl	114b4 <vchiq_open_service@plt>
   11a30:	cmp	r0, #0
   11a34:	bne	130f0 <main@@Base+0x1c0c>
   11a38:	ldr	r6, [pc, #2120]	; 12288 <main@@Base+0xda4>
   11a3c:	mov	r0, #1
   11a40:	ldr	r1, [pc, #2116]	; 1228c <main@@Base+0xda8>
   11a44:	add	r6, pc, r6
   11a48:	ldr	r2, [r5]
   11a4c:	add	r1, pc, r1
   11a50:	ldr	r7, [pc, #2104]	; 12290 <main@@Base+0xdac>
   11a54:	ldmib	r6, {r3, ip}
   11a58:	add	r7, pc, r7
   11a5c:	str	ip, [sp]
   11a60:	bl	11430 <__printf_chk@plt>
   11a64:	ldr	r3, [r6, #48]	; 0x30
   11a68:	add	r1, sp, #96	; 0x60
   11a6c:	mov	r2, #1
   11a70:	ldr	r0, [sp, #80]	; 0x50
   11a74:	str	r3, [r6, #16]
   11a78:	mov	r3, #40	; 0x28
   11a7c:	str	r6, [sp, #96]	; 0x60
   11a80:	str	r3, [sp, #100]	; 0x64
   11a84:	bl	1134c <vchiq_queue_message@plt>
   11a88:	add	r0, r7, #3280	; 0xcd0
   11a8c:	add	r0, r0, #8
   11a90:	bl	14ea0 <_start@@Base+0x31c>
   11a94:	ldr	r5, [r7, #3184]	; 0xc70
   11a98:	cmp	r5, #0
   11a9c:	bne	13004 <main@@Base+0x1b20>
   11aa0:	ldr	r6, [r6, #8]
   11aa4:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   11aa8:	ldr	sl, [pc, #2020]	; 12294 <main@@Base+0xdb0>
   11aac:	cmp	r6, #2
   11ab0:	movge	r6, #2
   11ab4:	add	sl, pc, sl
   11ab8:	str	r0, [sp, #20]
   11abc:	add	r0, r7, #3152	; 0xc50
   11ac0:	ldr	r7, [pc, #2000]	; 12298 <main@@Base+0xdb4>
   11ac4:	bl	112b0 <pthread_mutex_lock@plt>
   11ac8:	ldr	r3, [pc, #1996]	; 1229c <main@@Base+0xdb8>
   11acc:	ldr	r0, [pc, #1996]	; 122a0 <main@@Base+0xdbc>
   11ad0:	add	r7, pc, r7
   11ad4:	ldr	r1, [pc, #1992]	; 122a4 <main@@Base+0xdc0>
   11ad8:	add	r2, r7, #48	; 0x30
   11adc:	add	r3, pc, r3
   11ae0:	add	r0, pc, r0
   11ae4:	add	r1, pc, r1
   11ae8:	str	r2, [sp, #32]
   11aec:	str	r3, [sp, #36]	; 0x24
   11af0:	str	r0, [sp, #28]
   11af4:	str	r1, [sp, #40]	; 0x28
   11af8:	cmp	r5, r6
   11afc:	bge	11b54 <main@@Base+0x670>
   11b00:	ldr	r2, [pc, #1952]	; 122a8 <main@@Base+0xdc4>
   11b04:	mov	r3, r5
   11b08:	ldr	r0, [sp, #80]	; 0x50
   11b0c:	lsl	fp, r5, #2
   11b10:	add	r2, pc, r2
   11b14:	ldr	r1, [r4, r5, lsl #2]
   11b18:	ldr	r2, [r2, #4]
   11b1c:	bl	11478 <vchiq_queue_bulk_transmit@plt>
   11b20:	ldr	r3, [r7, #48]	; 0x30
   11b24:	cmp	r3, #4
   11b28:	bhi	121a0 <main@@Base+0xcbc>
   11b2c:	ldr	ip, [pc, #1912]	; 122ac <main@@Base+0xdc8>
   11b30:	ldr	r2, [sl, #16]
   11b34:	add	ip, pc, ip
   11b38:	cmp	r2, #0
   11b3c:	ldr	r3, [ip, #3328]	; 0xd00
   11b40:	add	r3, r3, #1
   11b44:	str	r3, [ip, #3328]	; 0xd00
   11b48:	bne	12164 <main@@Base+0xc80>
   11b4c:	add	r5, r5, #1
   11b50:	b	11af8 <main@@Base+0x614>
   11b54:	ldr	r4, [pc, #1876]	; 122b0 <main@@Base+0xdcc>
   11b58:	add	r4, pc, r4
   11b5c:	add	r0, r4, #3152	; 0xc50
   11b60:	bl	1122c <pthread_mutex_unlock@plt>
   11b64:	ldr	r3, [r4, #48]	; 0x30
   11b68:	cmp	r3, #4
   11b6c:	bhi	12de8 <main@@Base+0x1904>
   11b70:	ldr	r0, [pc, #1852]	; 122b4 <main@@Base+0xdd0>
   11b74:	ldr	r3, [sp, #16]
   11b78:	add	r0, pc, r0
   11b7c:	add	r0, r0, #3328	; 0xd00
   11b80:	add	r4, r3, #12
   11b84:	add	r0, r0, #12
   11b88:	bl	14ea0 <_start@@Base+0x31c>
   11b8c:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   11b90:	mov	r5, r0
   11b94:	ldr	r0, [r9, #4]!
   11b98:	bl	112a4 <free@plt>
   11b9c:	cmp	r9, r4
   11ba0:	bne	11b94 <main@@Base+0x6b0>
   11ba4:	ldr	r0, [sp, #80]	; 0x50
   11ba8:	bl	11268 <vchiq_remove_service@plt>
   11bac:	ldr	r0, [pc, #1796]	; 122b8 <main@@Base+0xdd4>
   11bb0:	add	r0, pc, r0
   11bb4:	ldr	r2, [r0, #48]	; 0x30
   11bb8:	cmp	r2, #4
   11bbc:	bhi	12dd0 <main@@Base+0x18ec>
   11bc0:	ldr	r0, [sp, #76]	; 0x4c
   11bc4:	bl	1143c <vchiq_shutdown@plt>
   11bc8:	ldr	r4, [pc, #1772]	; 122bc <main@@Base+0xdd8>
   11bcc:	ldr	r3, [pc, #1772]	; 122c0 <main@@Base+0xddc>
   11bd0:	ldr	r1, [sp, #20]
   11bd4:	add	r4, pc, r4
   11bd8:	add	r3, pc, r3
   11bdc:	rsb	r0, r1, r5
   11be0:	ldr	r1, [r3, #8]
   11be4:	bl	18060 <_start@@Base+0x34dc>
   11be8:	mov	r1, r4
   11bec:	mov	r2, r0
   11bf0:	mov	r0, #1
   11bf4:	bl	11430 <__printf_chk@plt>
   11bf8:	mov	r0, #0
   11bfc:	b	11868 <main@@Base+0x384>
   11c00:	ldr	r3, [pc, #1724]	; 122c4 <main@@Base+0xde0>
   11c04:	mov	r8, #0
   11c08:	ldr	r1, [pc, #1720]	; 122c8 <main@@Base+0xde4>
   11c0c:	mov	r6, #5
   11c10:	add	r3, pc, r3
   11c14:	ldr	r0, [sp, #16]
   11c18:	add	r1, pc, r1
   11c1c:	ldr	r5, [pc, #1704]	; 122cc <main@@Base+0xde8>
   11c20:	ldr	r2, [r3, #4]
   11c24:	ldr	r7, [pc, #1700]	; 122d0 <main@@Base+0xdec>
   11c28:	add	r5, pc, r5
   11c2c:	cmp	r2, #3
   11c30:	str	r0, [r1, #3380]	; 0xd34
   11c34:	add	r7, pc, r7
   11c38:	movle	r2, #4
   11c3c:	strle	r2, [r3, #4]
   11c40:	ldr	r3, [pc, #1576]	; 12270 <main@@Base+0xd8c>
   11c44:	ldr	r4, [sl, r3]
   11c48:	ldr	r9, [r5, #4]
   11c4c:	mov	r0, r9
   11c50:	bl	11394 <malloc@plt>
   11c54:	cmp	r0, #0
   11c58:	str	r0, [r4, r8, lsl #2]
   11c5c:	beq	1301c <main@@Base+0x1b38>
   11c60:	cmp	r9, #4
   11c64:	str	r6, [r0]
   11c68:	orrgt	r1, r8, #128	; 0x80
   11c6c:	movgt	r3, #4
   11c70:	lslgt	r1, r1, #24
   11c74:	ble	11c90 <main@@Base+0x7ac>
   11c78:	add	r2, r3, r1
   11c7c:	str	r2, [r0, #4]!
   11c80:	ldr	r2, [r7, #4]
   11c84:	add	r3, r3, #4
   11c88:	cmp	r3, r2
   11c8c:	blt	11c78 <main@@Base+0x794>
   11c90:	add	r8, r8, #1
   11c94:	cmp	r8, #2
   11c98:	bne	11c48 <main@@Base+0x764>
   11c9c:	add	r0, sp, #72	; 0x48
   11ca0:	bl	11298 <vchiq_initialise@plt>
   11ca4:	subs	r5, r0, #0
   11ca8:	bne	1311c <main@@Base+0x1c38>
   11cac:	ldr	r7, [pc, #1568]	; 122d4 <main@@Base+0xdf0>
   11cb0:	ldr	r0, [sp, #72]	; 0x48
   11cb4:	bl	1125c <vchiq_connect@plt>
   11cb8:	mov	r1, r5
   11cbc:	add	r5, sp, #128	; 0x80
   11cc0:	add	r7, pc, r7
   11cc4:	mov	r2, #16
   11cc8:	ldr	r6, [pc, #1544]	; 122d8 <main@@Base+0xdf4>
   11ccc:	mov	r0, r5
   11cd0:	bl	11418 <memset@plt>
   11cd4:	ldr	r3, [r7]
   11cd8:	mov	r1, r5
   11cdc:	ldr	lr, [pc, #1528]	; 122dc <main@@Base+0xdf8>
   11ce0:	add	r2, sp, #76	; 0x4c
   11ce4:	mov	ip, #3
   11ce8:	ldrb	r0, [r3, #1]
   11cec:	add	lr, pc, lr
   11cf0:	ldrb	r9, [r3]
   11cf4:	add	r6, pc, r6
   11cf8:	ldrb	r5, [r3, #2]
   11cfc:	ldrb	r8, [r3, #3]
   11d00:	lsl	r0, r0, #16
   11d04:	orr	r3, r0, r9, lsl #24
   11d08:	ldr	r0, [sp, #72]	; 0x48
   11d0c:	orr	r3, r3, r8
   11d10:	str	r6, [sp, #132]	; 0x84
   11d14:	orr	r3, r3, r5, lsl #8
   11d18:	str	lr, [sp, #136]	; 0x88
   11d1c:	str	r3, [sp, #128]	; 0x80
   11d20:	strh	ip, [sp, #140]	; 0x8c
   11d24:	strh	ip, [sp, #142]	; 0x8e
   11d28:	bl	114b4 <vchiq_open_service@plt>
   11d2c:	subs	r5, r0, #0
   11d30:	bne	1312c <main@@Base+0x1c48>
   11d34:	ldr	r6, [pc, #1444]	; 122e0 <main@@Base+0xdfc>
   11d38:	mov	r0, #1
   11d3c:	ldr	r1, [pc, #1440]	; 122e4 <main@@Base+0xe00>
   11d40:	add	r6, pc, r6
   11d44:	ldr	r2, [r7]
   11d48:	add	r1, pc, r1
   11d4c:	ldmib	r6, {r3, ip}
   11d50:	str	ip, [sp]
   11d54:	bl	11430 <__printf_chk@plt>
   11d58:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   11d5c:	ldr	r3, [r6, #8]
   11d60:	cmp	r3, #0
   11d64:	mov	r9, r0
   11d68:	ble	12e24 <main@@Base+0x1940>
   11d6c:	ldr	r8, [pc, #1396]	; 122e8 <main@@Base+0xe04>
   11d70:	add	r7, sp, #80	; 0x50
   11d74:	add	r8, pc, r8
   11d78:	b	11d98 <main@@Base+0x8b4>
   11d7c:	ldr	r2, [r8, #3184]	; 0xc70
   11d80:	cmp	r2, #0
   11d84:	bne	12ed8 <main@@Base+0x19f4>
   11d88:	ldr	r3, [r6, #8]
   11d8c:	add	r5, r5, #1
   11d90:	cmp	r5, r3
   11d94:	bge	12e24 <main@@Base+0x1940>
   11d98:	and	r3, r5, #1
   11d9c:	ldr	ip, [r6, #4]
   11da0:	ldr	r0, [sp, #76]	; 0x4c
   11da4:	mov	r1, r7
   11da8:	ldr	r3, [r4, r3, lsl #2]
   11dac:	mov	r2, #1
   11db0:	str	ip, [sp, #84]	; 0x54
   11db4:	str	r3, [sp, #80]	; 0x50
   11db8:	bl	1134c <vchiq_queue_message@plt>
   11dbc:	cmp	r0, #0
   11dc0:	beq	11d7c <main@@Base+0x898>
   11dc4:	ldr	r0, [pc, #1312]	; 122ec <main@@Base+0xe08>
   11dc8:	add	r0, pc, r0
   11dcc:	bl	11388 <puts@plt>
   11dd0:	ldr	r0, [sp, #76]	; 0x4c
   11dd4:	bl	11268 <vchiq_remove_service@plt>
   11dd8:	ldr	r0, [sp, #72]	; 0x48
   11ddc:	bl	1143c <vchiq_shutdown@plt>
   11de0:	b	11864 <main@@Base+0x380>
   11de4:	ldr	r4, [pc, #1284]	; 122f0 <main@@Base+0xe0c>
   11de8:	mov	r0, #1
   11dec:	ldr	r1, [pc, #1280]	; 122f4 <main@@Base+0xe10>
   11df0:	add	r4, pc, r4
   11df4:	add	r1, pc, r1
   11df8:	ldr	r2, [r4, #8]
   11dfc:	bl	11430 <__printf_chk@plt>
   11e00:	ldr	r3, [r4, #8]
   11e04:	cmp	r3, #0
   11e08:	ble	11bf8 <main@@Base+0x714>
   11e0c:	ldr	r2, [pc, #1252]	; 122f8 <main@@Base+0xe14>
   11e10:	add	fp, sp, #64	; 0x40
   11e14:	ldr	r3, [pc, #1248]	; 122fc <main@@Base+0xe18>
   11e18:	add	r2, pc, r2
   11e1c:	str	r2, [sp, #28]
   11e20:	add	r3, pc, r3
   11e24:	add	r2, r2, #2112	; 0x840
   11e28:	str	r3, [sp, #32]
   11e2c:	add	r3, r3, #2112	; 0x840
   11e30:	ldr	sl, [sp, #20]
   11e34:	add	r2, r2, #12
   11e38:	add	r3, r3, #12
   11e3c:	str	r2, [sp, #36]	; 0x24
   11e40:	str	r3, [sp, #20]
   11e44:	ldr	r4, [pc, #1204]	; 12300 <main@@Base+0xe1c>
   11e48:	add	sl, sl, #1
   11e4c:	ldr	r1, [pc, #1200]	; 12304 <main@@Base+0xe20>
   11e50:	mov	r0, #1
   11e54:	add	r4, pc, r4
   11e58:	mov	r2, sl
   11e5c:	add	r1, pc, r1
   11e60:	add	r5, r4, #24
   11e64:	bl	11430 <__printf_chk@plt>
   11e68:	mov	r1, #0
   11e6c:	mov	r2, r1
   11e70:	mov	r0, r5
   11e74:	bl	1140c <sem_init@plt>
   11e78:	subs	r1, r0, #0
   11e7c:	bne	11ee4 <main@@Base+0xa00>
   11e80:	mov	r0, r4
   11e84:	bl	112e0 <pthread_mutex_init@plt>
   11e88:	cmp	r0, #0
   11e8c:	bne	11f80 <main@@Base+0xa9c>
   11e90:	ldr	r3, [pc, #1136]	; 12308 <main@@Base+0xe24>
   11e94:	add	r3, pc, r3
   11e98:	ldr	r3, [r3, #44]	; 0x2c
   11e9c:	cmn	r3, #1
   11ea0:	beq	11f40 <main@@Base+0xa5c>
   11ea4:	mov	r0, fp
   11ea8:	bl	11298 <vchiq_initialise@plt>
   11eac:	cmp	r0, #0
   11eb0:	beq	11eec <main@@Base+0xa08>
   11eb4:	ldr	r0, [pc, #1104]	; 1230c <main@@Base+0xe28>
   11eb8:	add	r0, pc, r0
   11ebc:	ldr	r3, [r0, #48]	; 0x30
   11ec0:	cmp	r3, #1
   11ec4:	bls	11864 <main@@Base+0x380>
   11ec8:	ldr	r2, [pc, #1088]	; 12310 <main@@Base+0xe2c>
   11ecc:	add	r0, r0, #48	; 0x30
   11ed0:	mov	r1, #2
   11ed4:	mov	r3, #872	; 0x368
   11ed8:	add	r2, pc, r2
   11edc:	bl	11238 <vcos_log_impl@plt>
   11ee0:	b	11864 <main@@Base+0x380>
   11ee4:	bl	11454 <vcos_pthreads_map_errno@plt>
   11ee8:	b	11e90 <main@@Base+0x9ac>
   11eec:	ldr	r0, [pc, #1056]	; 12314 <main@@Base+0xe30>
   11ef0:	add	r0, pc, r0
   11ef4:	ldr	r3, [r0, #48]	; 0x30
   11ef8:	cmp	r3, #4
   11efc:	bhi	12094 <main@@Base+0xbb0>
   11f00:	ldr	r0, [sp, #64]	; 0x40
   11f04:	bl	1125c <vchiq_connect@plt>
   11f08:	cmp	r0, #0
   11f0c:	beq	11f98 <main@@Base+0xab4>
   11f10:	ldr	r0, [pc, #1024]	; 12318 <main@@Base+0xe34>
   11f14:	add	r0, pc, r0
   11f18:	ldr	r3, [r0, #48]	; 0x30
   11f1c:	cmp	r3, #1
   11f20:	bls	11864 <main@@Base+0x380>
   11f24:	ldr	r2, [pc, #1008]	; 1231c <main@@Base+0xe38>
   11f28:	add	r0, r0, #48	; 0x30
   11f2c:	mov	r1, #2
   11f30:	movw	r3, #873	; 0x369
   11f34:	add	r2, pc, r2
   11f38:	bl	11238 <vcos_log_impl@plt>
   11f3c:	b	11864 <main@@Base+0x380>
   11f40:	mov	r0, fp
   11f44:	bl	11298 <vchiq_initialise@plt>
   11f48:	cmp	r0, #0
   11f4c:	beq	12034 <main@@Base+0xb50>
   11f50:	ldr	r0, [pc, #968]	; 12320 <main@@Base+0xe3c>
   11f54:	add	r0, pc, r0
   11f58:	ldr	r3, [r0, #48]	; 0x30
   11f5c:	cmp	r3, #1
   11f60:	bls	11864 <main@@Base+0x380>
   11f64:	ldr	r2, [pc, #952]	; 12324 <main@@Base+0xe40>
   11f68:	add	r0, r0, #48	; 0x30
   11f6c:	mov	r1, #2
   11f70:	movw	r3, #777	; 0x309
   11f74:	add	r2, pc, r2
   11f78:	bl	11238 <vcos_log_impl@plt>
   11f7c:	b	11864 <main@@Base+0x380>
   11f80:	bl	11454 <vcos_pthreads_map_errno@plt>
   11f84:	cmp	r0, #0
   11f88:	beq	11e90 <main@@Base+0x9ac>
   11f8c:	mov	r0, r5
   11f90:	bl	11490 <sem_destroy@plt>
   11f94:	b	11e90 <main@@Base+0x9ac>
   11f98:	ldr	r0, [pc, #904]	; 12328 <main@@Base+0xe44>
   11f9c:	add	r0, pc, r0
   11fa0:	ldr	r3, [r0, #48]	; 0x30
   11fa4:	cmp	r3, #4
   11fa8:	bhi	12a88 <main@@Base+0x15a4>
   11fac:	ldr	r4, [pc, #888]	; 1232c <main@@Base+0xe48>
   11fb0:	add	r5, sp, #80	; 0x50
   11fb4:	mov	r3, #0
   11fb8:	mov	r2, #16
   11fbc:	add	r4, pc, r4
   11fc0:	mov	r1, r3
   11fc4:	mov	r0, r5
   11fc8:	str	r3, [r4, #3384]	; 0xd38
   11fcc:	bl	11418 <memset@plt>
   11fd0:	ldr	r3, [pc, #856]	; 12330 <main@@Base+0xe4c>
   11fd4:	mov	r1, r5
   11fd8:	ldr	r0, [sp, #64]	; 0x40
   11fdc:	add	r2, sp, #68	; 0x44
   11fe0:	add	r3, pc, r3
   11fe4:	movw	ip, #28210	; 0x6e32
   11fe8:	str	r3, [sp, #84]	; 0x54
   11fec:	movt	ip, #26229	; 0x6675
   11ff0:	mov	r3, #3
   11ff4:	str	ip, [sp, #80]	; 0x50
   11ff8:	strh	r3, [sp, #92]	; 0x5c
   11ffc:	strh	r3, [sp, #94]	; 0x5e
   12000:	bl	114b4 <vchiq_open_service@plt>
   12004:	ldr	r3, [r4, #48]	; 0x30
   12008:	cmp	r0, #0
   1200c:	beq	120b0 <main@@Base+0xbcc>
   12010:	cmp	r3, #1
   12014:	bls	11864 <main@@Base+0x380>
   12018:	ldr	r2, [pc, #788]	; 12334 <main@@Base+0xe50>
   1201c:	add	r0, r4, #48	; 0x30
   12020:	mov	r1, #2
   12024:	movw	r3, #878	; 0x36e
   12028:	add	r2, pc, r2
   1202c:	bl	11238 <vcos_log_impl@plt>
   12030:	b	11864 <main@@Base+0x380>
   12034:	ldr	r0, [pc, #764]	; 12338 <main@@Base+0xe54>
   12038:	add	r0, pc, r0
   1203c:	ldr	r3, [r0, #48]	; 0x30
   12040:	cmp	r3, #4
   12044:	bhi	12db4 <main@@Base+0x18d0>
   12048:	add	r4, sp, #128	; 0x80
   1204c:	ldr	r0, [sp, #64]	; 0x40
   12050:	mov	r1, #19
   12054:	mov	r2, r4
   12058:	bl	11424 <vchiq_get_config@plt>
   1205c:	cmp	r0, #0
   12060:	beq	121b8 <main@@Base+0xcd4>
   12064:	ldr	r0, [pc, #720]	; 1233c <main@@Base+0xe58>
   12068:	add	r0, pc, r0
   1206c:	ldr	r3, [r0, #48]	; 0x30
   12070:	cmp	r3, #1
   12074:	bls	11864 <main@@Base+0x380>
   12078:	ldr	r2, [pc, #704]	; 12340 <main@@Base+0xe5c>
   1207c:	add	r0, r0, #48	; 0x30
   12080:	mov	r1, #2
   12084:	movw	r3, #778	; 0x30a
   12088:	add	r2, pc, r2
   1208c:	bl	11238 <vcos_log_impl@plt>
   12090:	b	11864 <main@@Base+0x380>
   12094:	ldr	r2, [pc, #680]	; 12344 <main@@Base+0xe60>
   12098:	add	r0, r0, #48	; 0x30
   1209c:	mov	r1, #5
   120a0:	mov	r3, #872	; 0x368
   120a4:	add	r2, pc, r2
   120a8:	bl	11238 <vcos_log_impl@plt>
   120ac:	b	11f00 <main@@Base+0xa1c>
   120b0:	cmp	r3, #4
   120b4:	bhi	12f14 <main@@Base+0x1a30>
   120b8:	ldr	r3, [pc, #648]	; 12348 <main@@Base+0xe64>
   120bc:	add	r3, pc, r3
   120c0:	ldr	r2, [r3, #40]	; 0x28
   120c4:	ldr	r3, [r3, #44]	; 0x2c
   120c8:	cmp	r2, r3
   120cc:	blt	12d44 <main@@Base+0x1860>
   120d0:	ldr	r7, [pc, #628]	; 1234c <main@@Base+0xe68>
   120d4:	mov	r5, #1
   120d8:	ldr	r9, [pc, #624]	; 12350 <main@@Base+0xe6c>
   120dc:	add	r7, pc, r7
   120e0:	ldr	r0, [pc, #620]	; 12354 <main@@Base+0xe70>
   120e4:	add	r8, r7, #48	; 0x30
   120e8:	add	r9, pc, r9
   120ec:	add	r0, pc, r0
   120f0:	bl	11388 <puts@plt>
   120f4:	str	sl, [sp, #40]	; 0x28
   120f8:	str	fp, [sp, #44]	; 0x2c
   120fc:	mov	sl, #32
   12100:	mov	r3, #6
   12104:	str	r3, [sp, #16]
   12108:	and	r6, sl, #31
   1210c:	mov	r4, #6
   12110:	mov	fp, #32
   12114:	b	12124 <main@@Base+0xc40>
   12118:	subs	r4, r4, #1
   1211c:	asr	fp, fp, #1
   12120:	beq	12b88 <main@@Base+0x16a4>
   12124:	ldr	r0, [sp, #68]	; 0x44
   12128:	mov	r1, r5
   1212c:	and	r2, fp, #31
   12130:	mov	r3, r6
   12134:	bl	179f0 <_start@@Base+0x2e6c>
   12138:	cmp	r0, #0
   1213c:	bne	12d84 <main@@Base+0x18a0>
   12140:	ldr	r3, [r7, #48]	; 0x30
   12144:	cmp	r3, #4
   12148:	bls	12118 <main@@Base+0xc34>
   1214c:	mov	r0, r8
   12150:	mov	r1, #5
   12154:	mov	r2, r9
   12158:	movw	r3, #891	; 0x37b
   1215c:	bl	11238 <vcos_log_impl@plt>
   12160:	b	12118 <main@@Base+0xc34>
   12164:	ldr	r1, [r8, fp]
   12168:	mov	r3, r5
   1216c:	ldr	r2, [sl, #4]
   12170:	ldr	r0, [sp, #80]	; 0x50
   12174:	str	ip, [sp, #12]
   12178:	bl	1146c <vchiq_queue_bulk_receive@plt>
   1217c:	ldr	ip, [sp, #12]
   12180:	ldr	r3, [ip, #48]	; 0x30
   12184:	cmp	r3, #4
   12188:	bhi	12f74 <main@@Base+0x1a90>
   1218c:	ldr	r2, [sp, #28]
   12190:	ldr	r3, [r2, #3336]	; 0xd08
   12194:	add	r3, r3, #1
   12198:	str	r3, [r2, #3336]	; 0xd08
   1219c:	b	11b4c <main@@Base+0x668>
   121a0:	ldr	r0, [sp, #32]
   121a4:	mov	r1, #5
   121a8:	ldr	r2, [sp, #36]	; 0x24
   121ac:	mov	r3, r5
   121b0:	bl	11238 <vcos_log_impl@plt>
   121b4:	b	11b2c <main@@Base+0x648>
   121b8:	ldr	r0, [pc, #408]	; 12358 <main@@Base+0xe74>
   121bc:	add	r0, pc, r0
   121c0:	ldr	r3, [r0, #48]	; 0x30
   121c4:	cmp	r3, #4
   121c8:	bhi	12f8c <main@@Base+0x1aa8>
   121cc:	ldr	r0, [sp, #64]	; 0x40
   121d0:	mov	r1, #21
   121d4:	mov	r2, r4
   121d8:	bl	11424 <vchiq_get_config@plt>
   121dc:	cmn	r0, #1
   121e0:	beq	12fa8 <main@@Base+0x1ac4>
   121e4:	ldr	r0, [pc, #368]	; 1235c <main@@Base+0xe78>
   121e8:	add	r0, pc, r0
   121ec:	ldr	r3, [r0, #48]	; 0x30
   121f0:	cmp	r3, #1
   121f4:	bls	11864 <main@@Base+0x380>
   121f8:	ldr	r2, [pc, #352]	; 12360 <main@@Base+0xe7c>
   121fc:	add	r0, r0, #48	; 0x30
   12200:	mov	r1, #2
   12204:	movw	r3, #779	; 0x30b
   12208:	add	r2, pc, r2
   1220c:	bl	11238 <vcos_log_impl@plt>
   12210:	b	11864 <main@@Base+0x380>
   12214:	strdeq	sl, [r1], -ip
   12218:	strdeq	r0, [r0], -r4
   1221c:	andeq	r0, r0, r0, lsl #2
   12220:	andeq	sl, r1, r0, asr #23
   12224:			; <UNDEFINED> instruction: 0x0001abb0
   12228:	andeq	sl, r1, r0, lsr #23
   1222c:	muleq	r1, r0, fp
   12230:	andeq	sl, r1, r0, lsl #23
   12234:	andeq	sl, r1, r4, ror fp
   12238:	muleq	r1, r0, fp
   1223c:	andeq	r7, r0, ip, asr #31
   12240:	andeq	sl, r1, ip, asr #21
   12244:			; <UNDEFINED> instruction: 0x00007fb8
   12248:	strdeq	r7, [r0], -r0
   1224c:	andeq	sl, r1, ip, ror #19
   12250:	andeq	sl, r1, r4, asr #19
   12254:	muleq	r1, r8, r9
   12258:	andeq	sl, r1, r4, asr #18
   1225c:	andeq	sl, r1, r8, ror r9
   12260:			; <UNDEFINED> instruction: 0x00007eb4
   12264:	andeq	sl, r1, r8, ror r8
   12268:	andeq	r0, r0, r4, lsl #2
   1226c:	andeq	sl, r1, r0, lsr #16
   12270:	andeq	r0, r0, r8, lsl #2
   12274:	strdeq	r0, [r0], -ip
   12278:	andeq	sl, r1, r4, lsl r8
   1227c:	andeq	sl, r1, r8, lsl #15
   12280:	andeq	r5, r0, r8, asr r8
   12284:	andeq	r7, r0, r0, asr #25
   12288:	andeq	sl, r1, r4, asr #13
   1228c:	andeq	r7, r0, r8, asr #25
   12290:	strdeq	sl, [r1], -ip
   12294:	andeq	sl, r1, r4, asr r6
   12298:	andeq	sl, r1, r4, lsl #13
   1229c:	andeq	r7, r0, r0, lsl #25
   122a0:	andeq	sl, r1, r4, ror r6
   122a4:	muleq	r0, r8, ip
   122a8:	strdeq	sl, [r1], -r8
   122ac:	andeq	sl, r1, r0, lsr #12
   122b0:	strdeq	sl, [r1], -ip
   122b4:	ldrdeq	sl, [r1], -ip
   122b8:	andeq	sl, r1, r4, lsr #11
   122bc:	andeq	r7, r0, ip, lsl ip
   122c0:	andeq	sl, r1, r0, lsr r5
   122c4:	strdeq	sl, [r1], -r8
   122c8:	andeq	sl, r1, ip, lsr r5
   122cc:	andeq	sl, r1, r0, ror #9
   122d0:	ldrdeq	sl, [r1], -r4
   122d4:	andeq	sl, r1, ip, lsl #9
   122d8:	andeq	r5, r0, r8, ror r5
   122dc:	andeq	r7, r0, ip, ror #19
   122e0:	andeq	sl, r1, r8, asr #7
   122e4:	andeq	r7, r0, ip, asr #21
   122e8:	andeq	sl, r1, r0, ror #7
   122ec:	andeq	r7, r0, r0, lsl #21
   122f0:	andeq	sl, r1, r8, lsl r3
   122f4:	andeq	r7, r0, r0, lsl #21
   122f8:	andeq	sl, r1, ip, lsr r3
   122fc:	andeq	sl, r1, r4, lsr r3
   12300:	andeq	sl, r1, r0, lsl #6
   12304:	andeq	r7, r0, r4, lsr sl
   12308:	andeq	sl, r1, r4, ror r2
   1230c:	muleq	r1, ip, r2
   12310:	ldrdeq	r7, [r0], -r8
   12314:	andeq	sl, r1, r4, ror #4
   12318:	andeq	sl, r1, r0, asr #4
   1231c:	andeq	r8, r0, r4, asr r6
   12320:	andeq	sl, r1, r0, lsl #4
   12324:	andeq	r7, r0, ip, lsr r9
   12328:			; <UNDEFINED> instruction: 0x0001a1b8
   1232c:	muleq	r1, r8, r1
   12330:	andeq	r2, r0, r0, ror #30
   12334:	andeq	r8, r0, r0, asr #11
   12338:	andeq	sl, r1, ip, lsl r1
   1233c:	andeq	sl, r1, ip, ror #1
   12340:	muleq	r0, r0, r8
   12344:	andeq	r7, r0, r0, asr #16
   12348:	andeq	sl, r1, ip, asr #32
   1234c:	andeq	sl, r1, r8, ror r0
   12350:	andeq	r8, r0, r8, lsl #23
   12354:	andeq	r8, r0, ip, lsl #22
   12358:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   1235c:	andeq	r9, r1, ip, ror #30
   12360:			; <UNDEFINED> instruction: 0x000077b0
   12364:	andeq	r9, r1, r0, ror ip
   12368:	andeq	r9, r1, r4, lsr #24
   1236c:	andeq	r8, r0, r0, asr #18
   12370:	andeq	r3, r0, r8, ror #19
   12374:	andeq	r5, r0, r0, lsr #31
   12378:	andeq	r4, r0, r8, ror #20
   1237c:	ldrdeq	r6, [r0], -r0
   12380:	ldrdeq	r9, [r1], -r0
   12384:	andeq	r7, r0, r0, lsr #22
   12388:	muleq	r1, r8, r6
   1238c:	andeq	r9, r1, ip, asr #12
   12390:	muleq	r0, r8, r3
   12394:	andeq	r4, r0, r4, lsr r7
   12398:	muleq	r0, ip, fp
   1239c:	andeq	r9, r1, r0, lsr #11
   123a0:	andeq	r8, r0, r4, lsl #2
   123a4:	andeq	r8, r0, r8, ror #2
   123a8:	andeq	r9, r1, r8, ror #9
   123ac:			; <UNDEFINED> instruction: 0x000058bc
   123b0:	andeq	r8, r0, r8, ror #2
   123b4:	strdeq	r9, [r1], -ip
   123b8:	andeq	r7, r0, r8, lsl r7
   123bc:	andeq	r9, r1, ip, asr #7
   123c0:	andeq	r7, r0, r8, ror lr
   123c4:	andeq	r6, r0, r0, lsr #22
   123c8:	strdeq	r6, [r0], -r8
   123cc:	andeq	r6, r0, r8, lsr #19
   123d0:	muleq	r0, r8, r9
   123d4:	andeq	r9, r1, ip, lsr #6
   123d8:	andeq	r9, r1, ip, asr #5
   123dc:	andeq	r9, r1, r4, lsl #6
   123e0:	strdeq	r9, [r1], -r0
   123e4:	ldrdeq	r9, [r1], -ip
   123e8:	andeq	r6, r0, r4, lsr #18
   123ec:	andeq	r6, r0, r4, lsr #18
   123f0:	andeq	r9, r1, r8, lsr r2
   123f4:	andeq	r6, r0, r4, lsl #19
   123f8:			; <UNDEFINED> instruction: 0x000067b8
   123fc:	andeq	r7, r0, r4, lsl r7
   12400:	andeq	r9, r1, r0, lsr #4
   12404:	andeq	r9, r1, ip, lsl #4
   12408:	andeq	r9, r1, r8, lsr #3
   1240c:	andeq	r6, r0, ip, asr #19
   12410:	andeq	r9, r1, r8, lsr #3
   12414:	andeq	r9, r1, ip, ror r1
   12418:	andeq	r6, r0, r8, asr sl
   1241c:	andeq	r6, r0, r8, lsr r7
   12420:	andeq	r6, r0, r8, lsl #13
   12424:	andeq	r6, r0, r4, ror #14
   12428:	andeq	r9, r1, ip, lsl #2
   1242c:	andeq	r6, r0, r4, lsr sl
   12430:	ldrdeq	r9, [r1], -r0
   12434:	andeq	r6, r0, r4, asr #20
   12438:	andeq	r6, r0, ip, lsr #15
   1243c:	strdeq	r6, [r0], -r0
   12440:	ldrdeq	r7, [r0], -ip
   12444:	strdeq	r6, [r0], -r4
   12448:	strdeq	r6, [r0], -r4
   1244c:	muleq	r0, r8, r5
   12450:			; <UNDEFINED> instruction: 0x000065b8
   12454:	andeq	r6, r0, r8, ror #12
   12458:	andeq	r6, r0, r0, ror #10
   1245c:	andeq	r6, r0, r0, lsl #11
   12460:	ldrdeq	r8, [r1], -ip
   12464:	andeq	r1, r0, r4, lsr #29
   12468:	andeq	r8, r1, ip, ror #30
   1246c:	andeq	r6, r0, r0, asr #18
   12470:	ldrdeq	r6, [r0], -r0
   12474:	muleq	r0, r0, r4
   12478:	andeq	r8, r1, ip, lsl pc
   1247c:	andeq	r1, r0, r8, ror #27
   12480:			; <UNDEFINED> instruction: 0x00018eb0
   12484:	andeq	r6, r0, ip, lsl r9
   12488:	andeq	r6, r0, r8, lsr r8
   1248c:	andeq	r8, r1, r4, ror #28
   12490:	andeq	r6, r0, r0, lsr #18
   12494:	andeq	r3, r0, r4, lsr pc
   12498:	andeq	r8, r1, r4, ror #27
   1249c:	strdeq	r6, [r0], -r0
   124a0:	andeq	r6, r0, r8, ror #15
   124a4:	muleq	r1, r8, sp
   124a8:	strdeq	r6, [r0], -r0
   124ac:	andeq	r8, r1, r4, asr sp
   124b0:	strdeq	r6, [r0], -r8
   124b4:	andeq	r8, r1, r4, lsr #26
   124b8:	muleq	r0, r4, r8
   124bc:	strdeq	r8, [r1], -r4
   124c0:	andeq	r7, r0, r4, lsl r9
   124c4:	andeq	r8, r1, r4, asr #25
   124c8:	andeq	r6, r0, r4, asr #17
   124cc:	ldr	r3, [pc, #-368]	; 12364 <main@@Base+0xe80>
   124d0:	mov	r4, #3
   124d4:	ldr	sl, [pc, #-372]	; 12368 <main@@Base+0xe84>
   124d8:	mov	r0, #1
   124dc:	add	r3, pc, r3
   124e0:	ldr	r1, [pc, #-380]	; 1236c <main@@Base+0xe88>
   124e4:	add	sl, pc, sl
   124e8:	ldr	ip, [r3]
   124ec:	add	r1, pc, r1
   124f0:	ldr	r3, [sl, #8]
   124f4:	ldrb	r5, [ip, #1]
   124f8:	mov	r2, ip
   124fc:	ldrb	r6, [ip]
   12500:	ldrb	lr, [ip, #3]
   12504:	ldrb	r8, [ip, #2]
   12508:	lsl	r5, r5, #16
   1250c:	orr	ip, r5, r6, lsl #24
   12510:	str	r4, [sp]
   12514:	orr	ip, ip, lr
   12518:	orr	r8, ip, r8, lsl #8
   1251c:	bl	11430 <__printf_chk@plt>
   12520:	add	r0, sp, #68	; 0x44
   12524:	bl	11298 <vchiq_initialise@plt>
   12528:	cmp	r0, #0
   1252c:	bne	13154 <main@@Base+0x1c70>
   12530:	add	r5, sp, #128	; 0x80
   12534:	ldr	r0, [sp, #68]	; 0x44
   12538:	bl	1125c <vchiq_connect@plt>
   1253c:	ldr	r1, [sp, #28]
   12540:	mov	r2, #44	; 0x2c
   12544:	mov	r0, r5
   12548:	bl	11418 <memset@plt>
   1254c:	add	r3, sp, #76	; 0x4c
   12550:	ldr	ip, [pc, #-488]	; 12370 <main@@Base+0xe8c>
   12554:	mov	r1, r5
   12558:	ldr	r0, [sp, #68]	; 0x44
   1255c:	mov	r2, r3
   12560:	add	ip, pc, ip
   12564:	str	r4, [sp, #132]	; 0x84
   12568:	str	r4, [sp, #128]	; 0x80
   1256c:	str	r8, [sp, #136]	; 0x88
   12570:	str	ip, [sp, #152]	; 0x98
   12574:	str	r3, [sp, #156]	; 0x9c
   12578:	bl	11310 <vchi_service_open@plt>
   1257c:	cmp	r0, #0
   12580:	bne	13164 <main@@Base+0x1c80>
   12584:	ldr	r9, [pc, #-536]	; 12374 <main@@Base+0xe90>
   12588:	ldr	fp, [sp, #20]
   1258c:	add	r9, pc, r9
   12590:	add	r7, r9, #64	; 0x40
   12594:	ldr	r5, [sl, #8]
   12598:	mov	r2, #0
   1259c:	ldr	r0, [sp, #76]	; 0x4c
   125a0:	ldr	r4, [fp, r7]
   125a4:	mov	r3, r2
   125a8:	str	r5, [sp]
   125ac:	add	fp, fp, #4
   125b0:	mov	r1, r4
   125b4:	bl	16b24 <_start@@Base+0x1fa0>
   125b8:	mov	r2, #0
   125bc:	mov	r3, r2
   125c0:	str	r5, [sp]
   125c4:	mov	r1, r4
   125c8:	ldr	r0, [sp, #76]	; 0x4c
   125cc:	bl	16b24 <_start@@Base+0x1fa0>
   125d0:	str	r5, [sp]
   125d4:	mov	r1, r4
   125d8:	ldr	r0, [sp, #76]	; 0x4c
   125dc:	mov	r2, #1
   125e0:	mov	r3, #0
   125e4:	bl	16b24 <_start@@Base+0x1fa0>
   125e8:	str	r5, [sp]
   125ec:	mov	r1, r4
   125f0:	ldr	r0, [sp, #76]	; 0x4c
   125f4:	mov	r2, #2
   125f8:	mov	r3, #0
   125fc:	bl	16b24 <_start@@Base+0x1fa0>
   12600:	str	r5, [sp]
   12604:	mov	r1, r4
   12608:	ldr	r0, [sp, #76]	; 0x4c
   1260c:	mov	r2, #10
   12610:	mov	r3, #0
   12614:	bl	16b24 <_start@@Base+0x1fa0>
   12618:	str	r5, [sp]
   1261c:	mov	r1, r4
   12620:	ldr	r0, [sp, #76]	; 0x4c
   12624:	mov	r2, #0
   12628:	mov	r3, #1
   1262c:	bl	16b24 <_start@@Base+0x1fa0>
   12630:	str	r5, [sp]
   12634:	mov	r1, r4
   12638:	ldr	r0, [sp, #76]	; 0x4c
   1263c:	mov	r2, #0
   12640:	mov	r3, #2
   12644:	bl	16b24 <_start@@Base+0x1fa0>
   12648:	str	r5, [sp]
   1264c:	mov	r1, r4
   12650:	ldr	r0, [sp, #76]	; 0x4c
   12654:	mov	r2, #0
   12658:	mov	r3, #10
   1265c:	bl	16b24 <_start@@Base+0x1fa0>
   12660:	mov	r2, #10
   12664:	mov	r3, r2
   12668:	str	r5, [sp]
   1266c:	mov	r1, r4
   12670:	ldr	r0, [sp, #76]	; 0x4c
   12674:	bl	16b24 <_start@@Base+0x1fa0>
   12678:	mov	r0, r5
   1267c:	mov	r1, #10
   12680:	bl	1826c <_start@@Base+0x36e8>
   12684:	mov	r1, r4
   12688:	mov	r2, #100	; 0x64
   1268c:	mov	r3, #0
   12690:	mov	r6, r0
   12694:	str	r0, [sp]
   12698:	ldr	r0, [sp, #76]	; 0x4c
   1269c:	bl	16b24 <_start@@Base+0x1fa0>
   126a0:	str	r6, [sp]
   126a4:	mov	r1, r4
   126a8:	ldr	r0, [sp, #76]	; 0x4c
   126ac:	mov	r2, #0
   126b0:	mov	r3, #100	; 0x64
   126b4:	bl	16b24 <_start@@Base+0x1fa0>
   126b8:	mov	r2, #100	; 0x64
   126bc:	mov	r3, r2
   126c0:	str	r6, [sp]
   126c4:	mov	r1, r4
   126c8:	ldr	r0, [sp, #76]	; 0x4c
   126cc:	bl	16b24 <_start@@Base+0x1fa0>
   126d0:	str	r6, [sp]
   126d4:	mov	r1, r4
   126d8:	ldr	r0, [sp, #76]	; 0x4c
   126dc:	mov	r2, #200	; 0xc8
   126e0:	mov	r3, #0
   126e4:	bl	16b24 <_start@@Base+0x1fa0>
   126e8:	str	r6, [sp]
   126ec:	mov	r1, r4
   126f0:	ldr	r0, [sp, #76]	; 0x4c
   126f4:	mov	r2, #0
   126f8:	mov	r3, #200	; 0xc8
   126fc:	bl	16b24 <_start@@Base+0x1fa0>
   12700:	mov	r2, #200	; 0xc8
   12704:	mov	r3, r2
   12708:	str	r6, [sp]
   1270c:	mov	r1, r4
   12710:	ldr	r0, [sp, #76]	; 0x4c
   12714:	bl	16b24 <_start@@Base+0x1fa0>
   12718:	mov	r0, r5
   1271c:	mov	r1, #20
   12720:	bl	1826c <_start@@Base+0x36e8>
   12724:	mov	r1, r4
   12728:	mov	r2, #400	; 0x190
   1272c:	mov	r3, #0
   12730:	mov	r6, r0
   12734:	str	r0, [sp]
   12738:	ldr	r0, [sp, #76]	; 0x4c
   1273c:	bl	16b24 <_start@@Base+0x1fa0>
   12740:	mov	r1, r4
   12744:	ldr	r0, [sp, #76]	; 0x4c
   12748:	mov	r2, #0
   1274c:	mov	r3, #400	; 0x190
   12750:	str	r6, [sp]
   12754:	bl	16b24 <_start@@Base+0x1fa0>
   12758:	mov	r2, #400	; 0x190
   1275c:	mov	r3, r2
   12760:	mov	r1, r4
   12764:	ldr	r0, [sp, #76]	; 0x4c
   12768:	str	r6, [sp]
   1276c:	bl	16b24 <_start@@Base+0x1fa0>
   12770:	mov	r0, r5
   12774:	mov	r1, #50	; 0x32
   12778:	bl	1826c <_start@@Base+0x36e8>
   1277c:	mov	r1, r4
   12780:	mov	r2, #1000	; 0x3e8
   12784:	mov	r3, #0
   12788:	mov	r5, r0
   1278c:	str	r0, [sp]
   12790:	ldr	r0, [sp, #76]	; 0x4c
   12794:	bl	16b24 <_start@@Base+0x1fa0>
   12798:	mov	r1, r4
   1279c:	ldr	r0, [sp, #76]	; 0x4c
   127a0:	mov	r2, #0
   127a4:	mov	r3, #1000	; 0x3e8
   127a8:	str	r5, [sp]
   127ac:	bl	16b24 <_start@@Base+0x1fa0>
   127b0:	mov	r2, #1000	; 0x3e8
   127b4:	mov	r1, r4
   127b8:	str	r5, [sp]
   127bc:	mov	r3, r2
   127c0:	ldr	r0, [sp, #76]	; 0x4c
   127c4:	bl	16b24 <_start@@Base+0x1fa0>
   127c8:	cmp	fp, #16
   127cc:	bne	12590 <main@@Base+0x10ac>
   127d0:	add	r4, sp, #80	; 0x50
   127d4:	ldr	r0, [sp, #76]	; 0x4c
   127d8:	bl	11364 <vchi_service_close@plt>
   127dc:	mov	r2, fp
   127e0:	mov	r1, #0
   127e4:	mov	r0, r4
   127e8:	bl	11418 <memset@plt>
   127ec:	ldr	lr, [pc, #-1148]	; 12378 <main@@Base+0xe94>
   127f0:	ldr	ip, [pc, #-1148]	; 1237c <main@@Base+0xe98>
   127f4:	mov	r1, r4
   127f8:	ldr	r0, [sp, #68]	; 0x44
   127fc:	add	r2, sp, #72	; 0x48
   12800:	mov	r3, #3
   12804:	add	lr, pc, lr
   12808:	add	ip, pc, ip
   1280c:	str	r8, [sp, #80]	; 0x50
   12810:	str	lr, [sp, #84]	; 0x54
   12814:	str	ip, [sp, #88]	; 0x58
   12818:	strh	r3, [sp, #92]	; 0x5c
   1281c:	strh	r3, [sp, #94]	; 0x5e
   12820:	bl	114b4 <vchiq_open_service@plt>
   12824:	cmp	r0, #0
   12828:	bne	13164 <main@@Base+0x1c80>
   1282c:	ldr	r9, [pc, #-1204]	; 12380 <main@@Base+0xe9c>
   12830:	sub	r7, r7, #64	; 0x40
   12834:	mov	r8, r0
   12838:	add	r9, pc, r9
   1283c:	add	r3, r7, #64	; 0x40
   12840:	ldr	r5, [r9, #8]
   12844:	mov	r2, #0
   12848:	ldr	r0, [sp, #72]	; 0x48
   1284c:	ldr	r4, [r8, r3]
   12850:	mov	r3, r2
   12854:	str	r5, [sp]
   12858:	add	r8, r8, #4
   1285c:	mov	r1, r4
   12860:	bl	16560 <_start@@Base+0x19dc>
   12864:	mov	r2, #0
   12868:	mov	r3, r2
   1286c:	str	r5, [sp]
   12870:	mov	r1, r4
   12874:	ldr	r0, [sp, #72]	; 0x48
   12878:	bl	16560 <_start@@Base+0x19dc>
   1287c:	str	r5, [sp]
   12880:	mov	r1, r4
   12884:	ldr	r0, [sp, #72]	; 0x48
   12888:	mov	r2, #1
   1288c:	mov	r3, #0
   12890:	bl	16560 <_start@@Base+0x19dc>
   12894:	str	r5, [sp]
   12898:	mov	r1, r4
   1289c:	ldr	r0, [sp, #72]	; 0x48
   128a0:	mov	r2, #2
   128a4:	mov	r3, #0
   128a8:	bl	16560 <_start@@Base+0x19dc>
   128ac:	str	r5, [sp]
   128b0:	mov	r1, r4
   128b4:	ldr	r0, [sp, #72]	; 0x48
   128b8:	mov	r2, #10
   128bc:	mov	r3, #0
   128c0:	bl	16560 <_start@@Base+0x19dc>
   128c4:	str	r5, [sp]
   128c8:	mov	r1, r4
   128cc:	ldr	r0, [sp, #72]	; 0x48
   128d0:	mov	r2, #0
   128d4:	mov	r3, #1
   128d8:	bl	16560 <_start@@Base+0x19dc>
   128dc:	str	r5, [sp]
   128e0:	mov	r1, r4
   128e4:	ldr	r0, [sp, #72]	; 0x48
   128e8:	mov	r2, #0
   128ec:	mov	r3, #2
   128f0:	bl	16560 <_start@@Base+0x19dc>
   128f4:	str	r5, [sp]
   128f8:	mov	r1, r4
   128fc:	ldr	r0, [sp, #72]	; 0x48
   12900:	mov	r2, #0
   12904:	mov	r3, #10
   12908:	bl	16560 <_start@@Base+0x19dc>
   1290c:	mov	r2, #10
   12910:	mov	r3, r2
   12914:	str	r5, [sp]
   12918:	mov	r1, r4
   1291c:	ldr	r0, [sp, #72]	; 0x48
   12920:	bl	16560 <_start@@Base+0x19dc>
   12924:	mov	r0, r5
   12928:	mov	r1, #10
   1292c:	bl	1826c <_start@@Base+0x36e8>
   12930:	mov	r1, r4
   12934:	mov	r2, #100	; 0x64
   12938:	mov	r3, #0
   1293c:	mov	r6, r0
   12940:	str	r0, [sp]
   12944:	ldr	r0, [sp, #72]	; 0x48
   12948:	bl	16560 <_start@@Base+0x19dc>
   1294c:	str	r6, [sp]
   12950:	mov	r1, r4
   12954:	ldr	r0, [sp, #72]	; 0x48
   12958:	mov	r2, #0
   1295c:	mov	r3, #100	; 0x64
   12960:	bl	16560 <_start@@Base+0x19dc>
   12964:	mov	r2, #100	; 0x64
   12968:	mov	r3, r2
   1296c:	str	r6, [sp]
   12970:	mov	r1, r4
   12974:	ldr	r0, [sp, #72]	; 0x48
   12978:	bl	16560 <_start@@Base+0x19dc>
   1297c:	str	r6, [sp]
   12980:	mov	r1, r4
   12984:	ldr	r0, [sp, #72]	; 0x48
   12988:	mov	r2, #200	; 0xc8
   1298c:	mov	r3, #0
   12990:	bl	16560 <_start@@Base+0x19dc>
   12994:	str	r6, [sp]
   12998:	mov	r1, r4
   1299c:	ldr	r0, [sp, #72]	; 0x48
   129a0:	mov	r2, #0
   129a4:	mov	r3, #200	; 0xc8
   129a8:	bl	16560 <_start@@Base+0x19dc>
   129ac:	mov	r2, #200	; 0xc8
   129b0:	mov	r3, r2
   129b4:	str	r6, [sp]
   129b8:	mov	r1, r4
   129bc:	ldr	r0, [sp, #72]	; 0x48
   129c0:	bl	16560 <_start@@Base+0x19dc>
   129c4:	mov	r0, r5
   129c8:	mov	r1, #20
   129cc:	bl	1826c <_start@@Base+0x36e8>
   129d0:	mov	r1, r4
   129d4:	mov	r2, #400	; 0x190
   129d8:	mov	r3, #0
   129dc:	mov	r6, r0
   129e0:	str	r0, [sp]
   129e4:	ldr	r0, [sp, #72]	; 0x48
   129e8:	bl	16560 <_start@@Base+0x19dc>
   129ec:	mov	r1, r4
   129f0:	ldr	r0, [sp, #72]	; 0x48
   129f4:	mov	r2, #0
   129f8:	mov	r3, #400	; 0x190
   129fc:	str	r6, [sp]
   12a00:	bl	16560 <_start@@Base+0x19dc>
   12a04:	mov	r2, #400	; 0x190
   12a08:	mov	r3, r2
   12a0c:	mov	r1, r4
   12a10:	ldr	r0, [sp, #72]	; 0x48
   12a14:	str	r6, [sp]
   12a18:	bl	16560 <_start@@Base+0x19dc>
   12a1c:	mov	r0, r5
   12a20:	mov	r1, #50	; 0x32
   12a24:	bl	1826c <_start@@Base+0x36e8>
   12a28:	mov	r1, r4
   12a2c:	mov	r2, #1000	; 0x3e8
   12a30:	mov	r3, #0
   12a34:	mov	r5, r0
   12a38:	str	r0, [sp]
   12a3c:	ldr	r0, [sp, #72]	; 0x48
   12a40:	bl	16560 <_start@@Base+0x19dc>
   12a44:	mov	r1, r4
   12a48:	ldr	r0, [sp, #72]	; 0x48
   12a4c:	mov	r2, #0
   12a50:	mov	r3, #1000	; 0x3e8
   12a54:	str	r5, [sp]
   12a58:	bl	16560 <_start@@Base+0x19dc>
   12a5c:	mov	r2, #1000	; 0x3e8
   12a60:	mov	r1, r4
   12a64:	str	r5, [sp]
   12a68:	mov	r3, r2
   12a6c:	ldr	r0, [sp, #72]	; 0x48
   12a70:	bl	16560 <_start@@Base+0x19dc>
   12a74:	cmp	r8, #16
   12a78:	bne	1283c <main@@Base+0x1358>
   12a7c:	ldr	r0, [sp, #72]	; 0x48
   12a80:	bl	114cc <vchiq_close_service@plt>
   12a84:	b	11bf8 <main@@Base+0x714>
   12a88:	ldr	r2, [pc, #-1804]	; 12384 <main@@Base+0xea0>
   12a8c:	add	r0, r0, #48	; 0x30
   12a90:	mov	r1, #5
   12a94:	movw	r3, #873	; 0x369
   12a98:	add	r2, pc, r2
   12a9c:	bl	11238 <vcos_log_impl@plt>
   12aa0:	b	11fac <main@@Base+0xac8>
   12aa4:	ldr	r3, [pc, #-1828]	; 12388 <main@@Base+0xea4>
   12aa8:	mov	r4, #3
   12aac:	ldr	r5, [pc, #-1832]	; 1238c <main@@Base+0xea8>
   12ab0:	mov	r0, #1
   12ab4:	add	r3, pc, r3
   12ab8:	ldr	r1, [pc, #-1840]	; 12390 <main@@Base+0xeac>
   12abc:	add	r5, pc, r5
   12ac0:	ldr	ip, [r3]
   12ac4:	add	r1, pc, r1
   12ac8:	ldr	r3, [r5, #8]
   12acc:	ldrb	r6, [ip, #1]
   12ad0:	mov	r2, ip
   12ad4:	ldrb	r8, [ip]
   12ad8:	ldrb	lr, [ip, #3]
   12adc:	ldrb	r7, [ip, #2]
   12ae0:	lsl	r6, r6, #16
   12ae4:	orr	ip, r6, r8, lsl #24
   12ae8:	str	r4, [sp]
   12aec:	orr	ip, ip, lr
   12af0:	orr	r7, ip, r7, lsl #8
   12af4:	bl	11430 <__printf_chk@plt>
   12af8:	add	r0, sp, #76	; 0x4c
   12afc:	bl	11298 <vchiq_initialise@plt>
   12b00:	cmp	r0, #0
   12b04:	bne	13224 <main@@Base+0x1d40>
   12b08:	add	r6, sp, #128	; 0x80
   12b0c:	ldr	r0, [sp, #76]	; 0x4c
   12b10:	bl	1125c <vchiq_connect@plt>
   12b14:	ldr	r1, [sp, #32]
   12b18:	mov	r2, #16
   12b1c:	mov	r0, r6
   12b20:	bl	11418 <memset@plt>
   12b24:	ldr	ip, [pc, #-1944]	; 12394 <main@@Base+0xeb0>
   12b28:	ldr	r3, [pc, #-1944]	; 12398 <main@@Base+0xeb4>
   12b2c:	mov	r1, r6
   12b30:	ldr	r0, [sp, #76]	; 0x4c
   12b34:	add	r2, sp, #80	; 0x50
   12b38:	add	ip, pc, ip
   12b3c:	add	r3, pc, r3
   12b40:	str	r7, [sp, #128]	; 0x80
   12b44:	strh	r4, [sp, #140]	; 0x8c
   12b48:	strh	r4, [sp, #142]	; 0x8e
   12b4c:	str	ip, [sp, #132]	; 0x84
   12b50:	str	r3, [sp, #136]	; 0x88
   12b54:	bl	114b4 <vchiq_open_service@plt>
   12b58:	cmp	r0, #0
   12b5c:	bne	13214 <main@@Base+0x1d30>
   12b60:	add	r1, r5, #52	; 0x34
   12b64:	ldr	r3, [sp, #28]
   12b68:	mov	r2, #1
   12b6c:	ldr	r0, [sp, #80]	; 0x50
   12b70:	str	r2, [sp]
   12b74:	mov	r2, #16
   12b78:	bl	1149c <vchiq_bulk_transmit@plt>
   12b7c:	ldr	r0, [sp, #80]	; 0x50
   12b80:	bl	114cc <vchiq_close_service@plt>
   12b84:	b	11bf8 <main@@Base+0x714>
   12b88:	ldr	r2, [sp, #16]
   12b8c:	asr	sl, sl, #1
   12b90:	subs	r2, r2, #1
   12b94:	str	r2, [sp, #16]
   12b98:	bne	12108 <main@@Base+0xc24>
   12b9c:	add	r5, r5, #1
   12ba0:	cmp	r5, #64	; 0x40
   12ba4:	bne	120fc <main@@Base+0xc18>
   12ba8:	ldr	r7, [pc, #-2068]	; 1239c <main@@Base+0xeb8>
   12bac:	mov	r8, #1
   12bb0:	ldr	r0, [pc, #-2072]	; 123a0 <main@@Base+0xebc>
   12bb4:	add	r7, pc, r7
   12bb8:	ldr	sl, [sp, #40]	; 0x28
   12bbc:	add	r0, pc, r0
   12bc0:	add	r1, r7, #48	; 0x30
   12bc4:	ldr	fp, [sp, #44]	; 0x2c
   12bc8:	str	r1, [sp, #40]	; 0x28
   12bcc:	bl	11388 <puts@plt>
   12bd0:	ldr	r2, [pc, #-2100]	; 123a4 <main@@Base+0xec0>
   12bd4:	add	r2, pc, r2
   12bd8:	str	r2, [sp, #44]	; 0x2c
   12bdc:	mov	r4, #6
   12be0:	mov	r6, #32
   12be4:	and	r3, r6, #31
   12be8:	mov	r5, #6
   12bec:	mov	r9, #32
   12bf0:	str	r3, [sp, #16]
   12bf4:	b	12c04 <main@@Base+0x1720>
   12bf8:	subs	r5, r5, #1
   12bfc:	asr	r9, r9, #1
   12c00:	beq	12c44 <main@@Base+0x1760>
   12c04:	ldr	r0, [sp, #68]	; 0x44
   12c08:	mov	r1, r8
   12c0c:	rsb	r2, r9, #4096	; 0x1000
   12c10:	ldr	r3, [sp, #16]
   12c14:	bl	179f0 <_start@@Base+0x2e6c>
   12c18:	cmp	r0, #0
   12c1c:	bne	1342c <main@@Base+0x1f48>
   12c20:	ldr	r3, [r7, #48]	; 0x30
   12c24:	cmp	r3, #4
   12c28:	bls	12bf8 <main@@Base+0x1714>
   12c2c:	ldr	r0, [sp, #40]	; 0x28
   12c30:	mov	r1, #5
   12c34:	ldr	r2, [sp, #44]	; 0x2c
   12c38:	mov	r3, #904	; 0x388
   12c3c:	bl	11238 <vcos_log_impl@plt>
   12c40:	b	12bf8 <main@@Base+0x1714>
   12c44:	subs	r4, r4, #1
   12c48:	asr	r6, r6, #1
   12c4c:	bne	12be4 <main@@Base+0x1700>
   12c50:	add	r8, r8, #1
   12c54:	cmp	r8, #64	; 0x40
   12c58:	bne	12bdc <main@@Base+0x16f8>
   12c5c:	ldr	r6, [pc, #-2236]	; 123a8 <main@@Base+0xec4>
   12c60:	mov	r7, #8
   12c64:	ldr	r0, [pc, #-2240]	; 123ac <main@@Base+0xec8>
   12c68:	ldr	r1, [pc, #-2240]	; 123b0 <main@@Base+0xecc>
   12c6c:	add	r6, pc, r6
   12c70:	add	r0, pc, r0
   12c74:	str	sl, [sp, #52]	; 0x34
   12c78:	add	r1, pc, r1
   12c7c:	str	r0, [sp, #44]	; 0x2c
   12c80:	str	r1, [sp, #48]	; 0x30
   12c84:	str	fp, [sp, #56]	; 0x38
   12c88:	mov	r4, #0
   12c8c:	add	r3, r6, #48	; 0x30
   12c90:	str	r3, [sp, #40]	; 0x28
   12c94:	ldr	r2, [sp, #44]	; 0x2c
   12c98:	mov	r5, #0
   12c9c:	add	r3, r2, #52	; 0x34
   12ca0:	mov	fp, r2
   12ca4:	ldr	sl, [r4, r3]
   12ca8:	mov	r3, r6
   12cac:	mov	r6, r4
   12cb0:	mov	r4, r3
   12cb4:	add	r3, fp, #52	; 0x34
   12cb8:	mov	r9, #0
   12cbc:	ldr	r3, [r5, r3]
   12cc0:	str	r3, [sp, #16]
   12cc4:	ldr	r0, [sp, #68]	; 0x44
   12cc8:	mov	r1, r8
   12ccc:	ldr	r2, [sp, #16]
   12cd0:	add	r3, r9, sl
   12cd4:	bl	179f0 <_start@@Base+0x2e6c>
   12cd8:	cmp	r0, #0
   12cdc:	bne	1345c <main@@Base+0x1f78>
   12ce0:	ldr	r3, [r4, #48]	; 0x30
   12ce4:	cmp	r3, #4
   12ce8:	bls	12d00 <main@@Base+0x181c>
   12cec:	ldr	r0, [sp, #40]	; 0x28
   12cf0:	mov	r1, #5
   12cf4:	ldr	r2, [sp, #48]	; 0x30
   12cf8:	movw	r3, #923	; 0x39b
   12cfc:	bl	11238 <vcos_log_impl@plt>
   12d00:	add	r9, r9, #1
   12d04:	cmp	r9, #9
   12d08:	bne	12cc4 <main@@Base+0x17e0>
   12d0c:	add	r5, r5, #4
   12d10:	cmp	r5, #12
   12d14:	bne	12cb4 <main@@Base+0x17d0>
   12d18:	mov	r3, r4
   12d1c:	mov	r4, r6
   12d20:	add	r4, r4, #4
   12d24:	mov	r6, r3
   12d28:	cmp	r4, #12
   12d2c:	bne	12c94 <main@@Base+0x17b0>
   12d30:	subs	r7, r7, #1
   12d34:	lsl	r8, r8, #1
   12d38:	bne	12c88 <main@@Base+0x17a4>
   12d3c:	ldr	sl, [sp, #52]	; 0x34
   12d40:	ldr	fp, [sp, #56]	; 0x38
   12d44:	ldr	r0, [sp, #64]	; 0x40
   12d48:	bl	1143c <vchiq_shutdown@plt>
   12d4c:	cmp	r0, #0
   12d50:	beq	12f30 <main@@Base+0x1a4c>
   12d54:	ldr	r0, [pc, #-2472]	; 123b4 <main@@Base+0xed0>
   12d58:	add	r0, pc, r0
   12d5c:	ldr	r3, [r0, #48]	; 0x30
   12d60:	cmp	r3, #1
   12d64:	bls	11864 <main@@Base+0x380>
   12d68:	ldr	r2, [pc, #-2488]	; 123b8 <main@@Base+0xed4>
   12d6c:	add	r0, r0, #48	; 0x30
   12d70:	mov	r1, #2
   12d74:	movw	r3, #931	; 0x3a3
   12d78:	add	r2, pc, r2
   12d7c:	bl	11238 <vcos_log_impl@plt>
   12d80:	b	11864 <main@@Base+0x380>
   12d84:	ldr	r0, [pc, #-2512]	; 123bc <main@@Base+0xed8>
   12d88:	add	r0, pc, r0
   12d8c:	ldr	r3, [r0, #48]	; 0x30
   12d90:	cmp	r3, #1
   12d94:	bls	11864 <main@@Base+0x380>
   12d98:	ldr	r2, [pc, #-2528]	; 123c0 <main@@Base+0xedc>
   12d9c:	add	r0, r0, #48	; 0x30
   12da0:	mov	r1, #2
   12da4:	movw	r3, #891	; 0x37b
   12da8:	add	r2, pc, r2
   12dac:	bl	11238 <vcos_log_impl@plt>
   12db0:	b	11864 <main@@Base+0x380>
   12db4:	ldr	r2, [pc, #-2552]	; 123c4 <main@@Base+0xee0>
   12db8:	add	r0, r0, #48	; 0x30
   12dbc:	mov	r1, #5
   12dc0:	movw	r3, #777	; 0x309
   12dc4:	add	r2, pc, r2
   12dc8:	bl	11238 <vcos_log_impl@plt>
   12dcc:	b	12048 <main@@Base+0xb64>
   12dd0:	ldr	r2, [pc, #-2576]	; 123c8 <main@@Base+0xee4>
   12dd4:	add	r0, r0, #48	; 0x30
   12dd8:	mov	r1, #5
   12ddc:	add	r2, pc, r2
   12de0:	bl	11238 <vcos_log_impl@plt>
   12de4:	b	11bc0 <main@@Base+0x6dc>
   12de8:	add	r5, r4, #48	; 0x30
   12dec:	ldr	r2, [pc, #-2600]	; 123cc <main@@Base+0xee8>
   12df0:	mov	r1, #5
   12df4:	add	r2, pc, r2
   12df8:	mov	r0, r5
   12dfc:	bl	11238 <vcos_log_impl@plt>
   12e00:	ldr	r3, [r4, #48]	; 0x30
   12e04:	cmp	r3, #4
   12e08:	bls	11b70 <main@@Base+0x68c>
   12e0c:	ldr	r2, [pc, #-2628]	; 123d0 <main@@Base+0xeec>
   12e10:	mov	r0, r5
   12e14:	mov	r1, #5
   12e18:	add	r2, pc, r2
   12e1c:	bl	11238 <vcos_log_impl@plt>
   12e20:	b	11b70 <main@@Base+0x68c>
   12e24:	ldr	r0, [pc, #-2648]	; 123d4 <main@@Base+0xef0>
   12e28:	add	r0, pc, r0
   12e2c:	ldr	r3, [r0, #48]	; 0x30
   12e30:	cmp	r3, #4
   12e34:	bhi	1302c <main@@Base+0x1b48>
   12e38:	ldr	r3, [pc, #-2664]	; 123d8 <main@@Base+0xef4>
   12e3c:	add	r3, pc, r3
   12e40:	ldr	r3, [r3, #16]
   12e44:	cmp	r3, #0
   12e48:	beq	12e74 <main@@Base+0x1990>
   12e4c:	ldr	r0, [pc, #-2680]	; 123dc <main@@Base+0xef8>
   12e50:	add	r0, pc, r0
   12e54:	ldr	r3, [r0, #48]	; 0x30
   12e58:	cmp	r3, #4
   12e5c:	bhi	1313c <main@@Base+0x1c58>
   12e60:	ldr	r0, [pc, #-2696]	; 123e0 <main@@Base+0xefc>
   12e64:	add	r0, pc, r0
   12e68:	add	r0, r0, #3328	; 0xd00
   12e6c:	add	r0, r0, #12
   12e70:	bl	14ea0 <_start@@Base+0x31c>
   12e74:	ldr	r4, [pc, #-2712]	; 123e4 <main@@Base+0xf00>
   12e78:	add	r4, pc, r4
   12e7c:	ldr	r2, [r4, #3184]	; 0xc70
   12e80:	cmp	r2, #0
   12e84:	bne	130b0 <main@@Base+0x1bcc>
   12e88:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   12e8c:	mov	r5, r0
   12e90:	ldr	r0, [sp, #76]	; 0x4c
   12e94:	bl	11268 <vchiq_remove_service@plt>
   12e98:	ldr	r3, [r4, #48]	; 0x30
   12e9c:	cmp	r3, #4
   12ea0:	bls	12eb8 <main@@Base+0x19d4>
   12ea4:	ldr	r2, [pc, #-2756]	; 123e8 <main@@Base+0xf04>
   12ea8:	add	r0, r4, #48	; 0x30
   12eac:	mov	r1, #5
   12eb0:	add	r2, pc, r2
   12eb4:	bl	11238 <vcos_log_impl@plt>
   12eb8:	ldr	r0, [sp, #72]	; 0x48
   12ebc:	bl	1143c <vchiq_shutdown@plt>
   12ec0:	ldr	r4, [pc, #-2780]	; 123ec <main@@Base+0xf08>
   12ec4:	ldr	r3, [pc, #-2780]	; 123f0 <main@@Base+0xf0c>
   12ec8:	rsb	r0, r9, r5
   12ecc:	add	r4, pc, r4
   12ed0:	add	r3, pc, r3
   12ed4:	b	11be0 <main@@Base+0x6fc>
   12ed8:	ldr	r1, [pc, #-2796]	; 123f4 <main@@Base+0xf10>
   12edc:	mov	r0, #1
   12ee0:	add	r1, pc, r1
   12ee4:	bl	11430 <__printf_chk@plt>
   12ee8:	b	11dd0 <main@@Base+0x8ec>
   12eec:	ldr	r0, [pc, #-2812]	; 123f8 <main@@Base+0xf14>
   12ef0:	add	r0, pc, r0
   12ef4:	bl	11388 <puts@plt>
   12ef8:	ldr	r5, [sp, #16]
   12efc:	cmp	r4, #0
   12f00:	beq	11864 <main@@Base+0x380>
   12f04:	sub	r4, r4, #1
   12f08:	ldr	r0, [r5, r4, lsl #2]
   12f0c:	bl	112a4 <free@plt>
   12f10:	b	12efc <main@@Base+0x1a18>
   12f14:	ldr	r2, [pc, #-2848]	; 123fc <main@@Base+0xf18>
   12f18:	add	r0, r4, #48	; 0x30
   12f1c:	mov	r1, #5
   12f20:	movw	r3, #878	; 0x36e
   12f24:	add	r2, pc, r2
   12f28:	bl	11238 <vcos_log_impl@plt>
   12f2c:	b	120b8 <main@@Base+0xbd4>
   12f30:	ldr	r0, [pc, #-2872]	; 12400 <main@@Base+0xf1c>
   12f34:	add	r0, pc, r0
   12f38:	ldr	r3, [r0, #48]	; 0x30
   12f3c:	cmp	r3, #4
   12f40:	bhi	130d4 <main@@Base+0x1bf0>
   12f44:	ldr	r4, [pc, #-2888]	; 12404 <main@@Base+0xf20>
   12f48:	add	r4, pc, r4
   12f4c:	add	r0, r4, #24
   12f50:	bl	11490 <sem_destroy@plt>
   12f54:	mov	r0, r4
   12f58:	bl	1128c <pthread_mutex_destroy@plt>
   12f5c:	ldr	r3, [pc, #-2908]	; 12408 <main@@Base+0xf24>
   12f60:	add	r3, pc, r3
   12f64:	ldr	r3, [r3, #8]
   12f68:	cmp	sl, r3
   12f6c:	blt	11e44 <main@@Base+0x960>
   12f70:	b	11bf8 <main@@Base+0x714>
   12f74:	add	r0, ip, #48	; 0x30
   12f78:	mov	r1, #5
   12f7c:	ldr	r2, [sp, #40]	; 0x28
   12f80:	mov	r3, r5
   12f84:	bl	11238 <vcos_log_impl@plt>
   12f88:	b	1218c <main@@Base+0xca8>
   12f8c:	ldr	r2, [pc, #-2952]	; 1240c <main@@Base+0xf28>
   12f90:	add	r0, r0, #48	; 0x30
   12f94:	mov	r1, #5
   12f98:	movw	r3, #778	; 0x30a
   12f9c:	add	r2, pc, r2
   12fa0:	bl	11238 <vcos_log_impl@plt>
   12fa4:	b	121cc <main@@Base+0xce8>
   12fa8:	ldr	r0, [pc, #-2976]	; 12410 <main@@Base+0xf2c>
   12fac:	add	r0, pc, r0
   12fb0:	ldr	r3, [r0, #48]	; 0x30
   12fb4:	cmp	r3, #4
   12fb8:	bhi	13100 <main@@Base+0x1c1c>
   12fbc:	mov	r2, r4
   12fc0:	ldr	r0, [sp, #64]	; 0x40
   12fc4:	mov	r1, #20
   12fc8:	bl	11424 <vchiq_get_config@plt>
   12fcc:	cmp	r0, #0
   12fd0:	beq	13044 <main@@Base+0x1b60>
   12fd4:	ldr	r0, [pc, #-3016]	; 12414 <main@@Base+0xf30>
   12fd8:	add	r0, pc, r0
   12fdc:	ldr	r3, [r0, #48]	; 0x30
   12fe0:	cmp	r3, #1
   12fe4:	bls	11864 <main@@Base+0x380>
   12fe8:	ldr	r2, [pc, #-3032]	; 12418 <main@@Base+0xf34>
   12fec:	add	r0, r0, #48	; 0x30
   12ff0:	mov	r1, #2
   12ff4:	mov	r3, #780	; 0x30c
   12ff8:	add	r2, pc, r2
   12ffc:	bl	11238 <vcos_log_impl@plt>
   13000:	b	11864 <main@@Base+0x380>
   13004:	ldr	r1, [pc, #-3056]	; 1241c <main@@Base+0xf38>
   13008:	mov	r2, r5
   1300c:	mov	r0, #1
   13010:	add	r1, pc, r1
   13014:	bl	11430 <__printf_chk@plt>
   13018:	b	11864 <main@@Base+0x380>
   1301c:	ldr	r0, [pc, #-3076]	; 12420 <main@@Base+0xf3c>
   13020:	add	r0, pc, r0
   13024:	bl	11388 <puts@plt>
   13028:	b	11864 <main@@Base+0x380>
   1302c:	ldr	r2, [pc, #-3088]	; 12424 <main@@Base+0xf40>
   13030:	add	r0, r0, #48	; 0x30
   13034:	mov	r1, #5
   13038:	add	r2, pc, r2
   1303c:	bl	11238 <vcos_log_impl@plt>
   13040:	b	12e38 <main@@Base+0x1954>
   13044:	ldr	r0, [pc, #-3108]	; 12428 <main@@Base+0xf44>
   13048:	add	r0, pc, r0
   1304c:	ldr	r3, [r0, #48]	; 0x30
   13050:	cmp	r3, #4
   13054:	bls	13070 <main@@Base+0x1b8c>
   13058:	ldr	r2, [pc, #-3124]	; 1242c <main@@Base+0xf48>
   1305c:	add	r0, r0, #48	; 0x30
   13060:	mov	r1, #5
   13064:	mov	r3, #780	; 0x30c
   13068:	add	r2, pc, r2
   1306c:	bl	11238 <vcos_log_impl@plt>
   13070:	ldr	r2, [sp, #128]	; 0x80
   13074:	movw	r3, #4088	; 0xff8
   13078:	cmp	r2, r3
   1307c:	beq	13174 <main@@Base+0x1c90>
   13080:	ldr	r0, [pc, #-3160]	; 12430 <main@@Base+0xf4c>
   13084:	add	r0, pc, r0
   13088:	ldr	r3, [r0, #48]	; 0x30
   1308c:	cmp	r3, #1
   13090:	bls	11864 <main@@Base+0x380>
   13094:	ldr	r2, [pc, #-3176]	; 12434 <main@@Base+0xf50>
   13098:	add	r0, r0, #48	; 0x30
   1309c:	mov	r1, #2
   130a0:	movw	r3, #781	; 0x30d
   130a4:	add	r2, pc, r2
   130a8:	bl	11238 <vcos_log_impl@plt>
   130ac:	b	11864 <main@@Base+0x380>
   130b0:	ldr	r1, [pc, #-3200]	; 12438 <main@@Base+0xf54>
   130b4:	mov	r0, #1
   130b8:	add	r1, pc, r1
   130bc:	bl	11430 <__printf_chk@plt>
   130c0:	b	11dd0 <main@@Base+0x8ec>
   130c4:	ldr	r0, [pc, #-3216]	; 1243c <main@@Base+0xf58>
   130c8:	add	r0, pc, r0
   130cc:	bl	11388 <puts@plt>
   130d0:	b	11864 <main@@Base+0x380>
   130d4:	ldr	r2, [pc, #-3228]	; 12440 <main@@Base+0xf5c>
   130d8:	add	r0, r0, #48	; 0x30
   130dc:	mov	r1, #5
   130e0:	movw	r3, #931	; 0x3a3
   130e4:	add	r2, pc, r2
   130e8:	bl	11238 <vcos_log_impl@plt>
   130ec:	b	12f44 <main@@Base+0x1a60>
   130f0:	ldr	r0, [pc, #-3252]	; 12444 <main@@Base+0xf60>
   130f4:	add	r0, pc, r0
   130f8:	bl	11388 <puts@plt>
   130fc:	b	11864 <main@@Base+0x380>
   13100:	ldr	r2, [pc, #-3264]	; 12448 <main@@Base+0xf64>
   13104:	add	r0, r0, #48	; 0x30
   13108:	mov	r1, #5
   1310c:	movw	r3, #779	; 0x30b
   13110:	add	r2, pc, r2
   13114:	bl	11238 <vcos_log_impl@plt>
   13118:	b	12fbc <main@@Base+0x1ad8>
   1311c:	ldr	r0, [pc, #-3288]	; 1244c <main@@Base+0xf68>
   13120:	add	r0, pc, r0
   13124:	bl	11388 <puts@plt>
   13128:	b	11864 <main@@Base+0x380>
   1312c:	ldr	r0, [pc, #-3300]	; 12450 <main@@Base+0xf6c>
   13130:	add	r0, pc, r0
   13134:	bl	11388 <puts@plt>
   13138:	b	11864 <main@@Base+0x380>
   1313c:	ldr	r2, [pc, #-3312]	; 12454 <main@@Base+0xf70>
   13140:	add	r0, r0, #48	; 0x30
   13144:	mov	r1, #5
   13148:	add	r2, pc, r2
   1314c:	bl	11238 <vcos_log_impl@plt>
   13150:	b	12e60 <main@@Base+0x197c>
   13154:	ldr	r0, [pc, #-3332]	; 12458 <main@@Base+0xf74>
   13158:	add	r0, pc, r0
   1315c:	bl	11388 <puts@plt>
   13160:	b	11864 <main@@Base+0x380>
   13164:	ldr	r0, [pc, #-3344]	; 1245c <main@@Base+0xf78>
   13168:	add	r0, pc, r0
   1316c:	bl	11388 <puts@plt>
   13170:	b	11864 <main@@Base+0x380>
   13174:	ldr	r0, [pc, #-3356]	; 12460 <main@@Base+0xf7c>
   13178:	add	r0, pc, r0
   1317c:	ldr	r3, [r0, #48]	; 0x30
   13180:	cmp	r3, #4
   13184:	bhi	132d0 <main@@Base+0x1dec>
   13188:	add	r4, sp, #80	; 0x50
   1318c:	mov	r1, #0
   13190:	mov	r2, #16
   13194:	add	r5, sp, #68	; 0x44
   13198:	mov	r0, r4
   1319c:	bl	11418 <memset@plt>
   131a0:	ldr	ip, [pc, #-3396]	; 12464 <main@@Base+0xf80>
   131a4:	mov	r1, r4
   131a8:	mov	r2, r5
   131ac:	ldr	r0, [sp, #64]	; 0x40
   131b0:	add	ip, pc, ip
   131b4:	movw	r3, #28259	; 0x6e63
   131b8:	str	ip, [sp, #84]	; 0x54
   131bc:	movt	r3, #26229	; 0x6675
   131c0:	str	r3, [sp, #80]	; 0x50
   131c4:	mov	r3, #1
   131c8:	str	r3, [sp, #88]	; 0x58
   131cc:	mov	r3, #3
   131d0:	strh	r3, [sp, #92]	; 0x5c
   131d4:	strh	r3, [sp, #94]	; 0x5e
   131d8:	bl	11334 <vchiq_add_service@plt>
   131dc:	cmp	r0, #0
   131e0:	beq	13234 <main@@Base+0x1d50>
   131e4:	ldr	r0, [pc, #-3460]	; 12468 <main@@Base+0xf84>
   131e8:	add	r0, pc, r0
   131ec:	ldr	r3, [r0, #48]	; 0x30
   131f0:	cmp	r3, #1
   131f4:	bls	11864 <main@@Base+0x380>
   131f8:	ldr	r2, [pc, #-3476]	; 1246c <main@@Base+0xf88>
   131fc:	add	r0, r0, #48	; 0x30
   13200:	mov	r1, #2
   13204:	mov	r3, #784	; 0x310
   13208:	add	r2, pc, r2
   1320c:	bl	11238 <vcos_log_impl@plt>
   13210:	b	11864 <main@@Base+0x380>
   13214:	ldr	r0, [pc, #-3500]	; 12470 <main@@Base+0xf8c>
   13218:	add	r0, pc, r0
   1321c:	bl	11388 <puts@plt>
   13220:	b	11864 <main@@Base+0x380>
   13224:	ldr	r0, [pc, #-3512]	; 12474 <main@@Base+0xf90>
   13228:	add	r0, pc, r0
   1322c:	bl	11388 <puts@plt>
   13230:	b	11864 <main@@Base+0x380>
   13234:	ldr	r0, [pc, #-3524]	; 12478 <main@@Base+0xf94>
   13238:	add	r0, pc, r0
   1323c:	ldr	r3, [r0, #48]	; 0x30
   13240:	cmp	r3, #4
   13244:	bhi	1339c <main@@Base+0x1eb8>
   13248:	mov	r1, #0
   1324c:	mov	r2, #16
   13250:	mov	r0, r4
   13254:	add	r6, sp, #72	; 0x48
   13258:	bl	11418 <memset@plt>
   1325c:	ldr	ip, [pc, #-3560]	; 1247c <main@@Base+0xf98>
   13260:	mov	r2, r6
   13264:	ldr	r0, [sp, #64]	; 0x40
   13268:	mov	r1, r4
   1326c:	add	ip, pc, ip
   13270:	movw	r3, #28259	; 0x6e63
   13274:	str	ip, [sp, #84]	; 0x54
   13278:	movt	r3, #26229	; 0x6675
   1327c:	mov	r7, #2
   13280:	str	r3, [sp, #80]	; 0x50
   13284:	mov	r3, #3
   13288:	str	r7, [sp, #88]	; 0x58
   1328c:	strh	r3, [sp, #92]	; 0x5c
   13290:	strh	r3, [sp, #94]	; 0x5e
   13294:	bl	11334 <vchiq_add_service@plt>
   13298:	cmp	r0, #0
   1329c:	beq	132ec <main@@Base+0x1e08>
   132a0:	ldr	r0, [pc, #-3624]	; 12480 <main@@Base+0xf9c>
   132a4:	add	r0, pc, r0
   132a8:	ldr	r3, [r0, #48]	; 0x30
   132ac:	cmp	r3, #1
   132b0:	bls	11864 <main@@Base+0x380>
   132b4:	ldr	r2, [pc, #-3640]	; 12484 <main@@Base+0xfa0>
   132b8:	add	r0, r0, #48	; 0x30
   132bc:	mov	r1, r7
   132c0:	movw	r3, #787	; 0x313
   132c4:	add	r2, pc, r2
   132c8:	bl	11238 <vcos_log_impl@plt>
   132cc:	b	11864 <main@@Base+0x380>
   132d0:	ldr	r2, [pc, #-3664]	; 12488 <main@@Base+0xfa4>
   132d4:	add	r0, r0, #48	; 0x30
   132d8:	mov	r1, #5
   132dc:	movw	r3, #781	; 0x30d
   132e0:	add	r2, pc, r2
   132e4:	bl	11238 <vcos_log_impl@plt>
   132e8:	b	13188 <main@@Base+0x1ca4>
   132ec:	ldr	r0, [pc, #-3688]	; 1248c <main@@Base+0xfa8>
   132f0:	add	r0, pc, r0
   132f4:	ldr	r3, [r0, #48]	; 0x30
   132f8:	cmp	r3, #4
   132fc:	bls	13318 <main@@Base+0x1e34>
   13300:	ldr	r2, [pc, #-3704]	; 12490 <main@@Base+0xfac>
   13304:	add	r0, r0, #48	; 0x30
   13308:	mov	r1, #5
   1330c:	movw	r3, #787	; 0x313
   13310:	add	r2, pc, r2
   13314:	bl	11238 <vcos_log_impl@plt>
   13318:	mov	r1, #0
   1331c:	mov	r2, #16
   13320:	mov	r0, r4
   13324:	add	r7, sp, #76	; 0x4c
   13328:	bl	11418 <memset@plt>
   1332c:	ldr	r1, [pc, #-3744]	; 12494 <main@@Base+0xfb0>
   13330:	mov	r2, r7
   13334:	ldr	r0, [sp, #64]	; 0x40
   13338:	add	r1, pc, r1
   1333c:	str	r1, [sp, #84]	; 0x54
   13340:	mov	r1, r4
   13344:	movw	r3, #28259	; 0x6e63
   13348:	movt	r3, #26229	; 0x6675
   1334c:	str	r3, [sp, #80]	; 0x50
   13350:	mov	r3, #3
   13354:	str	r3, [sp, #88]	; 0x58
   13358:	strh	r3, [sp, #92]	; 0x5c
   1335c:	strh	r3, [sp, #94]	; 0x5e
   13360:	bl	11334 <vchiq_add_service@plt>
   13364:	cmn	r0, #1
   13368:	beq	133b8 <main@@Base+0x1ed4>
   1336c:	ldr	r0, [pc, #-3804]	; 12498 <main@@Base+0xfb4>
   13370:	add	r0, pc, r0
   13374:	ldr	r3, [r0, #48]	; 0x30
   13378:	cmp	r3, #1
   1337c:	bls	11864 <main@@Base+0x380>
   13380:	ldr	r2, [pc, #-3820]	; 1249c <main@@Base+0xfb8>
   13384:	add	r0, r0, #48	; 0x30
   13388:	mov	r1, #2
   1338c:	movw	r3, #790	; 0x316
   13390:	add	r2, pc, r2
   13394:	bl	11238 <vcos_log_impl@plt>
   13398:	b	11864 <main@@Base+0x380>
   1339c:	ldr	r2, [pc, #-3844]	; 124a0 <main@@Base+0xfbc>
   133a0:	add	r0, r0, #48	; 0x30
   133a4:	mov	r1, #5
   133a8:	mov	r3, #784	; 0x310
   133ac:	add	r2, pc, r2
   133b0:	bl	11238 <vcos_log_impl@plt>
   133b4:	b	13248 <main@@Base+0x1d64>
   133b8:	ldr	r0, [pc, #-3868]	; 124a4 <main@@Base+0xfc0>
   133bc:	add	r0, pc, r0
   133c0:	ldr	r3, [r0, #48]	; 0x30
   133c4:	cmp	r3, #4
   133c8:	bls	133e4 <main@@Base+0x1f00>
   133cc:	ldr	r2, [pc, #-3884]	; 124a8 <main@@Base+0xfc4>
   133d0:	add	r0, r0, #48	; 0x30
   133d4:	mov	r1, #5
   133d8:	movw	r3, #790	; 0x316
   133dc:	add	r2, pc, r2
   133e0:	bl	11238 <vcos_log_impl@plt>
   133e4:	mov	r1, #0
   133e8:	ldr	r0, [sp, #68]	; 0x44
   133ec:	mov	r2, r1
   133f0:	bl	113dc <vchiq_set_service_option@plt>
   133f4:	cmp	r0, #0
   133f8:	beq	1348c <main@@Base+0x1fa8>
   133fc:	ldr	r0, [pc, #-3928]	; 124ac <main@@Base+0xfc8>
   13400:	add	r0, pc, r0
   13404:	ldr	r3, [r0, #48]	; 0x30
   13408:	cmp	r3, #1
   1340c:	bls	11864 <main@@Base+0x380>
   13410:	ldr	r2, [pc, #-3944]	; 124b0 <main@@Base+0xfcc>
   13414:	add	r0, r0, #48	; 0x30
   13418:	mov	r1, #2
   1341c:	mov	r3, #792	; 0x318
   13420:	add	r2, pc, r2
   13424:	bl	11238 <vcos_log_impl@plt>
   13428:	b	11864 <main@@Base+0x380>
   1342c:	ldr	r0, [pc, #-3968]	; 124b4 <main@@Base+0xfd0>
   13430:	add	r0, pc, r0
   13434:	ldr	r3, [r0, #48]	; 0x30
   13438:	cmp	r3, #1
   1343c:	bls	11864 <main@@Base+0x380>
   13440:	ldr	r2, [pc, #-3984]	; 124b8 <main@@Base+0xfd4>
   13444:	add	r0, r0, #48	; 0x30
   13448:	mov	r1, #2
   1344c:	mov	r3, #904	; 0x388
   13450:	add	r2, pc, r2
   13454:	bl	11238 <vcos_log_impl@plt>
   13458:	b	11864 <main@@Base+0x380>
   1345c:	ldr	r0, [pc, #-4008]	; 124bc <main@@Base+0xfd8>
   13460:	add	r0, pc, r0
   13464:	ldr	r3, [r0, #48]	; 0x30
   13468:	cmp	r3, #1
   1346c:	bls	11864 <main@@Base+0x380>
   13470:	ldr	r2, [pc, #-4024]	; 124c0 <main@@Base+0xfdc>
   13474:	add	r0, r0, #48	; 0x30
   13478:	mov	r1, #2
   1347c:	movw	r3, #923	; 0x39b
   13480:	add	r2, pc, r2
   13484:	bl	11238 <vcos_log_impl@plt>
   13488:	b	11864 <main@@Base+0x380>
   1348c:	ldr	r0, [pc, #-4048]	; 124c4 <main@@Base+0xfe0>
   13490:	add	r0, pc, r0
   13494:	ldr	r3, [r0, #48]	; 0x30
   13498:	cmp	r3, #4
   1349c:	bls	134b8 <main@@Base+0x1fd4>
   134a0:	ldr	r2, [pc, #-4064]	; 124c8 <main@@Base+0xfe4>
   134a4:	add	r0, r0, #48	; 0x30
   134a8:	mov	r1, #5
   134ac:	mov	r3, #792	; 0x318
   134b0:	add	r2, pc, r2
   134b4:	bl	11238 <vcos_log_impl@plt>
   134b8:	ldr	r0, [sp, #68]	; 0x44
   134bc:	mov	r1, #0
   134c0:	mov	r2, #1
   134c4:	bl	113dc <vchiq_set_service_option@plt>
   134c8:	cmp	r0, #0
   134cc:	beq	13500 <main@@Base+0x201c>
   134d0:	ldr	r0, [pc, #3916]	; 14424 <main@@Base+0x2f40>
   134d4:	add	r0, pc, r0
   134d8:	ldr	r3, [r0, #48]	; 0x30
   134dc:	cmp	r3, #1
   134e0:	bls	11864 <main@@Base+0x380>
   134e4:	ldr	r2, [pc, #3900]	; 14428 <main@@Base+0x2f44>
   134e8:	add	r0, r0, #48	; 0x30
   134ec:	mov	r1, #2
   134f0:	movw	r3, #793	; 0x319
   134f4:	add	r2, pc, r2
   134f8:	bl	11238 <vcos_log_impl@plt>
   134fc:	b	11864 <main@@Base+0x380>
   13500:	ldr	r0, [pc, #3876]	; 1442c <main@@Base+0x2f48>
   13504:	add	r0, pc, r0
   13508:	ldr	r3, [r0, #48]	; 0x30
   1350c:	cmp	r3, #4
   13510:	bls	1352c <main@@Base+0x2048>
   13514:	ldr	r2, [pc, #3860]	; 14430 <main@@Base+0x2f4c>
   13518:	add	r0, r0, #48	; 0x30
   1351c:	mov	r1, #5
   13520:	movw	r3, #793	; 0x319
   13524:	add	r2, pc, r2
   13528:	bl	11238 <vcos_log_impl@plt>
   1352c:	ldr	r0, [sp, #68]	; 0x44
   13530:	mov	r1, #42	; 0x2a
   13534:	mov	r2, #1
   13538:	bl	113dc <vchiq_set_service_option@plt>
   1353c:	cmn	r0, #1
   13540:	beq	135b4 <main@@Base+0x20d0>
   13544:	ldr	r0, [pc, #3816]	; 14434 <main@@Base+0x2f50>
   13548:	add	r0, pc, r0
   1354c:	ldr	r3, [r0, #48]	; 0x30
   13550:	cmp	r3, #1
   13554:	bls	11864 <main@@Base+0x380>
   13558:	ldr	r2, [pc, #3800]	; 14438 <main@@Base+0x2f54>
   1355c:	add	r0, r0, #48	; 0x30
   13560:	mov	r1, #2
   13564:	movw	r3, #794	; 0x31a
   13568:	add	r2, pc, r2
   1356c:	bl	11238 <vcos_log_impl@plt>
   13570:	b	11864 <main@@Base+0x380>
   13574:	cmp	r9, #102	; 0x66
   13578:	bne	1359c <main@@Base+0x20b8>
   1357c:	ldrb	r3, [fp, #2]
   13580:	cmp	r3, #0
   13584:	bne	116c0 <main@@Base+0x1dc>
   13588:	mov	r0, #1
   1358c:	mov	r4, r5
   13590:	str	r0, [sp, #28]
   13594:	b	115d4 <main@@Base+0xf0>
   13598:	bl	11304 <__stack_chk_fail@plt>
   1359c:	cmp	r9, #104	; 0x68
   135a0:	bne	13620 <main@@Base+0x213c>
   135a4:	ldrb	r3, [fp, #2]
   135a8:	cmp	r3, #0
   135ac:	bne	116c0 <main@@Base+0x1dc>
   135b0:	b	116d4 <main@@Base+0x1f0>
   135b4:	ldr	r0, [pc, #3712]	; 1443c <main@@Base+0x2f58>
   135b8:	add	r0, pc, r0
   135bc:	ldr	r3, [r0, #48]	; 0x30
   135c0:	cmp	r3, #4
   135c4:	bls	135e0 <main@@Base+0x20fc>
   135c8:	ldr	r2, [pc, #3696]	; 14440 <main@@Base+0x2f5c>
   135cc:	add	r0, r0, #48	; 0x30
   135d0:	mov	r1, #5
   135d4:	movw	r3, #794	; 0x31a
   135d8:	add	r2, pc, r2
   135dc:	bl	11238 <vcos_log_impl@plt>
   135e0:	ldr	r0, [sp, #68]	; 0x44
   135e4:	bl	11268 <vchiq_remove_service@plt>
   135e8:	cmp	r0, #0
   135ec:	beq	13644 <main@@Base+0x2160>
   135f0:	ldr	r0, [pc, #3660]	; 14444 <main@@Base+0x2f60>
   135f4:	add	r0, pc, r0
   135f8:	ldr	r3, [r0, #48]	; 0x30
   135fc:	cmp	r3, #1
   13600:	bls	11864 <main@@Base+0x380>
   13604:	ldr	r2, [pc, #3644]	; 14448 <main@@Base+0x2f64>
   13608:	add	r0, r0, #48	; 0x30
   1360c:	mov	r1, #2
   13610:	movw	r3, #795	; 0x31b
   13614:	add	r2, pc, r2
   13618:	bl	11238 <vcos_log_impl@plt>
   1361c:	b	11864 <main@@Base+0x380>
   13620:	cmp	r9, #105	; 0x69
   13624:	bne	136b0 <main@@Base+0x21cc>
   13628:	ldrb	r3, [fp, #2]
   1362c:	cmp	r3, #0
   13630:	bne	116c0 <main@@Base+0x1dc>
   13634:	mov	r3, #1
   13638:	mov	r4, r5
   1363c:	str	r3, [sp, #36]	; 0x24
   13640:	b	115d4 <main@@Base+0xf0>
   13644:	ldr	r0, [pc, #3584]	; 1444c <main@@Base+0x2f68>
   13648:	add	r0, pc, r0
   1364c:	ldr	r3, [r0, #48]	; 0x30
   13650:	cmp	r3, #4
   13654:	bls	13670 <main@@Base+0x218c>
   13658:	ldr	r2, [pc, #3568]	; 14450 <main@@Base+0x2f6c>
   1365c:	add	r0, r0, #48	; 0x30
   13660:	mov	r1, #5
   13664:	movw	r3, #795	; 0x31b
   13668:	add	r2, pc, r2
   1366c:	bl	11238 <vcos_log_impl@plt>
   13670:	ldr	r0, [sp, #68]	; 0x44
   13674:	bl	11268 <vchiq_remove_service@plt>
   13678:	cmn	r0, #1
   1367c:	beq	136e4 <main@@Base+0x2200>
   13680:	ldr	r0, [pc, #3532]	; 14454 <main@@Base+0x2f70>
   13684:	add	r0, pc, r0
   13688:	ldr	r3, [r0, #48]	; 0x30
   1368c:	cmp	r3, #1
   13690:	bls	11864 <main@@Base+0x380>
   13694:	ldr	r2, [pc, #3516]	; 14458 <main@@Base+0x2f74>
   13698:	add	r0, r0, #48	; 0x30
   1369c:	mov	r1, #2
   136a0:	mov	r3, #796	; 0x31c
   136a4:	add	r2, pc, r2
   136a8:	bl	11238 <vcos_log_impl@plt>
   136ac:	b	11864 <main@@Base+0x380>
   136b0:	cmp	r9, #109	; 0x6d
   136b4:	bne	13750 <main@@Base+0x226c>
   136b8:	ldrb	r3, [fp, #2]
   136bc:	cmp	r3, #0
   136c0:	bne	116c0 <main@@Base+0x1dc>
   136c4:	ldr	r0, [r6, r5, lsl #2]
   136c8:	mov	r1, #0
   136cc:	mov	r2, #10
   136d0:	add	r4, r4, #2
   136d4:	bl	11274 <strtol@plt>
   136d8:	ldr	r3, [sp, #40]	; 0x28
   136dc:	str	r0, [r3, #32]
   136e0:	b	115d4 <main@@Base+0xf0>
   136e4:	ldr	r0, [pc, #3440]	; 1445c <main@@Base+0x2f78>
   136e8:	add	r0, pc, r0
   136ec:	ldr	r3, [r0, #48]	; 0x30
   136f0:	cmp	r3, #4
   136f4:	bls	13710 <main@@Base+0x222c>
   136f8:	ldr	r2, [pc, #3424]	; 14460 <main@@Base+0x2f7c>
   136fc:	add	r0, r0, #48	; 0x30
   13700:	mov	r1, #5
   13704:	mov	r3, #796	; 0x31c
   13708:	add	r2, pc, r2
   1370c:	bl	11238 <vcos_log_impl@plt>
   13710:	ldr	r0, [sp, #72]	; 0x48
   13714:	bl	11268 <vchiq_remove_service@plt>
   13718:	cmp	r0, #0
   1371c:	beq	13780 <main@@Base+0x229c>
   13720:	ldr	r0, [pc, #3388]	; 14464 <main@@Base+0x2f80>
   13724:	add	r0, pc, r0
   13728:	ldr	r3, [r0, #48]	; 0x30
   1372c:	cmp	r3, #1
   13730:	bls	11864 <main@@Base+0x380>
   13734:	ldr	r2, [pc, #3372]	; 14468 <main@@Base+0x2f84>
   13738:	add	r0, r0, #48	; 0x30
   1373c:	mov	r1, #2
   13740:	movw	r3, #797	; 0x31d
   13744:	add	r2, pc, r2
   13748:	bl	11238 <vcos_log_impl@plt>
   1374c:	b	11864 <main@@Base+0x380>
   13750:	cmp	r9, #77	; 0x4d
   13754:	bne	137f4 <main@@Base+0x2310>
   13758:	ldrb	r1, [fp, #2]
   1375c:	cmp	r1, #0
   13760:	bne	116c0 <main@@Base+0x1dc>
   13764:	ldr	r0, [r6, r5, lsl #2]
   13768:	mov	r2, #10
   1376c:	bl	11274 <strtol@plt>
   13770:	ldr	r3, [sp, #48]	; 0x30
   13774:	add	r4, r4, #2
   13778:	str	r0, [r3, #36]	; 0x24
   1377c:	b	115d4 <main@@Base+0xf0>
   13780:	ldr	r0, [pc, #3300]	; 1446c <main@@Base+0x2f88>
   13784:	add	r0, pc, r0
   13788:	ldr	r3, [r0, #48]	; 0x30
   1378c:	cmp	r3, #4
   13790:	bls	137ac <main@@Base+0x22c8>
   13794:	ldr	r2, [pc, #3284]	; 14470 <main@@Base+0x2f8c>
   13798:	add	r0, r0, #48	; 0x30
   1379c:	mov	r1, #5
   137a0:	movw	r3, #797	; 0x31d
   137a4:	add	r2, pc, r2
   137a8:	bl	11238 <vcos_log_impl@plt>
   137ac:	mov	r1, #0
   137b0:	ldr	r0, [sp, #68]	; 0x44
   137b4:	mov	r2, r1
   137b8:	bl	1134c <vchiq_queue_message@plt>
   137bc:	cmn	r0, #1
   137c0:	beq	13824 <main@@Base+0x2340>
   137c4:	ldr	r0, [pc, #3240]	; 14474 <main@@Base+0x2f90>
   137c8:	add	r0, pc, r0
   137cc:	ldr	r3, [r0, #48]	; 0x30
   137d0:	cmp	r3, #1
   137d4:	bls	11864 <main@@Base+0x380>
   137d8:	ldr	r2, [pc, #3224]	; 14478 <main@@Base+0x2f94>
   137dc:	add	r0, r0, #48	; 0x30
   137e0:	mov	r1, #2
   137e4:	movw	r3, #798	; 0x31e
   137e8:	add	r2, pc, r2
   137ec:	bl	11238 <vcos_log_impl@plt>
   137f0:	b	11864 <main@@Base+0x380>
   137f4:	cmp	r9, #112	; 0x70
   137f8:	bne	13898 <main@@Base+0x23b4>
   137fc:	ldrb	r3, [fp, #2]
   13800:	cmp	r3, #0
   13804:	bne	116c0 <main@@Base+0x1dc>
   13808:	ldr	r0, [sp, #44]	; 0x2c
   1380c:	mov	r3, #1000	; 0x3e8
   13810:	mov	r1, #1
   13814:	mov	r4, r5
   13818:	str	r1, [sp, #32]
   1381c:	str	r3, [r0, #8]
   13820:	b	115d4 <main@@Base+0xf0>
   13824:	ldr	r0, [pc, #3152]	; 1447c <main@@Base+0x2f98>
   13828:	add	r0, pc, r0
   1382c:	ldr	r3, [r0, #48]	; 0x30
   13830:	cmp	r3, #4
   13834:	bls	13850 <main@@Base+0x236c>
   13838:	ldr	r2, [pc, #3136]	; 14480 <main@@Base+0x2f9c>
   1383c:	add	r0, r0, #48	; 0x30
   13840:	mov	r1, #5
   13844:	movw	r3, #798	; 0x31e
   13848:	add	r2, pc, r2
   1384c:	bl	11238 <vcos_log_impl@plt>
   13850:	mov	r1, #0
   13854:	ldr	r0, [sp, #68]	; 0x44
   13858:	mov	r2, r1
   1385c:	bl	113dc <vchiq_set_service_option@plt>
   13860:	cmn	r0, #1
   13864:	beq	138bc <main@@Base+0x23d8>
   13868:	ldr	r0, [pc, #3092]	; 14484 <main@@Base+0x2fa0>
   1386c:	add	r0, pc, r0
   13870:	ldr	r3, [r0, #48]	; 0x30
   13874:	cmp	r3, #1
   13878:	bls	11864 <main@@Base+0x380>
   1387c:	ldr	r2, [pc, #3076]	; 14488 <main@@Base+0x2fa4>
   13880:	add	r0, r0, #48	; 0x30
   13884:	mov	r1, #2
   13888:	movw	r3, #799	; 0x31f
   1388c:	add	r2, pc, r2
   13890:	bl	11238 <vcos_log_impl@plt>
   13894:	b	11864 <main@@Base+0x380>
   13898:	cmp	r9, #113	; 0x71
   1389c:	bne	13968 <main@@Base+0x2484>
   138a0:	ldrb	r3, [fp, #2]
   138a4:	cmp	r3, #0
   138a8:	bne	116c0 <main@@Base+0x1dc>
   138ac:	ldr	r2, [sp, #60]	; 0x3c
   138b0:	mov	r4, r5
   138b4:	str	r3, [r2, #12]
   138b8:	b	115d4 <main@@Base+0xf0>
   138bc:	ldr	r0, [pc, #3016]	; 1448c <main@@Base+0x2fa8>
   138c0:	add	r0, pc, r0
   138c4:	ldr	r3, [r0, #48]	; 0x30
   138c8:	cmp	r3, #4
   138cc:	bls	138e8 <main@@Base+0x2404>
   138d0:	ldr	r2, [pc, #3000]	; 14490 <main@@Base+0x2fac>
   138d4:	add	r0, r0, #48	; 0x30
   138d8:	mov	r1, #5
   138dc:	movw	r3, #799	; 0x31f
   138e0:	add	r2, pc, r2
   138e4:	bl	11238 <vcos_log_impl@plt>
   138e8:	mov	r1, #0
   138ec:	mov	r2, #16
   138f0:	mov	r0, r4
   138f4:	bl	11418 <memset@plt>
   138f8:	ldr	r2, [pc, #2964]	; 14494 <main@@Base+0x2fb0>
   138fc:	ldr	r0, [sp, #64]	; 0x40
   13900:	mov	r1, r4
   13904:	add	r2, pc, r2
   13908:	str	r2, [sp, #84]	; 0x54
   1390c:	mov	r2, r7
   13910:	movw	r3, #28259	; 0x6e63
   13914:	movt	r3, #26229	; 0x6675
   13918:	str	r3, [sp, #80]	; 0x50
   1391c:	mov	r3, #3
   13920:	str	r3, [sp, #88]	; 0x58
   13924:	strh	r3, [sp, #92]	; 0x5c
   13928:	strh	r3, [sp, #94]	; 0x5e
   1392c:	bl	11334 <vchiq_add_service@plt>
   13930:	cmp	r0, #0
   13934:	beq	13a08 <main@@Base+0x2524>
   13938:	ldr	r0, [pc, #2904]	; 14498 <main@@Base+0x2fb4>
   1393c:	add	r0, pc, r0
   13940:	ldr	r3, [r0, #48]	; 0x30
   13944:	cmp	r3, #1
   13948:	bls	11864 <main@@Base+0x380>
   1394c:	ldr	r2, [pc, #2888]	; 1449c <main@@Base+0x2fb8>
   13950:	add	r0, r0, #48	; 0x30
   13954:	mov	r1, #2
   13958:	movw	r3, #802	; 0x322
   1395c:	add	r2, pc, r2
   13960:	bl	11238 <vcos_log_impl@plt>
   13964:	b	11864 <main@@Base+0x380>
   13968:	cmp	r9, #114	; 0x72
   1396c:	bne	13aa0 <main@@Base+0x25bc>
   13970:	ldrb	r8, [fp, #2]
   13974:	cmp	r8, #0
   13978:	bne	116c0 <main@@Base+0x1dc>
   1397c:	add	r4, r4, #2
   13980:	cmp	r7, r4
   13984:	ble	13a8c <main@@Base+0x25a8>
   13988:	ldr	r0, [r6, r5, lsl #2]
   1398c:	mov	r1, r8
   13990:	mov	r2, #10
   13994:	bl	11274 <strtol@plt>
   13998:	mov	r1, r8
   1399c:	mov	r2, #10
   139a0:	mov	r7, r0
   139a4:	ldr	r0, [r6, r4, lsl #2]
   139a8:	bl	11274 <strtol@plt>
   139ac:	mov	r1, #2
   139b0:	mov	r5, r0
   139b4:	ldr	r0, [pc, #2788]	; 144a0 <main@@Base+0x2fbc>
   139b8:	add	r0, pc, r0
   139bc:	bl	11370 <open64@plt>
   139c0:	subs	r4, r0, #0
   139c4:	blt	13b08 <main@@Base+0x2624>
   139c8:	mov	r2, r7
   139cc:	mov	r1, #50432	; 0xc500
   139d0:	bl	11328 <ioctl@plt>
   139d4:	subs	r2, r0, #0
   139d8:	mov	r0, #1
   139dc:	bne	13a7c <main@@Base+0x2598>
   139e0:	ldr	r1, [pc, #2748]	; 144a4 <main@@Base+0x2fc0>
   139e4:	mov	r2, r5
   139e8:	add	r1, pc, r1
   139ec:	bl	11430 <__printf_chk@plt>
   139f0:	mov	r0, r5
   139f4:	bl	112f8 <sleep@plt>
   139f8:	mov	r0, r4
   139fc:	bl	114c0 <close@plt>
   13a00:	mov	r0, #0
   13a04:	bl	113c4 <exit@plt>
   13a08:	ldr	r0, [pc, #2712]	; 144a8 <main@@Base+0x2fc4>
   13a0c:	add	r0, pc, r0
   13a10:	ldr	r3, [r0, #48]	; 0x30
   13a14:	cmp	r3, #4
   13a18:	bls	13a34 <main@@Base+0x2550>
   13a1c:	ldr	r2, [pc, #2696]	; 144ac <main@@Base+0x2fc8>
   13a20:	add	r0, r0, #48	; 0x30
   13a24:	mov	r1, #5
   13a28:	movw	r3, #802	; 0x322
   13a2c:	add	r2, pc, r2
   13a30:	bl	11238 <vcos_log_impl@plt>
   13a34:	mov	r1, #0
   13a38:	ldr	r0, [sp, #68]	; 0x44
   13a3c:	mov	r2, r1
   13a40:	bl	1134c <vchiq_queue_message@plt>
   13a44:	cmn	r0, #1
   13a48:	beq	13b20 <main@@Base+0x263c>
   13a4c:	ldr	r0, [pc, #2652]	; 144b0 <main@@Base+0x2fcc>
   13a50:	add	r0, pc, r0
   13a54:	ldr	r3, [r0, #48]	; 0x30
   13a58:	cmp	r3, #1
   13a5c:	bls	11864 <main@@Base+0x380>
   13a60:	ldr	r2, [pc, #2636]	; 144b4 <main@@Base+0x2fd0>
   13a64:	add	r0, r0, #48	; 0x30
   13a68:	mov	r1, #2
   13a6c:	mov	r3, #804	; 0x324
   13a70:	add	r2, pc, r2
   13a74:	bl	11238 <vcos_log_impl@plt>
   13a78:	b	11864 <main@@Base+0x380>
   13a7c:	ldr	r1, [pc, #2612]	; 144b8 <main@@Base+0x2fd4>
   13a80:	add	r1, pc, r1
   13a84:	bl	11430 <__printf_chk@plt>
   13a88:	b	139f8 <main@@Base+0x2514>
   13a8c:	ldr	r0, [pc, #2600]	; 144bc <main@@Base+0x2fd8>
   13a90:	add	r0, pc, r0
   13a94:	bl	11388 <puts@plt>
   13a98:	mvn	r0, #0
   13a9c:	bl	113c4 <exit@plt>
   13aa0:	cmp	r9, #116	; 0x74
   13aa4:	bne	13b94 <main@@Base+0x26b0>
   13aa8:	ldrb	r5, [fp, #2]
   13aac:	cmp	r5, #0
   13ab0:	bne	116c0 <main@@Base+0x1dc>
   13ab4:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   13ab8:	ldr	r6, [pc, #2560]	; 144c0 <main@@Base+0x2fdc>
   13abc:	add	r7, sp, #128	; 0x80
   13ac0:	mov	r4, #1
   13ac4:	add	r6, pc, r6
   13ac8:	mov	r8, r0
   13acc:	ldr	r0, [pc, #2544]	; 144c4 <main@@Base+0x2fe0>
   13ad0:	add	r0, pc, r0
   13ad4:	bl	11388 <puts@plt>
   13ad8:	mov	r0, r7
   13adc:	mov	r1, #0
   13ae0:	str	r4, [sp, #128]	; 0x80
   13ae4:	str	r5, [sp, #132]	; 0x84
   13ae8:	bl	112bc <nanosleep@plt>
   13aec:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   13af0:	mov	r1, r6
   13af4:	mov	r3, #1000	; 0x3e8
   13af8:	rsb	r2, r8, r0
   13afc:	mov	r0, #1
   13b00:	bl	11430 <__printf_chk@plt>
   13b04:	b	13ad8 <main@@Base+0x25f4>
   13b08:	ldr	r1, [pc, #2488]	; 144c8 <main@@Base+0x2fe4>
   13b0c:	mov	r2, r4
   13b10:	mov	r0, #1
   13b14:	add	r1, pc, r1
   13b18:	bl	11430 <__printf_chk@plt>
   13b1c:	b	13a00 <main@@Base+0x251c>
   13b20:	ldr	r0, [pc, #2468]	; 144cc <main@@Base+0x2fe8>
   13b24:	add	r0, pc, r0
   13b28:	ldr	r3, [r0, #48]	; 0x30
   13b2c:	cmp	r3, #4
   13b30:	bls	13b4c <main@@Base+0x2668>
   13b34:	ldr	r2, [pc, #2452]	; 144d0 <main@@Base+0x2fec>
   13b38:	add	r0, r0, #48	; 0x30
   13b3c:	mov	r1, #5
   13b40:	mov	r3, #804	; 0x324
   13b44:	add	r2, pc, r2
   13b48:	bl	11238 <vcos_log_impl@plt>
   13b4c:	ldr	r0, [sp, #68]	; 0x44
   13b50:	mov	r2, #1024	; 0x400
   13b54:	ldr	r1, [sp, #36]	; 0x24
   13b58:	mov	r3, #1
   13b5c:	bl	11478 <vchiq_queue_bulk_transmit@plt>
   13b60:	cmn	r0, #1
   13b64:	beq	13bb4 <main@@Base+0x26d0>
   13b68:	ldr	r0, [sp, #28]
   13b6c:	ldr	r3, [r0, #48]	; 0x30
   13b70:	cmp	r3, #1
   13b74:	bls	11864 <main@@Base+0x380>
   13b78:	ldr	r2, [pc, #2388]	; 144d4 <main@@Base+0x2ff0>
   13b7c:	add	r0, r0, #48	; 0x30
   13b80:	mov	r1, #2
   13b84:	movw	r3, #805	; 0x325
   13b88:	add	r2, pc, r2
   13b8c:	bl	11238 <vcos_log_impl@plt>
   13b90:	b	11864 <main@@Base+0x380>
   13b94:	cmp	r9, #118	; 0x76
   13b98:	bne	13c28 <main@@Base+0x2744>
   13b9c:	ldrb	r3, [fp, #2]
   13ba0:	cmp	r3, #0
   13ba4:	bne	116c0 <main@@Base+0x1dc>
   13ba8:	mov	r4, r5
   13bac:	mov	r8, #1
   13bb0:	b	115d4 <main@@Base+0xf0>
   13bb4:	ldr	r1, [sp, #28]
   13bb8:	ldr	r3, [r1, #48]	; 0x30
   13bbc:	cmp	r3, #4
   13bc0:	bls	13bdc <main@@Base+0x26f8>
   13bc4:	ldr	r2, [pc, #2316]	; 144d8 <main@@Base+0x2ff4>
   13bc8:	add	r0, r1, #48	; 0x30
   13bcc:	movw	r3, #805	; 0x325
   13bd0:	mov	r1, #5
   13bd4:	add	r2, pc, r2
   13bd8:	bl	11238 <vcos_log_impl@plt>
   13bdc:	ldr	r8, [pc, #2296]	; 144dc <main@@Base+0x2ff8>
   13be0:	mov	r3, #2
   13be4:	mov	r2, #2048	; 0x800
   13be8:	ldr	r0, [sp, #72]	; 0x48
   13bec:	add	r8, pc, r8
   13bf0:	add	r1, r8, #72	; 0x48
   13bf4:	bl	1146c <vchiq_queue_bulk_receive@plt>
   13bf8:	ldr	r3, [r8, #48]	; 0x30
   13bfc:	cmn	r0, #1
   13c00:	beq	13c58 <main@@Base+0x2774>
   13c04:	cmp	r3, #1
   13c08:	bls	11864 <main@@Base+0x380>
   13c0c:	ldr	r2, [pc, #2252]	; 144e0 <main@@Base+0x2ffc>
   13c10:	add	r0, r8, #48	; 0x30
   13c14:	mov	r1, #2
   13c18:	movw	r3, #806	; 0x326
   13c1c:	add	r2, pc, r2
   13c20:	bl	11238 <vcos_log_impl@plt>
   13c24:	b	11864 <main@@Base+0x380>
   13c28:	cmp	r9, #83	; 0x53
   13c2c:	bne	13cc4 <main@@Base+0x27e0>
   13c30:	ldrb	r1, [fp, #2]
   13c34:	cmp	r1, #0
   13c38:	bne	116c0 <main@@Base+0x1dc>
   13c3c:	ldr	r0, [r6, r5, lsl #2]
   13c40:	mov	r2, #10
   13c44:	bl	11274 <strtol@plt>
   13c48:	ldr	r3, [sp, #56]	; 0x38
   13c4c:	add	r4, r4, #2
   13c50:	str	r0, [r3, #44]	; 0x2c
   13c54:	b	115d4 <main@@Base+0xf0>
   13c58:	cmp	r3, #4
   13c5c:	bls	13c78 <main@@Base+0x2794>
   13c60:	ldr	r2, [pc, #2172]	; 144e4 <main@@Base+0x3000>
   13c64:	add	r0, r8, #48	; 0x30
   13c68:	mov	r1, #5
   13c6c:	movw	r3, #806	; 0x326
   13c70:	add	r2, pc, r2
   13c74:	bl	11238 <vcos_log_impl@plt>
   13c78:	ldr	r0, [sp, #68]	; 0x44
   13c7c:	mov	r1, #0
   13c80:	mov	r2, #1024	; 0x400
   13c84:	mov	r3, #1
   13c88:	bl	1146c <vchiq_queue_bulk_receive@plt>
   13c8c:	cmn	r0, #1
   13c90:	beq	13cf4 <main@@Base+0x2810>
   13c94:	ldr	r0, [pc, #2124]	; 144e8 <main@@Base+0x3004>
   13c98:	add	r0, pc, r0
   13c9c:	ldr	r3, [r0, #48]	; 0x30
   13ca0:	cmp	r3, #1
   13ca4:	bls	11864 <main@@Base+0x380>
   13ca8:	ldr	r2, [pc, #2108]	; 144ec <main@@Base+0x3008>
   13cac:	add	r0, r0, #48	; 0x30
   13cb0:	mov	r1, #2
   13cb4:	movw	r3, #807	; 0x327
   13cb8:	add	r2, pc, r2
   13cbc:	bl	11238 <vcos_log_impl@plt>
   13cc0:	b	11864 <main@@Base+0x380>
   13cc4:	cmp	r9, #69	; 0x45
   13cc8:	bne	116c0 <main@@Base+0x1dc>
   13ccc:	ldrb	r1, [fp, #2]
   13cd0:	cmp	r1, #0
   13cd4:	bne	116c0 <main@@Base+0x1dc>
   13cd8:	ldr	r0, [r6, r5, lsl #2]
   13cdc:	mov	r2, #10
   13ce0:	bl	11274 <strtol@plt>
   13ce4:	ldr	r3, [sp, #52]	; 0x34
   13ce8:	add	r4, r4, #2
   13cec:	str	r0, [r3, #40]	; 0x28
   13cf0:	b	115d4 <main@@Base+0xf0>
   13cf4:	ldr	r0, [pc, #2036]	; 144f0 <main@@Base+0x300c>
   13cf8:	add	r0, pc, r0
   13cfc:	ldr	r3, [r0, #48]	; 0x30
   13d00:	cmp	r3, #4
   13d04:	bls	13d20 <main@@Base+0x283c>
   13d08:	ldr	r2, [pc, #2020]	; 144f4 <main@@Base+0x3010>
   13d0c:	add	r0, r0, #48	; 0x30
   13d10:	mov	r1, #5
   13d14:	movw	r3, #807	; 0x327
   13d18:	add	r2, pc, r2
   13d1c:	bl	11238 <vcos_log_impl@plt>
   13d20:	ldr	r0, [sp, #64]	; 0x40
   13d24:	bl	1143c <vchiq_shutdown@plt>
   13d28:	cmp	r0, #0
   13d2c:	beq	13d60 <main@@Base+0x287c>
   13d30:	ldr	r0, [pc, #1984]	; 144f8 <main@@Base+0x3014>
   13d34:	add	r0, pc, r0
   13d38:	ldr	r3, [r0, #48]	; 0x30
   13d3c:	cmp	r3, #1
   13d40:	bls	11864 <main@@Base+0x380>
   13d44:	ldr	r2, [pc, #1968]	; 144fc <main@@Base+0x3018>
   13d48:	add	r0, r0, #48	; 0x30
   13d4c:	mov	r1, #2
   13d50:	mov	r3, #808	; 0x328
   13d54:	add	r2, pc, r2
   13d58:	bl	11238 <vcos_log_impl@plt>
   13d5c:	b	11864 <main@@Base+0x380>
   13d60:	ldr	r0, [pc, #1944]	; 14500 <main@@Base+0x301c>
   13d64:	add	r0, pc, r0
   13d68:	ldr	r3, [r0, #48]	; 0x30
   13d6c:	cmp	r3, #4
   13d70:	bls	13d8c <main@@Base+0x28a8>
   13d74:	ldr	r2, [pc, #1928]	; 14504 <main@@Base+0x3020>
   13d78:	add	r0, r0, #48	; 0x30
   13d7c:	mov	r1, #5
   13d80:	mov	r3, #808	; 0x328
   13d84:	add	r2, pc, r2
   13d88:	bl	11238 <vcos_log_impl@plt>
   13d8c:	mov	r0, fp
   13d90:	bl	11298 <vchiq_initialise@plt>
   13d94:	cmp	r0, #0
   13d98:	beq	13dcc <main@@Base+0x28e8>
   13d9c:	ldr	r0, [pc, #1892]	; 14508 <main@@Base+0x3024>
   13da0:	add	r0, pc, r0
   13da4:	ldr	r3, [r0, #48]	; 0x30
   13da8:	cmp	r3, #1
   13dac:	bls	11864 <main@@Base+0x380>
   13db0:	ldr	r2, [pc, #1876]	; 1450c <main@@Base+0x3028>
   13db4:	add	r0, r0, #48	; 0x30
   13db8:	mov	r1, #2
   13dbc:	movw	r3, #809	; 0x329
   13dc0:	add	r2, pc, r2
   13dc4:	bl	11238 <vcos_log_impl@plt>
   13dc8:	b	11864 <main@@Base+0x380>
   13dcc:	ldr	r0, [pc, #1852]	; 14510 <main@@Base+0x302c>
   13dd0:	add	r0, pc, r0
   13dd4:	ldr	r3, [r0, #48]	; 0x30
   13dd8:	cmp	r3, #4
   13ddc:	bls	13df8 <main@@Base+0x2914>
   13de0:	ldr	r2, [pc, #1836]	; 14514 <main@@Base+0x3030>
   13de4:	add	r0, r0, #48	; 0x30
   13de8:	mov	r1, #5
   13dec:	movw	r3, #809	; 0x329
   13df0:	add	r2, pc, r2
   13df4:	bl	11238 <vcos_log_impl@plt>
   13df8:	mov	r1, #0
   13dfc:	mov	r2, #16
   13e00:	mov	r0, r4
   13e04:	bl	11418 <memset@plt>
   13e08:	ldr	r2, [pc, #1800]	; 14518 <main@@Base+0x3034>
   13e0c:	ldr	r0, [sp, #64]	; 0x40
   13e10:	mov	r1, r4
   13e14:	add	r2, pc, r2
   13e18:	str	r2, [sp, #84]	; 0x54
   13e1c:	mov	r2, r5
   13e20:	movw	r3, #28259	; 0x6e63
   13e24:	movt	r3, #26229	; 0x6675
   13e28:	str	r3, [sp, #80]	; 0x50
   13e2c:	mov	r3, #1
   13e30:	str	r3, [sp, #88]	; 0x58
   13e34:	bl	114b4 <vchiq_open_service@plt>
   13e38:	cmn	r0, #1
   13e3c:	beq	13e70 <main@@Base+0x298c>
   13e40:	ldr	r0, [pc, #1748]	; 1451c <main@@Base+0x3038>
   13e44:	add	r0, pc, r0
   13e48:	ldr	r3, [r0, #48]	; 0x30
   13e4c:	cmp	r3, #1
   13e50:	bls	11864 <main@@Base+0x380>
   13e54:	ldr	r2, [pc, #1732]	; 14520 <main@@Base+0x303c>
   13e58:	add	r0, r0, #48	; 0x30
   13e5c:	mov	r1, #2
   13e60:	movw	r3, #811	; 0x32b
   13e64:	add	r2, pc, r2
   13e68:	bl	11238 <vcos_log_impl@plt>
   13e6c:	b	11864 <main@@Base+0x380>
   13e70:	ldr	r0, [pc, #1708]	; 14524 <main@@Base+0x3040>
   13e74:	add	r0, pc, r0
   13e78:	ldr	r3, [r0, #48]	; 0x30
   13e7c:	cmp	r3, #4
   13e80:	bls	13e9c <main@@Base+0x29b8>
   13e84:	ldr	r2, [pc, #1692]	; 14528 <main@@Base+0x3044>
   13e88:	add	r0, r0, #48	; 0x30
   13e8c:	mov	r1, #5
   13e90:	movw	r3, #811	; 0x32b
   13e94:	add	r2, pc, r2
   13e98:	bl	11238 <vcos_log_impl@plt>
   13e9c:	ldr	r0, [sp, #64]	; 0x40
   13ea0:	bl	1125c <vchiq_connect@plt>
   13ea4:	cmp	r0, #0
   13ea8:	beq	13edc <main@@Base+0x29f8>
   13eac:	ldr	r0, [pc, #1656]	; 1452c <main@@Base+0x3048>
   13eb0:	add	r0, pc, r0
   13eb4:	ldr	r3, [r0, #48]	; 0x30
   13eb8:	cmp	r3, #1
   13ebc:	bls	11864 <main@@Base+0x380>
   13ec0:	ldr	r2, [pc, #1640]	; 14530 <main@@Base+0x304c>
   13ec4:	add	r0, r0, #48	; 0x30
   13ec8:	mov	r1, #2
   13ecc:	mov	r3, #812	; 0x32c
   13ed0:	add	r2, pc, r2
   13ed4:	bl	11238 <vcos_log_impl@plt>
   13ed8:	b	11864 <main@@Base+0x380>
   13edc:	ldr	r0, [pc, #1616]	; 14534 <main@@Base+0x3050>
   13ee0:	add	r0, pc, r0
   13ee4:	ldr	r3, [r0, #48]	; 0x30
   13ee8:	cmp	r3, #4
   13eec:	bls	13f08 <main@@Base+0x2a24>
   13ef0:	ldr	r2, [pc, #1600]	; 14538 <main@@Base+0x3054>
   13ef4:	add	r0, r0, #48	; 0x30
   13ef8:	mov	r1, #5
   13efc:	mov	r3, #812	; 0x32c
   13f00:	add	r2, pc, r2
   13f04:	bl	11238 <vcos_log_impl@plt>
   13f08:	ldr	r0, [sp, #64]	; 0x40
   13f0c:	mov	r1, r4
   13f10:	mov	r2, r5
   13f14:	bl	114b4 <vchiq_open_service@plt>
   13f18:	cmn	r0, #1
   13f1c:	beq	13f50 <main@@Base+0x2a6c>
   13f20:	ldr	r0, [pc, #1556]	; 1453c <main@@Base+0x3058>
   13f24:	add	r0, pc, r0
   13f28:	ldr	r3, [r0, #48]	; 0x30
   13f2c:	cmp	r3, #1
   13f30:	bls	11864 <main@@Base+0x380>
   13f34:	ldr	r2, [pc, #1540]	; 14540 <main@@Base+0x305c>
   13f38:	add	r0, r0, #48	; 0x30
   13f3c:	mov	r1, #2
   13f40:	movw	r3, #813	; 0x32d
   13f44:	add	r2, pc, r2
   13f48:	bl	11238 <vcos_log_impl@plt>
   13f4c:	b	11864 <main@@Base+0x380>
   13f50:	ldr	r0, [pc, #1516]	; 14544 <main@@Base+0x3060>
   13f54:	add	r0, pc, r0
   13f58:	ldr	r3, [r0, #48]	; 0x30
   13f5c:	cmp	r3, #4
   13f60:	bls	13f7c <main@@Base+0x2a98>
   13f64:	ldr	r2, [pc, #1500]	; 14548 <main@@Base+0x3064>
   13f68:	add	r0, r0, #48	; 0x30
   13f6c:	mov	r1, #5
   13f70:	movw	r3, #813	; 0x32d
   13f74:	add	r2, pc, r2
   13f78:	bl	11238 <vcos_log_impl@plt>
   13f7c:	mov	r1, #0
   13f80:	mov	r2, #16
   13f84:	mov	r0, r4
   13f88:	bl	11418 <memset@plt>
   13f8c:	ldr	r2, [pc, #1464]	; 1454c <main@@Base+0x3068>
   13f90:	ldr	r0, [sp, #64]	; 0x40
   13f94:	mov	r1, r4
   13f98:	add	r2, pc, r2
   13f9c:	str	r2, [sp, #84]	; 0x54
   13fa0:	mov	r2, r5
   13fa4:	movw	r3, #28259	; 0x6e63
   13fa8:	movt	r3, #26229	; 0x6675
   13fac:	str	r3, [sp, #80]	; 0x50
   13fb0:	mov	r3, #1
   13fb4:	str	r3, [sp, #88]	; 0x58
   13fb8:	strh	r3, [sp, #92]	; 0x5c
   13fbc:	strh	r3, [sp, #94]	; 0x5e
   13fc0:	bl	114b4 <vchiq_open_service@plt>
   13fc4:	cmn	r0, #1
   13fc8:	beq	13ffc <main@@Base+0x2b18>
   13fcc:	ldr	r0, [pc, #1404]	; 14550 <main@@Base+0x306c>
   13fd0:	add	r0, pc, r0
   13fd4:	ldr	r3, [r0, #48]	; 0x30
   13fd8:	cmp	r3, #1
   13fdc:	bls	11864 <main@@Base+0x380>
   13fe0:	ldr	r2, [pc, #1388]	; 14554 <main@@Base+0x3070>
   13fe4:	add	r0, r0, #48	; 0x30
   13fe8:	mov	r1, #2
   13fec:	mov	r3, #820	; 0x334
   13ff0:	add	r2, pc, r2
   13ff4:	bl	11238 <vcos_log_impl@plt>
   13ff8:	b	11864 <main@@Base+0x380>
   13ffc:	ldr	r0, [pc, #1364]	; 14558 <main@@Base+0x3074>
   14000:	add	r0, pc, r0
   14004:	ldr	r3, [r0, #48]	; 0x30
   14008:	cmp	r3, #4
   1400c:	bls	14028 <main@@Base+0x2b44>
   14010:	ldr	r2, [pc, #1348]	; 1455c <main@@Base+0x3078>
   14014:	add	r0, r0, #48	; 0x30
   14018:	mov	r1, #5
   1401c:	mov	r3, #820	; 0x334
   14020:	add	r2, pc, r2
   14024:	bl	11238 <vcos_log_impl@plt>
   14028:	ldr	r0, [sp, #64]	; 0x40
   1402c:	mov	r1, r4
   14030:	mov	r2, r5
   14034:	mov	r3, #4
   14038:	strh	r3, [sp, #92]	; 0x5c
   1403c:	strh	r3, [sp, #94]	; 0x5e
   14040:	bl	114b4 <vchiq_open_service@plt>
   14044:	cmn	r0, #1
   14048:	beq	1407c <main@@Base+0x2b98>
   1404c:	ldr	r0, [pc, #1292]	; 14560 <main@@Base+0x307c>
   14050:	add	r0, pc, r0
   14054:	ldr	r3, [r0, #48]	; 0x30
   14058:	cmp	r3, #1
   1405c:	bls	11864 <main@@Base+0x380>
   14060:	ldr	r2, [pc, #1276]	; 14564 <main@@Base+0x3080>
   14064:	add	r0, r0, #48	; 0x30
   14068:	mov	r1, #2
   1406c:	movw	r3, #823	; 0x337
   14070:	add	r2, pc, r2
   14074:	bl	11238 <vcos_log_impl@plt>
   14078:	b	11864 <main@@Base+0x380>
   1407c:	ldr	r0, [pc, #1252]	; 14568 <main@@Base+0x3084>
   14080:	add	r0, pc, r0
   14084:	ldr	r3, [r0, #48]	; 0x30
   14088:	cmp	r3, #4
   1408c:	bls	140a8 <main@@Base+0x2bc4>
   14090:	ldr	r2, [pc, #1236]	; 1456c <main@@Base+0x3088>
   14094:	add	r0, r0, #48	; 0x30
   14098:	mov	r1, #5
   1409c:	movw	r3, #823	; 0x337
   140a0:	add	r2, pc, r2
   140a4:	bl	11238 <vcos_log_impl@plt>
   140a8:	ldr	r0, [sp, #64]	; 0x40
   140ac:	mov	r1, r4
   140b0:	mov	r2, r5
   140b4:	mov	r3, #3
   140b8:	strh	r3, [sp, #92]	; 0x5c
   140bc:	strh	r3, [sp, #94]	; 0x5e
   140c0:	bl	114b4 <vchiq_open_service@plt>
   140c4:	cmp	r0, #0
   140c8:	beq	140fc <main@@Base+0x2c18>
   140cc:	ldr	r0, [pc, #1180]	; 14570 <main@@Base+0x308c>
   140d0:	add	r0, pc, r0
   140d4:	ldr	r3, [r0, #48]	; 0x30
   140d8:	cmp	r3, #1
   140dc:	bls	11864 <main@@Base+0x380>
   140e0:	ldr	r2, [pc, #1164]	; 14574 <main@@Base+0x3090>
   140e4:	add	r0, r0, #48	; 0x30
   140e8:	mov	r1, #2
   140ec:	movw	r3, #826	; 0x33a
   140f0:	add	r2, pc, r2
   140f4:	bl	11238 <vcos_log_impl@plt>
   140f8:	b	11864 <main@@Base+0x380>
   140fc:	ldr	r0, [pc, #1140]	; 14578 <main@@Base+0x3094>
   14100:	add	r0, pc, r0
   14104:	ldr	r3, [r0, #48]	; 0x30
   14108:	cmp	r3, #4
   1410c:	bls	14128 <main@@Base+0x2c44>
   14110:	ldr	r2, [pc, #1124]	; 1457c <main@@Base+0x3098>
   14114:	add	r0, r0, #48	; 0x30
   14118:	mov	r1, #5
   1411c:	movw	r3, #826	; 0x33a
   14120:	add	r2, pc, r2
   14124:	bl	11238 <vcos_log_impl@plt>
   14128:	mov	r1, #0
   1412c:	mov	r2, #16
   14130:	mov	r0, r4
   14134:	mov	r8, #2
   14138:	bl	11418 <memset@plt>
   1413c:	ldr	r2, [pc, #1084]	; 14580 <main@@Base+0x309c>
   14140:	ldr	r0, [sp, #64]	; 0x40
   14144:	mov	r1, r4
   14148:	add	r2, pc, r2
   1414c:	str	r2, [sp, #84]	; 0x54
   14150:	mov	r2, r6
   14154:	movw	r3, #28261	; 0x6e65
   14158:	str	r8, [sp, #88]	; 0x58
   1415c:	movt	r3, #28271	; 0x6e6f
   14160:	str	r3, [sp, #80]	; 0x50
   14164:	mov	r3, #3
   14168:	strh	r3, [sp, #92]	; 0x5c
   1416c:	strh	r3, [sp, #94]	; 0x5e
   14170:	bl	114b4 <vchiq_open_service@plt>
   14174:	cmn	r0, #1
   14178:	beq	141ac <main@@Base+0x2cc8>
   1417c:	ldr	r0, [pc, #1024]	; 14584 <main@@Base+0x30a0>
   14180:	add	r0, pc, r0
   14184:	ldr	r3, [r0, #48]	; 0x30
   14188:	cmp	r3, #1
   1418c:	bls	11864 <main@@Base+0x380>
   14190:	ldr	r2, [pc, #1008]	; 14588 <main@@Base+0x30a4>
   14194:	add	r0, r0, #48	; 0x30
   14198:	mov	r1, r8
   1419c:	movw	r3, #829	; 0x33d
   141a0:	add	r2, pc, r2
   141a4:	bl	11238 <vcos_log_impl@plt>
   141a8:	b	11864 <main@@Base+0x380>
   141ac:	ldr	r0, [pc, #984]	; 1458c <main@@Base+0x30a8>
   141b0:	add	r0, pc, r0
   141b4:	ldr	r3, [r0, #48]	; 0x30
   141b8:	cmp	r3, #4
   141bc:	bls	141d8 <main@@Base+0x2cf4>
   141c0:	ldr	r2, [pc, #968]	; 14590 <main@@Base+0x30ac>
   141c4:	add	r0, r0, #48	; 0x30
   141c8:	mov	r1, #5
   141cc:	movw	r3, #829	; 0x33d
   141d0:	add	r2, pc, r2
   141d4:	bl	11238 <vcos_log_impl@plt>
   141d8:	mov	r1, #0
   141dc:	mov	r2, #16
   141e0:	mov	r0, r4
   141e4:	mov	r8, #2
   141e8:	bl	11418 <memset@plt>
   141ec:	ldr	r2, [pc, #928]	; 14594 <main@@Base+0x30b0>
   141f0:	ldr	r0, [sp, #64]	; 0x40
   141f4:	mov	r1, r4
   141f8:	add	r2, pc, r2
   141fc:	str	r2, [sp, #84]	; 0x54
   14200:	mov	r2, r6
   14204:	movw	r3, #28259	; 0x6e63
   14208:	str	r8, [sp, #88]	; 0x58
   1420c:	movt	r3, #26229	; 0x6675
   14210:	str	r3, [sp, #80]	; 0x50
   14214:	mov	r3, #3
   14218:	strh	r3, [sp, #92]	; 0x5c
   1421c:	strh	r3, [sp, #94]	; 0x5e
   14220:	bl	114b4 <vchiq_open_service@plt>
   14224:	cmp	r0, #0
   14228:	beq	1425c <main@@Base+0x2d78>
   1422c:	ldr	r0, [pc, #868]	; 14598 <main@@Base+0x30b4>
   14230:	add	r0, pc, r0
   14234:	ldr	r3, [r0, #48]	; 0x30
   14238:	cmp	r3, #1
   1423c:	bls	11864 <main@@Base+0x380>
   14240:	ldr	r2, [pc, #852]	; 1459c <main@@Base+0x30b8>
   14244:	add	r0, r0, #48	; 0x30
   14248:	mov	r1, r8
   1424c:	movw	r3, #831	; 0x33f
   14250:	add	r2, pc, r2
   14254:	bl	11238 <vcos_log_impl@plt>
   14258:	b	11864 <main@@Base+0x380>
   1425c:	ldr	r0, [pc, #828]	; 145a0 <main@@Base+0x30bc>
   14260:	add	r0, pc, r0
   14264:	ldr	r3, [r0, #48]	; 0x30
   14268:	cmp	r3, #4
   1426c:	bls	14288 <main@@Base+0x2da4>
   14270:	ldr	r2, [pc, #812]	; 145a4 <main@@Base+0x30c0>
   14274:	add	r0, r0, #48	; 0x30
   14278:	mov	r1, #5
   1427c:	movw	r3, #831	; 0x33f
   14280:	add	r2, pc, r2
   14284:	bl	11238 <vcos_log_impl@plt>
   14288:	mov	r1, #0
   1428c:	mov	r2, #16
   14290:	mov	r0, r4
   14294:	bl	11418 <memset@plt>
   14298:	ldr	ip, [pc, #776]	; 145a8 <main@@Base+0x30c4>
   1429c:	mov	r2, r7
   142a0:	ldr	r0, [sp, #64]	; 0x40
   142a4:	mov	r1, r4
   142a8:	add	ip, pc, ip
   142ac:	movw	r3, #28259	; 0x6e63
   142b0:	str	ip, [sp, #84]	; 0x54
   142b4:	movt	r3, #26229	; 0x6675
   142b8:	str	r3, [sp, #80]	; 0x50
   142bc:	mov	r3, #3
   142c0:	str	r3, [sp, #88]	; 0x58
   142c4:	strh	r3, [sp, #92]	; 0x5c
   142c8:	strh	r3, [sp, #94]	; 0x5e
   142cc:	bl	114b4 <vchiq_open_service@plt>
   142d0:	cmn	r0, #1
   142d4:	beq	14308 <main@@Base+0x2e24>
   142d8:	ldr	r0, [pc, #716]	; 145ac <main@@Base+0x30c8>
   142dc:	add	r0, pc, r0
   142e0:	ldr	r3, [r0, #48]	; 0x30
   142e4:	cmp	r3, #1
   142e8:	bls	11864 <main@@Base+0x380>
   142ec:	ldr	r2, [pc, #700]	; 145b0 <main@@Base+0x30cc>
   142f0:	add	r0, r0, #48	; 0x30
   142f4:	mov	r1, #2
   142f8:	movw	r3, #833	; 0x341
   142fc:	add	r2, pc, r2
   14300:	bl	11238 <vcos_log_impl@plt>
   14304:	b	11864 <main@@Base+0x380>
   14308:	ldr	r0, [pc, #676]	; 145b4 <main@@Base+0x30d0>
   1430c:	add	r0, pc, r0
   14310:	ldr	r3, [r0, #48]	; 0x30
   14314:	cmp	r3, #4
   14318:	bls	14334 <main@@Base+0x2e50>
   1431c:	ldr	r2, [pc, #660]	; 145b8 <main@@Base+0x30d4>
   14320:	add	r0, r0, #48	; 0x30
   14324:	mov	r1, #5
   14328:	movw	r3, #833	; 0x341
   1432c:	add	r2, pc, r2
   14330:	bl	11238 <vcos_log_impl@plt>
   14334:	ldr	r0, [sp, #72]	; 0x48
   14338:	bl	11268 <vchiq_remove_service@plt>
   1433c:	cmp	r0, #0
   14340:	beq	14374 <main@@Base+0x2e90>
   14344:	ldr	r0, [pc, #624]	; 145bc <main@@Base+0x30d8>
   14348:	add	r0, pc, r0
   1434c:	ldr	r3, [r0, #48]	; 0x30
   14350:	cmp	r3, #1
   14354:	bls	11864 <main@@Base+0x380>
   14358:	ldr	r2, [pc, #608]	; 145c0 <main@@Base+0x30dc>
   1435c:	add	r0, r0, #48	; 0x30
   14360:	mov	r1, #2
   14364:	movw	r3, #834	; 0x342
   14368:	add	r2, pc, r2
   1436c:	bl	11238 <vcos_log_impl@plt>
   14370:	b	11864 <main@@Base+0x380>
   14374:	ldr	r0, [pc, #584]	; 145c4 <main@@Base+0x30e0>
   14378:	add	r0, pc, r0
   1437c:	ldr	r3, [r0, #48]	; 0x30
   14380:	cmp	r3, #4
   14384:	bls	143a0 <main@@Base+0x2ebc>
   14388:	ldr	r2, [pc, #568]	; 145c8 <main@@Base+0x30e4>
   1438c:	add	r0, r0, #48	; 0x30
   14390:	mov	r1, #5
   14394:	movw	r3, #834	; 0x342
   14398:	add	r2, pc, r2
   1439c:	bl	11238 <vcos_log_impl@plt>
   143a0:	mov	r1, #0
   143a4:	mov	r2, #16
   143a8:	mov	r0, r4
   143ac:	mov	r7, #2
   143b0:	bl	11418 <memset@plt>
   143b4:	ldr	r1, [pc, #528]	; 145cc <main@@Base+0x30e8>
   143b8:	mov	r2, r6
   143bc:	ldr	r0, [sp, #64]	; 0x40
   143c0:	add	r1, pc, r1
   143c4:	str	r1, [sp, #84]	; 0x54
   143c8:	mov	r1, r4
   143cc:	movw	r3, #28259	; 0x6e63
   143d0:	str	r7, [sp, #88]	; 0x58
   143d4:	movt	r3, #26229	; 0x6675
   143d8:	str	r3, [sp, #80]	; 0x50
   143dc:	mov	r3, #3
   143e0:	strh	r3, [sp, #92]	; 0x5c
   143e4:	strh	r3, [sp, #94]	; 0x5e
   143e8:	bl	114b4 <vchiq_open_service@plt>
   143ec:	cmp	r0, #0
   143f0:	beq	1467c <main@@Base+0x3198>
   143f4:	ldr	r0, [pc, #468]	; 145d0 <main@@Base+0x30ec>
   143f8:	add	r0, pc, r0
   143fc:	ldr	r3, [r0, #48]	; 0x30
   14400:	cmp	r3, #1
   14404:	bls	11864 <main@@Base+0x380>
   14408:	ldr	r2, [pc, #452]	; 145d4 <main@@Base+0x30f0>
   1440c:	add	r0, r0, #48	; 0x30
   14410:	mov	r1, r7
   14414:	mov	r3, #836	; 0x344
   14418:	add	r2, pc, r2
   1441c:	bl	11238 <vcos_log_impl@plt>
   14420:	b	11864 <main@@Base+0x380>
   14424:	andeq	r8, r1, r0, lsl #25
   14428:	ldrdeq	r6, [r0], -ip
   1442c:	andeq	r8, r1, r0, asr ip
   14430:	andeq	r6, r0, r8, lsl #18
   14434:	andeq	r8, r1, ip, lsl #24
   14438:	andeq	r6, r0, r0, lsr #18
   1443c:	muleq	r1, ip, fp
   14440:	andeq	r6, r0, ip, ror #17
   14444:	andeq	r8, r1, r0, ror #22
   14448:	andeq	r6, r0, ip, ror #17
   1444c:	andeq	r8, r1, ip, lsl #22
   14450:	andeq	r6, r0, ip, asr #17
   14454:	ldrdeq	r8, [r1], -r0
   14458:	andeq	r6, r0, r4, asr #17
   1445c:	andeq	r8, r1, ip, ror #20
   14460:	muleq	r0, r4, r8
   14464:	andeq	r8, r1, r0, lsr sl
   14468:	andeq	r6, r0, ip, lsl #17
   1446c:	ldrdeq	r8, [r1], -r0
   14470:	andeq	r6, r0, r0, ror #16
   14474:	andeq	r8, r1, ip, lsl #19
   14478:	andeq	r6, r0, r0, asr r8
   1447c:	andeq	r8, r1, ip, lsr #18
   14480:	andeq	r6, r0, ip, lsr #16
   14484:	andeq	r8, r1, r8, ror #17
   14488:	andeq	r6, r0, r4, lsr #16
   1448c:	muleq	r1, r4, r8
   14490:	andeq	r6, r0, r8, lsr #16
   14494:	andeq	r3, r0, r8, ror #18
   14498:	andeq	r8, r1, r8, lsl r8
   1449c:	andeq	r6, r0, r4, lsl #16
   144a0:	andeq	r5, r0, ip, lsl ip
   144a4:	strdeq	r5, [r0], -r8
   144a8:	andeq	r8, r1, r8, asr #14
   144ac:	andeq	r6, r0, r4, lsl #15
   144b0:	andeq	r8, r1, r4, lsl #14
   144b4:	andeq	r6, r0, r8, asr #11
   144b8:	andeq	r5, r0, ip, ror fp
   144bc:			; <UNDEFINED> instruction: 0x00005bbc
   144c0:			; <UNDEFINED> instruction: 0x00005bb0
   144c4:	andeq	r5, r0, ip, lsl #1
   144c8:	andeq	r5, r0, r0, lsl fp
   144cc:	andeq	r8, r1, r0, lsr r6
   144d0:	andeq	r6, r0, r0, lsr r5
   144d4:	andeq	r6, r0, r8, ror r6
   144d8:	andeq	r6, r0, r0, lsr #13
   144dc:	andeq	r8, r1, r8, ror #10
   144e0:	andeq	r6, r0, ip, asr #13
   144e4:	andeq	r6, r0, ip, ror #13
   144e8:			; <UNDEFINED> instruction: 0x000184bc
   144ec:	andeq	r6, r0, r8, lsl r7
   144f0:	andeq	r8, r1, ip, asr r4
   144f4:	andeq	r6, r0, r8, lsl r7
   144f8:	andeq	r8, r1, r0, lsr #8
   144fc:	andeq	r6, r0, ip, lsr r7
   14500:	strdeq	r8, [r1], -r0
   14504:	andeq	r6, r0, ip, lsr r7
   14508:			; <UNDEFINED> instruction: 0x000183b4
   1450c:	strdeq	r5, [r0], -r0
   14510:	andeq	r8, r1, r4, lsl #7
   14514:	strdeq	r5, [r0], -r4
   14518:	andeq	r1, r0, r0, asr #4
   1451c:	andeq	r8, r1, r0, lsl r3
   14520:	andeq	r6, r0, ip, lsl #13
   14524:	andeq	r8, r1, r0, ror #5
   14528:	andeq	r6, r0, r8, lsr #13
   1452c:	andeq	r8, r1, r4, lsr #5
   14530:			; <UNDEFINED> instruction: 0x000066b8
   14534:	andeq	r8, r1, r4, ror r2
   14538:			; <UNDEFINED> instruction: 0x000066b8
   1453c:	andeq	r8, r1, r0, lsr r2
   14540:	andeq	r6, r0, ip, lsr #11
   14544:	andeq	r8, r1, r0, lsl #4
   14548:	andeq	r6, r0, r8, asr #11
   1454c:	strheq	r1, [r0], -ip
   14550:	andeq	r8, r1, r4, lsl #3
   14554:	andeq	r6, r0, r0, lsl #10
   14558:	andeq	r8, r1, r4, asr r1
   1455c:	andeq	r6, r0, ip, lsl r5
   14560:	andeq	r8, r1, r4, lsl #2
   14564:	andeq	r6, r0, r0, lsl #9
   14568:	ldrdeq	r8, [r1], -r4
   1456c:	muleq	r0, ip, r4
   14570:	andeq	r8, r1, r4, lsl #1
   14574:	strdeq	r6, [r0], -r8
   14578:	andeq	r8, r1, r4, asr r0
   1457c:	andeq	r6, r0, r8, lsl r5
   14580:	andeq	r0, r0, ip, lsl #30
   14584:	ldrdeq	r7, [r1], -r4
   14588:	andeq	r6, r0, r8, ror #9
   1458c:	andeq	r7, r1, r4, lsr #31
   14590:	andeq	r6, r0, r4, lsl #10
   14594:	andeq	r0, r0, ip, asr lr
   14598:	andeq	r7, r1, r4, lsr #30
   1459c:	ldrdeq	r6, [r0], -r0
   145a0:	strdeq	r7, [r1], -r4
   145a4:	strdeq	r6, [r0], -r0
   145a8:	andeq	r0, r0, ip, lsr #27
   145ac:	andeq	r7, r1, r8, ror lr
   145b0:	andeq	r6, r0, r4, asr #9
   145b4:	andeq	r7, r1, r8, asr #28
   145b8:	andeq	r6, r0, r0, ror #9
   145bc:	andeq	r7, r1, ip, lsl #28
   145c0:	andeq	r5, r0, r8, ror #24
   145c4:	ldrdeq	r7, [r1], -ip
   145c8:	andeq	r5, r0, ip, ror #24
   145cc:	muleq	r0, r4, ip
   145d0:	andeq	r7, r1, ip, asr sp
   145d4:	andeq	r6, r0, r8, lsl #6
   145d8:	ldrdeq	r7, [r1], -r4
   145dc:	ldrdeq	r6, [r0], -r0
   145e0:			; <UNDEFINED> instruction: 0x000061b0
   145e4:	andeq	r5, r0, r0, lsr #32
   145e8:	andeq	r6, r0, r4, lsl #3
   145ec:	andeq	r6, r0, r4, lsl #3
   145f0:	andeq	r7, r1, r0, asr #20
   145f4:	andeq	r6, r0, r4, asr #2
   145f8:	andeq	r7, r1, r0, lsl sl
   145fc:	andeq	r6, r0, r4, asr r1
   14600:	ldrdeq	r7, [r1], -r8
   14604:	andeq	r6, r0, ip, asr #2
   14608:	andeq	r6, r0, r4, lsr #3
   1460c:	andeq	r6, r0, r8, asr #3
   14610:	andeq	r6, r0, r4, lsl r2
   14614:	strdeq	r7, [r1], -r4
   14618:	andeq	r6, r0, ip, asr #4
   1461c:	andeq	r6, r0, ip, lsr r2
   14620:	andeq	r7, r1, r0, lsl #17
   14624:	andeq	r5, r0, ip, lsl #12
   14628:	andeq	r7, r1, r0, asr r8
   1462c:	andeq	r5, r0, r0, lsl r6
   14630:	andeq	r7, r1, r4, lsr #16
   14634:	andeq	r5, r0, r8, lsr #22
   14638:	andeq	r5, r0, r4, lsr fp
   1463c:			; <UNDEFINED> instruction: 0x000177bc
   14640:	andeq	r6, r0, r4, lsl r1
   14644:	andeq	r6, r0, r4, lsl #2
   14648:	andeq	r0, r0, ip, lsr r6
   1464c:	andeq	r7, r1, ip, lsl #14
   14650:	andeq	r5, r0, r8, lsl #21
   14654:	ldrdeq	r7, [r1], -ip
   14658:	andeq	r5, r0, r4, lsr #21
   1465c:	muleq	r1, r8, r6
   14660:	andeq	r6, r0, ip, lsr #32
   14664:	andeq	r7, r1, r8, ror #12
   14668:	andeq	r6, r0, r8, asr #32
   1466c:	andeq	r7, r1, ip, lsr #12
   14670:	andeq	r6, r0, r8, asr r0
   14674:	strdeq	r7, [r1], -ip
   14678:	andeq	r6, r0, r4, asr r0
   1467c:	ldr	r0, [pc, #-172]	; 145d8 <main@@Base+0x30f4>
   14680:	add	r0, pc, r0
   14684:	ldr	r3, [r0, #48]	; 0x30
   14688:	cmp	r3, #4
   1468c:	bls	146a8 <main@@Base+0x31c4>
   14690:	ldr	r2, [pc, #-188]	; 145dc <main@@Base+0x30f8>
   14694:	add	r0, r0, #48	; 0x30
   14698:	mov	r1, #5
   1469c:	mov	r3, #836	; 0x344
   146a0:	add	r2, pc, r2
   146a4:	bl	11238 <vcos_log_impl@plt>
   146a8:	ldr	r0, [pc, #-208]	; 145e0 <main@@Base+0x30fc>
   146ac:	add	r1, sp, #96	; 0x60
   146b0:	ldr	lr, [pc, #-212]	; 145e4 <main@@Base+0x3100>
   146b4:	mov	r2, #4
   146b8:	ldr	r3, [pc, #-216]	; 145e8 <main@@Base+0x3104>
   146bc:	add	r0, pc, r0
   146c0:	ldr	ip, [pc, #-220]	; 145ec <main@@Base+0x3108>
   146c4:	add	lr, pc, lr
   146c8:	str	r0, [sp, #120]	; 0x78
   146cc:	mov	r0, #11
   146d0:	str	r0, [sp, #116]	; 0x74
   146d4:	add	r3, pc, r3
   146d8:	ldr	r0, [sp, #68]	; 0x44
   146dc:	add	ip, pc, ip
   146e0:	str	r3, [sp, #104]	; 0x68
   146e4:	mov	r6, #5
   146e8:	mov	r3, #1
   146ec:	str	lr, [sp, #96]	; 0x60
   146f0:	str	r3, [sp, #100]	; 0x64
   146f4:	mov	r3, #9
   146f8:	str	ip, [sp, #112]	; 0x70
   146fc:	str	r6, [sp, #108]	; 0x6c
   14700:	str	r3, [sp, #124]	; 0x7c
   14704:	bl	1134c <vchiq_queue_message@plt>
   14708:	cmp	r0, #0
   1470c:	beq	14740 <main@@Base+0x325c>
   14710:	ldr	r0, [pc, #-296]	; 145f0 <main@@Base+0x310c>
   14714:	add	r0, pc, r0
   14718:	ldr	r3, [r0, #48]	; 0x30
   1471c:	cmp	r3, #1
   14720:	bls	11864 <main@@Base+0x380>
   14724:	ldr	r2, [pc, #-312]	; 145f4 <main@@Base+0x3110>
   14728:	add	r0, r0, #48	; 0x30
   1472c:	mov	r1, #2
   14730:	movw	r3, #846	; 0x34e
   14734:	add	r2, pc, r2
   14738:	bl	11238 <vcos_log_impl@plt>
   1473c:	b	11864 <main@@Base+0x380>
   14740:	ldr	r0, [pc, #-336]	; 145f8 <main@@Base+0x3114>
   14744:	add	r0, pc, r0
   14748:	ldr	r3, [r0, #48]	; 0x30
   1474c:	cmp	r3, #4
   14750:	bls	1476c <main@@Base+0x3288>
   14754:	ldr	r2, [pc, #-352]	; 145fc <main@@Base+0x3118>
   14758:	add	r0, r0, #48	; 0x30
   1475c:	mov	r1, r6
   14760:	movw	r3, #846	; 0x34e
   14764:	add	r2, pc, r2
   14768:	bl	11238 <vcos_log_impl@plt>
   1476c:	ldr	r6, [pc, #-372]	; 14600 <main@@Base+0x311c>
   14770:	movw	r3, #8193	; 0x2001
   14774:	mov	r2, #2048	; 0x800
   14778:	ldr	r0, [sp, #72]	; 0x48
   1477c:	add	r6, pc, r6
   14780:	add	r1, r6, #72	; 0x48
   14784:	bl	11478 <vchiq_queue_bulk_transmit@plt>
   14788:	ldr	r3, [r6, #48]	; 0x30
   1478c:	cmp	r0, #0
   14790:	beq	147b8 <main@@Base+0x32d4>
   14794:	cmp	r3, #1
   14798:	bls	11864 <main@@Base+0x380>
   1479c:	ldr	r2, [pc, #-416]	; 14604 <main@@Base+0x3120>
   147a0:	add	r0, r6, #48	; 0x30
   147a4:	mov	r1, #2
   147a8:	mov	r3, #848	; 0x350
   147ac:	add	r2, pc, r2
   147b0:	bl	11238 <vcos_log_impl@plt>
   147b4:	b	11864 <main@@Base+0x380>
   147b8:	cmp	r3, #4
   147bc:	bls	147d8 <main@@Base+0x32f4>
   147c0:	ldr	r2, [pc, #-448]	; 14608 <main@@Base+0x3124>
   147c4:	add	r0, r6, #48	; 0x30
   147c8:	mov	r1, #5
   147cc:	mov	r3, #848	; 0x350
   147d0:	add	r2, pc, r2
   147d4:	bl	11238 <vcos_log_impl@plt>
   147d8:	mov	r2, #0
   147dc:	ldr	r3, [sp, #20]
   147e0:	strb	r2, [r2, r3]
   147e4:	add	r2, r2, #1
   147e8:	cmp	r2, #1024	; 0x400
   147ec:	bne	147dc <main@@Base+0x32f8>
   147f0:	mov	r1, r3
   147f4:	ldr	r0, [sp, #68]	; 0x44
   147f8:	movw	r3, #4097	; 0x1001
   147fc:	bl	11478 <vchiq_queue_bulk_transmit@plt>
   14800:	cmp	r0, #0
   14804:	beq	14834 <main@@Base+0x3350>
   14808:	ldr	r0, [sp, #32]
   1480c:	ldr	r3, [r0, #48]	; 0x30
   14810:	cmp	r3, #1
   14814:	bls	11864 <main@@Base+0x380>
   14818:	ldr	r2, [pc, #-532]	; 1460c <main@@Base+0x3128>
   1481c:	add	r0, r0, #48	; 0x30
   14820:	mov	r1, #2
   14824:	movw	r3, #853	; 0x355
   14828:	add	r2, pc, r2
   1482c:	bl	11238 <vcos_log_impl@plt>
   14830:	b	11864 <main@@Base+0x380>
   14834:	ldr	r1, [sp, #32]
   14838:	ldr	r3, [r1, #48]	; 0x30
   1483c:	cmp	r3, #4
   14840:	bls	1485c <main@@Base+0x3378>
   14844:	ldr	r2, [pc, #-572]	; 14610 <main@@Base+0x312c>
   14848:	add	r0, r1, #48	; 0x30
   1484c:	movw	r3, #853	; 0x355
   14850:	mov	r1, #5
   14854:	add	r2, pc, r2
   14858:	bl	11238 <vcos_log_impl@plt>
   1485c:	ldr	r6, [pc, #-592]	; 14614 <main@@Base+0x3130>
   14860:	add	r6, pc, r6
   14864:	mov	r0, r6
   14868:	bl	14ea0 <_start@@Base+0x31c>
   1486c:	ldr	r3, [r6, #3148]	; 0xc4c
   14870:	cmp	r3, #0
   14874:	ldr	r3, [r6, #48]	; 0x30
   14878:	beq	148a0 <main@@Base+0x33bc>
   1487c:	cmp	r3, #1
   14880:	bls	11864 <main@@Base+0x380>
   14884:	ldr	r2, [pc, #-628]	; 14618 <main@@Base+0x3134>
   14888:	add	r0, r6, #48	; 0x30
   1488c:	mov	r1, #2
   14890:	mov	r3, #856	; 0x358
   14894:	add	r2, pc, r2
   14898:	bl	11238 <vcos_log_impl@plt>
   1489c:	b	11864 <main@@Base+0x380>
   148a0:	cmp	r3, #4
   148a4:	bls	148c0 <main@@Base+0x33dc>
   148a8:	ldr	r2, [pc, #-660]	; 1461c <main@@Base+0x3138>
   148ac:	add	r0, r6, #48	; 0x30
   148b0:	mov	r1, #5
   148b4:	mov	r3, #856	; 0x358
   148b8:	add	r2, pc, r2
   148bc:	bl	11238 <vcos_log_impl@plt>
   148c0:	ldr	r0, [sp, #68]	; 0x44
   148c4:	bl	11268 <vchiq_remove_service@plt>
   148c8:	cmp	r0, #0
   148cc:	beq	14900 <main@@Base+0x341c>
   148d0:	ldr	r0, [pc, #-696]	; 14620 <main@@Base+0x313c>
   148d4:	add	r0, pc, r0
   148d8:	ldr	r3, [r0, #48]	; 0x30
   148dc:	cmp	r3, #1
   148e0:	bls	11864 <main@@Base+0x380>
   148e4:	ldr	r2, [pc, #-712]	; 14624 <main@@Base+0x3140>
   148e8:	add	r0, r0, #48	; 0x30
   148ec:	mov	r1, #2
   148f0:	movw	r3, #857	; 0x359
   148f4:	add	r2, pc, r2
   148f8:	bl	11238 <vcos_log_impl@plt>
   148fc:	b	11864 <main@@Base+0x380>
   14900:	ldr	r0, [pc, #-736]	; 14628 <main@@Base+0x3144>
   14904:	add	r0, pc, r0
   14908:	ldr	r3, [r0, #48]	; 0x30
   1490c:	cmp	r3, #4
   14910:	bls	1492c <main@@Base+0x3448>
   14914:	ldr	r2, [pc, #-752]	; 1462c <main@@Base+0x3148>
   14918:	add	r0, r0, #48	; 0x30
   1491c:	mov	r1, #5
   14920:	movw	r3, #857	; 0x359
   14924:	add	r2, pc, r2
   14928:	bl	11238 <vcos_log_impl@plt>
   1492c:	ldr	r6, [pc, #-772]	; 14630 <main@@Base+0x314c>
   14930:	add	r6, pc, r6
   14934:	mov	r0, r6
   14938:	bl	14ea0 <_start@@Base+0x31c>
   1493c:	ldr	r0, [sp, #64]	; 0x40
   14940:	bl	1143c <vchiq_shutdown@plt>
   14944:	ldr	r3, [r6, #48]	; 0x30
   14948:	cmp	r0, #0
   1494c:	beq	14974 <main@@Base+0x3490>
   14950:	cmp	r3, #1
   14954:	bls	11864 <main@@Base+0x380>
   14958:	ldr	r2, [pc, #-812]	; 14634 <main@@Base+0x3150>
   1495c:	add	r0, r6, #48	; 0x30
   14960:	mov	r1, #2
   14964:	mov	r3, #860	; 0x35c
   14968:	add	r2, pc, r2
   1496c:	bl	11238 <vcos_log_impl@plt>
   14970:	b	11864 <main@@Base+0x380>
   14974:	cmp	r3, #4
   14978:	bls	14994 <main@@Base+0x34b0>
   1497c:	ldr	r2, [pc, #-844]	; 14638 <main@@Base+0x3154>
   14980:	add	r0, r6, #48	; 0x30
   14984:	mov	r1, #5
   14988:	mov	r3, #860	; 0x35c
   1498c:	add	r2, pc, r2
   14990:	bl	11238 <vcos_log_impl@plt>
   14994:	ldr	r6, [pc, #-864]	; 1463c <main@@Base+0x3158>
   14998:	add	r6, pc, r6
   1499c:	mov	r0, r6
   149a0:	bl	14ea0 <_start@@Base+0x31c>
   149a4:	ldr	r3, [r6, #3148]	; 0xc4c
   149a8:	cmp	r3, #0
   149ac:	ldr	r3, [r6, #48]	; 0x30
   149b0:	beq	149d8 <main@@Base+0x34f4>
   149b4:	cmp	r3, #1
   149b8:	bls	11864 <main@@Base+0x380>
   149bc:	ldr	r2, [pc, #-900]	; 14640 <main@@Base+0x315c>
   149c0:	add	r0, r6, #48	; 0x30
   149c4:	mov	r1, #2
   149c8:	movw	r3, #863	; 0x35f
   149cc:	add	r2, pc, r2
   149d0:	bl	11238 <vcos_log_impl@plt>
   149d4:	b	11864 <main@@Base+0x380>
   149d8:	cmp	r3, #4
   149dc:	bls	149f8 <main@@Base+0x3514>
   149e0:	ldr	r2, [pc, #-932]	; 14644 <main@@Base+0x3160>
   149e4:	add	r0, r6, #48	; 0x30
   149e8:	mov	r1, #5
   149ec:	movw	r3, #863	; 0x35f
   149f0:	add	r2, pc, r2
   149f4:	bl	11238 <vcos_log_impl@plt>
   149f8:	mov	r1, #0
   149fc:	mov	r2, #16
   14a00:	mov	r0, r4
   14a04:	bl	11418 <memset@plt>
   14a08:	ldr	ip, [pc, #-968]	; 14648 <main@@Base+0x3164>
   14a0c:	ldr	r0, [sp, #64]	; 0x40
   14a10:	mov	r1, r4
   14a14:	mov	r2, r5
   14a18:	add	ip, pc, ip
   14a1c:	movw	r3, #28259	; 0x6e63
   14a20:	str	ip, [sp, #84]	; 0x54
   14a24:	movt	r3, #26229	; 0x6675
   14a28:	str	r3, [sp, #80]	; 0x50
   14a2c:	mov	r3, #3
   14a30:	strh	r3, [sp, #92]	; 0x5c
   14a34:	strh	r3, [sp, #94]	; 0x5e
   14a38:	bl	114b4 <vchiq_open_service@plt>
   14a3c:	cmn	r0, #1
   14a40:	beq	14a74 <main@@Base+0x3590>
   14a44:	ldr	r0, [pc, #-1024]	; 1464c <main@@Base+0x3168>
   14a48:	add	r0, pc, r0
   14a4c:	ldr	r3, [r0, #48]	; 0x30
   14a50:	cmp	r3, #1
   14a54:	bls	11864 <main@@Base+0x380>
   14a58:	ldr	r2, [pc, #-1040]	; 14650 <main@@Base+0x316c>
   14a5c:	add	r0, r0, #48	; 0x30
   14a60:	mov	r1, #2
   14a64:	movw	r3, #866	; 0x362
   14a68:	add	r2, pc, r2
   14a6c:	bl	11238 <vcos_log_impl@plt>
   14a70:	b	11864 <main@@Base+0x380>
   14a74:	ldr	r0, [pc, #-1064]	; 14654 <main@@Base+0x3170>
   14a78:	add	r0, pc, r0
   14a7c:	ldr	r3, [r0, #48]	; 0x30
   14a80:	cmp	r3, #4
   14a84:	bls	14aa0 <main@@Base+0x35bc>
   14a88:	ldr	r2, [pc, #-1080]	; 14658 <main@@Base+0x3174>
   14a8c:	add	r0, r0, #48	; 0x30
   14a90:	mov	r1, #5
   14a94:	movw	r3, #866	; 0x362
   14a98:	add	r2, pc, r2
   14a9c:	bl	11238 <vcos_log_impl@plt>
   14aa0:	mov	r1, r4
   14aa4:	mov	r2, r5
   14aa8:	ldr	r0, [sp, #64]	; 0x40
   14aac:	bl	11334 <vchiq_add_service@plt>
   14ab0:	cmn	r0, #1
   14ab4:	beq	14ae8 <main@@Base+0x3604>
   14ab8:	ldr	r0, [pc, #-1124]	; 1465c <main@@Base+0x3178>
   14abc:	add	r0, pc, r0
   14ac0:	ldr	r3, [r0, #48]	; 0x30
   14ac4:	cmp	r3, #1
   14ac8:	bls	11864 <main@@Base+0x380>
   14acc:	ldr	r2, [pc, #-1140]	; 14660 <main@@Base+0x317c>
   14ad0:	add	r0, r0, #48	; 0x30
   14ad4:	mov	r1, #2
   14ad8:	movw	r3, #867	; 0x363
   14adc:	add	r2, pc, r2
   14ae0:	bl	11238 <vcos_log_impl@plt>
   14ae4:	b	11864 <main@@Base+0x380>
   14ae8:	ldr	r0, [pc, #-1164]	; 14664 <main@@Base+0x3180>
   14aec:	add	r0, pc, r0
   14af0:	ldr	r3, [r0, #48]	; 0x30
   14af4:	cmp	r3, #4
   14af8:	bls	14b14 <main@@Base+0x3630>
   14afc:	ldr	r2, [pc, #-1180]	; 14668 <main@@Base+0x3184>
   14b00:	add	r0, r0, #48	; 0x30
   14b04:	mov	r1, #5
   14b08:	movw	r3, #867	; 0x363
   14b0c:	add	r2, pc, r2
   14b10:	bl	11238 <vcos_log_impl@plt>
   14b14:	ldr	r0, [sp, #64]	; 0x40
   14b18:	bl	1125c <vchiq_connect@plt>
   14b1c:	cmn	r0, #1
   14b20:	beq	14b54 <main@@Base+0x3670>
   14b24:	ldr	r0, [pc, #-1216]	; 1466c <main@@Base+0x3188>
   14b28:	add	r0, pc, r0
   14b2c:	ldr	r3, [r0, #48]	; 0x30
   14b30:	cmp	r3, #1
   14b34:	bls	11864 <main@@Base+0x380>
   14b38:	ldr	r2, [pc, #-1232]	; 14670 <main@@Base+0x318c>
   14b3c:	add	r0, r0, #48	; 0x30
   14b40:	mov	r1, #2
   14b44:	mov	r3, #868	; 0x364
   14b48:	add	r2, pc, r2
   14b4c:	bl	11238 <vcos_log_impl@plt>
   14b50:	b	11864 <main@@Base+0x380>
   14b54:	ldr	r0, [pc, #-1256]	; 14674 <main@@Base+0x3190>
   14b58:	add	r0, pc, r0
   14b5c:	ldr	r3, [r0, #48]	; 0x30
   14b60:	cmp	r3, #4
   14b64:	bls	11ea4 <main@@Base+0x9c0>
   14b68:	ldr	r2, [pc, #-1272]	; 14678 <main@@Base+0x3194>
   14b6c:	add	r0, r0, #48	; 0x30
   14b70:	mov	r1, #5
   14b74:	mov	r3, #868	; 0x364
   14b78:	add	r2, pc, r2
   14b7c:	bl	11238 <vcos_log_impl@plt>
   14b80:	b	11ea4 <main@@Base+0x9c0>

00014b84 <_start@@Base>:
   14b84:	mov	fp, #0
   14b88:	mov	lr, #0
   14b8c:	pop	{r1}		; (ldr r1, [sp], #4)
   14b90:	mov	r2, sp
   14b94:	push	{r2}		; (str r2, [sp, #-4]!)
   14b98:	push	{r0}		; (str r0, [sp, #-4]!)
   14b9c:	ldr	ip, [pc, #16]	; 14bb4 <_start@@Base+0x30>
   14ba0:	push	{ip}		; (str ip, [sp, #-4]!)
   14ba4:	ldr	r0, [pc, #12]	; 14bb8 <_start@@Base+0x34>
   14ba8:	ldr	r3, [pc, #12]	; 14bbc <_start@@Base+0x38>
   14bac:	bl	113a0 <__libc_start_main@plt>
   14bb0:	bl	114a8 <abort@plt>
   14bb4:	andeq	r8, r1, r0, lsr #10
   14bb8:	andeq	r1, r1, r4, ror #9
   14bbc:			; <UNDEFINED> instruction: 0x000184bc
   14bc0:	ldr	r3, [pc, #20]	; 14bdc <_start@@Base+0x58>
   14bc4:	ldr	r2, [pc, #20]	; 14be0 <_start@@Base+0x5c>
   14bc8:	add	r3, pc, r3
   14bcc:	ldr	r2, [r3, r2]
   14bd0:	cmp	r2, #0
   14bd4:	bxeq	lr
   14bd8:	b	113b8 <__gmon_start__@plt>
   14bdc:	andeq	r7, r1, r0, lsr r4
   14be0:	strdeq	r0, [r0], -r8
   14be4:	push	{r3, lr}
   14be8:	movw	r0, #49496	; 0xc158
   14bec:	ldr	r3, [pc, #36]	; 14c18 <_start@@Base+0x94>
   14bf0:	movt	r0, #2
   14bf4:	rsb	r3, r0, r3
   14bf8:	cmp	r3, #6
   14bfc:	popls	{r3, pc}
   14c00:	movw	r3, #0
   14c04:	movt	r3, #0
   14c08:	cmp	r3, #0
   14c0c:	popeq	{r3, pc}
   14c10:	blx	r3
   14c14:	pop	{r3, pc}
   14c18:	andeq	ip, r2, fp, asr r1
   14c1c:	push	{r3, lr}
   14c20:	movw	r0, #49496	; 0xc158
   14c24:	movw	r3, #49496	; 0xc158
   14c28:	movt	r0, #2
   14c2c:	movt	r3, #2
   14c30:	rsb	r3, r0, r3
   14c34:	asr	r3, r3, #2
   14c38:	add	r3, r3, r3, lsr #31
   14c3c:	asrs	r1, r3, #1
   14c40:	popeq	{r3, pc}
   14c44:	movw	r2, #0
   14c48:	movt	r2, #0
   14c4c:	cmp	r2, #0
   14c50:	popeq	{r3, pc}
   14c54:	blx	r2
   14c58:	pop	{r3, pc}
   14c5c:	push	{r4, lr}
   14c60:	movw	r4, #49496	; 0xc158
   14c64:	movt	r4, #2
   14c68:	ldrb	r3, [r4]
   14c6c:	cmp	r3, #0
   14c70:	popne	{r4, pc}
   14c74:	bl	14be4 <_start@@Base+0x60>
   14c78:	mov	r3, #1
   14c7c:	strb	r3, [r4]
   14c80:	pop	{r4, pc}
   14c84:	movw	r0, #48852	; 0xbed4
   14c88:	movt	r0, #2
   14c8c:	push	{r3, lr}
   14c90:	ldr	r3, [r0]
   14c94:	cmp	r3, #0
   14c98:	beq	14cb0 <_start@@Base+0x12c>
   14c9c:	movw	r3, #0
   14ca0:	movt	r3, #0
   14ca4:	cmp	r3, #0
   14ca8:	beq	14cb0 <_start@@Base+0x12c>
   14cac:	blx	r3
   14cb0:	pop	{r3, lr}
   14cb4:	b	14c1c <_start@@Base+0x98>
   14cb8:	ldr	r0, [pc, #244]	; 14db4 <_start@@Base+0x230>
   14cbc:	push	{r3, lr}
   14cc0:	add	r0, pc, r0
   14cc4:	bl	11388 <puts@plt>
   14cc8:	ldr	r0, [pc, #232]	; 14db8 <_start@@Base+0x234>
   14ccc:	add	r0, pc, r0
   14cd0:	bl	11388 <puts@plt>
   14cd4:	ldr	r0, [pc, #224]	; 14dbc <_start@@Base+0x238>
   14cd8:	add	r0, pc, r0
   14cdc:	bl	11388 <puts@plt>
   14ce0:	ldr	r0, [pc, #216]	; 14dc0 <_start@@Base+0x23c>
   14ce4:	add	r0, pc, r0
   14ce8:	bl	11388 <puts@plt>
   14cec:	ldr	r0, [pc, #208]	; 14dc4 <_start@@Base+0x240>
   14cf0:	add	r0, pc, r0
   14cf4:	bl	11388 <puts@plt>
   14cf8:	ldr	r0, [pc, #200]	; 14dc8 <_start@@Base+0x244>
   14cfc:	add	r0, pc, r0
   14d00:	bl	11388 <puts@plt>
   14d04:	ldr	r0, [pc, #192]	; 14dcc <_start@@Base+0x248>
   14d08:	add	r0, pc, r0
   14d0c:	bl	11388 <puts@plt>
   14d10:	ldr	r0, [pc, #184]	; 14dd0 <_start@@Base+0x24c>
   14d14:	add	r0, pc, r0
   14d18:	bl	11388 <puts@plt>
   14d1c:	ldr	r0, [pc, #176]	; 14dd4 <_start@@Base+0x250>
   14d20:	add	r0, pc, r0
   14d24:	bl	11388 <puts@plt>
   14d28:	ldr	r0, [pc, #168]	; 14dd8 <_start@@Base+0x254>
   14d2c:	add	r0, pc, r0
   14d30:	bl	11388 <puts@plt>
   14d34:	ldr	r0, [pc, #160]	; 14ddc <_start@@Base+0x258>
   14d38:	add	r0, pc, r0
   14d3c:	bl	11388 <puts@plt>
   14d40:	ldr	r0, [pc, #152]	; 14de0 <_start@@Base+0x25c>
   14d44:	add	r0, pc, r0
   14d48:	bl	11388 <puts@plt>
   14d4c:	ldr	r0, [pc, #144]	; 14de4 <_start@@Base+0x260>
   14d50:	add	r0, pc, r0
   14d54:	bl	11388 <puts@plt>
   14d58:	ldr	r0, [pc, #136]	; 14de8 <_start@@Base+0x264>
   14d5c:	add	r0, pc, r0
   14d60:	bl	11388 <puts@plt>
   14d64:	ldr	r0, [pc, #128]	; 14dec <_start@@Base+0x268>
   14d68:	add	r0, pc, r0
   14d6c:	bl	11388 <puts@plt>
   14d70:	ldr	r0, [pc, #120]	; 14df0 <_start@@Base+0x26c>
   14d74:	add	r0, pc, r0
   14d78:	bl	11388 <puts@plt>
   14d7c:	ldr	r0, [pc, #112]	; 14df4 <_start@@Base+0x270>
   14d80:	add	r0, pc, r0
   14d84:	bl	11388 <puts@plt>
   14d88:	ldr	r0, [pc, #104]	; 14df8 <_start@@Base+0x274>
   14d8c:	add	r0, pc, r0
   14d90:	bl	11388 <puts@plt>
   14d94:	ldr	r0, [pc, #96]	; 14dfc <_start@@Base+0x278>
   14d98:	add	r0, pc, r0
   14d9c:	bl	11388 <puts@plt>
   14da0:	ldr	r0, [pc, #88]	; 14e00 <_start@@Base+0x27c>
   14da4:	add	r0, pc, r0
   14da8:	bl	11388 <puts@plt>
   14dac:	mov	r0, #1
   14db0:	bl	113c4 <exit@plt>
   14db4:			; <UNDEFINED> instruction: 0x000038bc
   14db8:	andeq	r3, r0, r0, ror #17
   14dbc:	strdeq	r3, [r0], -r4
   14dc0:	andeq	r3, r0, r0, lsr r9
   14dc4:	andeq	r3, r0, ip, ror #18
   14dc8:	andeq	r3, r0, r0, lsr #19
   14dcc:	andeq	r3, r0, r8, asr #19
   14dd0:	strdeq	r3, [r0], -r0
   14dd4:	andeq	r3, r0, r8, lsl sl
   14dd8:	andeq	r3, r0, r8, lsr sl
   14ddc:	andeq	r3, r0, r8, asr sl
   14de0:	andeq	r3, r0, r8, ror sl
   14de4:	andeq	r3, r0, r0, lsr #21
   14de8:	andeq	r3, r0, r0, asr #21
   14dec:	andeq	r3, r0, ip, asr #21
   14df0:	strdeq	r3, [r0], -r0
   14df4:	andeq	r3, r0, r4, lsl fp
   14df8:	andeq	r3, r0, r8, lsr #22
   14dfc:	andeq	r3, r0, r8, lsr fp
   14e00:	andeq	r3, r0, ip, asr #22
   14e04:	push	{r4, r5, r6, r7, r8, r9, lr}
   14e08:	sub	sp, sp, #12
   14e0c:	mov	r7, r0
   14e10:	mov	r9, r1
   14e14:	mov	r6, r2
   14e18:	bl	112ec <memcmp@plt>
   14e1c:	cmp	r0, #0
   14e20:	beq	14e90 <_start@@Base+0x30c>
   14e24:	ldr	r8, [pc, #108]	; 14e98 <_start@@Base+0x314>
   14e28:	cmp	r6, #0
   14e2c:	sub	r5, r9, #1
   14e30:	mov	r4, #0
   14e34:	add	r8, pc, r8
   14e38:	ble	14e74 <_start@@Base+0x2f0>
   14e3c:	ldrb	lr, [r7, r4]
   14e40:	mov	r3, r4
   14e44:	ldrb	ip, [r5, #1]!
   14e48:	mov	r0, #1
   14e4c:	mov	r1, r8
   14e50:	add	r4, r4, r0
   14e54:	cmp	lr, ip
   14e58:	mov	r2, r5
   14e5c:	beq	14e6c <_start@@Base+0x2e8>
   14e60:	str	lr, [sp]
   14e64:	str	ip, [sp, #4]
   14e68:	bl	11430 <__printf_chk@plt>
   14e6c:	cmp	r4, r6
   14e70:	bne	14e3c <_start@@Base+0x2b8>
   14e74:	ldr	r1, [pc, #32]	; 14e9c <_start@@Base+0x318>
   14e78:	mov	r2, r9
   14e7c:	mov	r3, r6
   14e80:	mov	r0, #1
   14e84:	add	r1, pc, r1
   14e88:	bl	11430 <__printf_chk@plt>
   14e8c:	mov	r0, #1
   14e90:	add	sp, sp, #12
   14e94:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14e98:	andeq	r3, r0, r4, lsl fp
   14e9c:	muleq	r0, ip, sl
   14ea0:	push	{r4, lr}
   14ea4:	add	r4, r0, #24
   14ea8:	mov	r0, r4
   14eac:	bl	11250 <sem_wait@plt>
   14eb0:	cmn	r0, #1
   14eb4:	bne	14ed0 <_start@@Base+0x34c>
   14eb8:	bl	113f4 <__errno_location@plt>
   14ebc:	ldr	r3, [r0]
   14ec0:	cmp	r3, #4
   14ec4:	beq	14ea8 <_start@@Base+0x324>
   14ec8:	mov	r0, r3
   14ecc:	pop	{r4, pc}
   14ed0:	cmp	r0, #0
   14ed4:	popeq	{r4, pc}
   14ed8:	bl	113f4 <__errno_location@plt>
   14edc:	ldr	r3, [r0]
   14ee0:	b	14ec8 <_start@@Base+0x344>
   14ee4:	push	{r3, r4, r5, lr}
   14ee8:	add	r5, r0, #24
   14eec:	mov	r1, #0
   14ef0:	mov	r4, r0
   14ef4:	mov	r2, r1
   14ef8:	mov	r0, r5
   14efc:	bl	1140c <sem_init@plt>
   14f00:	subs	r1, r0, #0
   14f04:	bne	14f40 <_start@@Base+0x3bc>
   14f08:	mov	r0, r4
   14f0c:	bl	112e0 <pthread_mutex_init@plt>
   14f10:	cmp	r0, #0
   14f14:	moveq	r4, r0
   14f18:	bne	14f24 <_start@@Base+0x3a0>
   14f1c:	mov	r0, r4
   14f20:	pop	{r3, r4, r5, pc}
   14f24:	bl	11454 <vcos_pthreads_map_errno@plt>
   14f28:	subs	r4, r0, #0
   14f2c:	beq	14f1c <_start@@Base+0x398>
   14f30:	mov	r0, r5
   14f34:	bl	11490 <sem_destroy@plt>
   14f38:	mov	r0, r4
   14f3c:	pop	{r3, r4, r5, pc}
   14f40:	pop	{r3, r4, r5, lr}
   14f44:	b	11454 <vcos_pthreads_map_errno@plt>
   14f48:	ldr	r3, [pc, #244]	; 15044 <_start@@Base+0x4c0>
   14f4c:	ldr	r2, [pc, #244]	; 15048 <_start@@Base+0x4c4>
   14f50:	add	r3, pc, r3
   14f54:	push	{r4, r5, lr}
   14f58:	sub	sp, sp, #12
   14f5c:	ldr	r4, [r3, r2]
   14f60:	ldr	r3, [r4]
   14f64:	str	r3, [sp, #4]
   14f68:	cmp	r0, #4
   14f6c:	addls	pc, pc, r0, lsl #2
   14f70:	b	14f88 <_start@@Base+0x404>
   14f74:	b	14fd8 <_start@@Base+0x454>
   14f78:	b	14fd8 <_start@@Base+0x454>
   14f7c:	b	14f88 <_start@@Base+0x404>
   14f80:	b	14fd8 <_start@@Base+0x454>
   14f84:	b	14ff4 <_start@@Base+0x470>
   14f88:	ldr	r3, [pc, #188]	; 1504c <_start@@Base+0x4c8>
   14f8c:	mov	r2, #1
   14f90:	add	r3, pc, r3
   14f94:	add	r5, r3, #24
   14f98:	mov	r0, r3
   14f9c:	str	r2, [r3, #40]	; 0x28
   14fa0:	bl	112b0 <pthread_mutex_lock@plt>
   14fa4:	mov	r0, r5
   14fa8:	mov	r1, sp
   14fac:	bl	11358 <sem_getvalue@plt>
   14fb0:	cmp	r0, #0
   14fb4:	bne	14fcc <_start@@Base+0x448>
   14fb8:	ldr	r3, [sp]
   14fbc:	cmp	r3, #0
   14fc0:	bne	14fcc <_start@@Base+0x448>
   14fc4:	mov	r0, r5
   14fc8:	bl	11280 <sem_post@plt>
   14fcc:	ldr	r0, [pc, #124]	; 15050 <_start@@Base+0x4cc>
   14fd0:	add	r0, pc, r0
   14fd4:	bl	1122c <pthread_mutex_unlock@plt>
   14fd8:	ldr	r2, [sp, #4]
   14fdc:	mov	r0, #0
   14fe0:	ldr	r3, [r4]
   14fe4:	cmp	r2, r3
   14fe8:	bne	15040 <_start@@Base+0x4bc>
   14fec:	add	sp, sp, #12
   14ff0:	pop	{r4, r5, pc}
   14ff4:	ldr	r0, [pc, #88]	; 15054 <_start@@Base+0x4d0>
   14ff8:	add	r0, pc, r0
   14ffc:	add	r5, r0, #24
   15000:	bl	112b0 <pthread_mutex_lock@plt>
   15004:	mov	r1, sp
   15008:	mov	r0, r5
   1500c:	bl	11358 <sem_getvalue@plt>
   15010:	cmp	r0, #0
   15014:	bne	15024 <_start@@Base+0x4a0>
   15018:	ldr	r3, [sp]
   1501c:	cmp	r3, #0
   15020:	beq	15034 <_start@@Base+0x4b0>
   15024:	ldr	r0, [pc, #44]	; 15058 <_start@@Base+0x4d4>
   15028:	add	r0, pc, r0
   1502c:	bl	1122c <pthread_mutex_unlock@plt>
   15030:	b	14fd8 <_start@@Base+0x454>
   15034:	mov	r0, r5
   15038:	bl	11280 <sem_post@plt>
   1503c:	b	15024 <_start@@Base+0x4a0>
   15040:	bl	11304 <__stack_chk_fail@plt>
   15044:	andeq	r7, r1, r8, lsr #1
   15048:	strdeq	r0, [r0], -r4
   1504c:	andeq	r7, r1, r4, asr #3
   15050:	andeq	r7, r1, r4, lsl #3
   15054:	andeq	r7, r1, ip, asr r1
   15058:	andeq	r7, r1, ip, lsr #2
   1505c:	ldr	ip, [pc, #3508]	; 15e18 <_start@@Base+0x1294>
   15060:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15064:	mov	r4, r0
   15068:	ldr	r0, [pc, #3500]	; 15e1c <_start@@Base+0x1298>
   1506c:	add	ip, pc, ip
   15070:	mov	r9, r3
   15074:	sub	sp, sp, #16
   15078:	cmp	r4, #2
   1507c:	mov	sl, r1
   15080:	ldr	r5, [ip, r0]
   15084:	mov	r8, r2
   15088:	ldr	r3, [r5]
   1508c:	str	r3, [sp, #12]
   15090:	bhi	15160 <_start@@Base+0x5dc>
   15094:	ldr	r7, [pc, #3460]	; 15e20 <_start@@Base+0x129c>
   15098:	add	r7, pc, r7
   1509c:	ldr	r6, [r7, #44]	; 0x2c
   150a0:	add	r6, r6, #1
   150a4:	str	r6, [r7, #44]	; 0x2c
   150a8:	cmp	r6, #1
   150ac:	beq	151e8 <_start@@Base+0x664>
   150b0:	cmp	r6, #2
   150b4:	beq	154a8 <_start@@Base+0x924>
   150b8:	cmp	r6, #3
   150bc:	beq	152c0 <_start@@Base+0x73c>
   150c0:	cmp	r6, #4
   150c4:	beq	15580 <_start@@Base+0x9fc>
   150c8:	cmp	r6, #5
   150cc:	bne	15444 <_start@@Base+0x8c0>
   150d0:	cmp	r4, #1
   150d4:	bne	15800 <_start@@Base+0xc7c>
   150d8:	mov	r0, r2
   150dc:	bl	113d0 <vchiq_get_service_userdata@plt>
   150e0:	ldr	r3, [r7, #48]	; 0x30
   150e4:	cmp	r0, #2
   150e8:	bne	15af8 <_start@@Base+0xf74>
   150ec:	cmp	r3, #4
   150f0:	bls	1510c <_start@@Base+0x588>
   150f4:	ldr	r2, [pc, #3368]	; 15e24 <_start@@Base+0x12a0>
   150f8:	add	r0, r7, #48	; 0x30
   150fc:	mov	r1, r6
   15100:	movw	r3, #1530	; 0x5fa
   15104:	add	r2, pc, r2
   15108:	bl	11238 <vcos_log_impl@plt>
   1510c:	ldr	r0, [pc, #3348]	; 15e28 <_start@@Base+0x12a4>
   15110:	add	r0, pc, r0
   15114:	add	r4, r0, #24
   15118:	bl	112b0 <pthread_mutex_lock@plt>
   1511c:	add	r1, sp, #8
   15120:	mov	r0, r4
   15124:	bl	11358 <sem_getvalue@plt>
   15128:	cmp	r0, #0
   1512c:	bne	1513c <_start@@Base+0x5b8>
   15130:	ldr	r3, [sp, #8]
   15134:	cmp	r3, #0
   15138:	beq	15658 <_start@@Base+0xad4>
   1513c:	ldr	r4, [pc, #3304]	; 15e2c <_start@@Base+0x12a8>
   15140:	add	r4, pc, r4
   15144:	mov	r0, r4
   15148:	bl	1122c <pthread_mutex_unlock@plt>
   1514c:	mov	r3, #0
   15150:	mov	r0, r3
   15154:	str	r3, [r4, #44]	; 0x2c
   15158:	str	r3, [r4, #2120]	; 0x848
   1515c:	b	151d0 <_start@@Base+0x64c>
   15160:	ldr	r7, [pc, #3272]	; 15e30 <_start@@Base+0x12ac>
   15164:	add	r7, pc, r7
   15168:	ldr	r6, [r7, #2120]	; 0x848
   1516c:	add	r6, r6, #1
   15170:	str	r6, [r7, #2120]	; 0x848
   15174:	cmp	r6, #1
   15178:	beq	15228 <_start@@Base+0x6a4>
   1517c:	cmp	r6, #2
   15180:	beq	15500 <_start@@Base+0x97c>
   15184:	cmp	r6, #3
   15188:	beq	15398 <_start@@Base+0x814>
   1518c:	cmp	r6, #4
   15190:	beq	15608 <_start@@Base+0xa84>
   15194:	cmp	r6, #5
   15198:	bne	15444 <_start@@Base+0x8c0>
   1519c:	cmp	r4, #5
   151a0:	bne	157d4 <_start@@Base+0xc50>
   151a4:	mov	r0, r2
   151a8:	bl	113d0 <vchiq_get_service_userdata@plt>
   151ac:	cmp	r0, #2
   151b0:	bne	15abc <_start@@Base+0xf38>
   151b4:	movw	r3, #8193	; 0x2001
   151b8:	cmp	r9, r3
   151bc:	ldr	r3, [r7, #48]	; 0x30
   151c0:	bne	15b30 <_start@@Base+0xfac>
   151c4:	cmp	r3, #4
   151c8:	bhi	1582c <_start@@Base+0xca8>
   151cc:	mov	r0, #0
   151d0:	ldr	r2, [sp, #12]
   151d4:	ldr	r3, [r5]
   151d8:	cmp	r2, r3
   151dc:	bne	15e14 <_start@@Base+0x1290>
   151e0:	add	sp, sp, #16
   151e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   151e8:	cmp	r4, #1
   151ec:	bne	1541c <_start@@Base+0x898>
   151f0:	mov	r0, r2
   151f4:	bl	113d0 <vchiq_get_service_userdata@plt>
   151f8:	ldr	r3, [r7, #48]	; 0x30
   151fc:	cmp	r0, #2
   15200:	bne	15a28 <_start@@Base+0xea4>
   15204:	cmp	r3, #4
   15208:	bls	151cc <_start@@Base+0x648>
   1520c:	ldr	r2, [pc, #3104]	; 15e34 <_start@@Base+0x12b0>
   15210:	add	r0, r7, #48	; 0x30
   15214:	mov	r1, #5
   15218:	movw	r3, #1508	; 0x5e4
   1521c:	add	r2, pc, r2
   15220:	bl	11238 <vcos_log_impl@plt>
   15224:	b	151cc <_start@@Base+0x648>
   15228:	cmp	r4, #3
   1522c:	bne	1578c <_start@@Base+0xc08>
   15230:	mov	r0, r2
   15234:	bl	113d0 <vchiq_get_service_userdata@plt>
   15238:	cmp	r0, #1
   1523c:	bne	159f0 <_start@@Base+0xe6c>
   15240:	movw	r3, #4097	; 0x1001
   15244:	cmp	r9, r3
   15248:	bne	15a8c <_start@@Base+0xf08>
   1524c:	ldr	r3, [r7, #48]	; 0x30
   15250:	cmp	r3, #4
   15254:	bhi	157b8 <_start@@Base+0xc34>
   15258:	ldr	r4, [pc, #3032]	; 15e38 <_start@@Base+0x12b4>
   1525c:	mov	r1, #255	; 0xff
   15260:	mov	r2, #2048	; 0x800
   15264:	add	r4, pc, r4
   15268:	add	r3, r4, #72	; 0x48
   1526c:	mov	r0, r3
   15270:	bl	11418 <memset@plt>
   15274:	mov	r2, #2048	; 0x800
   15278:	mov	r3, r0
   1527c:	mov	r0, r8
   15280:	mov	r1, r3
   15284:	movw	r3, #4098	; 0x1002
   15288:	bl	1146c <vchiq_queue_bulk_receive@plt>
   1528c:	ldr	r3, [r4, #48]	; 0x30
   15290:	subs	r6, r0, #0
   15294:	bne	15d4c <_start@@Base+0x11c8>
   15298:	cmp	r3, #4
   1529c:	bls	151cc <_start@@Base+0x648>
   152a0:	ldr	r2, [pc, #2964]	; 15e3c <_start@@Base+0x12b8>
   152a4:	add	r0, r4, #48	; 0x30
   152a8:	mov	r1, #5
   152ac:	movw	r3, #1542	; 0x606
   152b0:	add	r2, pc, r2
   152b4:	bl	11238 <vcos_log_impl@plt>
   152b8:	mov	r0, r6
   152bc:	b	151d0 <_start@@Base+0x64c>
   152c0:	cmp	r4, #2
   152c4:	bne	159c4 <_start@@Base+0xe40>
   152c8:	mov	r0, r2
   152cc:	bl	113d0 <vchiq_get_service_userdata@plt>
   152d0:	ldr	r3, [r7, #48]	; 0x30
   152d4:	cmp	r0, #1
   152d8:	bne	15c48 <_start@@Base+0x10c4>
   152dc:	cmp	r3, #4
   152e0:	bhi	15680 <_start@@Base+0xafc>
   152e4:	cmp	r9, #0
   152e8:	bne	15a60 <_start@@Base+0xedc>
   152ec:	ldr	r2, [sl, #4]
   152f0:	cmp	r2, #0
   152f4:	bne	15dc4 <_start@@Base+0x1240>
   152f8:	ldr	r4, [pc, #2880]	; 15e40 <_start@@Base+0x12bc>
   152fc:	mov	r1, sl
   15300:	mov	r0, r8
   15304:	add	r4, pc, r4
   15308:	bl	112c8 <vchiq_release_message@plt>
   1530c:	movw	r3, #4100	; 0x1004
   15310:	mov	r0, r8
   15314:	add	r1, r4, #72	; 0x48
   15318:	mov	r2, #2048	; 0x800
   1531c:	bl	1146c <vchiq_queue_bulk_receive@plt>
   15320:	ldr	r3, [r4, #48]	; 0x30
   15324:	cmp	r0, #0
   15328:	bne	15df0 <_start@@Base+0x126c>
   1532c:	cmp	r3, #4
   15330:	bls	1534c <_start@@Base+0x7c8>
   15334:	ldr	r2, [pc, #2824]	; 15e44 <_start@@Base+0x12c0>
   15338:	add	r0, r4, #48	; 0x30
   1533c:	mov	r1, #5
   15340:	movw	r3, #1522	; 0x5f2
   15344:	add	r2, pc, r2
   15348:	bl	11238 <vcos_log_impl@plt>
   1534c:	ldr	r0, [pc, #2804]	; 15e48 <_start@@Base+0x12c4>
   15350:	add	r0, pc, r0
   15354:	add	r4, r0, #24
   15358:	bl	112b0 <pthread_mutex_lock@plt>
   1535c:	add	r1, sp, #8
   15360:	mov	r0, r4
   15364:	bl	11358 <sem_getvalue@plt>
   15368:	cmp	r0, #0
   1536c:	bne	15384 <_start@@Base+0x800>
   15370:	ldr	r3, [sp, #8]
   15374:	cmp	r3, #0
   15378:	bne	15384 <_start@@Base+0x800>
   1537c:	mov	r0, r4
   15380:	bl	11280 <sem_post@plt>
   15384:	ldr	r0, [pc, #2752]	; 15e4c <_start@@Base+0x12c8>
   15388:	add	r0, pc, r0
   1538c:	bl	1122c <pthread_mutex_unlock@plt>
   15390:	mov	r0, #0
   15394:	b	151d0 <_start@@Base+0x64c>
   15398:	cmp	r4, #4
   1539c:	bne	15998 <_start@@Base+0xe14>
   153a0:	mov	r0, r2
   153a4:	bl	113d0 <vchiq_get_service_userdata@plt>
   153a8:	cmp	r0, #1
   153ac:	bne	15c0c <_start@@Base+0x1088>
   153b0:	movw	r3, #4099	; 0x1003
   153b4:	cmp	r9, r3
   153b8:	bne	1575c <_start@@Base+0xbd8>
   153bc:	ldr	r3, [r7, #48]	; 0x30
   153c0:	cmp	r3, #4
   153c4:	bls	153e0 <_start@@Base+0x85c>
   153c8:	ldr	r2, [pc, #2688]	; 15e50 <_start@@Base+0x12cc>
   153cc:	add	r0, r7, #48	; 0x30
   153d0:	mov	r1, #5
   153d4:	movw	r3, #1549	; 0x60d
   153d8:	add	r2, pc, r2
   153dc:	bl	11238 <vcos_log_impl@plt>
   153e0:	ldr	r6, [pc, #2668]	; 15e54 <_start@@Base+0x12d0>
   153e4:	mov	r2, #1024	; 0x400
   153e8:	add	r6, pc, r6
   153ec:	add	r4, r6, #2112	; 0x840
   153f0:	add	r6, r6, #72	; 0x48
   153f4:	add	r4, r4, #12
   153f8:	mov	r1, r6
   153fc:	mov	r0, r4
   15400:	bl	14e04 <_start@@Base+0x280>
   15404:	mov	r0, r4
   15408:	add	r1, r6, #1024	; 0x400
   1540c:	mov	r2, #1024	; 0x400
   15410:	bl	14e04 <_start@@Base+0x280>
   15414:	mov	r0, #0
   15418:	b	151d0 <_start@@Base+0x64c>
   1541c:	ldr	r3, [r7, #48]	; 0x30
   15420:	cmp	r3, #1
   15424:	bls	15444 <_start@@Base+0x8c0>
   15428:	ldr	r2, [pc, #2600]	; 15e58 <_start@@Base+0x12d4>
   1542c:	add	r0, r7, #48	; 0x30
   15430:	str	r4, [sp]
   15434:	mov	r1, #2
   15438:	add	r2, pc, r2
   1543c:	movw	r3, #1508	; 0x5e4
   15440:	bl	11238 <vcos_log_impl@plt>
   15444:	ldr	r3, [pc, #2576]	; 15e5c <_start@@Base+0x12d8>
   15448:	mov	r2, #0
   1544c:	mov	r1, #1
   15450:	add	r3, pc, r3
   15454:	add	r4, r3, #24
   15458:	mov	r0, r3
   1545c:	str	r1, [r3, #3148]	; 0xc4c
   15460:	str	r2, [r3, #44]	; 0x2c
   15464:	str	r2, [r3, #2120]	; 0x848
   15468:	bl	112b0 <pthread_mutex_lock@plt>
   1546c:	mov	r0, r4
   15470:	add	r1, sp, #8
   15474:	bl	11358 <sem_getvalue@plt>
   15478:	cmp	r0, #0
   1547c:	bne	15494 <_start@@Base+0x910>
   15480:	ldr	r3, [sp, #8]
   15484:	cmp	r3, #0
   15488:	bne	15494 <_start@@Base+0x910>
   1548c:	mov	r0, r4
   15490:	bl	11280 <sem_post@plt>
   15494:	ldr	r0, [pc, #2500]	; 15e60 <_start@@Base+0x12dc>
   15498:	add	r0, pc, r0
   1549c:	bl	1122c <pthread_mutex_unlock@plt>
   154a0:	mvn	r0, #0
   154a4:	b	151d0 <_start@@Base+0x64c>
   154a8:	cmp	r4, #2
   154ac:	bne	15918 <_start@@Base+0xd94>
   154b0:	mov	r0, r2
   154b4:	bl	113d0 <vchiq_get_service_userdata@plt>
   154b8:	ldr	r3, [r7, #48]	; 0x30
   154bc:	cmp	r0, #1
   154c0:	bne	15b68 <_start@@Base+0xfe4>
   154c4:	cmp	r3, #4
   154c8:	bhi	15880 <_start@@Base+0xcfc>
   154cc:	cmp	r9, #0
   154d0:	beq	158b0 <_start@@Base+0xd2c>
   154d4:	cmp	r3, #1
   154d8:	bls	15444 <_start@@Base+0x8c0>
   154dc:	ldr	r0, [pc, #2432]	; 15e64 <_start@@Base+0x12e0>
   154e0:	mov	r1, #2
   154e4:	ldr	r2, [pc, #2428]	; 15e68 <_start@@Base+0x12e4>
   154e8:	movw	r3, #1512	; 0x5e8
   154ec:	add	r0, pc, r0
   154f0:	add	r2, pc, r2
   154f4:	add	r0, r0, #48	; 0x30
   154f8:	bl	11238 <vcos_log_impl@plt>
   154fc:	b	15444 <_start@@Base+0x8c0>
   15500:	cmp	r4, #6
   15504:	bne	15854 <_start@@Base+0xcd0>
   15508:	mov	r0, r2
   1550c:	bl	113d0 <vchiq_get_service_userdata@plt>
   15510:	cmp	r0, #1
   15514:	bne	15ba0 <_start@@Base+0x101c>
   15518:	movw	r3, #4098	; 0x1002
   1551c:	cmp	r9, r3
   15520:	bne	15bdc <_start@@Base+0x1058>
   15524:	ldr	r3, [r7, #48]	; 0x30
   15528:	cmp	r3, #4
   1552c:	bhi	15664 <_start@@Base+0xae0>
   15530:	ldr	r4, [pc, #2356]	; 15e6c <_start@@Base+0x12e8>
   15534:	movw	r3, #4099	; 0x1003
   15538:	mov	r0, r8
   1553c:	mov	r2, #2048	; 0x800
   15540:	add	r4, pc, r4
   15544:	add	r1, r4, #72	; 0x48
   15548:	bl	1146c <vchiq_queue_bulk_receive@plt>
   1554c:	ldr	r3, [r4, #48]	; 0x30
   15550:	subs	r6, r0, #0
   15554:	bne	15d70 <_start@@Base+0x11ec>
   15558:	cmp	r3, #4
   1555c:	bls	151cc <_start@@Base+0x648>
   15560:	ldr	r2, [pc, #2312]	; 15e70 <_start@@Base+0x12ec>
   15564:	add	r0, r4, #48	; 0x30
   15568:	mov	r1, #5
   1556c:	movw	r3, #1546	; 0x60a
   15570:	add	r2, pc, r2
   15574:	bl	11238 <vcos_log_impl@plt>
   15578:	mov	r0, r6
   1557c:	b	151d0 <_start@@Base+0x64c>
   15580:	cmp	r4, #1
   15584:	bne	15704 <_start@@Base+0xb80>
   15588:	mov	r0, r2
   1558c:	bl	113d0 <vchiq_get_service_userdata@plt>
   15590:	ldr	r3, [r7, #48]	; 0x30
   15594:	cmp	r0, #1
   15598:	bne	15cac <_start@@Base+0x1128>
   1559c:	cmp	r3, #4
   155a0:	bls	155bc <_start@@Base+0xa38>
   155a4:	ldr	r2, [pc, #2248]	; 15e74 <_start@@Base+0x12f0>
   155a8:	add	r0, r7, #48	; 0x30
   155ac:	mov	r1, #5
   155b0:	movw	r3, #1526	; 0x5f6
   155b4:	add	r2, pc, r2
   155b8:	bl	11238 <vcos_log_impl@plt>
   155bc:	ldr	r0, [pc, #2228]	; 15e78 <_start@@Base+0x12f4>
   155c0:	add	r0, pc, r0
   155c4:	add	r4, r0, #24
   155c8:	bl	112b0 <pthread_mutex_lock@plt>
   155cc:	add	r1, sp, #8
   155d0:	mov	r0, r4
   155d4:	bl	11358 <sem_getvalue@plt>
   155d8:	cmp	r0, #0
   155dc:	bne	155f4 <_start@@Base+0xa70>
   155e0:	ldr	r3, [sp, #8]
   155e4:	cmp	r3, #0
   155e8:	bne	155f4 <_start@@Base+0xa70>
   155ec:	mov	r0, r4
   155f0:	bl	11280 <sem_post@plt>
   155f4:	ldr	r0, [pc, #2176]	; 15e7c <_start@@Base+0x12f8>
   155f8:	add	r0, pc, r0
   155fc:	bl	1122c <pthread_mutex_unlock@plt>
   15600:	mov	r0, #0
   15604:	b	151d0 <_start@@Base+0x64c>
   15608:	cmp	r4, #6
   1560c:	bne	15730 <_start@@Base+0xbac>
   15610:	mov	r0, r2
   15614:	bl	113d0 <vchiq_get_service_userdata@plt>
   15618:	cmp	r0, #1
   1561c:	bne	15ce0 <_start@@Base+0x115c>
   15620:	movw	r3, #4100	; 0x1004
   15624:	cmp	r9, r3
   15628:	bne	15d1c <_start@@Base+0x1198>
   1562c:	ldr	r3, [r7, #48]	; 0x30
   15630:	cmp	r3, #4
   15634:	bls	151cc <_start@@Base+0x648>
   15638:	ldr	r2, [pc, #2112]	; 15e80 <_start@@Base+0x12fc>
   1563c:	add	r0, r7, #48	; 0x30
   15640:	mov	r1, #5
   15644:	movw	r3, #1554	; 0x612
   15648:	add	r2, pc, r2
   1564c:	bl	11238 <vcos_log_impl@plt>
   15650:	mov	r0, #0
   15654:	b	151d0 <_start@@Base+0x64c>
   15658:	mov	r0, r4
   1565c:	bl	11280 <sem_post@plt>
   15660:	b	1513c <_start@@Base+0x5b8>
   15664:	ldr	r2, [pc, #2072]	; 15e84 <_start@@Base+0x1300>
   15668:	add	r0, r7, #48	; 0x30
   1566c:	mov	r1, #5
   15670:	movw	r3, #1545	; 0x609
   15674:	add	r2, pc, r2
   15678:	bl	11238 <vcos_log_impl@plt>
   1567c:	b	15530 <_start@@Base+0x9ac>
   15680:	add	r4, r7, #48	; 0x30
   15684:	ldr	r2, [pc, #2044]	; 15e88 <_start@@Base+0x1304>
   15688:	movw	r3, #1518	; 0x5ee
   1568c:	mov	r1, #5
   15690:	add	r2, pc, r2
   15694:	mov	r0, r4
   15698:	bl	11238 <vcos_log_impl@plt>
   1569c:	cmp	r9, #0
   156a0:	ldr	r3, [r7, #48]	; 0x30
   156a4:	bne	15a60 <_start@@Base+0xedc>
   156a8:	cmp	r3, #4
   156ac:	bls	152ec <_start@@Base+0x768>
   156b0:	ldr	r2, [pc, #2004]	; 15e8c <_start@@Base+0x1308>
   156b4:	movw	r3, #1519	; 0x5ef
   156b8:	mov	r0, r4
   156bc:	mov	r1, #5
   156c0:	add	r2, pc, r2
   156c4:	bl	11238 <vcos_log_impl@plt>
   156c8:	ldr	r2, [sl, #4]
   156cc:	ldr	r3, [r7, #48]	; 0x30
   156d0:	cmp	r2, #0
   156d4:	bne	15dc4 <_start@@Base+0x1240>
   156d8:	cmp	r3, #4
   156dc:	bls	152f8 <_start@@Base+0x774>
   156e0:	ldr	r0, [pc, #1960]	; 15e90 <_start@@Base+0x130c>
   156e4:	mov	r1, #5
   156e8:	ldr	r2, [pc, #1956]	; 15e94 <_start@@Base+0x1310>
   156ec:	mov	r3, #1520	; 0x5f0
   156f0:	add	r0, pc, r0
   156f4:	add	r2, pc, r2
   156f8:	add	r0, r0, #48	; 0x30
   156fc:	bl	11238 <vcos_log_impl@plt>
   15700:	b	152f8 <_start@@Base+0x774>
   15704:	ldr	r3, [r7, #48]	; 0x30
   15708:	cmp	r3, #1
   1570c:	bls	15444 <_start@@Base+0x8c0>
   15710:	ldr	r2, [pc, #1920]	; 15e98 <_start@@Base+0x1314>
   15714:	add	r0, r7, #48	; 0x30
   15718:	str	r4, [sp]
   1571c:	mov	r1, #2
   15720:	add	r2, pc, r2
   15724:	movw	r3, #1526	; 0x5f6
   15728:	bl	11238 <vcos_log_impl@plt>
   1572c:	b	15444 <_start@@Base+0x8c0>
   15730:	ldr	r3, [r7, #48]	; 0x30
   15734:	cmp	r3, #1
   15738:	bls	15444 <_start@@Base+0x8c0>
   1573c:	ldr	r2, [pc, #1880]	; 15e9c <_start@@Base+0x1318>
   15740:	add	r0, r7, #48	; 0x30
   15744:	str	r4, [sp]
   15748:	mov	r1, #2
   1574c:	add	r2, pc, r2
   15750:	movw	r3, #1554	; 0x612
   15754:	bl	11238 <vcos_log_impl@plt>
   15758:	b	15444 <_start@@Base+0x8c0>
   1575c:	ldr	r2, [r7, #48]	; 0x30
   15760:	cmp	r2, #1
   15764:	bls	15444 <_start@@Base+0x8c0>
   15768:	ldr	r2, [pc, #1840]	; 15ea0 <_start@@Base+0x131c>
   1576c:	add	r0, r7, #48	; 0x30
   15770:	str	r3, [sp]
   15774:	mov	r1, #2
   15778:	str	r9, [sp, #4]
   1577c:	add	r2, pc, r2
   15780:	movw	r3, #1549	; 0x60d
   15784:	bl	11238 <vcos_log_impl@plt>
   15788:	b	15444 <_start@@Base+0x8c0>
   1578c:	ldr	r3, [r7, #48]	; 0x30
   15790:	cmp	r3, #1
   15794:	bls	15444 <_start@@Base+0x8c0>
   15798:	ldr	r2, [pc, #1796]	; 15ea4 <_start@@Base+0x1320>
   1579c:	add	r0, r7, #48	; 0x30
   157a0:	str	r4, [sp]
   157a4:	mov	r1, #2
   157a8:	add	r2, pc, r2
   157ac:	movw	r3, #1540	; 0x604
   157b0:	bl	11238 <vcos_log_impl@plt>
   157b4:	b	15444 <_start@@Base+0x8c0>
   157b8:	ldr	r2, [pc, #1768]	; 15ea8 <_start@@Base+0x1324>
   157bc:	add	r0, r7, #48	; 0x30
   157c0:	mov	r1, #5
   157c4:	movw	r3, #1540	; 0x604
   157c8:	add	r2, pc, r2
   157cc:	bl	11238 <vcos_log_impl@plt>
   157d0:	b	15258 <_start@@Base+0x6d4>
   157d4:	ldr	r3, [r7, #48]	; 0x30
   157d8:	cmp	r3, #1
   157dc:	bls	15444 <_start@@Base+0x8c0>
   157e0:	ldr	r2, [pc, #1732]	; 15eac <_start@@Base+0x1328>
   157e4:	add	r0, r7, #48	; 0x30
   157e8:	str	r4, [sp]
   157ec:	mov	r1, #2
   157f0:	add	r2, pc, r2
   157f4:	movw	r3, #1557	; 0x615
   157f8:	bl	11238 <vcos_log_impl@plt>
   157fc:	b	15444 <_start@@Base+0x8c0>
   15800:	ldr	r3, [r7, #48]	; 0x30
   15804:	cmp	r3, #1
   15808:	bls	15444 <_start@@Base+0x8c0>
   1580c:	ldr	r2, [pc, #1692]	; 15eb0 <_start@@Base+0x132c>
   15810:	add	r0, r7, #48	; 0x30
   15814:	str	r4, [sp]
   15818:	mov	r1, #2
   1581c:	add	r2, pc, r2
   15820:	movw	r3, #1530	; 0x5fa
   15824:	bl	11238 <vcos_log_impl@plt>
   15828:	b	15444 <_start@@Base+0x8c0>
   1582c:	ldr	r0, [pc, #1664]	; 15eb4 <_start@@Base+0x1330>
   15830:	mov	r1, #5
   15834:	ldr	r2, [pc, #1660]	; 15eb8 <_start@@Base+0x1334>
   15838:	movw	r3, #1557	; 0x615
   1583c:	add	r0, pc, r0
   15840:	add	r0, r0, #48	; 0x30
   15844:	add	r2, pc, r2
   15848:	bl	11238 <vcos_log_impl@plt>
   1584c:	mov	r0, #0
   15850:	b	151d0 <_start@@Base+0x64c>
   15854:	ldr	r3, [r7, #48]	; 0x30
   15858:	cmp	r3, #1
   1585c:	bls	15444 <_start@@Base+0x8c0>
   15860:	ldr	r2, [pc, #1620]	; 15ebc <_start@@Base+0x1338>
   15864:	add	r0, r7, #48	; 0x30
   15868:	str	r4, [sp]
   1586c:	mov	r1, r6
   15870:	add	r2, pc, r2
   15874:	movw	r3, #1545	; 0x609
   15878:	bl	11238 <vcos_log_impl@plt>
   1587c:	b	15444 <_start@@Base+0x8c0>
   15880:	add	r4, r7, #48	; 0x30
   15884:	ldr	r2, [pc, #1588]	; 15ec0 <_start@@Base+0x133c>
   15888:	movw	r3, #1511	; 0x5e7
   1588c:	mov	r1, #5
   15890:	add	r2, pc, r2
   15894:	mov	r0, r4
   15898:	bl	11238 <vcos_log_impl@plt>
   1589c:	cmp	r9, #0
   158a0:	ldr	r3, [r7, #48]	; 0x30
   158a4:	bne	154d4 <_start@@Base+0x950>
   158a8:	cmp	r3, #4
   158ac:	bhi	15944 <_start@@Base+0xdc0>
   158b0:	ldr	r2, [sl, #4]
   158b4:	cmp	r2, #26
   158b8:	bne	15c80 <_start@@Base+0x10fc>
   158bc:	ldr	r1, [pc, #1536]	; 15ec4 <_start@@Base+0x1340>
   158c0:	add	r0, sl, #8
   158c4:	mov	r2, #26
   158c8:	add	r1, pc, r1
   158cc:	bl	14e04 <_start@@Base+0x280>
   158d0:	cmp	r0, #0
   158d4:	bne	15d94 <_start@@Base+0x1210>
   158d8:	ldr	r0, [pc, #1512]	; 15ec8 <_start@@Base+0x1344>
   158dc:	add	r0, pc, r0
   158e0:	ldr	r3, [r0, #48]	; 0x30
   158e4:	cmp	r3, #4
   158e8:	bls	15904 <_start@@Base+0xd80>
   158ec:	ldr	r2, [pc, #1496]	; 15ecc <_start@@Base+0x1348>
   158f0:	add	r0, r0, #48	; 0x30
   158f4:	mov	r1, #5
   158f8:	movw	r3, #1514	; 0x5ea
   158fc:	add	r2, pc, r2
   15900:	bl	11238 <vcos_log_impl@plt>
   15904:	mov	r0, r8
   15908:	mov	r1, sl
   1590c:	bl	112c8 <vchiq_release_message@plt>
   15910:	mov	r0, #0
   15914:	b	151d0 <_start@@Base+0x64c>
   15918:	ldr	r3, [r7, #48]	; 0x30
   1591c:	cmp	r3, #1
   15920:	bls	15444 <_start@@Base+0x8c0>
   15924:	ldr	r2, [pc, #1444]	; 15ed0 <_start@@Base+0x134c>
   15928:	add	r0, r7, #48	; 0x30
   1592c:	str	r4, [sp]
   15930:	mov	r1, r6
   15934:	add	r2, pc, r2
   15938:	movw	r3, #1511	; 0x5e7
   1593c:	bl	11238 <vcos_log_impl@plt>
   15940:	b	15444 <_start@@Base+0x8c0>
   15944:	ldr	r2, [pc, #1416]	; 15ed4 <_start@@Base+0x1350>
   15948:	movw	r3, #1512	; 0x5e8
   1594c:	mov	r0, r4
   15950:	mov	r1, #5
   15954:	add	r2, pc, r2
   15958:	bl	11238 <vcos_log_impl@plt>
   1595c:	ldr	r2, [sl, #4]
   15960:	ldr	r3, [r7, #48]	; 0x30
   15964:	cmp	r2, #26
   15968:	bne	15c80 <_start@@Base+0x10fc>
   1596c:	cmp	r3, #4
   15970:	bls	158bc <_start@@Base+0xd38>
   15974:	ldr	r0, [pc, #1372]	; 15ed8 <_start@@Base+0x1354>
   15978:	mov	r1, #5
   1597c:	ldr	r2, [pc, #1368]	; 15edc <_start@@Base+0x1358>
   15980:	movw	r3, #1513	; 0x5e9
   15984:	add	r0, pc, r0
   15988:	add	r2, pc, r2
   1598c:	add	r0, r0, #48	; 0x30
   15990:	bl	11238 <vcos_log_impl@plt>
   15994:	b	158bc <_start@@Base+0xd38>
   15998:	ldr	r3, [r7, #48]	; 0x30
   1599c:	cmp	r3, #1
   159a0:	bls	15444 <_start@@Base+0x8c0>
   159a4:	ldr	r2, [pc, #1332]	; 15ee0 <_start@@Base+0x135c>
   159a8:	add	r0, r7, #48	; 0x30
   159ac:	str	r4, [sp]
   159b0:	mov	r1, #2
   159b4:	add	r2, pc, r2
   159b8:	movw	r3, #1549	; 0x60d
   159bc:	bl	11238 <vcos_log_impl@plt>
   159c0:	b	15444 <_start@@Base+0x8c0>
   159c4:	ldr	r3, [r7, #48]	; 0x30
   159c8:	cmp	r3, #1
   159cc:	bls	15444 <_start@@Base+0x8c0>
   159d0:	ldr	r2, [pc, #1292]	; 15ee4 <_start@@Base+0x1360>
   159d4:	add	r0, r7, #48	; 0x30
   159d8:	str	r4, [sp]
   159dc:	mov	r1, #2
   159e0:	add	r2, pc, r2
   159e4:	movw	r3, #1518	; 0x5ee
   159e8:	bl	11238 <vcos_log_impl@plt>
   159ec:	b	15444 <_start@@Base+0x8c0>
   159f0:	ldr	r3, [r7, #48]	; 0x30
   159f4:	cmp	r3, #1
   159f8:	bls	15444 <_start@@Base+0x8c0>
   159fc:	mov	r0, r8
   15a00:	bl	113d0 <vchiq_get_service_userdata@plt>
   15a04:	ldr	r2, [pc, #1244]	; 15ee8 <_start@@Base+0x1364>
   15a08:	str	r6, [sp]
   15a0c:	mov	r1, #2
   15a10:	add	r2, pc, r2
   15a14:	movw	r3, #1540	; 0x604
   15a18:	str	r0, [sp, #4]
   15a1c:	add	r0, r7, #48	; 0x30
   15a20:	bl	11238 <vcos_log_impl@plt>
   15a24:	b	15444 <_start@@Base+0x8c0>
   15a28:	cmp	r3, #1
   15a2c:	bls	15444 <_start@@Base+0x8c0>
   15a30:	mov	r0, r8
   15a34:	bl	113d0 <vchiq_get_service_userdata@plt>
   15a38:	ldr	r2, [pc, #1196]	; 15eec <_start@@Base+0x1368>
   15a3c:	mov	r3, #2
   15a40:	str	r3, [sp]
   15a44:	mov	r1, r3
   15a48:	add	r2, pc, r2
   15a4c:	movw	r3, #1508	; 0x5e4
   15a50:	str	r0, [sp, #4]
   15a54:	add	r0, r7, #48	; 0x30
   15a58:	bl	11238 <vcos_log_impl@plt>
   15a5c:	b	15444 <_start@@Base+0x8c0>
   15a60:	cmp	r3, #1
   15a64:	bls	15444 <_start@@Base+0x8c0>
   15a68:	ldr	r0, [pc, #1152]	; 15ef0 <_start@@Base+0x136c>
   15a6c:	mov	r1, #2
   15a70:	ldr	r2, [pc, #1148]	; 15ef4 <_start@@Base+0x1370>
   15a74:	movw	r3, #1519	; 0x5ef
   15a78:	add	r0, pc, r0
   15a7c:	add	r2, pc, r2
   15a80:	add	r0, r0, #48	; 0x30
   15a84:	bl	11238 <vcos_log_impl@plt>
   15a88:	b	15444 <_start@@Base+0x8c0>
   15a8c:	ldr	r2, [r7, #48]	; 0x30
   15a90:	cmp	r2, #1
   15a94:	bls	15444 <_start@@Base+0x8c0>
   15a98:	ldr	r2, [pc, #1112]	; 15ef8 <_start@@Base+0x1374>
   15a9c:	add	r0, r7, #48	; 0x30
   15aa0:	str	r3, [sp]
   15aa4:	mov	r1, #2
   15aa8:	str	r9, [sp, #4]
   15aac:	add	r2, pc, r2
   15ab0:	movw	r3, #1540	; 0x604
   15ab4:	bl	11238 <vcos_log_impl@plt>
   15ab8:	b	15444 <_start@@Base+0x8c0>
   15abc:	ldr	r3, [r7, #48]	; 0x30
   15ac0:	cmp	r3, #1
   15ac4:	bls	15444 <_start@@Base+0x8c0>
   15ac8:	mov	r0, r8
   15acc:	bl	113d0 <vchiq_get_service_userdata@plt>
   15ad0:	ldr	r2, [pc, #1060]	; 15efc <_start@@Base+0x1378>
   15ad4:	mov	r3, #2
   15ad8:	str	r3, [sp]
   15adc:	mov	r1, r3
   15ae0:	add	r2, pc, r2
   15ae4:	movw	r3, #1557	; 0x615
   15ae8:	str	r0, [sp, #4]
   15aec:	add	r0, r7, #48	; 0x30
   15af0:	bl	11238 <vcos_log_impl@plt>
   15af4:	b	15444 <_start@@Base+0x8c0>
   15af8:	cmp	r3, #1
   15afc:	bls	15444 <_start@@Base+0x8c0>
   15b00:	mov	r0, r8
   15b04:	bl	113d0 <vchiq_get_service_userdata@plt>
   15b08:	ldr	r2, [pc, #1008]	; 15f00 <_start@@Base+0x137c>
   15b0c:	mov	r3, #2
   15b10:	str	r3, [sp]
   15b14:	mov	r1, r3
   15b18:	add	r2, pc, r2
   15b1c:	movw	r3, #1530	; 0x5fa
   15b20:	str	r0, [sp, #4]
   15b24:	add	r0, r7, #48	; 0x30
   15b28:	bl	11238 <vcos_log_impl@plt>
   15b2c:	b	15444 <_start@@Base+0x8c0>
   15b30:	cmp	r3, #1
   15b34:	bls	15444 <_start@@Base+0x8c0>
   15b38:	ldr	r0, [pc, #964]	; 15f04 <_start@@Base+0x1380>
   15b3c:	movw	r3, #8193	; 0x2001
   15b40:	ldr	r2, [pc, #960]	; 15f08 <_start@@Base+0x1384>
   15b44:	mov	r1, #2
   15b48:	add	r0, pc, r0
   15b4c:	str	r3, [sp]
   15b50:	str	r9, [sp, #4]
   15b54:	add	r0, r0, #48	; 0x30
   15b58:	add	r2, pc, r2
   15b5c:	movw	r3, #1557	; 0x615
   15b60:	bl	11238 <vcos_log_impl@plt>
   15b64:	b	15444 <_start@@Base+0x8c0>
   15b68:	cmp	r3, #1
   15b6c:	bls	15444 <_start@@Base+0x8c0>
   15b70:	mov	r0, r8
   15b74:	bl	113d0 <vchiq_get_service_userdata@plt>
   15b78:	ldr	r2, [pc, #908]	; 15f0c <_start@@Base+0x1388>
   15b7c:	mov	r3, #1
   15b80:	mov	r1, r4
   15b84:	str	r3, [sp]
   15b88:	add	r2, pc, r2
   15b8c:	movw	r3, #1511	; 0x5e7
   15b90:	str	r0, [sp, #4]
   15b94:	add	r0, r7, #48	; 0x30
   15b98:	bl	11238 <vcos_log_impl@plt>
   15b9c:	b	15444 <_start@@Base+0x8c0>
   15ba0:	ldr	r3, [r7, #48]	; 0x30
   15ba4:	cmp	r3, #1
   15ba8:	bls	15444 <_start@@Base+0x8c0>
   15bac:	mov	r0, r8
   15bb0:	bl	113d0 <vchiq_get_service_userdata@plt>
   15bb4:	ldr	r2, [pc, #852]	; 15f10 <_start@@Base+0x138c>
   15bb8:	mov	r3, #1
   15bbc:	mov	r1, r6
   15bc0:	str	r3, [sp]
   15bc4:	add	r2, pc, r2
   15bc8:	movw	r3, #1545	; 0x609
   15bcc:	str	r0, [sp, #4]
   15bd0:	add	r0, r7, #48	; 0x30
   15bd4:	bl	11238 <vcos_log_impl@plt>
   15bd8:	b	15444 <_start@@Base+0x8c0>
   15bdc:	ldr	r2, [r7, #48]	; 0x30
   15be0:	cmp	r2, #1
   15be4:	bls	15444 <_start@@Base+0x8c0>
   15be8:	ldr	r2, [pc, #804]	; 15f14 <_start@@Base+0x1390>
   15bec:	add	r0, r7, #48	; 0x30
   15bf0:	str	r3, [sp]
   15bf4:	mov	r1, r6
   15bf8:	str	r9, [sp, #4]
   15bfc:	add	r2, pc, r2
   15c00:	movw	r3, #1545	; 0x609
   15c04:	bl	11238 <vcos_log_impl@plt>
   15c08:	b	15444 <_start@@Base+0x8c0>
   15c0c:	ldr	r3, [r7, #48]	; 0x30
   15c10:	cmp	r3, #1
   15c14:	bls	15444 <_start@@Base+0x8c0>
   15c18:	mov	r0, r8
   15c1c:	bl	113d0 <vchiq_get_service_userdata@plt>
   15c20:	ldr	r2, [pc, #752]	; 15f18 <_start@@Base+0x1394>
   15c24:	mov	r3, #1
   15c28:	mov	r1, #2
   15c2c:	str	r3, [sp]
   15c30:	add	r2, pc, r2
   15c34:	movw	r3, #1549	; 0x60d
   15c38:	str	r0, [sp, #4]
   15c3c:	add	r0, r7, #48	; 0x30
   15c40:	bl	11238 <vcos_log_impl@plt>
   15c44:	b	15444 <_start@@Base+0x8c0>
   15c48:	cmp	r3, #1
   15c4c:	bls	15444 <_start@@Base+0x8c0>
   15c50:	mov	r0, r8
   15c54:	bl	113d0 <vchiq_get_service_userdata@plt>
   15c58:	ldr	r2, [pc, #700]	; 15f1c <_start@@Base+0x1398>
   15c5c:	mov	r3, #1
   15c60:	mov	r1, r4
   15c64:	str	r3, [sp]
   15c68:	add	r2, pc, r2
   15c6c:	movw	r3, #1518	; 0x5ee
   15c70:	str	r0, [sp, #4]
   15c74:	add	r0, r7, #48	; 0x30
   15c78:	bl	11238 <vcos_log_impl@plt>
   15c7c:	b	15444 <_start@@Base+0x8c0>
   15c80:	cmp	r3, #1
   15c84:	bls	15444 <_start@@Base+0x8c0>
   15c88:	ldr	r0, [pc, #656]	; 15f20 <_start@@Base+0x139c>
   15c8c:	mov	r1, #2
   15c90:	ldr	r2, [pc, #652]	; 15f24 <_start@@Base+0x13a0>
   15c94:	movw	r3, #1513	; 0x5e9
   15c98:	add	r0, pc, r0
   15c9c:	add	r2, pc, r2
   15ca0:	add	r0, r0, #48	; 0x30
   15ca4:	bl	11238 <vcos_log_impl@plt>
   15ca8:	b	15444 <_start@@Base+0x8c0>
   15cac:	cmp	r3, #1
   15cb0:	bls	15444 <_start@@Base+0x8c0>
   15cb4:	mov	r0, r8
   15cb8:	bl	113d0 <vchiq_get_service_userdata@plt>
   15cbc:	ldr	r2, [pc, #612]	; 15f28 <_start@@Base+0x13a4>
   15cc0:	str	r4, [sp]
   15cc4:	mov	r1, #2
   15cc8:	add	r2, pc, r2
   15ccc:	movw	r3, #1526	; 0x5f6
   15cd0:	str	r0, [sp, #4]
   15cd4:	add	r0, r7, #48	; 0x30
   15cd8:	bl	11238 <vcos_log_impl@plt>
   15cdc:	b	15444 <_start@@Base+0x8c0>
   15ce0:	ldr	r3, [r7, #48]	; 0x30
   15ce4:	cmp	r3, #1
   15ce8:	bls	15444 <_start@@Base+0x8c0>
   15cec:	mov	r0, r8
   15cf0:	bl	113d0 <vchiq_get_service_userdata@plt>
   15cf4:	ldr	r2, [pc, #560]	; 15f2c <_start@@Base+0x13a8>
   15cf8:	mov	r3, #1
   15cfc:	mov	r1, #2
   15d00:	str	r3, [sp]
   15d04:	add	r2, pc, r2
   15d08:	movw	r3, #1554	; 0x612
   15d0c:	str	r0, [sp, #4]
   15d10:	add	r0, r7, #48	; 0x30
   15d14:	bl	11238 <vcos_log_impl@plt>
   15d18:	b	15444 <_start@@Base+0x8c0>
   15d1c:	ldr	r2, [r7, #48]	; 0x30
   15d20:	cmp	r2, #1
   15d24:	bls	15444 <_start@@Base+0x8c0>
   15d28:	ldr	r2, [pc, #512]	; 15f30 <_start@@Base+0x13ac>
   15d2c:	add	r0, r7, #48	; 0x30
   15d30:	str	r3, [sp]
   15d34:	mov	r1, #2
   15d38:	str	r9, [sp, #4]
   15d3c:	add	r2, pc, r2
   15d40:	movw	r3, #1554	; 0x612
   15d44:	bl	11238 <vcos_log_impl@plt>
   15d48:	b	15444 <_start@@Base+0x8c0>
   15d4c:	cmp	r3, #1
   15d50:	bls	15444 <_start@@Base+0x8c0>
   15d54:	ldr	r2, [pc, #472]	; 15f34 <_start@@Base+0x13b0>
   15d58:	add	r0, r4, #48	; 0x30
   15d5c:	mov	r1, #2
   15d60:	movw	r3, #1542	; 0x606
   15d64:	add	r2, pc, r2
   15d68:	bl	11238 <vcos_log_impl@plt>
   15d6c:	b	15444 <_start@@Base+0x8c0>
   15d70:	cmp	r3, #1
   15d74:	bls	15444 <_start@@Base+0x8c0>
   15d78:	ldr	r2, [pc, #440]	; 15f38 <_start@@Base+0x13b4>
   15d7c:	add	r0, r4, #48	; 0x30
   15d80:	mov	r1, #2
   15d84:	movw	r3, #1546	; 0x60a
   15d88:	add	r2, pc, r2
   15d8c:	bl	11238 <vcos_log_impl@plt>
   15d90:	b	15444 <_start@@Base+0x8c0>
   15d94:	ldr	r0, [pc, #416]	; 15f3c <_start@@Base+0x13b8>
   15d98:	add	r0, pc, r0
   15d9c:	ldr	r3, [r0, #48]	; 0x30
   15da0:	cmp	r3, #1
   15da4:	bls	15444 <_start@@Base+0x8c0>
   15da8:	ldr	r2, [pc, #400]	; 15f40 <_start@@Base+0x13bc>
   15dac:	add	r0, r0, #48	; 0x30
   15db0:	mov	r1, #2
   15db4:	movw	r3, #1514	; 0x5ea
   15db8:	add	r2, pc, r2
   15dbc:	bl	11238 <vcos_log_impl@plt>
   15dc0:	b	15444 <_start@@Base+0x8c0>
   15dc4:	cmp	r3, #1
   15dc8:	bls	15444 <_start@@Base+0x8c0>
   15dcc:	ldr	r0, [pc, #368]	; 15f44 <_start@@Base+0x13c0>
   15dd0:	mov	r1, #2
   15dd4:	ldr	r2, [pc, #364]	; 15f48 <_start@@Base+0x13c4>
   15dd8:	mov	r3, #1520	; 0x5f0
   15ddc:	add	r0, pc, r0
   15de0:	add	r2, pc, r2
   15de4:	add	r0, r0, #48	; 0x30
   15de8:	bl	11238 <vcos_log_impl@plt>
   15dec:	b	15444 <_start@@Base+0x8c0>
   15df0:	cmp	r3, #1
   15df4:	bls	15444 <_start@@Base+0x8c0>
   15df8:	ldr	r2, [pc, #332]	; 15f4c <_start@@Base+0x13c8>
   15dfc:	add	r0, r4, #48	; 0x30
   15e00:	mov	r1, #2
   15e04:	movw	r3, #1522	; 0x5f2
   15e08:	add	r2, pc, r2
   15e0c:	bl	11238 <vcos_log_impl@plt>
   15e10:	b	15444 <_start@@Base+0x8c0>
   15e14:	bl	11304 <__stack_chk_fail@plt>
   15e18:	andeq	r6, r1, ip, lsl #31
   15e1c:	strdeq	r0, [r0], -r4
   15e20:	strheq	r7, [r1], -ip
   15e24:			; <UNDEFINED> instruction: 0x000038bc
   15e28:	andeq	r7, r1, r4, asr #32
   15e2c:	andeq	r7, r1, r4, lsl r0
   15e30:	strdeq	r6, [r1], -r0
   15e34:	andeq	r3, r0, r4, lsr #15
   15e38:	strdeq	r6, [r1], -r0
   15e3c:	ldrdeq	r3, [r0], -ip
   15e40:	andeq	r6, r1, r0, asr lr
   15e44:	andeq	r3, r0, ip, lsr #17
   15e48:	andeq	r6, r1, r4, lsl #28
   15e4c:	andeq	r6, r1, ip, asr #27
   15e50:	andeq	r3, r0, r8, asr #23
   15e54:	andeq	r6, r1, ip, ror #26
   15e58:	andeq	r3, r0, r8, lsr #10
   15e5c:	andeq	r6, r1, r4, lsl #26
   15e60:			; <UNDEFINED> instruction: 0x00016cbc
   15e64:	andeq	r6, r1, r8, ror #24
   15e68:	andeq	r3, r0, ip, asr #10
   15e6c:	andeq	r6, r1, r4, lsl ip
   15e70:	andeq	r3, r0, r8, ror r9
   15e74:			; <UNDEFINED> instruction: 0x000036b4
   15e78:	muleq	r1, r4, fp
   15e7c:	andeq	r6, r1, ip, asr fp
   15e80:	andeq	r3, r0, r0, lsl #19
   15e84:	ldrdeq	r3, [r0], -r0
   15e88:	andeq	r3, r0, ip, lsl #7
   15e8c:	muleq	r0, r8, r3
   15e90:	andeq	r6, r1, r4, ror #20
   15e94:	andeq	r3, r0, ip, ror #8
   15e98:	andeq	r3, r0, r0, asr #4
   15e9c:			; <UNDEFINED> instruction: 0x000036b8
   15ea0:	andeq	r3, r0, r8, asr #10
   15ea4:	ldrdeq	r3, [r0], -ip
   15ea8:	andeq	r3, r0, r4, lsr #10
   15eac:	andeq	r3, r0, r4, lsl #16
   15eb0:	andeq	r3, r0, r4, asr #2
   15eb4:	andeq	r6, r1, r8, lsl r9
   15eb8:	strdeq	r3, [r0], -r4
   15ebc:	muleq	r0, r4, r5
   15ec0:	andeq	r3, r0, ip, lsl #3
   15ec4:	ldrdeq	r3, [r0], -ip
   15ec8:	andeq	r6, r1, r8, ror r8
   15ecc:	andeq	r3, r0, r8, lsl #4
   15ed0:	andeq	r3, r0, r8, lsr #1
   15ed4:	andeq	r3, r0, r4, lsl #2
   15ed8:	ldrdeq	r6, [r1], -r0
   15edc:	andeq	r3, r0, r4, lsl #2
   15ee0:	andeq	r3, r0, ip, lsr #11
   15ee4:	strdeq	r2, [r0], -ip
   15ee8:	andeq	r2, r0, ip, lsl #31
   15eec:	andeq	r2, r0, r4, asr pc
   15ef0:	ldrdeq	r6, [r1], -ip
   15ef4:	andeq	r2, r0, r0, asr #31
   15ef8:	andeq	r3, r0, r8, lsl r2
   15efc:			; <UNDEFINED> instruction: 0x00002ebc
   15f00:	andeq	r2, r0, r4, lsl #29
   15f04:	andeq	r6, r1, ip, lsl #12
   15f08:	andeq	r3, r0, ip, ror #2
   15f0c:	andeq	r2, r0, r4, lsl lr
   15f10:	ldrdeq	r2, [r0], -r8
   15f14:	andeq	r3, r0, r8, asr #1
   15f18:	andeq	r2, r0, ip, ror #26
   15f1c:	andeq	r2, r0, r4, lsr sp
   15f20:			; <UNDEFINED> instruction: 0x000164bc
   15f24:	ldrdeq	r2, [r0], -r8
   15f28:	ldrdeq	r2, [r0], -r4
   15f2c:	muleq	r0, r8, ip
   15f30:	andeq	r2, r0, r8, lsl #31
   15f34:			; <UNDEFINED> instruction: 0x00002fb0
   15f38:	andeq	r3, r0, r8, ror #1
   15f3c:			; <UNDEFINED> instruction: 0x000163bc
   15f40:	andeq	r2, r0, r8, lsl #26
   15f44:	andeq	r6, r1, r8, ror r3
   15f48:	andeq	r2, r0, r8, ror #26
   15f4c:	andeq	r2, r0, r0, ror sp
   15f50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15f54:	mov	r4, r1
   15f58:	ldr	r5, [pc, #1372]	; 164bc <_start@@Base+0x1938>
   15f5c:	sub	sp, sp, #28
   15f60:	ldr	r1, [pc, #1368]	; 164c0 <_start@@Base+0x193c>
   15f64:	mov	r9, r2
   15f68:	add	r5, pc, r5
   15f6c:	ldr	r6, [pc, #1360]	; 164c4 <_start@@Base+0x1940>
   15f70:	ldr	r8, [r0]
   15f74:	ldr	r7, [r5, r1]
   15f78:	add	r6, pc, r6
   15f7c:	add	r0, r6, #3152	; 0xc50
   15f80:	ldr	r3, [r7]
   15f84:	str	r3, [sp, #20]
   15f88:	bl	112b0 <pthread_mutex_lock@plt>
   15f8c:	cmp	r4, #1
   15f90:	beq	16060 <_start@@Base+0x14dc>
   15f94:	cmp	r4, #5
   15f98:	beq	1611c <_start@@Base+0x1598>
   15f9c:	cmp	r4, #4
   15fa0:	beq	161e8 <_start@@Base+0x1664>
   15fa4:	cmp	r4, #19
   15fa8:	beq	162dc <_start@@Base+0x1758>
   15fac:	cmp	r4, #18
   15fb0:	beq	1627c <_start@@Base+0x16f8>
   15fb4:	ldr	r2, [pc, #1292]	; 164c8 <_start@@Base+0x1944>
   15fb8:	ldr	r3, [pc, #1292]	; 164cc <_start@@Base+0x1948>
   15fbc:	add	r2, pc, r2
   15fc0:	add	r3, pc, r3
   15fc4:	ldr	r1, [r2, #8]
   15fc8:	ldr	r3, [r3, #3180]	; 0xc6c
   15fcc:	cmp	r1, r3
   15fd0:	beq	15ffc <_start@@Base+0x1478>
   15fd4:	ldr	r0, [pc, #1268]	; 164d0 <_start@@Base+0x194c>
   15fd8:	add	r0, pc, r0
   15fdc:	add	r0, r0, #3152	; 0xc50
   15fe0:	bl	1122c <pthread_mutex_unlock@plt>
   15fe4:	ldr	r2, [sp, #20]
   15fe8:	ldr	r3, [r7]
   15fec:	cmp	r2, r3
   15ff0:	bne	164b8 <_start@@Base+0x1934>
   15ff4:	add	sp, sp, #28
   15ff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ffc:	ldr	r3, [pc, #1232]	; 164d4 <_start@@Base+0x1950>
   16000:	add	r3, pc, r3
   16004:	ldr	r2, [r3, #3332]	; 0xd04
   16008:	cmp	r2, r1
   1600c:	bne	15fd4 <_start@@Base+0x1450>
   16010:	add	r0, r3, #3328	; 0xd00
   16014:	add	r4, r0, #36	; 0x24
   16018:	add	r0, r0, #12
   1601c:	bl	112b0 <pthread_mutex_lock@plt>
   16020:	add	r1, sp, #16
   16024:	mov	r0, r4
   16028:	bl	11358 <sem_getvalue@plt>
   1602c:	cmp	r0, #0
   16030:	bne	16048 <_start@@Base+0x14c4>
   16034:	ldr	r3, [sp, #16]
   16038:	cmp	r3, #0
   1603c:	bne	16048 <_start@@Base+0x14c4>
   16040:	mov	r0, r4
   16044:	bl	11280 <sem_post@plt>
   16048:	ldr	r0, [pc, #1160]	; 164d8 <_start@@Base+0x1954>
   1604c:	add	r0, pc, r0
   16050:	add	r0, r0, #3328	; 0xd00
   16054:	add	r0, r0, #12
   16058:	bl	1122c <pthread_mutex_unlock@plt>
   1605c:	b	15fd4 <_start@@Base+0x1450>
   16060:	ldr	r2, [r6, #3176]	; 0xc68
   16064:	cmp	r2, #0
   16068:	bne	15fb4 <_start@@Base+0x1430>
   1606c:	add	r4, r6, #3184	; 0xc70
   16070:	add	r9, sp, #12
   16074:	add	r4, r4, #4
   16078:	mov	r5, r2
   1607c:	str	r5, [sp]
   16080:	mov	r0, r8
   16084:	mov	r1, r4
   16088:	mov	r2, #100	; 0x64
   1608c:	mov	r3, r9
   16090:	bl	11340 <vchi_msg_dequeue@plt>
   16094:	cmp	r0, #0
   16098:	bne	16100 <_start@@Base+0x157c>
   1609c:	ldr	r2, [sp, #12]
   160a0:	cmp	r2, #1
   160a4:	bls	162d0 <_start@@Base+0x174c>
   160a8:	str	r4, [r6, #3184]	; 0xc70
   160ac:	ldr	r3, [pc, #1064]	; 164dc <_start@@Base+0x1958>
   160b0:	add	r3, pc, r3
   160b4:	add	r0, r3, #3280	; 0xcd0
   160b8:	add	r4, r3, #3312	; 0xcf0
   160bc:	add	r0, r0, #8
   160c0:	bl	112b0 <pthread_mutex_lock@plt>
   160c4:	mov	r0, r4
   160c8:	add	r1, sp, #16
   160cc:	bl	11358 <sem_getvalue@plt>
   160d0:	cmp	r0, #0
   160d4:	bne	160ec <_start@@Base+0x1568>
   160d8:	ldr	r3, [sp, #16]
   160dc:	cmp	r3, #0
   160e0:	bne	160ec <_start@@Base+0x1568>
   160e4:	mov	r0, r4
   160e8:	bl	11280 <sem_post@plt>
   160ec:	ldr	r0, [pc, #1004]	; 164e0 <_start@@Base+0x195c>
   160f0:	add	r0, pc, r0
   160f4:	add	r0, r0, #3280	; 0xcd0
   160f8:	add	r0, r0, #8
   160fc:	bl	1122c <pthread_mutex_unlock@plt>
   16100:	ldr	r2, [pc, #988]	; 164e4 <_start@@Base+0x1960>
   16104:	ldr	r3, [pc, #988]	; 164e8 <_start@@Base+0x1964>
   16108:	add	r2, pc, r2
   1610c:	add	r3, pc, r3
   16110:	ldr	r1, [r2, #8]
   16114:	ldr	r3, [r3, #3180]	; 0xc6c
   16118:	b	15fcc <_start@@Base+0x1448>
   1611c:	ldr	r3, [r6, #48]	; 0x30
   16120:	cmp	r3, #4
   16124:	bhi	162b4 <_start@@Base+0x1730>
   16128:	ldr	r4, [pc, #956]	; 164ec <_start@@Base+0x1968>
   1612c:	add	r4, pc, r4
   16130:	ldr	r3, [r4, #3180]	; 0xc6c
   16134:	cmp	r3, #0
   16138:	blt	163a4 <_start@@Base+0x1820>
   1613c:	cmp	r9, r3
   16140:	moveq	r3, r9
   16144:	beq	16178 <_start@@Base+0x15f4>
   16148:	ldr	r3, [pc, #928]	; 164f0 <_start@@Base+0x196c>
   1614c:	movw	r2, #1449	; 0x5a9
   16150:	ldr	r0, [pc, #924]	; 164f4 <_start@@Base+0x1970>
   16154:	add	r3, pc, r3
   16158:	ldr	r1, [pc, #920]	; 164f8 <_start@@Base+0x1974>
   1615c:	str	r3, [sp]
   16160:	add	r0, pc, r0
   16164:	ldr	r3, [pc, #912]	; 164fc <_start@@Base+0x1978>
   16168:	add	r1, pc, r1
   1616c:	add	r3, pc, r3
   16170:	bl	11448 <vcos_pthreads_logging_assert@plt>
   16174:	ldr	r3, [r4, #3180]	; 0xc6c
   16178:	ldr	r4, [pc, #896]	; 16500 <_start@@Base+0x197c>
   1617c:	add	r3, r3, #1
   16180:	ldr	r6, [pc, #892]	; 16504 <_start@@Base+0x1980>
   16184:	add	r4, pc, r4
   16188:	add	r6, pc, r6
   1618c:	ldr	ip, [r4, #3328]	; 0xd00
   16190:	ldr	r1, [r6, #8]
   16194:	str	r3, [r4, #3180]	; 0xc6c
   16198:	cmp	r1, ip
   1619c:	ble	15fcc <_start@@Base+0x1448>
   161a0:	ldr	r1, [pc, #864]	; 16508 <_start@@Base+0x1984>
   161a4:	lsr	r3, r9, #31
   161a8:	add	lr, r9, r3
   161ac:	ldr	r2, [r6, #4]
   161b0:	and	lr, lr, #1
   161b4:	mov	r0, r8
   161b8:	ldr	r1, [r5, r1]
   161bc:	rsb	lr, r3, lr
   161c0:	str	ip, [sp]
   161c4:	mov	r3, #6
   161c8:	ldr	r1, [r1, lr, lsl #2]
   161cc:	bl	11484 <vchi_bulk_queue_transmit@plt>
   161d0:	ldr	r2, [r4, #3328]	; 0xd00
   161d4:	ldr	r1, [r6, #8]
   161d8:	add	r2, r2, #1
   161dc:	ldr	r3, [r4, #3180]	; 0xc6c
   161e0:	str	r2, [r4, #3328]	; 0xd00
   161e4:	b	15fcc <_start@@Base+0x1448>
   161e8:	ldr	r3, [r6, #48]	; 0x30
   161ec:	cmp	r3, #4
   161f0:	bhi	1647c <_start@@Base+0x18f8>
   161f4:	ldr	r3, [pc, #784]	; 1650c <_start@@Base+0x1988>
   161f8:	add	r3, pc, r3
   161fc:	ldr	r3, [r3, #3332]	; 0xd04
   16200:	cmp	r9, r3
   16204:	beq	16234 <_start@@Base+0x16b0>
   16208:	ldr	r3, [pc, #768]	; 16510 <_start@@Base+0x198c>
   1620c:	movw	r2, #1465	; 0x5b9
   16210:	ldr	r0, [pc, #764]	; 16514 <_start@@Base+0x1990>
   16214:	add	r3, pc, r3
   16218:	ldr	r1, [pc, #760]	; 16518 <_start@@Base+0x1994>
   1621c:	str	r3, [sp]
   16220:	add	r0, pc, r0
   16224:	ldr	r3, [pc, #752]	; 1651c <_start@@Base+0x1998>
   16228:	add	r1, pc, r1
   1622c:	add	r3, pc, r3
   16230:	bl	11448 <vcos_pthreads_logging_assert@plt>
   16234:	ldr	r4, [pc, #740]	; 16520 <_start@@Base+0x199c>
   16238:	add	r4, pc, r4
   1623c:	ldr	r3, [r4, #12]
   16240:	cmp	r3, #0
   16244:	bne	16404 <_start@@Base+0x1880>
   16248:	ldr	r3, [pc, #724]	; 16524 <_start@@Base+0x19a0>
   1624c:	ldr	r2, [pc, #724]	; 16528 <_start@@Base+0x19a4>
   16250:	add	r3, pc, r3
   16254:	add	r2, pc, r2
   16258:	ldr	r4, [r3, #3336]	; 0xd08
   1625c:	ldr	r1, [r2, #8]
   16260:	ldr	r0, [r3, #3332]	; 0xd04
   16264:	cmp	r1, r4
   16268:	add	r0, r0, #1
   1626c:	str	r0, [r3, #3332]	; 0xd04
   16270:	bgt	16314 <_start@@Base+0x1790>
   16274:	ldr	r3, [r3, #3180]	; 0xc6c
   16278:	b	15fcc <_start@@Base+0x1448>
   1627c:	ldr	r3, [r6, #48]	; 0x30
   16280:	cmp	r3, #3
   16284:	bls	15fb4 <_start@@Base+0x1430>
   16288:	ldr	r2, [pc, #668]	; 1652c <_start@@Base+0x19a8>
   1628c:	mov	r3, r9
   16290:	mov	r1, #4
   16294:	add	r0, r6, #48	; 0x30
   16298:	add	r2, pc, r2
   1629c:	bl	11238 <vcos_log_impl@plt>
   162a0:	ldr	r2, [pc, #648]	; 16530 <_start@@Base+0x19ac>
   162a4:	ldr	r3, [r6, #3180]	; 0xc6c
   162a8:	add	r2, pc, r2
   162ac:	ldr	r1, [r2, #8]
   162b0:	b	15fcc <_start@@Base+0x1448>
   162b4:	ldr	r2, [pc, #632]	; 16534 <_start@@Base+0x19b0>
   162b8:	add	r0, r6, #48	; 0x30
   162bc:	mov	r1, r4
   162c0:	mov	r3, r9
   162c4:	add	r2, pc, r2
   162c8:	bl	11238 <vcos_log_impl@plt>
   162cc:	b	16128 <_start@@Base+0x15a4>
   162d0:	cmp	r2, #0
   162d4:	beq	1607c <_start@@Base+0x14f8>
   162d8:	b	160ac <_start@@Base+0x1528>
   162dc:	ldr	r3, [r6, #48]	; 0x30
   162e0:	cmp	r3, #3
   162e4:	bls	15fb4 <_start@@Base+0x1430>
   162e8:	ldr	r2, [pc, #584]	; 16538 <_start@@Base+0x19b4>
   162ec:	mov	r3, r9
   162f0:	mov	r1, #4
   162f4:	add	r0, r6, #48	; 0x30
   162f8:	add	r2, pc, r2
   162fc:	bl	11238 <vcos_log_impl@plt>
   16300:	ldr	r2, [pc, #564]	; 1653c <_start@@Base+0x19b8>
   16304:	ldr	r3, [r6, #3180]	; 0xc6c
   16308:	add	r2, pc, r2
   1630c:	ldr	r1, [r2, #8]
   16310:	b	15fcc <_start@@Base+0x1448>
   16314:	ldr	r3, [r2, #12]
   16318:	cmp	r3, #0
   1631c:	bne	16378 <_start@@Base+0x17f4>
   16320:	ldr	r2, [pc, #536]	; 16540 <_start@@Base+0x19bc>
   16324:	lsr	r3, r9, #31
   16328:	add	r9, r9, r3
   1632c:	and	r9, r9, #1
   16330:	ldr	r6, [r5, r2]
   16334:	rsb	r9, r3, r9
   16338:	ldr	r5, [pc, #516]	; 16544 <_start@@Base+0x19c0>
   1633c:	mov	r3, #6
   16340:	ldr	r1, [r6, r9, lsl #2]
   16344:	mov	r0, r8
   16348:	add	r5, pc, r5
   1634c:	str	r4, [sp]
   16350:	ldr	r2, [r5, #4]
   16354:	bl	113ac <vchi_bulk_queue_receive@plt>
   16358:	ldr	r2, [pc, #488]	; 16548 <_start@@Base+0x19c4>
   1635c:	ldr	r1, [r5, #8]
   16360:	add	r2, pc, r2
   16364:	ldr	r0, [r2, #3336]	; 0xd08
   16368:	ldr	r3, [r2, #3180]	; 0xc6c
   1636c:	add	r0, r0, #1
   16370:	str	r0, [r2, #3336]	; 0xd08
   16374:	b	15fcc <_start@@Base+0x1448>
   16378:	ldr	r0, [pc, #448]	; 16540 <_start@@Base+0x19bc>
   1637c:	lsr	r3, r9, #31
   16380:	add	r9, r9, r3
   16384:	ldr	r2, [r2, #4]
   16388:	and	r9, r9, #1
   1638c:	mov	r1, #255	; 0xff
   16390:	ldr	r6, [r5, r0]
   16394:	rsb	r9, r3, r9
   16398:	ldr	r0, [r6, r9, lsl #2]
   1639c:	bl	11418 <memset@plt>
   163a0:	b	16338 <_start@@Base+0x17b4>
   163a4:	add	r0, r4, #3280	; 0xcd0
   163a8:	add	r4, r4, #3312	; 0xcf0
   163ac:	add	r0, r0, #8
   163b0:	bl	112b0 <pthread_mutex_lock@plt>
   163b4:	mov	r0, r4
   163b8:	add	r1, sp, #16
   163bc:	bl	11358 <sem_getvalue@plt>
   163c0:	cmp	r0, #0
   163c4:	bne	163dc <_start@@Base+0x1858>
   163c8:	ldr	r3, [sp, #16]
   163cc:	cmp	r3, #0
   163d0:	bne	163dc <_start@@Base+0x1858>
   163d4:	mov	r0, r4
   163d8:	bl	11280 <sem_post@plt>
   163dc:	ldr	r4, [pc, #360]	; 1654c <_start@@Base+0x19c8>
   163e0:	add	r4, pc, r4
   163e4:	add	r0, r4, #3280	; 0xcd0
   163e8:	add	r0, r0, #8
   163ec:	bl	1122c <pthread_mutex_unlock@plt>
   163f0:	ldr	r2, [pc, #344]	; 16550 <_start@@Base+0x19cc>
   163f4:	ldr	r3, [r4, #3180]	; 0xc6c
   163f8:	add	r2, pc, r2
   163fc:	ldr	r1, [r2, #8]
   16400:	b	15fcc <_start@@Base+0x1448>
   16404:	ldr	r0, [pc, #252]	; 16508 <_start@@Base+0x1984>
   16408:	lsr	r6, r9, #31
   1640c:	ldr	r3, [pc, #300]	; 16540 <_start@@Base+0x19bc>
   16410:	add	r1, r9, r6
   16414:	and	r1, r1, #1
   16418:	ldr	r2, [r4, #4]
   1641c:	ldr	sl, [r5, r0]
   16420:	rsb	r6, r6, r1
   16424:	ldr	fp, [r5, r3]
   16428:	ldr	r0, [sl, r6, lsl #2]
   1642c:	ldr	r1, [fp, r6, lsl #2]
   16430:	bl	14e04 <_start@@Base+0x280>
   16434:	cmp	r0, #0
   16438:	beq	16248 <_start@@Base+0x16c4>
   1643c:	ldr	r0, [pc, #272]	; 16554 <_start@@Base+0x19d0>
   16440:	add	r0, pc, r0
   16444:	ldr	r3, [r0, #48]	; 0x30
   16448:	cmp	r3, #1
   1644c:	bls	16248 <_start@@Base+0x16c4>
   16450:	ldr	lr, [fp, r6, lsl #2]
   16454:	add	r0, r0, #48	; 0x30
   16458:	ldr	ip, [r4, #4]
   1645c:	mov	r1, #2
   16460:	ldr	r2, [pc, #240]	; 16558 <_start@@Base+0x19d4>
   16464:	ldr	r3, [sl, r6, lsl #2]
   16468:	add	r2, pc, r2
   1646c:	str	lr, [sp]
   16470:	str	ip, [sp, #4]
   16474:	bl	11238 <vcos_log_impl@plt>
   16478:	b	16248 <_start@@Base+0x16c4>
   1647c:	ldr	r2, [pc, #188]	; 16540 <_start@@Base+0x19bc>
   16480:	lsr	r3, r9, #31
   16484:	add	ip, r9, r3
   16488:	add	r0, r6, #48	; 0x30
   1648c:	and	ip, ip, #1
   16490:	mov	r1, #5
   16494:	ldr	r6, [r5, r2]
   16498:	rsb	ip, r3, ip
   1649c:	ldr	r2, [pc, #184]	; 1655c <_start@@Base+0x19d8>
   164a0:	mov	r3, r9
   164a4:	ldr	ip, [r6, ip, lsl #2]
   164a8:	add	r2, pc, r2
   164ac:	str	ip, [sp]
   164b0:	bl	11238 <vcos_log_impl@plt>
   164b4:	b	161f4 <_start@@Base+0x1670>
   164b8:	bl	11304 <__stack_chk_fail@plt>
   164bc:	muleq	r1, r0, r0
   164c0:	strdeq	r0, [r0], -r4
   164c4:	ldrdeq	r6, [r1], -ip
   164c8:	andeq	r6, r1, ip, asr #2
   164cc:	muleq	r1, r4, r1
   164d0:	andeq	r6, r1, ip, ror r1
   164d4:	andeq	r6, r1, r4, asr r1
   164d8:	andeq	r6, r1, r8, lsl #2
   164dc:	andeq	r6, r1, r4, lsr #1
   164e0:	andeq	r6, r1, r4, rrx
   164e4:	andeq	r6, r1, r0
   164e8:	andeq	r6, r1, r8, asr #32
   164ec:	andeq	r6, r1, r8, lsr #32
   164f0:	andeq	r2, r0, r4, lsl #31
   164f4:	andeq	r2, r0, r0, lsr #30
   164f8:	andeq	r2, r0, r4, asr #7
   164fc:	andeq	r2, r0, r8, ror #30
   16500:	ldrdeq	r5, [r1], -r0
   16504:	andeq	r5, r1, r0, lsl #31
   16508:	andeq	r0, r0, r8, lsl #2
   1650c:	andeq	r5, r1, ip, asr pc
   16510:	andeq	r2, r0, r0, lsl #30
   16514:	andeq	r2, r0, r0, ror #28
   16518:	andeq	r2, r0, r4, lsl #6
   1651c:	andeq	r2, r0, r8, lsr #29
   16520:	ldrdeq	r5, [r1], -r0
   16524:	andeq	r5, r1, r4, lsl #30
   16528:			; <UNDEFINED> instruction: 0x00015eb4
   1652c:	ldrdeq	r2, [r0], -r0
   16530:	andeq	r5, r1, r0, ror #28
   16534:	andeq	r2, r0, r0, lsr #27
   16538:	andeq	r2, r0, r4, asr lr
   1653c:	andeq	r5, r1, r0, lsl #28
   16540:	strdeq	r0, [r0], -ip
   16544:	andeq	r5, r1, r0, asr #27
   16548:	strdeq	r5, [r1], -r4
   1654c:	andeq	r5, r1, r4, ror sp
   16550:	andeq	r5, r1, r0, lsl sp
   16554:	andeq	r5, r1, r4, lsl sp
   16558:	andeq	r2, r0, r4, asr #25
   1655c:	andeq	r2, r0, r8, asr #24
   16560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16564:	vpush	{d8}
   16568:	sub	sp, sp, #60	; 0x3c
   1656c:	ldr	lr, [pc, #1400]	; 16aec <_start@@Base+0x1f68>
   16570:	mov	r8, r3
   16574:	ldr	ip, [pc, #1396]	; 16af0 <_start@@Base+0x1f6c>
   16578:	mov	r6, r0
   1657c:	add	lr, pc, lr
   16580:	str	r1, [sp, #20]
   16584:	add	r0, r1, #40	; 0x28
   16588:	mov	r5, r2
   1658c:	ldr	ip, [lr, ip]
   16590:	mov	r3, lr
   16594:	add	r9, sp, #36	; 0x24
   16598:	mov	r7, #0
   1659c:	mov	fp, #4
   165a0:	mov	sl, #40	; 0x28
   165a4:	ldr	r3, [ip]
   165a8:	str	ip, [sp, #24]
   165ac:	str	r3, [sp, #52]	; 0x34
   165b0:	bl	11394 <malloc@plt>
   165b4:	ldr	lr, [pc, #1336]	; 16af4 <_start@@Base+0x1f70>
   165b8:	str	sl, [sp, #40]	; 0x28
   165bc:	add	lr, pc, lr
   165c0:	mov	r4, r0
   165c4:	str	r0, [sp, #36]	; 0x24
   165c8:	mov	ip, r0
   165cc:	ldm	lr!, {r0, r1, r2, r3}
   165d0:	stmia	ip!, {r0, r1, r2, r3}
   165d4:	ldm	lr!, {r0, r1, r2, r3}
   165d8:	stmia	ip!, {r0, r1, r2, r3}
   165dc:	mov	r2, #1
   165e0:	ldm	lr, {r0, r1}
   165e4:	stm	ip, {r0, r1}
   165e8:	mov	r0, r6
   165ec:	str	r7, [r4, #4]
   165f0:	mov	r1, r9
   165f4:	str	fp, [r4]
   165f8:	bl	1134c <vchiq_queue_message@plt>
   165fc:	ldr	r7, [pc, #1268]	; 16af8 <_start@@Base+0x1f74>
   16600:	add	r7, pc, r7
   16604:	add	r7, r7, #3312	; 0xcf0
   16608:	mov	r0, r7
   1660c:	bl	11250 <sem_wait@plt>
   16610:	cmn	r0, #1
   16614:	bne	16628 <_start@@Base+0x1aa4>
   16618:	bl	113f4 <__errno_location@plt>
   1661c:	ldr	r3, [r0]
   16620:	cmp	r3, #4
   16624:	beq	16608 <_start@@Base+0x1a84>
   16628:	ldr	r7, [pc, #1228]	; 16afc <_start@@Base+0x1f78>
   1662c:	mov	r1, #2
   16630:	ldr	r2, [r4, #32]
   16634:	mov	r0, r6
   16638:	bl	113dc <vchiq_set_service_option@plt>
   1663c:	add	r7, pc, r7
   16640:	ldr	r3, [sp, #20]
   16644:	mvn	r2, #0
   16648:	str	r2, [r7, #3180]	; 0xc6c
   1664c:	cmp	r3, #4
   16650:	movlt	r3, #4
   16654:	str	r3, [sp, #40]	; 0x28
   16658:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   1665c:	ldr	ip, [sp, #104]	; 0x68
   16660:	cmp	ip, #0
   16664:	str	r0, [sp, #28]
   16668:	ble	16738 <_start@@Base+0x1bb4>
   1666c:	add	r7, r7, #3312	; 0xcf0
   16670:	str	r7, [sp, #16]
   16674:	cmp	r8, r5
   16678:	movge	r7, r8
   1667c:	movlt	r7, r5
   16680:	mov	sl, #0
   16684:	cmp	r7, #0
   16688:	ble	166f0 <_start@@Base+0x1b6c>
   1668c:	mov	fp, #0
   16690:	b	166a8 <_start@@Base+0x1b24>
   16694:	cmp	r8, fp
   16698:	bgt	166d0 <_start@@Base+0x1b4c>
   1669c:	add	fp, fp, #1
   166a0:	cmp	fp, r7
   166a4:	beq	166f0 <_start@@Base+0x1b6c>
   166a8:	cmp	r5, fp
   166ac:	ble	16694 <_start@@Base+0x1b10>
   166b0:	mov	r3, #2
   166b4:	mov	r0, r6
   166b8:	mov	r1, r9
   166bc:	mov	r2, #1
   166c0:	str	r3, [r4]
   166c4:	bl	1134c <vchiq_queue_message@plt>
   166c8:	cmp	r8, fp
   166cc:	ble	1669c <_start@@Base+0x1b18>
   166d0:	mov	r2, #1
   166d4:	mov	r0, r6
   166d8:	mov	r1, r9
   166dc:	str	r2, [r4]
   166e0:	add	fp, fp, #1
   166e4:	bl	1134c <vchiq_queue_message@plt>
   166e8:	cmp	fp, r7
   166ec:	bne	166a8 <_start@@Base+0x1b24>
   166f0:	mov	ip, #3
   166f4:	mov	r0, r6
   166f8:	mov	r1, r9
   166fc:	mov	r2, #1
   16700:	str	ip, [r4]
   16704:	bl	1134c <vchiq_queue_message@plt>
   16708:	ldr	r0, [sp, #16]
   1670c:	bl	11250 <sem_wait@plt>
   16710:	cmn	r0, #1
   16714:	bne	16728 <_start@@Base+0x1ba4>
   16718:	bl	113f4 <__errno_location@plt>
   1671c:	ldr	r3, [r0]
   16720:	cmp	r3, #4
   16724:	beq	16708 <_start@@Base+0x1b84>
   16728:	ldr	ip, [sp, #104]	; 0x68
   1672c:	add	sl, sl, #1
   16730:	cmp	sl, ip
   16734:	bne	16684 <_start@@Base+0x1b00>
   16738:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   1673c:	ldr	r7, [sp, #28]
   16740:	vldr	s15, [sp, #104]	; 0x68
   16744:	vcvt.f32.s32	s16, s15
   16748:	ldr	r1, [pc, #944]	; 16b00 <_start@@Base+0x1f7c>
   1674c:	mov	r3, r5
   16750:	ldr	r2, [sp, #20]
   16754:	add	fp, sp, #44	; 0x2c
   16758:	add	r1, pc, r1
   1675c:	str	r8, [sp]
   16760:	rsb	r7, r7, r0
   16764:	mov	r0, #1
   16768:	vmov	s14, r7
   1676c:	vcvt.f32.u32	s14, s14
   16770:	vdiv.f32	s14, s14, s16
   16774:	vcvt.f64.f32	d7, s14
   16778:	vstr	d7, [sp, #8]
   1677c:	bl	11430 <__printf_chk@plt>
   16780:	mov	r2, #0
   16784:	mov	r0, fp
   16788:	mov	r1, r2
   1678c:	mov	r3, #11520	; 0x2d00
   16790:	str	r2, [sp, #44]	; 0x2c
   16794:	movt	r3, #305	; 0x131
   16798:	str	r3, [sp, #48]	; 0x30
   1679c:	bl	112bc <nanosleep@plt>
   167a0:	orrs	r7, r8, r5
   167a4:	bne	16adc <_start@@Base+0x1f58>
   167a8:	ldr	lr, [pc, #852]	; 16b04 <_start@@Base+0x1f80>
   167ac:	mov	ip, r4
   167b0:	ldr	r8, [sp, #20]
   167b4:	mov	sl, #40	; 0x28
   167b8:	add	lr, pc, lr
   167bc:	str	sl, [sp, #40]	; 0x28
   167c0:	cmp	r8, #0
   167c4:	ldm	lr!, {r0, r1, r2, r3}
   167c8:	moveq	r8, #8
   167cc:	stmia	ip!, {r0, r1, r2, r3}
   167d0:	ldm	lr!, {r0, r1, r2, r3}
   167d4:	stmia	ip!, {r0, r1, r2, r3}
   167d8:	mov	r3, #4
   167dc:	ldm	lr, {r0, r1}
   167e0:	mov	r2, #1
   167e4:	stm	ip, {r0, r1}
   167e8:	mov	r0, r6
   167ec:	ldr	ip, [sp, #104]	; 0x68
   167f0:	mov	r1, r9
   167f4:	str	r7, [r4, #12]
   167f8:	str	r7, [r4, #16]
   167fc:	str	ip, [r4, #8]
   16800:	stm	r4, {r3, r8}
   16804:	bl	1134c <vchiq_queue_message@plt>
   16808:	ldr	r7, [pc, #760]	; 16b08 <_start@@Base+0x1f84>
   1680c:	add	r7, pc, r7
   16810:	add	r7, r7, #3312	; 0xcf0
   16814:	mov	r0, r7
   16818:	bl	11250 <sem_wait@plt>
   1681c:	cmn	r0, #1
   16820:	bne	16834 <_start@@Base+0x1cb0>
   16824:	bl	113f4 <__errno_location@plt>
   16828:	ldr	r3, [r0]
   1682c:	cmp	r3, #4
   16830:	beq	16814 <_start@@Base+0x1c90>
   16834:	mov	r7, #0
   16838:	mov	r0, fp
   1683c:	mov	r1, r7
   16840:	movw	r3, #50048	; 0xc380
   16844:	str	r7, [sp, #44]	; 0x2c
   16848:	movt	r3, #457	; 0x1c9
   1684c:	str	r3, [sp, #48]	; 0x30
   16850:	bl	112bc <nanosleep@plt>
   16854:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   16858:	ldr	ip, [sp, #104]	; 0x68
   1685c:	cmp	ip, r7
   16860:	mov	sl, r0
   16864:	ble	168c0 <_start@@Base+0x1d3c>
   16868:	ldr	r8, [pc, #668]	; 16b0c <_start@@Base+0x1f88>
   1686c:	ldr	sl, [sp, #104]	; 0x68
   16870:	add	r8, pc, r8
   16874:	str	r0, [sp, #16]
   16878:	add	r8, r8, #3312	; 0xcf0
   1687c:	mov	r0, r6
   16880:	mov	r1, r4
   16884:	ldr	r2, [r4, #4]
   16888:	mov	r3, #0
   1688c:	bl	11478 <vchiq_queue_bulk_transmit@plt>
   16890:	mov	r0, r8
   16894:	bl	11250 <sem_wait@plt>
   16898:	cmn	r0, #1
   1689c:	bne	168b0 <_start@@Base+0x1d2c>
   168a0:	bl	113f4 <__errno_location@plt>
   168a4:	ldr	r3, [r0]
   168a8:	cmp	r3, #4
   168ac:	beq	16890 <_start@@Base+0x1d0c>
   168b0:	add	r7, r7, #1
   168b4:	cmp	r7, sl
   168b8:	bne	1687c <_start@@Base+0x1cf8>
   168bc:	ldr	sl, [sp, #16]
   168c0:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   168c4:	ldr	r1, [pc, #580]	; 16b10 <_start@@Base+0x1f8c>
   168c8:	ldr	r2, [sp, #20]
   168cc:	add	r1, pc, r1
   168d0:	rsb	sl, sl, r0
   168d4:	mov	r0, #1
   168d8:	vmov	s14, sl
   168dc:	vcvt.f32.u32	s14, s14
   168e0:	vdiv.f32	s14, s14, s16
   168e4:	vcvt.f64.f32	d7, s14
   168e8:	vstr	d7, [sp]
   168ec:	bl	11430 <__printf_chk@plt>
   168f0:	mov	r2, #0
   168f4:	mov	r1, r2
   168f8:	mov	r0, fp
   168fc:	mov	r3, #23040	; 0x5a00
   16900:	str	r2, [sp, #44]	; 0x2c
   16904:	movt	r3, #610	; 0x262
   16908:	str	r3, [sp, #48]	; 0x30
   1690c:	bl	112bc <nanosleep@plt>
   16910:	ldr	lr, [pc, #508]	; 16b14 <_start@@Base+0x1f90>
   16914:	mov	ip, r4
   16918:	ldr	r7, [sp, #104]	; 0x68
   1691c:	add	lr, pc, lr
   16920:	ldr	sl, [sp, #20]
   16924:	ldm	lr!, {r0, r1, r2, r3}
   16928:	cmp	sl, #0
   1692c:	mla	r8, r5, r7, r7
   16930:	moveq	sl, #8
   16934:	mov	r7, #0
   16938:	stmia	ip!, {r0, r1, r2, r3}
   1693c:	ldm	lr!, {r0, r1, r2, r3}
   16940:	stmia	ip!, {r0, r1, r2, r3}
   16944:	mov	r2, #1
   16948:	ldm	lr, {r0, r1}
   1694c:	mov	r3, #40	; 0x28
   16950:	str	r3, [sp, #40]	; 0x28
   16954:	stm	ip, {r0, r1}
   16958:	mov	ip, #4
   1695c:	str	r7, [r4, #12]
   16960:	mov	r1, r9
   16964:	str	r7, [r4, #16]
   16968:	mov	r0, r6
   1696c:	str	r8, [r4, #8]
   16970:	str	ip, [r4]
   16974:	str	sl, [r4, #4]
   16978:	bl	1134c <vchiq_queue_message@plt>
   1697c:	ldr	r7, [pc, #404]	; 16b18 <_start@@Base+0x1f94>
   16980:	add	r7, pc, r7
   16984:	add	r7, r7, #3312	; 0xcf0
   16988:	mov	r0, r7
   1698c:	bl	11250 <sem_wait@plt>
   16990:	cmn	r0, #1
   16994:	bne	169a8 <_start@@Base+0x1e24>
   16998:	bl	113f4 <__errno_location@plt>
   1699c:	ldr	r3, [r0]
   169a0:	cmp	r3, #4
   169a4:	beq	16988 <_start@@Base+0x1e04>
   169a8:	mov	r8, #0
   169ac:	mov	r0, fp
   169b0:	mov	r1, r8
   169b4:	movw	r3, #61568	; 0xf080
   169b8:	str	r8, [sp, #44]	; 0x2c
   169bc:	movt	r3, #762	; 0x2fa
   169c0:	str	r3, [sp, #48]	; 0x30
   169c4:	bl	112bc <nanosleep@plt>
   169c8:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   169cc:	ldr	r7, [sp, #104]	; 0x68
   169d0:	cmp	r7, r8
   169d4:	str	r0, [sp, #16]
   169d8:	ble	16a4c <_start@@Base+0x1ec8>
   169dc:	str	fp, [sp, #28]
   169e0:	mov	fp, r4
   169e4:	ldr	r4, [sp, #104]	; 0x68
   169e8:	mov	r7, #2
   169ec:	mov	r9, #1
   169f0:	cmp	r5, #0
   169f4:	ble	16a20 <_start@@Base+0x1e9c>
   169f8:	mov	sl, #0
   169fc:	ldr	r2, [fp, #4]
   16a00:	add	sl, sl, #1
   16a04:	str	r7, [sp]
   16a08:	mov	r0, r6
   16a0c:	mov	r1, fp
   16a10:	mov	r3, #0
   16a14:	bl	1149c <vchiq_bulk_transmit@plt>
   16a18:	cmp	sl, r5
   16a1c:	bne	169fc <_start@@Base+0x1e78>
   16a20:	ldr	r2, [fp, #4]
   16a24:	add	r8, r8, #1
   16a28:	str	r9, [sp]
   16a2c:	mov	r0, r6
   16a30:	mov	r1, fp
   16a34:	mov	r3, #0
   16a38:	bl	1149c <vchiq_bulk_transmit@plt>
   16a3c:	cmp	r8, r4
   16a40:	bne	169f0 <_start@@Base+0x1e6c>
   16a44:	mov	r4, fp
   16a48:	ldr	fp, [sp, #28]
   16a4c:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   16a50:	ldr	ip, [sp, #16]
   16a54:	ldr	r1, [pc, #192]	; 16b1c <_start@@Base+0x1f98>
   16a58:	mov	r3, r5
   16a5c:	ldr	r2, [sp, #20]
   16a60:	add	r1, pc, r1
   16a64:	rsb	ip, ip, r0
   16a68:	mov	r0, #1
   16a6c:	vmov	s14, ip
   16a70:	vcvt.f32.u32	s14, s14
   16a74:	vdiv.f32	s14, s14, s16
   16a78:	vcvt.f64.f32	d7, s14
   16a7c:	vstr	d7, [sp]
   16a80:	bl	11430 <__printf_chk@plt>
   16a84:	mov	r2, #0
   16a88:	mov	r0, fp
   16a8c:	mov	r1, r2
   16a90:	mov	r3, #34560	; 0x8700
   16a94:	str	r2, [sp, #44]	; 0x2c
   16a98:	movt	r3, #915	; 0x393
   16a9c:	str	r3, [sp, #48]	; 0x30
   16aa0:	bl	112bc <nanosleep@plt>
   16aa4:	mov	r0, r4
   16aa8:	bl	112a4 <free@plt>
   16aac:	ldr	r7, [sp, #24]
   16ab0:	ldr	r0, [sp, #52]	; 0x34
   16ab4:	mov	r2, #0
   16ab8:	ldr	r3, [pc, #96]	; 16b20 <_start@@Base+0x1f9c>
   16abc:	ldr	r1, [r7]
   16ac0:	add	r3, pc, r3
   16ac4:	cmp	r0, r1
   16ac8:	str	r2, [r3, #3180]	; 0xc6c
   16acc:	bne	16ae8 <_start@@Base+0x1f64>
   16ad0:	add	sp, sp, #60	; 0x3c
   16ad4:	vpop	{d8}
   16ad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16adc:	cmp	r8, #0
   16ae0:	bne	16aa4 <_start@@Base+0x1f20>
   16ae4:	b	16910 <_start@@Base+0x1d8c>
   16ae8:	bl	11304 <__stack_chk_fail@plt>
   16aec:	andeq	r5, r1, ip, ror sl
   16af0:	strdeq	r0, [r0], -r4
   16af4:	andeq	r5, r1, ip, asr #22
   16af8:	andeq	r5, r1, r4, asr fp
   16afc:	andeq	r5, r1, r8, lsl fp
   16b00:	andeq	r2, r0, ip, lsr #20
   16b04:	andeq	r5, r1, r0, asr r9
   16b08:	andeq	r5, r1, r8, asr #18
   16b0c:	andeq	r5, r1, r4, ror #17
   16b10:	andeq	r2, r0, r8, ror #17
   16b14:	andeq	r5, r1, ip, ror #15
   16b18:	ldrdeq	r5, [r1], -r4
   16b1c:	andeq	r2, r0, r4, ror r7
   16b20:	muleq	r1, r4, r6
   16b24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16b28:	vpush	{d8}
   16b2c:	sub	sp, sp, #172	; 0xac
   16b30:	ldr	lr, [pc, #1780]	; 1722c <_start@@Base+0x26a8>
   16b34:	mov	r8, r3
   16b38:	ldr	ip, [pc, #1776]	; 17230 <_start@@Base+0x26ac>
   16b3c:	mov	r6, r0
   16b40:	add	lr, pc, lr
   16b44:	str	r1, [sp, #28]
   16b48:	add	r0, r1, #40	; 0x28
   16b4c:	mov	r5, r2
   16b50:	ldr	ip, [lr, ip]
   16b54:	mov	r3, lr
   16b58:	mov	r9, #4
   16b5c:	mov	r7, #0
   16b60:	ldr	r3, [ip]
   16b64:	str	ip, [sp, #40]	; 0x28
   16b68:	str	r3, [sp, #164]	; 0xa4
   16b6c:	bl	11394 <malloc@plt>
   16b70:	ldr	lr, [pc, #1724]	; 17234 <_start@@Base+0x26b0>
   16b74:	add	lr, pc, lr
   16b78:	mov	r4, r0
   16b7c:	mov	ip, r0
   16b80:	ldm	lr!, {r0, r1, r2, r3}
   16b84:	stmia	ip!, {r0, r1, r2, r3}
   16b88:	ldm	lr!, {r0, r1, r2, r3}
   16b8c:	stmia	ip!, {r0, r1, r2, r3}
   16b90:	mov	r3, r9
   16b94:	ldm	lr, {r0, r1}
   16b98:	mov	r2, #40	; 0x28
   16b9c:	str	r7, [sp]
   16ba0:	stm	ip, {r0, r1}
   16ba4:	mov	r0, r6
   16ba8:	str	r7, [r4, #4]
   16bac:	mov	r1, r4
   16bb0:	str	r9, [r4]
   16bb4:	bl	1137c <vchi_msg_queue@plt>
   16bb8:	ldr	r7, [pc, #1656]	; 17238 <_start@@Base+0x26b4>
   16bbc:	add	r7, pc, r7
   16bc0:	add	r7, r7, #3312	; 0xcf0
   16bc4:	mov	r0, r7
   16bc8:	bl	11250 <sem_wait@plt>
   16bcc:	cmn	r0, #1
   16bd0:	bne	16be4 <_start@@Base+0x2060>
   16bd4:	bl	113f4 <__errno_location@plt>
   16bd8:	ldr	r3, [r0]
   16bdc:	cmp	r3, #4
   16be0:	beq	16bc4 <_start@@Base+0x2040>
   16be4:	ldr	r2, [r4, #32]
   16be8:	mov	r0, r6
   16bec:	mov	r1, #2
   16bf0:	ldr	r9, [sp, #28]
   16bf4:	bl	113dc <vchiq_set_service_option@plt>
   16bf8:	ldr	r3, [pc, #1596]	; 1723c <_start@@Base+0x26b8>
   16bfc:	cmp	r9, #4
   16c00:	movlt	r9, #4
   16c04:	orrs	fp, r8, r5
   16c08:	add	r3, pc, r3
   16c0c:	mvn	r2, #0
   16c10:	str	fp, [sp, #36]	; 0x24
   16c14:	str	r2, [r3, #3180]	; 0xc6c
   16c18:	beq	17130 <_start@@Base+0x25ac>
   16c1c:	vldr	s15, [sp, #216]	; 0xd8
   16c20:	vcvt.f32.s32	s16, s15
   16c24:	add	fp, sp, #56	; 0x38
   16c28:	add	r7, sp, #64	; 0x40
   16c2c:	str	fp, [sp, #32]
   16c30:	add	fp, sp, #52	; 0x34
   16c34:	ldr	ip, [pc, #1540]	; 17240 <_start@@Base+0x26bc>
   16c38:	mov	sl, #0
   16c3c:	str	r4, [sp, #20]
   16c40:	add	ip, pc, ip
   16c44:	mov	r4, ip
   16c48:	b	16c5c <_start@@Base+0x20d8>
   16c4c:	mov	r0, #1
   16c50:	mov	r1, r4
   16c54:	ldr	r2, [sp, #52]	; 0x34
   16c58:	bl	11430 <__printf_chk@plt>
   16c5c:	str	sl, [sp]
   16c60:	mov	r0, r6
   16c64:	mov	r1, r7
   16c68:	mov	r2, #100	; 0x64
   16c6c:	mov	r3, fp
   16c70:	bl	11340 <vchi_msg_dequeue@plt>
   16c74:	cmn	r0, #1
   16c78:	bne	16c4c <_start@@Base+0x20c8>
   16c7c:	ldr	r4, [sp, #20]
   16c80:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   16c84:	ldr	ip, [sp, #216]	; 0xd8
   16c88:	cmp	ip, #0
   16c8c:	str	r0, [sp, #44]	; 0x2c
   16c90:	ble	16d94 <_start@@Base+0x2210>
   16c94:	ldr	r3, [pc, #1448]	; 17244 <_start@@Base+0x26c0>
   16c98:	mov	fp, #0
   16c9c:	cmp	r8, r5
   16ca0:	movge	r7, r8
   16ca4:	movlt	r7, r5
   16ca8:	mov	sl, fp
   16cac:	add	r3, pc, r3
   16cb0:	str	fp, [sp, #20]
   16cb4:	add	r3, r3, #3312	; 0xcf0
   16cb8:	str	r3, [sp, #24]
   16cbc:	cmp	r7, #0
   16cc0:	ble	16d3c <_start@@Base+0x21b8>
   16cc4:	mov	fp, #0
   16cc8:	b	16ce0 <_start@@Base+0x215c>
   16ccc:	cmp	r8, fp
   16cd0:	bgt	16d10 <_start@@Base+0x218c>
   16cd4:	add	fp, fp, #1
   16cd8:	cmp	fp, r7
   16cdc:	beq	16d3c <_start@@Base+0x21b8>
   16ce0:	cmp	r5, fp
   16ce4:	ble	16ccc <_start@@Base+0x2148>
   16ce8:	str	sl, [sp]
   16cec:	mov	ip, #2
   16cf0:	mov	r0, r6
   16cf4:	mov	r1, r4
   16cf8:	mov	r2, r9
   16cfc:	mov	r3, #4
   16d00:	str	ip, [r4]
   16d04:	bl	1137c <vchi_msg_queue@plt>
   16d08:	cmp	r8, fp
   16d0c:	ble	16cd4 <_start@@Base+0x2150>
   16d10:	str	sl, [sp]
   16d14:	mov	lr, #1
   16d18:	mov	r0, r6
   16d1c:	mov	r1, r4
   16d20:	mov	r2, r9
   16d24:	mov	r3, #4
   16d28:	str	lr, [r4]
   16d2c:	add	fp, fp, #1
   16d30:	bl	1137c <vchi_msg_queue@plt>
   16d34:	cmp	fp, r7
   16d38:	bne	16ce0 <_start@@Base+0x215c>
   16d3c:	str	sl, [sp]
   16d40:	mov	ip, #3
   16d44:	mov	r0, r6
   16d48:	mov	r1, r4
   16d4c:	mov	r2, r9
   16d50:	mov	r3, #4
   16d54:	str	ip, [r4]
   16d58:	bl	1137c <vchi_msg_queue@plt>
   16d5c:	ldr	r0, [sp, #24]
   16d60:	bl	11250 <sem_wait@plt>
   16d64:	cmn	r0, #1
   16d68:	bne	16d7c <_start@@Base+0x21f8>
   16d6c:	bl	113f4 <__errno_location@plt>
   16d70:	ldr	r3, [r0]
   16d74:	cmp	r3, #4
   16d78:	beq	16d5c <_start@@Base+0x21d8>
   16d7c:	ldr	fp, [sp, #20]
   16d80:	ldr	ip, [sp, #216]	; 0xd8
   16d84:	add	fp, fp, #1
   16d88:	str	fp, [sp, #20]
   16d8c:	cmp	fp, ip
   16d90:	bne	16cbc <_start@@Base+0x2138>
   16d94:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   16d98:	ldr	fp, [sp, #44]	; 0x2c
   16d9c:	ldr	r1, [pc, #1188]	; 17248 <_start@@Base+0x26c4>
   16da0:	mov	r3, r5
   16da4:	ldr	r2, [sp, #28]
   16da8:	add	r1, pc, r1
   16dac:	str	r8, [sp]
   16db0:	rsb	fp, fp, r0
   16db4:	mov	r0, #1
   16db8:	vmov	s14, fp
   16dbc:	vcvt.f32.u32	s14, s14
   16dc0:	vdiv.f32	s14, s14, s16
   16dc4:	vcvt.f64.f32	d7, s14
   16dc8:	vstr	d7, [sp, #8]
   16dcc:	bl	11430 <__printf_chk@plt>
   16dd0:	mov	r2, #0
   16dd4:	mov	r1, r2
   16dd8:	ldr	r0, [sp, #32]
   16ddc:	mov	r3, #11520	; 0x2d00
   16de0:	str	r2, [sp, #56]	; 0x38
   16de4:	movt	r3, #305	; 0x131
   16de8:	str	r3, [sp, #60]	; 0x3c
   16dec:	bl	112bc <nanosleep@plt>
   16df0:	ldr	ip, [sp, #36]	; 0x24
   16df4:	cmp	ip, #0
   16df8:	bne	17124 <_start@@Base+0x25a0>
   16dfc:	ldr	lr, [pc, #1096]	; 1724c <_start@@Base+0x26c8>
   16e00:	mov	ip, r4
   16e04:	ldr	fp, [sp, #36]	; 0x24
   16e08:	mov	r7, #4
   16e0c:	add	lr, pc, lr
   16e10:	ldr	r8, [sp, #28]
   16e14:	ldm	lr!, {r0, r1, r2, r3}
   16e18:	cmp	r8, #0
   16e1c:	moveq	r8, #8
   16e20:	stmia	ip!, {r0, r1, r2, r3}
   16e24:	ldm	lr!, {r0, r1, r2, r3}
   16e28:	stmia	ip!, {r0, r1, r2, r3}
   16e2c:	mov	r3, r7
   16e30:	ldm	lr, {r0, r1}
   16e34:	mov	r2, #40	; 0x28
   16e38:	str	fp, [sp]
   16e3c:	stm	ip, {r0, r1}
   16e40:	mov	r0, r6
   16e44:	ldr	ip, [sp, #216]	; 0xd8
   16e48:	mov	r1, r4
   16e4c:	stm	r4, {r7, r8}
   16e50:	str	fp, [r4, #12]
   16e54:	str	ip, [r4, #8]
   16e58:	str	fp, [r4, #16]
   16e5c:	bl	1137c <vchi_msg_queue@plt>
   16e60:	ldr	r7, [pc, #1000]	; 17250 <_start@@Base+0x26cc>
   16e64:	add	r7, pc, r7
   16e68:	add	r7, r7, #3312	; 0xcf0
   16e6c:	mov	r0, r7
   16e70:	bl	11250 <sem_wait@plt>
   16e74:	cmn	r0, #1
   16e78:	bne	16e8c <_start@@Base+0x2308>
   16e7c:	bl	113f4 <__errno_location@plt>
   16e80:	ldr	r3, [r0]
   16e84:	cmp	r3, #4
   16e88:	beq	16e6c <_start@@Base+0x22e8>
   16e8c:	mov	r7, #0
   16e90:	ldr	r0, [sp, #32]
   16e94:	mov	r1, r7
   16e98:	movw	r3, #50048	; 0xc380
   16e9c:	str	r7, [sp, #56]	; 0x38
   16ea0:	movt	r3, #457	; 0x1c9
   16ea4:	str	r3, [sp, #60]	; 0x3c
   16ea8:	bl	112bc <nanosleep@plt>
   16eac:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   16eb0:	ldr	ip, [sp, #216]	; 0xd8
   16eb4:	cmp	ip, r7
   16eb8:	mov	sl, r0
   16ebc:	ble	16f18 <_start@@Base+0x2394>
   16ec0:	ldr	r8, [pc, #908]	; 17254 <_start@@Base+0x26d0>
   16ec4:	mov	r9, r7
   16ec8:	ldr	fp, [sp, #216]	; 0xd8
   16ecc:	add	r8, pc, r8
   16ed0:	add	r8, r8, #3312	; 0xcf0
   16ed4:	ldr	r2, [r4, #4]
   16ed8:	mov	r0, r6
   16edc:	str	r9, [sp]
   16ee0:	mov	r1, r4
   16ee4:	mov	r3, #6
   16ee8:	bl	11484 <vchi_bulk_queue_transmit@plt>
   16eec:	mov	r0, r8
   16ef0:	bl	11250 <sem_wait@plt>
   16ef4:	cmn	r0, #1
   16ef8:	bne	16f0c <_start@@Base+0x2388>
   16efc:	bl	113f4 <__errno_location@plt>
   16f00:	ldr	r3, [r0]
   16f04:	cmp	r3, #4
   16f08:	beq	16eec <_start@@Base+0x2368>
   16f0c:	add	r7, r7, #1
   16f10:	cmp	r7, fp
   16f14:	bne	16ed4 <_start@@Base+0x2350>
   16f18:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   16f1c:	ldr	r1, [pc, #820]	; 17258 <_start@@Base+0x26d4>
   16f20:	mov	r7, #0
   16f24:	ldr	r2, [sp, #28]
   16f28:	mov	r3, r7
   16f2c:	add	r1, pc, r1
   16f30:	str	r7, [sp]
   16f34:	rsb	sl, sl, r0
   16f38:	mov	r0, #1
   16f3c:	vmov	s14, sl
   16f40:	vcvt.f32.u32	s14, s14
   16f44:	vdiv.f32	s14, s14, s16
   16f48:	vcvt.f64.f32	d7, s14
   16f4c:	vstr	d7, [sp, #8]
   16f50:	bl	11430 <__printf_chk@plt>
   16f54:	mov	r1, r7
   16f58:	ldr	r0, [sp, #32]
   16f5c:	mov	r3, #23040	; 0x5a00
   16f60:	str	r7, [sp, #56]	; 0x38
   16f64:	movt	r3, #610	; 0x262
   16f68:	str	r3, [sp, #60]	; 0x3c
   16f6c:	bl	112bc <nanosleep@plt>
   16f70:	ldr	lr, [pc, #740]	; 1725c <_start@@Base+0x26d8>
   16f74:	mov	ip, r4
   16f78:	ldr	r1, [sp, #216]	; 0xd8
   16f7c:	mov	r7, #0
   16f80:	add	lr, pc, lr
   16f84:	ldr	r9, [sp, #28]
   16f88:	mov	r8, #4
   16f8c:	mla	sl, r5, r1, r1
   16f90:	cmp	r9, r7
   16f94:	ldm	lr!, {r0, r1, r2, r3}
   16f98:	moveq	r9, #8
   16f9c:	stmia	ip!, {r0, r1, r2, r3}
   16fa0:	ldm	lr!, {r0, r1, r2, r3}
   16fa4:	stmia	ip!, {r0, r1, r2, r3}
   16fa8:	mov	r3, r8
   16fac:	ldm	lr, {r0, r1}
   16fb0:	mov	r2, #40	; 0x28
   16fb4:	str	r7, [sp]
   16fb8:	stm	ip, {r0, r1}
   16fbc:	mov	r0, r6
   16fc0:	str	r7, [r4, #12]
   16fc4:	mov	r1, r4
   16fc8:	str	r7, [r4, #16]
   16fcc:	str	sl, [r4, #8]
   16fd0:	str	r8, [r4]
   16fd4:	str	r9, [r4, #4]
   16fd8:	bl	1137c <vchi_msg_queue@plt>
   16fdc:	ldr	r7, [pc, #636]	; 17260 <_start@@Base+0x26dc>
   16fe0:	add	r7, pc, r7
   16fe4:	add	r7, r7, #3312	; 0xcf0
   16fe8:	mov	r0, r7
   16fec:	bl	11250 <sem_wait@plt>
   16ff0:	cmn	r0, #1
   16ff4:	bne	17008 <_start@@Base+0x2484>
   16ff8:	bl	113f4 <__errno_location@plt>
   16ffc:	ldr	r3, [r0]
   17000:	cmp	r3, #4
   17004:	beq	16fe8 <_start@@Base+0x2464>
   17008:	mov	r8, #0
   1700c:	ldr	r0, [sp, #32]
   17010:	mov	r1, r8
   17014:	movw	r3, #61568	; 0xf080
   17018:	str	r8, [sp, #56]	; 0x38
   1701c:	movt	r3, #762	; 0x2fa
   17020:	str	r3, [sp, #60]	; 0x3c
   17024:	bl	112bc <nanosleep@plt>
   17028:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   1702c:	ldr	ip, [sp, #216]	; 0xd8
   17030:	cmp	ip, r8
   17034:	mov	r9, r0
   17038:	ble	17098 <_start@@Base+0x2514>
   1703c:	mov	r7, r8
   17040:	mov	fp, ip
   17044:	cmp	r5, #0
   17048:	ble	17074 <_start@@Base+0x24f0>
   1704c:	mov	sl, #0
   17050:	ldr	r2, [r4, #4]
   17054:	add	sl, sl, #1
   17058:	str	r7, [sp]
   1705c:	mov	r0, r6
   17060:	mov	r1, r4
   17064:	mov	r3, #0
   17068:	bl	11484 <vchi_bulk_queue_transmit@plt>
   1706c:	cmp	sl, r5
   17070:	bne	17050 <_start@@Base+0x24cc>
   17074:	ldr	r2, [r4, #4]
   17078:	add	r8, r8, #1
   1707c:	str	r7, [sp]
   17080:	mov	r0, r6
   17084:	mov	r1, r4
   17088:	mov	r3, #16
   1708c:	bl	11484 <vchi_bulk_queue_transmit@plt>
   17090:	cmp	r8, fp
   17094:	bne	17044 <_start@@Base+0x24c0>
   17098:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   1709c:	ldr	r1, [pc, #448]	; 17264 <_start@@Base+0x26e0>
   170a0:	ldr	r2, [sp, #28]
   170a4:	mov	r3, #0
   170a8:	add	r1, pc, r1
   170ac:	rsb	r9, r9, r0
   170b0:	mov	r0, #1
   170b4:	vmov	s14, r9
   170b8:	vcvt.f32.u32	s14, s14
   170bc:	vdiv.f32	s14, s14, s16
   170c0:	vcvt.f64.f32	d7, s14
   170c4:	vstr	d7, [sp]
   170c8:	bl	11430 <__printf_chk@plt>
   170cc:	mov	r2, #0
   170d0:	ldr	r0, [sp, #32]
   170d4:	mov	r1, r2
   170d8:	mov	r3, #34560	; 0x8700
   170dc:	str	r2, [sp, #56]	; 0x38
   170e0:	movt	r3, #915	; 0x393
   170e4:	str	r3, [sp, #60]	; 0x3c
   170e8:	bl	112bc <nanosleep@plt>
   170ec:	mov	r0, r4
   170f0:	bl	112a4 <free@plt>
   170f4:	ldr	fp, [sp, #40]	; 0x28
   170f8:	ldr	r0, [sp, #164]	; 0xa4
   170fc:	mov	r2, #0
   17100:	ldr	r3, [pc, #352]	; 17268 <_start@@Base+0x26e4>
   17104:	ldr	r1, [fp]
   17108:	add	r3, pc, r3
   1710c:	cmp	r0, r1
   17110:	str	r2, [r3, #3180]	; 0xc6c
   17114:	bne	17228 <_start@@Base+0x26a4>
   17118:	add	sp, sp, #172	; 0xac
   1711c:	vpop	{d8}
   17120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17124:	cmp	r8, #0
   17128:	bne	170ec <_start@@Base+0x2568>
   1712c:	b	16f70 <_start@@Base+0x23ec>
   17130:	mov	r2, #3
   17134:	str	r2, [r4]
   17138:	mov	sl, #1
   1713c:	str	sl, [r3, #3176]	; 0xc68
   17140:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   17144:	ldr	ip, [sp, #216]	; 0xd8
   17148:	add	r7, sp, #64	; 0x40
   1714c:	add	fp, sp, #52	; 0x34
   17150:	cmp	ip, #0
   17154:	str	r0, [sp, #20]
   17158:	ble	171b4 <_start@@Base+0x2630>
   1715c:	ldr	sl, [sp, #36]	; 0x24
   17160:	str	r5, [sp, #24]
   17164:	mov	r5, sl
   17168:	ldr	sl, [sp, #216]	; 0xd8
   1716c:	mov	r1, #0
   17170:	mov	r2, r9
   17174:	str	r1, [sp]
   17178:	mov	r3, #4
   1717c:	mov	r1, r4
   17180:	mov	r0, r6
   17184:	bl	1137c <vchi_msg_queue@plt>
   17188:	add	r5, r5, #1
   1718c:	mov	r2, #1
   17190:	mov	r0, r6
   17194:	str	r2, [sp]
   17198:	mov	r1, r7
   1719c:	mov	r2, #100	; 0x64
   171a0:	mov	r3, fp
   171a4:	bl	11340 <vchi_msg_dequeue@plt>
   171a8:	cmp	r5, sl
   171ac:	bne	1716c <_start@@Base+0x25e8>
   171b0:	ldr	r5, [sp, #24]
   171b4:	bl	11460 <vcos_getmicrosecs64_internal@plt>
   171b8:	add	ip, sp, #56	; 0x38
   171bc:	str	ip, [sp, #32]
   171c0:	vldr	s15, [sp, #216]	; 0xd8
   171c4:	ldr	ip, [sp, #20]
   171c8:	vcvt.f32.s32	s16, s15
   171cc:	ldr	r1, [pc, #152]	; 1726c <_start@@Base+0x26e8>
   171d0:	mov	sl, #0
   171d4:	ldr	r2, [sp, #28]
   171d8:	add	r1, pc, r1
   171dc:	rsb	r0, ip, r0
   171e0:	vmov	s15, r0
   171e4:	mov	r0, #1
   171e8:	vcvt.f32.u32	s14, s15
   171ec:	vdiv.f32	s14, s14, s16
   171f0:	vcvt.f64.f32	d7, s14
   171f4:	vstr	d7, [sp]
   171f8:	bl	11430 <__printf_chk@plt>
   171fc:	ldr	r0, [sp, #32]
   17200:	mov	r1, sl
   17204:	movw	r3, #38528	; 0x9680
   17208:	str	sl, [sp, #56]	; 0x38
   1720c:	movt	r3, #152	; 0x98
   17210:	str	r3, [sp, #60]	; 0x3c
   17214:	bl	112bc <nanosleep@plt>
   17218:	ldr	r3, [pc, #80]	; 17270 <_start@@Base+0x26ec>
   1721c:	add	r3, pc, r3
   17220:	str	sl, [r3, #3176]	; 0xc68
   17224:	b	16c34 <_start@@Base+0x20b0>
   17228:	bl	11304 <__stack_chk_fail@plt>
   1722c:			; <UNDEFINED> instruction: 0x000154b8
   17230:	strdeq	r0, [r0], -r4
   17234:	muleq	r1, r4, r5
   17238:	muleq	r1, r8, r5
   1723c:	andeq	r5, r1, ip, asr #10
   17240:	ldrdeq	r2, [r0], -r8
   17244:	andeq	r5, r1, r8, lsr #9
   17248:	andeq	r2, r0, r0, lsr #9
   1724c:	strdeq	r5, [r1], -ip
   17250:	strdeq	r5, [r1], -r0
   17254:	andeq	r5, r1, r8, lsl #5
   17258:	andeq	r2, r0, r0, asr r3
   1725c:	andeq	r5, r1, r8, lsl #3
   17260:	andeq	r5, r1, r4, ror r1
   17264:	andeq	r2, r0, r8, lsl #4
   17268:	andeq	r5, r1, ip, asr #32
   1726c:	andeq	r2, r0, r0, lsr #32
   17270:	andeq	r4, r1, r8, lsr pc
   17274:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17278:	mov	r8, r3
   1727c:	ldr	r5, [pc, #1700]	; 17928 <_start@@Base+0x2da4>
   17280:	sub	sp, sp, #36	; 0x24
   17284:	ldr	ip, [pc, #1696]	; 1792c <_start@@Base+0x2da8>
   17288:	mov	r4, r0
   1728c:	add	r5, pc, r5
   17290:	ldr	r7, [pc, #1688]	; 17930 <_start@@Base+0x2dac>
   17294:	mov	sl, r1
   17298:	mov	r9, r2
   1729c:	ldr	r6, [r5, ip]
   172a0:	add	r7, pc, r7
   172a4:	add	r0, r7, #3152	; 0xc50
   172a8:	ldr	r3, [r6]
   172ac:	str	r3, [sp, #28]
   172b0:	bl	112b0 <pthread_mutex_lock@plt>
   172b4:	cmp	r4, #2
   172b8:	beq	173a8 <_start@@Base+0x2824>
   172bc:	cmp	r4, #3
   172c0:	beq	17438 <_start@@Base+0x28b4>
   172c4:	cmp	r4, #4
   172c8:	beq	17504 <_start@@Base+0x2980>
   172cc:	cmp	r4, #5
   172d0:	beq	176a4 <_start@@Base+0x2b20>
   172d4:	cmp	r4, #6
   172d8:	beq	1759c <_start@@Base+0x2a18>
   172dc:	ldr	r2, [pc, #1616]	; 17934 <_start@@Base+0x2db0>
   172e0:	ldr	r3, [pc, #1616]	; 17938 <_start@@Base+0x2db4>
   172e4:	add	r2, pc, r2
   172e8:	add	r3, pc, r3
   172ec:	ldr	r1, [r2, #8]
   172f0:	ldr	r3, [r3, #3180]	; 0xc6c
   172f4:	cmp	r1, r3
   172f8:	beq	17328 <_start@@Base+0x27a4>
   172fc:	ldr	r0, [pc, #1592]	; 1793c <_start@@Base+0x2db8>
   17300:	add	r0, pc, r0
   17304:	add	r0, r0, #3152	; 0xc50
   17308:	bl	1122c <pthread_mutex_unlock@plt>
   1730c:	ldr	r2, [sp, #28]
   17310:	ldr	r3, [r6]
   17314:	mov	r0, #0
   17318:	cmp	r2, r3
   1731c:	bne	17924 <_start@@Base+0x2da0>
   17320:	add	sp, sp, #36	; 0x24
   17324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17328:	ldr	r3, [pc, #1552]	; 17940 <_start@@Base+0x2dbc>
   1732c:	add	r3, pc, r3
   17330:	ldr	r3, [r3, #16]
   17334:	cmp	r3, #0
   17338:	beq	17350 <_start@@Base+0x27cc>
   1733c:	ldr	r3, [pc, #1536]	; 17944 <_start@@Base+0x2dc0>
   17340:	add	r3, pc, r3
   17344:	ldr	r3, [r3, #3332]	; 0xd04
   17348:	cmp	r3, r1
   1734c:	bne	172fc <_start@@Base+0x2778>
   17350:	ldr	r3, [pc, #1520]	; 17948 <_start@@Base+0x2dc4>
   17354:	add	r3, pc, r3
   17358:	add	r0, r3, #3328	; 0xd00
   1735c:	add	r4, r0, #36	; 0x24
   17360:	add	r0, r0, #12
   17364:	bl	112b0 <pthread_mutex_lock@plt>
   17368:	add	r1, sp, #24
   1736c:	mov	r0, r4
   17370:	bl	11358 <sem_getvalue@plt>
   17374:	cmp	r0, #0
   17378:	bne	17390 <_start@@Base+0x280c>
   1737c:	ldr	r3, [sp, #24]
   17380:	cmp	r3, #0
   17384:	bne	17390 <_start@@Base+0x280c>
   17388:	mov	r0, r4
   1738c:	bl	11280 <sem_post@plt>
   17390:	ldr	r0, [pc, #1460]	; 1794c <_start@@Base+0x2dc8>
   17394:	add	r0, pc, r0
   17398:	add	r0, r0, #3328	; 0xd00
   1739c:	add	r0, r0, #12
   173a0:	bl	1122c <pthread_mutex_unlock@plt>
   173a4:	b	172fc <_start@@Base+0x2778>
   173a8:	ldr	r4, [sl, #4]
   173ac:	cmp	r4, #1
   173b0:	bls	17888 <_start@@Base+0x2d04>
   173b4:	cmp	r4, #3
   173b8:	addls	r3, sl, #8
   173bc:	bhi	175d4 <_start@@Base+0x2a50>
   173c0:	ldr	r2, [pc, #1416]	; 17950 <_start@@Base+0x2dcc>
   173c4:	add	r4, sp, #24
   173c8:	add	r2, pc, r2
   173cc:	str	r3, [r2, #3184]	; 0xc70
   173d0:	ldr	r3, [pc, #1404]	; 17954 <_start@@Base+0x2dd0>
   173d4:	add	r3, pc, r3
   173d8:	add	r0, r3, #3280	; 0xcd0
   173dc:	add	r5, r3, #3312	; 0xcf0
   173e0:	add	r0, r0, #8
   173e4:	bl	112b0 <pthread_mutex_lock@plt>
   173e8:	mov	r1, r4
   173ec:	mov	r0, r5
   173f0:	bl	11358 <sem_getvalue@plt>
   173f4:	cmp	r0, #0
   173f8:	bne	17410 <_start@@Base+0x288c>
   173fc:	ldr	r3, [sp, #24]
   17400:	cmp	r3, #0
   17404:	bne	17410 <_start@@Base+0x288c>
   17408:	mov	r0, r5
   1740c:	bl	11280 <sem_post@plt>
   17410:	ldr	r4, [pc, #1344]	; 17958 <_start@@Base+0x2dd4>
   17414:	add	r4, pc, r4
   17418:	add	r0, r4, #3280	; 0xcd0
   1741c:	add	r0, r0, #8
   17420:	bl	1122c <pthread_mutex_unlock@plt>
   17424:	ldr	r2, [pc, #1328]	; 1795c <_start@@Base+0x2dd8>
   17428:	ldr	r3, [r4, #3180]	; 0xc6c
   1742c:	add	r2, pc, r2
   17430:	ldr	r1, [r2, #8]
   17434:	b	172f4 <_start@@Base+0x2770>
   17438:	ldr	r3, [r7, #48]	; 0x30
   1743c:	cmp	r3, #4
   17440:	bhi	17688 <_start@@Base+0x2b04>
   17444:	ldr	r4, [pc, #1300]	; 17960 <_start@@Base+0x2ddc>
   17448:	add	r4, pc, r4
   1744c:	ldr	r3, [r4, #3180]	; 0xc6c
   17450:	cmp	r3, #0
   17454:	blt	1776c <_start@@Base+0x2be8>
   17458:	cmp	r8, r3
   1745c:	moveq	r3, r8
   17460:	beq	17498 <_start@@Base+0x2914>
   17464:	ldr	r3, [pc, #1272]	; 17964 <_start@@Base+0x2de0>
   17468:	movw	r2, #1370	; 0x55a
   1746c:	ldr	r1, [pc, #1268]	; 17968 <_start@@Base+0x2de4>
   17470:	add	r3, pc, r3
   17474:	ldr	r0, [pc, #1264]	; 1796c <_start@@Base+0x2de8>
   17478:	str	r3, [sp]
   1747c:	add	r1, pc, r1
   17480:	ldr	r3, [pc, #1256]	; 17970 <_start@@Base+0x2dec>
   17484:	add	r0, pc, r0
   17488:	add	r1, r1, #20
   1748c:	add	r3, pc, r3
   17490:	bl	11448 <vcos_pthreads_logging_assert@plt>
   17494:	ldr	r3, [r4, #3180]	; 0xc6c
   17498:	ldr	r4, [pc, #1236]	; 17974 <_start@@Base+0x2df0>
   1749c:	add	r3, r3, #1
   174a0:	ldr	r7, [pc, #1232]	; 17978 <_start@@Base+0x2df4>
   174a4:	add	r4, pc, r4
   174a8:	add	r7, pc, r7
   174ac:	ldr	r2, [r4, #3328]	; 0xd00
   174b0:	ldr	r1, [r7, #8]
   174b4:	str	r3, [r4, #3180]	; 0xc6c
   174b8:	cmp	r1, r2
   174bc:	ble	172f4 <_start@@Base+0x2770>
   174c0:	ldr	ip, [pc, #1204]	; 1797c <_start@@Base+0x2df8>
   174c4:	lsr	r1, r8, #31
   174c8:	add	r8, r8, r1
   174cc:	mov	r3, r2
   174d0:	and	r8, r8, #1
   174d4:	ldr	r2, [r7, #4]
   174d8:	ldr	ip, [r5, ip]
   174dc:	rsb	r1, r1, r8
   174e0:	mov	r0, r9
   174e4:	ldr	r1, [ip, r1, lsl #2]
   174e8:	bl	11478 <vchiq_queue_bulk_transmit@plt>
   174ec:	ldr	r2, [r4, #3328]	; 0xd00
   174f0:	ldr	r1, [r7, #8]
   174f4:	add	r2, r2, #1
   174f8:	ldr	r3, [r4, #3180]	; 0xc6c
   174fc:	str	r2, [r4, #3328]	; 0xd00
   17500:	b	172f4 <_start@@Base+0x2770>
   17504:	ldr	r3, [r7, #48]	; 0x30
   17508:	cmp	r3, #4
   1750c:	bhi	1784c <_start@@Base+0x2cc8>
   17510:	ldr	r3, [pc, #1128]	; 17980 <_start@@Base+0x2dfc>
   17514:	add	r3, pc, r3
   17518:	ldr	r3, [r3, #3332]	; 0xd04
   1751c:	cmp	r8, r3
   17520:	beq	17554 <_start@@Base+0x29d0>
   17524:	ldr	r3, [pc, #1112]	; 17984 <_start@@Base+0x2e00>
   17528:	movw	r2, #1383	; 0x567
   1752c:	ldr	r1, [pc, #1108]	; 17988 <_start@@Base+0x2e04>
   17530:	add	r3, pc, r3
   17534:	ldr	r0, [pc, #1104]	; 1798c <_start@@Base+0x2e08>
   17538:	str	r3, [sp]
   1753c:	add	r1, pc, r1
   17540:	ldr	r3, [pc, #1096]	; 17990 <_start@@Base+0x2e0c>
   17544:	add	r0, pc, r0
   17548:	add	r1, r1, #20
   1754c:	add	r3, pc, r3
   17550:	bl	11448 <vcos_pthreads_logging_assert@plt>
   17554:	ldr	r4, [pc, #1080]	; 17994 <_start@@Base+0x2e10>
   17558:	add	r4, pc, r4
   1755c:	ldr	r3, [r4, #12]
   17560:	cmp	r3, #0
   17564:	bne	177cc <_start@@Base+0x2c48>
   17568:	ldr	r2, [pc, #1064]	; 17998 <_start@@Base+0x2e14>
   1756c:	ldr	r0, [pc, #1064]	; 1799c <_start@@Base+0x2e18>
   17570:	add	r2, pc, r2
   17574:	add	r0, pc, r0
   17578:	ldr	r4, [r2, #3336]	; 0xd08
   1757c:	ldr	r1, [r0, #8]
   17580:	ldr	r3, [r2, #3332]	; 0xd04
   17584:	cmp	r1, r4
   17588:	add	r3, r3, #1
   1758c:	str	r3, [r2, #3332]	; 0xd04
   17590:	bgt	176dc <_start@@Base+0x2b58>
   17594:	ldr	r3, [r2, #3180]	; 0xc6c
   17598:	b	172f4 <_start@@Base+0x2770>
   1759c:	ldr	r3, [r7, #48]	; 0x30
   175a0:	cmp	r3, #3
   175a4:	bls	172dc <_start@@Base+0x2758>
   175a8:	ldr	r2, [pc, #1008]	; 179a0 <_start@@Base+0x2e1c>
   175ac:	mov	r3, r8
   175b0:	mov	r1, #4
   175b4:	add	r0, r7, #48	; 0x30
   175b8:	add	r2, pc, r2
   175bc:	bl	11238 <vcos_log_impl@plt>
   175c0:	ldr	r2, [pc, #988]	; 179a4 <_start@@Base+0x2e20>
   175c4:	ldr	r3, [r7, #3180]	; 0xc6c
   175c8:	add	r2, pc, r2
   175cc:	ldr	r1, [r2, #8]
   175d0:	b	172f4 <_start@@Base+0x2770>
   175d4:	mov	r3, sl
   175d8:	ldr	r0, [r3, #8]!
   175dc:	str	r0, [sp, #20]
   175e0:	ldr	r2, [sp, #20]
   175e4:	cmp	r2, #5
   175e8:	bne	173c0 <_start@@Base+0x283c>
   175ec:	ldr	r2, [pc, #948]	; 179a8 <_start@@Base+0x2e24>
   175f0:	add	r2, pc, r2
   175f4:	ldr	r1, [r2, #12]
   175f8:	cmp	r1, #0
   175fc:	bne	178e0 <_start@@Base+0x2d5c>
   17600:	ldr	r3, [pc, #932]	; 179ac <_start@@Base+0x2e28>
   17604:	add	r3, pc, r3
   17608:	ldr	r1, [r3, #3184]	; 0xc70
   1760c:	ldr	r2, [r3, #3380]	; 0xd34
   17610:	cmp	r1, #0
   17614:	add	r2, r2, #1
   17618:	str	r2, [r3, #3380]	; 0xd34
   1761c:	beq	178c4 <_start@@Base+0x2d40>
   17620:	ldr	r3, [pc, #904]	; 179b0 <_start@@Base+0x2e2c>
   17624:	add	r4, sp, #24
   17628:	add	r3, pc, r3
   1762c:	add	r0, r3, #3328	; 0xd00
   17630:	add	r5, r0, #36	; 0x24
   17634:	add	r0, r0, #12
   17638:	bl	112b0 <pthread_mutex_lock@plt>
   1763c:	mov	r1, r4
   17640:	mov	r0, r5
   17644:	bl	11358 <sem_getvalue@plt>
   17648:	cmp	r0, #0
   1764c:	bne	17664 <_start@@Base+0x2ae0>
   17650:	ldr	r3, [sp, #24]
   17654:	cmp	r3, #0
   17658:	bne	17664 <_start@@Base+0x2ae0>
   1765c:	mov	r0, r5
   17660:	bl	11280 <sem_post@plt>
   17664:	ldr	r0, [pc, #840]	; 179b4 <_start@@Base+0x2e30>
   17668:	add	r0, pc, r0
   1766c:	add	r0, r0, #3328	; 0xd00
   17670:	add	r0, r0, #12
   17674:	bl	1122c <pthread_mutex_unlock@plt>
   17678:	mov	r0, r9
   1767c:	mov	r1, sl
   17680:	bl	112c8 <vchiq_release_message@plt>
   17684:	b	173d0 <_start@@Base+0x284c>
   17688:	ldr	r2, [pc, #808]	; 179b8 <_start@@Base+0x2e34>
   1768c:	add	r0, r7, #48	; 0x30
   17690:	mov	r1, #5
   17694:	mov	r3, r8
   17698:	add	r2, pc, r2
   1769c:	bl	11238 <vcos_log_impl@plt>
   176a0:	b	17444 <_start@@Base+0x28c0>
   176a4:	ldr	r3, [r7, #48]	; 0x30
   176a8:	cmp	r3, #3
   176ac:	bls	172dc <_start@@Base+0x2758>
   176b0:	ldr	r2, [pc, #772]	; 179bc <_start@@Base+0x2e38>
   176b4:	mov	r3, r8
   176b8:	mov	r1, #4
   176bc:	add	r0, r7, #48	; 0x30
   176c0:	add	r2, pc, r2
   176c4:	bl	11238 <vcos_log_impl@plt>
   176c8:	ldr	r2, [pc, #752]	; 179c0 <_start@@Base+0x2e3c>
   176cc:	ldr	r3, [r7, #3180]	; 0xc6c
   176d0:	add	r2, pc, r2
   176d4:	ldr	r1, [r2, #8]
   176d8:	b	172f4 <_start@@Base+0x2770>
   176dc:	ldr	r3, [r0, #12]
   176e0:	cmp	r3, #0
   176e4:	bne	17740 <_start@@Base+0x2bbc>
   176e8:	ldr	r2, [pc, #724]	; 179c4 <_start@@Base+0x2e40>
   176ec:	lsr	r3, r8, #31
   176f0:	add	r8, r8, r3
   176f4:	and	r8, r8, #1
   176f8:	ldr	r7, [r5, r2]
   176fc:	rsb	r8, r3, r8
   17700:	ldr	r2, [pc, #704]	; 179c8 <_start@@Base+0x2e44>
   17704:	mov	r3, r4
   17708:	ldr	r1, [r7, r8, lsl #2]
   1770c:	mov	r0, r9
   17710:	add	r2, pc, r2
   17714:	mov	r4, r2
   17718:	ldr	r2, [r2, #4]
   1771c:	bl	1146c <vchiq_queue_bulk_receive@plt>
   17720:	ldr	r2, [pc, #676]	; 179cc <_start@@Base+0x2e48>
   17724:	ldr	r1, [r4, #8]
   17728:	add	r2, pc, r2
   1772c:	ldr	r0, [r2, #3336]	; 0xd08
   17730:	ldr	r3, [r2, #3180]	; 0xc6c
   17734:	add	r0, r0, #1
   17738:	str	r0, [r2, #3336]	; 0xd08
   1773c:	b	172f4 <_start@@Base+0x2770>
   17740:	ldr	ip, [pc, #636]	; 179c4 <_start@@Base+0x2e40>
   17744:	lsr	r3, r8, #31
   17748:	add	r8, r8, r3
   1774c:	ldr	r2, [r0, #4]
   17750:	and	r8, r8, #1
   17754:	mov	r1, #255	; 0xff
   17758:	ldr	r7, [r5, ip]
   1775c:	rsb	r8, r3, r8
   17760:	ldr	r0, [r7, r8, lsl #2]
   17764:	bl	11418 <memset@plt>
   17768:	b	17700 <_start@@Base+0x2b7c>
   1776c:	add	r0, r4, #3280	; 0xcd0
   17770:	add	r4, r4, #3312	; 0xcf0
   17774:	add	r0, r0, #8
   17778:	bl	112b0 <pthread_mutex_lock@plt>
   1777c:	mov	r0, r4
   17780:	add	r1, sp, #24
   17784:	bl	11358 <sem_getvalue@plt>
   17788:	cmp	r0, #0
   1778c:	bne	177a4 <_start@@Base+0x2c20>
   17790:	ldr	r3, [sp, #24]
   17794:	cmp	r3, #0
   17798:	bne	177a4 <_start@@Base+0x2c20>
   1779c:	mov	r0, r4
   177a0:	bl	11280 <sem_post@plt>
   177a4:	ldr	r4, [pc, #548]	; 179d0 <_start@@Base+0x2e4c>
   177a8:	add	r4, pc, r4
   177ac:	add	r0, r4, #3280	; 0xcd0
   177b0:	add	r0, r0, #8
   177b4:	bl	1122c <pthread_mutex_unlock@plt>
   177b8:	ldr	r2, [pc, #532]	; 179d4 <_start@@Base+0x2e50>
   177bc:	ldr	r3, [r4, #3180]	; 0xc6c
   177c0:	add	r2, pc, r2
   177c4:	ldr	r1, [r2, #8]
   177c8:	b	172f4 <_start@@Base+0x2770>
   177cc:	ldr	r0, [pc, #424]	; 1797c <_start@@Base+0x2df8>
   177d0:	lsr	r7, r8, #31
   177d4:	ldr	r3, [pc, #488]	; 179c4 <_start@@Base+0x2e40>
   177d8:	add	r1, r8, r7
   177dc:	and	r1, r1, #1
   177e0:	ldr	r2, [r4, #4]
   177e4:	ldr	sl, [r5, r0]
   177e8:	rsb	r7, r7, r1
   177ec:	ldr	fp, [r5, r3]
   177f0:	ldr	r0, [sl, r7, lsl #2]
   177f4:	ldr	r1, [fp, r7, lsl #2]
   177f8:	bl	14e04 <_start@@Base+0x280>
   177fc:	cmp	r0, #0
   17800:	beq	17568 <_start@@Base+0x29e4>
   17804:	ldr	r0, [pc, #460]	; 179d8 <_start@@Base+0x2e54>
   17808:	add	r0, pc, r0
   1780c:	ldr	r3, [r0, #48]	; 0x30
   17810:	cmp	r3, #1
   17814:	bls	17568 <_start@@Base+0x29e4>
   17818:	ldr	r2, [r4, #4]
   1781c:	add	r0, r0, #48	; 0x30
   17820:	ldr	lr, [sl, r7, lsl #2]
   17824:	mov	r1, #2
   17828:	ldr	ip, [fp, r7, lsl #2]
   1782c:	mov	r3, r8
   17830:	str	r2, [sp, #8]
   17834:	ldr	r2, [pc, #416]	; 179dc <_start@@Base+0x2e58>
   17838:	str	lr, [sp]
   1783c:	str	ip, [sp, #4]
   17840:	add	r2, pc, r2
   17844:	bl	11238 <vcos_log_impl@plt>
   17848:	b	17568 <_start@@Base+0x29e4>
   1784c:	ldr	r2, [pc, #368]	; 179c4 <_start@@Base+0x2e40>
   17850:	lsr	r3, r8, #31
   17854:	add	ip, r8, r3
   17858:	add	r0, r7, #48	; 0x30
   1785c:	and	ip, ip, #1
   17860:	mov	r1, #5
   17864:	ldr	r7, [r5, r2]
   17868:	rsb	ip, r3, ip
   1786c:	ldr	r2, [pc, #364]	; 179e0 <_start@@Base+0x2e5c>
   17870:	mov	r3, r8
   17874:	ldr	ip, [r7, ip, lsl #2]
   17878:	add	r2, pc, r2
   1787c:	str	ip, [sp]
   17880:	bl	11238 <vcos_log_impl@plt>
   17884:	b	17510 <_start@@Base+0x298c>
   17888:	mov	r0, r9
   1788c:	mov	r1, sl
   17890:	bl	112c8 <vchiq_release_message@plt>
   17894:	cmp	r4, #0
   17898:	bne	178a8 <_start@@Base+0x2d24>
   1789c:	ldr	r3, [r7, #3184]	; 0xc70
   178a0:	cmp	r3, #0
   178a4:	beq	178b0 <_start@@Base+0x2d2c>
   178a8:	add	r4, sp, #24
   178ac:	b	173d0 <_start@@Base+0x284c>
   178b0:	ldr	r2, [pc, #300]	; 179e4 <_start@@Base+0x2e60>
   178b4:	ldr	r3, [r7, #3180]	; 0xc6c
   178b8:	add	r2, pc, r2
   178bc:	ldr	r1, [r2, #8]
   178c0:	b	172f4 <_start@@Base+0x2770>
   178c4:	ldr	r3, [pc, #284]	; 179e8 <_start@@Base+0x2e64>
   178c8:	add	r3, pc, r3
   178cc:	ldr	r3, [r3, #8]
   178d0:	cmp	r2, r3
   178d4:	addne	r4, sp, #24
   178d8:	bne	17678 <_start@@Base+0x2af4>
   178dc:	b	17620 <_start@@Base+0x2a9c>
   178e0:	ldr	r1, [r7, #3380]	; 0xd34
   178e4:	mov	r0, r3
   178e8:	ldr	ip, [pc, #140]	; 1797c <_start@@Base+0x2df8>
   178ec:	ldr	r2, [r2, #4]
   178f0:	lsr	r3, r1, #31
   178f4:	add	r1, r1, r3
   178f8:	ldr	ip, [r5, ip]
   178fc:	and	r1, r1, #1
   17900:	rsb	r3, r3, r1
   17904:	ldr	r1, [ip, r3, lsl #2]
   17908:	bl	14e04 <_start@@Base+0x280>
   1790c:	cmp	r0, #0
   17910:	beq	17600 <_start@@Base+0x2a7c>
   17914:	ldr	r3, [pc, #208]	; 179ec <_start@@Base+0x2e68>
   17918:	add	r3, pc, r3
   1791c:	str	r3, [r7, #3184]	; 0xc70
   17920:	b	17620 <_start@@Base+0x2a9c>
   17924:	bl	11304 <__stack_chk_fail@plt>
   17928:	andeq	r4, r1, ip, ror #26
   1792c:	strdeq	r0, [r0], -r4
   17930:			; <UNDEFINED> instruction: 0x00014eb4
   17934:	andeq	r4, r1, r4, lsr #28
   17938:	andeq	r4, r1, ip, ror #28
   1793c:	andeq	r4, r1, r4, asr lr
   17940:	ldrdeq	r4, [r1], -ip
   17944:	andeq	r4, r1, r4, lsl lr
   17948:	andeq	r4, r1, r0, lsl #28
   1794c:	andeq	r4, r1, r0, asr #27
   17950:	andeq	r4, r1, ip, lsl #27
   17954:	andeq	r4, r1, r0, lsl #27
   17958:	andeq	r4, r1, r0, asr #26
   1795c:	ldrdeq	r4, [r1], -ip
   17960:	andeq	r4, r1, ip, lsl #26
   17964:	andeq	r1, r0, r8, ror #24
   17968:	strheq	r1, [r0], -r0
   1796c:	strdeq	r1, [r0], -ip
   17970:	andeq	r1, r0, r8, asr #24
   17974:			; <UNDEFINED> instruction: 0x00014cb0
   17978:	andeq	r4, r1, r0, ror #24
   1797c:	andeq	r0, r0, r8, lsl #2
   17980:	andeq	r4, r1, r0, asr #24
   17984:	andeq	r1, r0, r4, ror #23
   17988:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1798c:	andeq	r1, r0, ip, lsr fp
   17990:	andeq	r1, r0, r8, lsl #23
   17994:			; <UNDEFINED> instruction: 0x00014bb0
   17998:	andeq	r4, r1, r4, ror #23
   1799c:	muleq	r1, r4, fp
   179a0:			; <UNDEFINED> instruction: 0x00001bb0
   179a4:	andeq	r4, r1, r0, asr #22
   179a8:	andeq	r4, r1, r8, lsl fp
   179ac:	andeq	r4, r1, r0, asr fp
   179b0:	andeq	r4, r1, ip, lsr #22
   179b4:	andeq	r4, r1, ip, ror #21
   179b8:	andeq	r1, r0, ip, asr #19
   179bc:	andeq	r1, r0, ip, lsl #21
   179c0:	andeq	r4, r1, r8, lsr sl
   179c4:	strdeq	r0, [r0], -ip
   179c8:	strdeq	r4, [r1], -r8
   179cc:	andeq	r4, r1, ip, lsr #20
   179d0:	andeq	r4, r1, ip, lsr #19
   179d4:	andeq	r4, r1, r8, asr #18
   179d8:	andeq	r4, r1, ip, asr #18
   179dc:	andeq	r1, r0, r8, lsr #21
   179e0:	andeq	r1, r0, r8, ror r8
   179e4:	andeq	r4, r1, r0, asr r8
   179e8:	andeq	r4, r1, r0, asr #16
   179ec:	andeq	r1, r0, r0, asr #19
   179f0:	ldr	ip, [pc, #1516]	; 17fe4 <_start@@Base+0x3460>
   179f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   179f8:	mov	r4, r1
   179fc:	ldr	r1, [pc, #1508]	; 17fe8 <_start@@Base+0x3464>
   17a00:	add	ip, pc, ip
   17a04:	ldr	r9, [pc, #1504]	; 17fec <_start@@Base+0x3468>
   17a08:	mov	r6, r2
   17a0c:	mov	r7, r3
   17a10:	mov	r3, ip
   17a14:	ldr	r5, [ip, r1]
   17a18:	add	r9, pc, r9
   17a1c:	sub	sp, sp, #84	; 0x54
   17a20:	cmp	r4, #16384	; 0x4000
   17a24:	ldr	r3, [r9, #3384]	; 0xd38
   17a28:	mov	r8, r0
   17a2c:	ldr	r2, [r5]
   17a30:	str	r4, [sp, #60]	; 0x3c
   17a34:	str	r7, [sp, #64]	; 0x40
   17a38:	str	r6, [sp, #68]	; 0x44
   17a3c:	str	r2, [sp, #76]	; 0x4c
   17a40:	str	r3, [sp, #72]	; 0x48
   17a44:	bge	17ae4 <_start@@Base+0x2f60>
   17a48:	ldr	r2, [pc, #1440]	; 17ff0 <_start@@Base+0x346c>
   17a4c:	add	r2, pc, r2
   17a50:	ldr	r1, [r2, #44]	; 0x2c
   17a54:	cmp	r3, r1
   17a58:	bge	17a88 <_start@@Base+0x2f04>
   17a5c:	ldr	r2, [pc, #1424]	; 17ff4 <_start@@Base+0x3470>
   17a60:	mov	r0, #0
   17a64:	add	r3, r3, #1
   17a68:	add	r2, pc, r2
   17a6c:	str	r3, [r2, #3384]	; 0xd38
   17a70:	ldr	r2, [sp, #76]	; 0x4c
   17a74:	ldr	r3, [r5]
   17a78:	cmp	r2, r3
   17a7c:	bne	17fcc <_start@@Base+0x3448>
   17a80:	add	sp, sp, #84	; 0x54
   17a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a88:	ldr	r2, [r2, #40]	; 0x28
   17a8c:	cmp	r3, r2
   17a90:	bgt	17a5c <_start@@Base+0x2ed8>
   17a94:	add	r1, sp, #80	; 0x50
   17a98:	add	r3, sp, #60	; 0x3c
   17a9c:	mov	r2, #1
   17aa0:	str	r3, [r1, #-28]!	; 0xffffffe4
   17aa4:	mov	r3, #16
   17aa8:	str	r3, [sp, #56]	; 0x38
   17aac:	bl	1134c <vchiq_queue_message@plt>
   17ab0:	ldr	r3, [r9, #48]	; 0x30
   17ab4:	cmp	r0, #0
   17ab8:	beq	17b20 <_start@@Base+0x2f9c>
   17abc:	cmp	r3, #1
   17ac0:	bls	17cac <_start@@Base+0x3128>
   17ac4:	ldr	r2, [pc, #1324]	; 17ff8 <_start@@Base+0x3474>
   17ac8:	add	r0, r9, #48	; 0x30
   17acc:	mov	r1, #2
   17ad0:	movw	r3, #1214	; 0x4be
   17ad4:	add	r2, pc, r2
   17ad8:	bl	11238 <vcos_log_impl@plt>
   17adc:	mvn	r0, #0
   17ae0:	b	17a70 <_start@@Base+0x2eec>
   17ae4:	ldr	r3, [pc, #1296]	; 17ffc <_start@@Base+0x3478>
   17ae8:	movw	r2, #1206	; 0x4b6
   17aec:	ldr	r1, [pc, #1292]	; 18000 <_start@@Base+0x347c>
   17af0:	add	r3, pc, r3
   17af4:	ldr	r0, [pc, #1288]	; 18004 <_start@@Base+0x3480>
   17af8:	str	r3, [sp]
   17afc:	add	r1, pc, r1
   17b00:	ldr	r3, [pc, #1280]	; 18008 <_start@@Base+0x3484>
   17b04:	add	r0, pc, r0
   17b08:	add	r1, r1, #36	; 0x24
   17b0c:	add	r3, pc, r3
   17b10:	bl	11448 <vcos_pthreads_logging_assert@plt>
   17b14:	bl	114d8 <vcos_verify_bkpts_enabled@plt>
   17b18:	mvn	r0, #0
   17b1c:	b	17a70 <_start@@Base+0x2eec>
   17b20:	cmp	r3, #4
   17b24:	bls	17b40 <_start@@Base+0x2fbc>
   17b28:	ldr	r2, [pc, #1244]	; 1800c <_start@@Base+0x3488>
   17b2c:	add	r0, r9, #48	; 0x30
   17b30:	mov	r1, #5
   17b34:	movw	r3, #1214	; 0x4be
   17b38:	add	r2, pc, r2
   17b3c:	bl	11238 <vcos_log_impl@plt>
   17b40:	ldr	r9, [pc, #1224]	; 18010 <_start@@Base+0x348c>
   17b44:	mov	r1, #255	; 0xff
   17b48:	movw	r2, #20544	; 0x5040
   17b4c:	add	r9, pc, r9
   17b50:	add	r9, r9, #3376	; 0xd30
   17b54:	add	r3, r9, #12
   17b58:	add	sl, r9, #44	; 0x2c
   17b5c:	bic	sl, sl, #4080	; 0xff0
   17b60:	mov	r0, r3
   17b64:	bic	sl, sl, #15
   17b68:	bl	11418 <memset@plt>
   17b6c:	sub	sl, sl, #32
   17b70:	add	sl, r6, sl
   17b74:	mov	r2, r4
   17b78:	mov	r3, #0
   17b7c:	cmp	sl, r0
   17b80:	mov	r0, r8
   17b84:	addcc	sl, sl, #4096	; 0x1000
   17b88:	add	fp, sl, #32
   17b8c:	mov	r1, fp
   17b90:	bl	1146c <vchiq_queue_bulk_receive@plt>
   17b94:	cmp	r0, #0
   17b98:	bne	17cb4 <_start@@Base+0x3130>
   17b9c:	ldr	r0, [pc, #1136]	; 18014 <_start@@Base+0x3490>
   17ba0:	add	r0, pc, r0
   17ba4:	ldr	r3, [r0, #48]	; 0x30
   17ba8:	cmp	r3, #4
   17bac:	bhi	17e1c <_start@@Base+0x3298>
   17bb0:	ldr	r3, [pc, #1120]	; 18018 <_start@@Base+0x3494>
   17bb4:	sub	r9, r4, #1
   17bb8:	add	r3, pc, r3
   17bbc:	sub	r2, r3, #588	; 0x24c
   17bc0:	sub	r1, r3, #620	; 0x26c
   17bc4:	bic	r3, r2, #4080	; 0xff0
   17bc8:	mov	r2, #32
   17bcc:	bic	r3, r3, #15
   17bd0:	sub	r3, r3, #32
   17bd4:	add	r3, r3, r6
   17bd8:	cmp	r3, r1
   17bdc:	mov	r1, #255	; 0xff
   17be0:	addcc	r3, r3, #4096	; 0x1000
   17be4:	add	ip, r3, r2
   17be8:	str	ip, [sp, #24]
   17bec:	mov	r0, r3
   17bf0:	bl	11418 <memset@plt>
   17bf4:	ldr	ip, [sp, #24]
   17bf8:	mov	r1, #255	; 0xff
   17bfc:	mov	r2, #32
   17c00:	mov	r3, r0
   17c04:	add	r0, ip, r4
   17c08:	str	r3, [sp, #28]
   17c0c:	bl	11418 <memset@plt>
   17c10:	cmp	r9, #0
   17c14:	ldr	r3, [sp, #28]
   17c18:	ldr	ip, [sp, #24]
   17c1c:	ble	17fc4 <_start@@Base+0x3440>
   17c20:	add	r2, r3, #31
   17c24:	mov	r3, #0
   17c28:	tst	r3, #31
   17c2c:	ubfxeq	r1, r3, #5, #8
   17c30:	uxtbne	r1, r3
   17c34:	add	r3, r3, #1
   17c38:	strb	r1, [r2, #1]!
   17c3c:	cmp	r3, r9
   17c40:	bne	17c28 <_start@@Base+0x30a4>
   17c44:	mov	r2, r9
   17c48:	mov	r3, #0
   17c4c:	mov	r1, ip
   17c50:	strb	r3, [ip, r2]
   17c54:	mov	r0, r8
   17c58:	mvn	ip, #1
   17c5c:	mov	r2, r4
   17c60:	strb	ip, [sl, #31]
   17c64:	strb	ip, [fp, r4]
   17c68:	add	ip, fp, r4
   17c6c:	str	ip, [sp, #24]
   17c70:	bl	11478 <vchiq_queue_bulk_transmit@plt>
   17c74:	ldr	ip, [sp, #24]
   17c78:	cmp	r0, #0
   17c7c:	beq	17ce8 <_start@@Base+0x3164>
   17c80:	ldr	r0, [pc, #916]	; 1801c <_start@@Base+0x3498>
   17c84:	add	r0, pc, r0
   17c88:	ldr	r3, [r0, #48]	; 0x30
   17c8c:	cmp	r3, #1
   17c90:	bls	17cac <_start@@Base+0x3128>
   17c94:	ldr	r2, [pc, #900]	; 18020 <_start@@Base+0x349c>
   17c98:	add	r0, r0, #48	; 0x30
   17c9c:	mov	r1, #2
   17ca0:	movw	r3, #1247	; 0x4df
   17ca4:	add	r2, pc, r2
   17ca8:	bl	11238 <vcos_log_impl@plt>
   17cac:	mvn	r0, #0
   17cb0:	b	17a70 <_start@@Base+0x2eec>
   17cb4:	ldr	r0, [pc, #872]	; 18024 <_start@@Base+0x34a0>
   17cb8:	add	r0, pc, r0
   17cbc:	ldr	r3, [r0, #48]	; 0x30
   17cc0:	cmp	r3, #1
   17cc4:	bls	17cac <_start@@Base+0x3128>
   17cc8:	ldr	r2, [pc, #856]	; 18028 <_start@@Base+0x34a4>
   17ccc:	add	r0, r0, #48	; 0x30
   17cd0:	mov	r1, #2
   17cd4:	movw	r3, #1223	; 0x4c7
   17cd8:	add	r2, pc, r2
   17cdc:	bl	11238 <vcos_log_impl@plt>
   17ce0:	mvn	r0, #0
   17ce4:	b	17a70 <_start@@Base+0x2eec>
   17ce8:	ldr	r0, [pc, #828]	; 1802c <_start@@Base+0x34a8>
   17cec:	add	r0, pc, r0
   17cf0:	ldr	r3, [r0, #48]	; 0x30
   17cf4:	cmp	r3, #4
   17cf8:	bhi	17f88 <_start@@Base+0x3404>
   17cfc:	ldr	r8, [pc, #812]	; 18030 <_start@@Base+0x34ac>
   17d00:	str	r4, [sp, #32]
   17d04:	add	r8, pc, r8
   17d08:	add	r8, r8, #24
   17d0c:	mov	r4, r8
   17d10:	mov	r8, ip
   17d14:	mov	r0, r4
   17d18:	bl	11250 <sem_wait@plt>
   17d1c:	cmn	r0, #1
   17d20:	bne	17d34 <_start@@Base+0x31b0>
   17d24:	bl	113f4 <__errno_location@plt>
   17d28:	ldr	r3, [r0]
   17d2c:	cmp	r3, #4
   17d30:	beq	17d14 <_start@@Base+0x3190>
   17d34:	mov	ip, r8
   17d38:	ldr	r4, [sp, #32]
   17d3c:	ldrb	r8, [sl]
   17d40:	mov	r1, sl
   17d44:	mov	r2, #0
   17d48:	mov	r3, #255	; 0xff
   17d4c:	b	17d6c <_start@@Base+0x31e8>
   17d50:	add	r2, r2, #1
   17d54:	cmp	r2, #32
   17d58:	beq	17e38 <_start@@Base+0x32b4>
   17d5c:	cmp	r2, #31
   17d60:	ldrb	r8, [r1, #1]!
   17d64:	moveq	r3, #254	; 0xfe
   17d68:	movne	r3, #255	; 0xff
   17d6c:	cmp	r8, r3
   17d70:	beq	17d50 <_start@@Base+0x31cc>
   17d74:	ldr	r0, [pc, #696]	; 18034 <_start@@Base+0x34b0>
   17d78:	add	r0, pc, r0
   17d7c:	ldr	r3, [r0, #48]	; 0x30
   17d80:	cmp	r3, #1
   17d84:	movls	r1, #0
   17d88:	bls	17db8 <_start@@Base+0x3234>
   17d8c:	ldr	r3, [r0, #3384]	; 0xd38
   17d90:	mov	r1, #2
   17d94:	str	r2, [sp]
   17d98:	add	r0, r0, #48	; 0x30
   17d9c:	ldr	r2, [pc, #660]	; 18038 <_start@@Base+0x34b4>
   17da0:	stmib	sp, {r4, r6, r7, r8}
   17da4:	add	r2, pc, r2
   17da8:	str	ip, [sp, #24]
   17dac:	bl	11238 <vcos_log_impl@plt>
   17db0:	ldr	ip, [sp, #24]
   17db4:	mov	r1, #0
   17db8:	mov	r2, #0
   17dbc:	b	17dcc <_start@@Base+0x3248>
   17dc0:	add	r2, r2, #1
   17dc4:	cmp	r2, #32
   17dc8:	beq	17e40 <_start@@Base+0x32bc>
   17dcc:	cmp	r2, #0
   17dd0:	ldrb	r8, [ip, r2]
   17dd4:	movne	r3, #255	; 0xff
   17dd8:	moveq	r3, #254	; 0xfe
   17ddc:	cmp	r8, r3
   17de0:	beq	17dc0 <_start@@Base+0x323c>
   17de4:	ldr	r0, [pc, #592]	; 1803c <_start@@Base+0x34b8>
   17de8:	add	r0, pc, r0
   17dec:	ldr	r3, [r0, #48]	; 0x30
   17df0:	cmp	r3, #1
   17df4:	bls	17cac <_start@@Base+0x3128>
   17df8:	ldr	r3, [r0, #3384]	; 0xd38
   17dfc:	mov	r1, #2
   17e00:	str	r2, [sp]
   17e04:	add	r0, r0, #48	; 0x30
   17e08:	ldr	r2, [pc, #560]	; 18040 <_start@@Base+0x34bc>
   17e0c:	stmib	sp, {r4, r6, r7, r8}
   17e10:	add	r2, pc, r2
   17e14:	bl	11238 <vcos_log_impl@plt>
   17e18:	b	17cac <_start@@Base+0x3128>
   17e1c:	ldr	r2, [pc, #544]	; 18044 <_start@@Base+0x34c0>
   17e20:	add	r0, r0, #48	; 0x30
   17e24:	mov	r1, #5
   17e28:	movw	r3, #1223	; 0x4c7
   17e2c:	add	r2, pc, r2
   17e30:	bl	11238 <vcos_log_impl@plt>
   17e34:	b	17bb0 <_start@@Base+0x302c>
   17e38:	mov	r1, #1
   17e3c:	b	17db8 <_start@@Base+0x3234>
   17e40:	cmp	r1, #0
   17e44:	beq	17cac <_start@@Base+0x3128>
   17e48:	cmp	r4, #0
   17e4c:	ble	17fb4 <_start@@Base+0x3430>
   17e50:	ldr	ip, [pc, #496]	; 18048 <_start@@Base+0x34c4>
   17e54:	mov	r3, #0
   17e58:	ldr	r2, [pc, #492]	; 1804c <_start@@Base+0x34c8>
   17e5c:	mov	r8, r3
   17e60:	add	ip, pc, ip
   17e64:	str	fp, [sp, #40]	; 0x28
   17e68:	mov	r1, #1
   17e6c:	mov	fp, r7
   17e70:	mov	r7, r6
   17e74:	mov	r6, ip
   17e78:	add	r2, pc, r2
   17e7c:	str	r5, [sp, #44]	; 0x2c
   17e80:	str	r2, [sp, #36]	; 0x24
   17e84:	add	r2, ip, #48	; 0x30
   17e88:	str	r2, [sp, #32]
   17e8c:	cmp	r8, r9
   17e90:	beq	17fd0 <_start@@Base+0x344c>
   17e94:	tst	r8, #31
   17e98:	ldrb	r5, [sl, #32]
   17e9c:	ubfxeq	r2, r8, #5, #8
   17ea0:	uxtbne	r2, r8
   17ea4:	subs	r5, r5, r2
   17ea8:	movne	r5, #1
   17eac:	cmp	r5, #0
   17eb0:	addne	r3, r3, #1
   17eb4:	bne	17f14 <_start@@Base+0x3390>
   17eb8:	cmp	r3, #0
   17ebc:	beq	17f14 <_start@@Base+0x3390>
   17ec0:	ldr	r2, [r6, #48]	; 0x30
   17ec4:	cmp	r2, #1
   17ec8:	movls	r3, r5
   17ecc:	movls	r1, r3
   17ed0:	bls	17f14 <_start@@Base+0x3390>
   17ed4:	rsb	r1, r3, r8
   17ed8:	sub	r2, r8, #1
   17edc:	ldr	r3, [r6, #3384]	; 0xd38
   17ee0:	str	r1, [sp]
   17ee4:	mov	r1, #2
   17ee8:	str	r2, [sp, #4]
   17eec:	str	r4, [sp, #8]
   17ef0:	str	r7, [sp, #12]
   17ef4:	str	fp, [sp, #16]
   17ef8:	ldrb	lr, [sl, #31]
   17efc:	ldr	r0, [sp, #32]
   17f00:	ldr	r2, [sp, #36]	; 0x24
   17f04:	str	lr, [sp, #20]
   17f08:	bl	11238 <vcos_log_impl@plt>
   17f0c:	mov	r3, r5
   17f10:	mov	r1, r5
   17f14:	add	r8, r8, #1
   17f18:	add	sl, sl, #1
   17f1c:	cmp	r8, r4
   17f20:	bne	17e8c <_start@@Base+0x3308>
   17f24:	cmp	r3, #0
   17f28:	mov	r6, r7
   17f2c:	ldr	r5, [sp, #44]	; 0x2c
   17f30:	mov	r7, fp
   17f34:	ldr	fp, [sp, #40]	; 0x28
   17f38:	beq	17fac <_start@@Base+0x3428>
   17f3c:	ldr	r2, [pc, #268]	; 18050 <_start@@Base+0x34cc>
   17f40:	add	r2, pc, r2
   17f44:	ldr	r1, [r2, #48]	; 0x30
   17f48:	cmp	r1, #1
   17f4c:	bls	17cac <_start@@Base+0x3128>
   17f50:	rsb	r3, r3, r8
   17f54:	str	r8, [sp, #8]
   17f58:	stm	sp, {r3, r9}
   17f5c:	add	r0, r2, #48	; 0x30
   17f60:	str	r6, [sp, #12]
   17f64:	mov	r1, #2
   17f68:	str	r7, [sp, #16]
   17f6c:	ldrb	ip, [fp, r9]
   17f70:	ldr	r3, [r2, #3384]	; 0xd38
   17f74:	ldr	r2, [pc, #216]	; 18054 <_start@@Base+0x34d0>
   17f78:	str	ip, [sp, #20]
   17f7c:	add	r2, pc, r2
   17f80:	bl	11238 <vcos_log_impl@plt>
   17f84:	b	17cac <_start@@Base+0x3128>
   17f88:	ldr	r2, [pc, #200]	; 18058 <_start@@Base+0x34d4>
   17f8c:	add	r0, r0, #48	; 0x30
   17f90:	mov	r1, #5
   17f94:	movw	r3, #1247	; 0x4df
   17f98:	add	r2, pc, r2
   17f9c:	str	ip, [sp, #24]
   17fa0:	bl	11238 <vcos_log_impl@plt>
   17fa4:	ldr	ip, [sp, #24]
   17fa8:	b	17cfc <_start@@Base+0x3178>
   17fac:	cmp	r1, #0
   17fb0:	beq	17cac <_start@@Base+0x3128>
   17fb4:	ldr	r3, [pc, #160]	; 1805c <_start@@Base+0x34d8>
   17fb8:	add	r3, pc, r3
   17fbc:	ldr	r3, [r3, #3384]	; 0xd38
   17fc0:	b	17a5c <_start@@Base+0x2ed8>
   17fc4:	mov	r2, #0
   17fc8:	b	17c48 <_start@@Base+0x30c4>
   17fcc:	bl	11304 <__stack_chk_fail@plt>
   17fd0:	ldr	r2, [sp, #40]	; 0x28
   17fd4:	ldrb	r5, [r2, r8]
   17fd8:	adds	r5, r5, #0
   17fdc:	movne	r5, #1
   17fe0:	b	17eac <_start@@Base+0x3328>
   17fe4:	strdeq	r4, [r1], -r8
   17fe8:	strdeq	r0, [r0], -r4
   17fec:	andeq	r4, r1, ip, lsr r7
   17ff0:			; <UNDEFINED> instruction: 0x000146bc
   17ff4:	andeq	r4, r1, ip, ror #13
   17ff8:	andeq	r1, r0, r8, asr r8
   17ffc:	andeq	r1, r0, ip, lsl r8
   18000:	andeq	r0, r0, r0, lsr sl
   18004:	andeq	r1, r0, ip, ror r5
   18008:	andeq	r1, r0, r8, asr #11
   1800c:	andeq	r1, r0, r4, lsr r8
   18010:	andeq	r4, r1, r8, lsl #12
   18014:			; <UNDEFINED> instruction: 0x000145b4
   18018:	andeq	sl, r1, r4, lsl #11
   1801c:	ldrdeq	r4, [r1], -r0
   18020:	andeq	r1, r0, r0, lsr #15
   18024:	muleq	r1, ip, r4
   18028:	ldrdeq	r1, [r0], -r4
   1802c:	andeq	r4, r1, r8, ror #8
   18030:	andeq	r4, r1, r0, asr r4
   18034:	ldrdeq	r4, [r1], -ip
   18038:	andeq	r1, r0, r0, asr #14
   1803c:	andeq	r4, r1, ip, ror #6
   18040:	andeq	r1, r0, r4, lsr #14
   18044:	andeq	r1, r0, ip, asr #11
   18048:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1804c:	andeq	r1, r0, ip, lsl #14
   18050:	andeq	r4, r1, r4, lsl r2
   18054:	andeq	r1, r0, r8, lsl #12
   18058:	strdeq	r1, [r0], -ip
   1805c:	muleq	r1, ip, r1
   18060:	subs	r2, r1, #1
   18064:	bxeq	lr
   18068:	bcc	18240 <_start@@Base+0x36bc>
   1806c:	cmp	r0, r1
   18070:	bls	18224 <_start@@Base+0x36a0>
   18074:	tst	r1, r2
   18078:	beq	18230 <_start@@Base+0x36ac>
   1807c:	clz	r3, r0
   18080:	clz	r2, r1
   18084:	sub	r3, r2, r3
   18088:	rsbs	r3, r3, #31
   1808c:	addne	r3, r3, r3, lsl #1
   18090:	mov	r2, #0
   18094:	addne	pc, pc, r3, lsl #2
   18098:	nop	{0}
   1809c:	cmp	r0, r1, lsl #31
   180a0:	adc	r2, r2, r2
   180a4:	subcs	r0, r0, r1, lsl #31
   180a8:	cmp	r0, r1, lsl #30
   180ac:	adc	r2, r2, r2
   180b0:	subcs	r0, r0, r1, lsl #30
   180b4:	cmp	r0, r1, lsl #29
   180b8:	adc	r2, r2, r2
   180bc:	subcs	r0, r0, r1, lsl #29
   180c0:	cmp	r0, r1, lsl #28
   180c4:	adc	r2, r2, r2
   180c8:	subcs	r0, r0, r1, lsl #28
   180cc:	cmp	r0, r1, lsl #27
   180d0:	adc	r2, r2, r2
   180d4:	subcs	r0, r0, r1, lsl #27
   180d8:	cmp	r0, r1, lsl #26
   180dc:	adc	r2, r2, r2
   180e0:	subcs	r0, r0, r1, lsl #26
   180e4:	cmp	r0, r1, lsl #25
   180e8:	adc	r2, r2, r2
   180ec:	subcs	r0, r0, r1, lsl #25
   180f0:	cmp	r0, r1, lsl #24
   180f4:	adc	r2, r2, r2
   180f8:	subcs	r0, r0, r1, lsl #24
   180fc:	cmp	r0, r1, lsl #23
   18100:	adc	r2, r2, r2
   18104:	subcs	r0, r0, r1, lsl #23
   18108:	cmp	r0, r1, lsl #22
   1810c:	adc	r2, r2, r2
   18110:	subcs	r0, r0, r1, lsl #22
   18114:	cmp	r0, r1, lsl #21
   18118:	adc	r2, r2, r2
   1811c:	subcs	r0, r0, r1, lsl #21
   18120:	cmp	r0, r1, lsl #20
   18124:	adc	r2, r2, r2
   18128:	subcs	r0, r0, r1, lsl #20
   1812c:	cmp	r0, r1, lsl #19
   18130:	adc	r2, r2, r2
   18134:	subcs	r0, r0, r1, lsl #19
   18138:	cmp	r0, r1, lsl #18
   1813c:	adc	r2, r2, r2
   18140:	subcs	r0, r0, r1, lsl #18
   18144:	cmp	r0, r1, lsl #17
   18148:	adc	r2, r2, r2
   1814c:	subcs	r0, r0, r1, lsl #17
   18150:	cmp	r0, r1, lsl #16
   18154:	adc	r2, r2, r2
   18158:	subcs	r0, r0, r1, lsl #16
   1815c:	cmp	r0, r1, lsl #15
   18160:	adc	r2, r2, r2
   18164:	subcs	r0, r0, r1, lsl #15
   18168:	cmp	r0, r1, lsl #14
   1816c:	adc	r2, r2, r2
   18170:	subcs	r0, r0, r1, lsl #14
   18174:	cmp	r0, r1, lsl #13
   18178:	adc	r2, r2, r2
   1817c:	subcs	r0, r0, r1, lsl #13
   18180:	cmp	r0, r1, lsl #12
   18184:	adc	r2, r2, r2
   18188:	subcs	r0, r0, r1, lsl #12
   1818c:	cmp	r0, r1, lsl #11
   18190:	adc	r2, r2, r2
   18194:	subcs	r0, r0, r1, lsl #11
   18198:	cmp	r0, r1, lsl #10
   1819c:	adc	r2, r2, r2
   181a0:	subcs	r0, r0, r1, lsl #10
   181a4:	cmp	r0, r1, lsl #9
   181a8:	adc	r2, r2, r2
   181ac:	subcs	r0, r0, r1, lsl #9
   181b0:	cmp	r0, r1, lsl #8
   181b4:	adc	r2, r2, r2
   181b8:	subcs	r0, r0, r1, lsl #8
   181bc:	cmp	r0, r1, lsl #7
   181c0:	adc	r2, r2, r2
   181c4:	subcs	r0, r0, r1, lsl #7
   181c8:	cmp	r0, r1, lsl #6
   181cc:	adc	r2, r2, r2
   181d0:	subcs	r0, r0, r1, lsl #6
   181d4:	cmp	r0, r1, lsl #5
   181d8:	adc	r2, r2, r2
   181dc:	subcs	r0, r0, r1, lsl #5
   181e0:	cmp	r0, r1, lsl #4
   181e4:	adc	r2, r2, r2
   181e8:	subcs	r0, r0, r1, lsl #4
   181ec:	cmp	r0, r1, lsl #3
   181f0:	adc	r2, r2, r2
   181f4:	subcs	r0, r0, r1, lsl #3
   181f8:	cmp	r0, r1, lsl #2
   181fc:	adc	r2, r2, r2
   18200:	subcs	r0, r0, r1, lsl #2
   18204:	cmp	r0, r1, lsl #1
   18208:	adc	r2, r2, r2
   1820c:	subcs	r0, r0, r1, lsl #1
   18210:	cmp	r0, r1
   18214:	adc	r2, r2, r2
   18218:	subcs	r0, r0, r1
   1821c:	mov	r0, r2
   18220:	bx	lr
   18224:	moveq	r0, #1
   18228:	movne	r0, #0
   1822c:	bx	lr
   18230:	clz	r2, r1
   18234:	rsb	r2, r2, #31
   18238:	lsr	r0, r0, r2
   1823c:	bx	lr
   18240:	cmp	r0, #0
   18244:	mvnne	r0, #0
   18248:	b	184ac <_start@@Base+0x3928>
   1824c:	cmp	r1, #0
   18250:	beq	18240 <_start@@Base+0x36bc>
   18254:	push	{r0, r1, lr}
   18258:	bl	18060 <_start@@Base+0x34dc>
   1825c:	pop	{r1, r2, lr}
   18260:	mul	r3, r2, r0
   18264:	sub	r1, r1, r3
   18268:	bx	lr
   1826c:	cmp	r1, #0
   18270:	beq	1847c <_start@@Base+0x38f8>
   18274:	eor	ip, r0, r1
   18278:	rsbmi	r1, r1, #0
   1827c:	subs	r2, r1, #1
   18280:	beq	18448 <_start@@Base+0x38c4>
   18284:	movs	r3, r0
   18288:	rsbmi	r3, r0, #0
   1828c:	cmp	r3, r1
   18290:	bls	18454 <_start@@Base+0x38d0>
   18294:	tst	r1, r2
   18298:	beq	18464 <_start@@Base+0x38e0>
   1829c:	clz	r2, r3
   182a0:	clz	r0, r1
   182a4:	sub	r2, r0, r2
   182a8:	rsbs	r2, r2, #31
   182ac:	addne	r2, r2, r2, lsl #1
   182b0:	mov	r0, #0
   182b4:	addne	pc, pc, r2, lsl #2
   182b8:	nop	{0}
   182bc:	cmp	r3, r1, lsl #31
   182c0:	adc	r0, r0, r0
   182c4:	subcs	r3, r3, r1, lsl #31
   182c8:	cmp	r3, r1, lsl #30
   182cc:	adc	r0, r0, r0
   182d0:	subcs	r3, r3, r1, lsl #30
   182d4:	cmp	r3, r1, lsl #29
   182d8:	adc	r0, r0, r0
   182dc:	subcs	r3, r3, r1, lsl #29
   182e0:	cmp	r3, r1, lsl #28
   182e4:	adc	r0, r0, r0
   182e8:	subcs	r3, r3, r1, lsl #28
   182ec:	cmp	r3, r1, lsl #27
   182f0:	adc	r0, r0, r0
   182f4:	subcs	r3, r3, r1, lsl #27
   182f8:	cmp	r3, r1, lsl #26
   182fc:	adc	r0, r0, r0
   18300:	subcs	r3, r3, r1, lsl #26
   18304:	cmp	r3, r1, lsl #25
   18308:	adc	r0, r0, r0
   1830c:	subcs	r3, r3, r1, lsl #25
   18310:	cmp	r3, r1, lsl #24
   18314:	adc	r0, r0, r0
   18318:	subcs	r3, r3, r1, lsl #24
   1831c:	cmp	r3, r1, lsl #23
   18320:	adc	r0, r0, r0
   18324:	subcs	r3, r3, r1, lsl #23
   18328:	cmp	r3, r1, lsl #22
   1832c:	adc	r0, r0, r0
   18330:	subcs	r3, r3, r1, lsl #22
   18334:	cmp	r3, r1, lsl #21
   18338:	adc	r0, r0, r0
   1833c:	subcs	r3, r3, r1, lsl #21
   18340:	cmp	r3, r1, lsl #20
   18344:	adc	r0, r0, r0
   18348:	subcs	r3, r3, r1, lsl #20
   1834c:	cmp	r3, r1, lsl #19
   18350:	adc	r0, r0, r0
   18354:	subcs	r3, r3, r1, lsl #19
   18358:	cmp	r3, r1, lsl #18
   1835c:	adc	r0, r0, r0
   18360:	subcs	r3, r3, r1, lsl #18
   18364:	cmp	r3, r1, lsl #17
   18368:	adc	r0, r0, r0
   1836c:	subcs	r3, r3, r1, lsl #17
   18370:	cmp	r3, r1, lsl #16
   18374:	adc	r0, r0, r0
   18378:	subcs	r3, r3, r1, lsl #16
   1837c:	cmp	r3, r1, lsl #15
   18380:	adc	r0, r0, r0
   18384:	subcs	r3, r3, r1, lsl #15
   18388:	cmp	r3, r1, lsl #14
   1838c:	adc	r0, r0, r0
   18390:	subcs	r3, r3, r1, lsl #14
   18394:	cmp	r3, r1, lsl #13
   18398:	adc	r0, r0, r0
   1839c:	subcs	r3, r3, r1, lsl #13
   183a0:	cmp	r3, r1, lsl #12
   183a4:	adc	r0, r0, r0
   183a8:	subcs	r3, r3, r1, lsl #12
   183ac:	cmp	r3, r1, lsl #11
   183b0:	adc	r0, r0, r0
   183b4:	subcs	r3, r3, r1, lsl #11
   183b8:	cmp	r3, r1, lsl #10
   183bc:	adc	r0, r0, r0
   183c0:	subcs	r3, r3, r1, lsl #10
   183c4:	cmp	r3, r1, lsl #9
   183c8:	adc	r0, r0, r0
   183cc:	subcs	r3, r3, r1, lsl #9
   183d0:	cmp	r3, r1, lsl #8
   183d4:	adc	r0, r0, r0
   183d8:	subcs	r3, r3, r1, lsl #8
   183dc:	cmp	r3, r1, lsl #7
   183e0:	adc	r0, r0, r0
   183e4:	subcs	r3, r3, r1, lsl #7
   183e8:	cmp	r3, r1, lsl #6
   183ec:	adc	r0, r0, r0
   183f0:	subcs	r3, r3, r1, lsl #6
   183f4:	cmp	r3, r1, lsl #5
   183f8:	adc	r0, r0, r0
   183fc:	subcs	r3, r3, r1, lsl #5
   18400:	cmp	r3, r1, lsl #4
   18404:	adc	r0, r0, r0
   18408:	subcs	r3, r3, r1, lsl #4
   1840c:	cmp	r3, r1, lsl #3
   18410:	adc	r0, r0, r0
   18414:	subcs	r3, r3, r1, lsl #3
   18418:	cmp	r3, r1, lsl #2
   1841c:	adc	r0, r0, r0
   18420:	subcs	r3, r3, r1, lsl #2
   18424:	cmp	r3, r1, lsl #1
   18428:	adc	r0, r0, r0
   1842c:	subcs	r3, r3, r1, lsl #1
   18430:	cmp	r3, r1
   18434:	adc	r0, r0, r0
   18438:	subcs	r3, r3, r1
   1843c:	cmp	ip, #0
   18440:	rsbmi	r0, r0, #0
   18444:	bx	lr
   18448:	teq	ip, r0
   1844c:	rsbmi	r0, r0, #0
   18450:	bx	lr
   18454:	movcc	r0, #0
   18458:	asreq	r0, ip, #31
   1845c:	orreq	r0, r0, #1
   18460:	bx	lr
   18464:	clz	r2, r1
   18468:	rsb	r2, r2, #31
   1846c:	cmp	ip, #0
   18470:	lsr	r0, r3, r2
   18474:	rsbmi	r0, r0, #0
   18478:	bx	lr
   1847c:	cmp	r0, #0
   18480:	mvngt	r0, #-2147483648	; 0x80000000
   18484:	movlt	r0, #-2147483648	; 0x80000000
   18488:	b	184ac <_start@@Base+0x3928>
   1848c:	cmp	r1, #0
   18490:	beq	1847c <_start@@Base+0x38f8>
   18494:	push	{r0, r1, lr}
   18498:	bl	18274 <_start@@Base+0x36f0>
   1849c:	pop	{r1, r2, lr}
   184a0:	mul	r3, r2, r0
   184a4:	sub	r1, r1, r3
   184a8:	bx	lr
   184ac:	push	{r1, lr}
   184b0:	mov	r0, #8
   184b4:	bl	11244 <raise@plt>
   184b8:	pop	{r1, pc}

000184bc <__libc_csu_init@@Base>:
   184bc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   184c0:	mov	r7, r0
   184c4:	ldr	r6, [pc, #76]	; 18518 <__libc_csu_init@@Base+0x5c>
   184c8:	mov	r8, r1
   184cc:	ldr	r5, [pc, #72]	; 1851c <__libc_csu_init@@Base+0x60>
   184d0:	mov	r9, r2
   184d4:	add	r6, pc, r6
   184d8:	bl	1120c <_init@@Base>
   184dc:	add	r5, pc, r5
   184e0:	rsb	r6, r5, r6
   184e4:	asrs	r6, r6, #2
   184e8:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   184ec:	sub	r5, r5, #4
   184f0:	mov	r4, #0
   184f4:	add	r4, r4, #1
   184f8:	ldr	r3, [r5, #4]!
   184fc:	mov	r0, r7
   18500:	mov	r1, r8
   18504:	mov	r2, r9
   18508:	blx	r3
   1850c:	cmp	r4, r6
   18510:	bne	184f4 <__libc_csu_init@@Base+0x38>
   18514:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   18518:	strdeq	r3, [r1], -r4
   1851c:	andeq	r3, r1, r8, ror #19

00018520 <__libc_csu_fini@@Base>:
   18520:	bx	lr

Disassembly of section .fini:

00018524 <_fini@@Base>:
   18524:	push	{r3, lr}
   18528:	pop	{r3, pc}
