#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Jul 31 11:08:20 2020
# Process ID: 203456
# Current directory: /home/dewei/Documents/VCU108_ibert/managed_ip_project/managed_ip_project.runs/ibert_ultrascale_gty_0_synth_1
# Command line: vivado -log ibert_ultrascale_gty_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ibert_ultrascale_gty_0.tcl
# Log file: /home/dewei/Documents/VCU108_ibert/managed_ip_project/managed_ip_project.runs/ibert_ultrascale_gty_0_synth_1/ibert_ultrascale_gty_0.vds
# Journal file: /home/dewei/Documents/VCU108_ibert/managed_ip_project/managed_ip_project.runs/ibert_ultrascale_gty_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ibert_ultrascale_gty_0.tcl -notrace
Command: synth_design -top ibert_ultrascale_gty_0 -part xcvu095-ffva2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 203573 
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:1631]
WARNING: [Synth 8-2292] literal value truncated to fit in 3 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:1645]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:1646]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:1647]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:1648]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:1653]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:1679]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:10802]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:10816]
WARNING: [Synth 8-2292] literal value truncated to fit in 6 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:10821]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:10842]
WARNING: [Synth 8-2292] literal value truncated to fit in 3 bits [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/ibert_ultrascale_gty_v1_3_syn_rfs.v:10858]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2277.914 ; gain = 201.625 ; free physical = 7540 ; free virtual = 22695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ibert_ultrascale_gty_0' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:67]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_synchronizer' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_synchronizer' (7#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_bit_synchronizer' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_bit_synchronizer' (8#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_reset_inv_synchronizer' (9#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset' (10#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (57#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (60#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13844]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (61#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13844]
INFO: [Synth 8-6157] synthesizing module 'GTYE3_CHANNEL' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:22089]
INFO: [Synth 8-6155] done synthesizing module 'GTYE3_CHANNEL' (62#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:22089]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831' bound to instance 'POR_FF_I' of component 'FDS' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (110#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (111#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831' bound to instance 'POR_FF_I' of component 'FDS' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (111#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:427]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:222]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' (112#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (113#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (114#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:427]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (114#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:286]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:555]
INFO: [Synth 8-5534] Detected attribute (* keep = "SOFT" *) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:569]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:597]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_pselect_mask' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_pselect_mask' (117#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:628]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_pselect_mask__parameterized0' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_pselect_mask__parameterized0' (117#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:92' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:760]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:284]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:729]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (118#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:744]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:759]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:774]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:804]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (119#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:834]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:864]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:894]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:913]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (120#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:925]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:937]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:949]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:964]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (121#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:979]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:994]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:1009]
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:91' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:1050]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:126]
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (122#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (123#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (124#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:286]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1251]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (127#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1251]
INFO: [Synth 8-6157] synthesizing module 'GTYE3_COMMON' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:23224]
INFO: [Synth 8-6155] done synthesizing module 'GTYE3_COMMON' (130#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:23224]
WARNING: [Synth 8-7023] instance 'inst' of module 'ibert_ultrascale_gty_v1_3_3_ibert_ultrascale_gty' has 411 connections declared, but only 43 given [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:1212]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:125]
WARNING: [Synth 8-3848] Net sl_iport1 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:126]
WARNING: [Synth 8-3848] Net sl_iport2 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:127]
WARNING: [Synth 8-3848] Net sl_iport3 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:128]
WARNING: [Synth 8-3848] Net sl_iport4 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:129]
WARNING: [Synth 8-3848] Net sl_iport5 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:130]
WARNING: [Synth 8-3848] Net sl_iport6 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:131]
WARNING: [Synth 8-3848] Net sl_iport7 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:132]
WARNING: [Synth 8-3848] Net sl_iport8 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:133]
WARNING: [Synth 8-3848] Net sl_iport9 in module/entity ibert_ultrascale_gty_0 does not have driver. [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:134]
INFO: [Synth 8-6155] done synthesizing module 'ibert_ultrascale_gty_0' (134#1) [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.v:67]
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design wr_handshaking_flags has unconnected port WR_ACK
WARNING: [Synth 8-3331] design wr_handshaking_flags has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_handshaking_flags has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port SRST
WARNING: [Synth 8-3331] design rd_handshaking_flags has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design dmem has unconnected port SRST
WARNING: [Synth 8-3331] design memory has unconnected port RAM_REGOUT_EN
WARNING: [Synth 8-3331] design memory has unconnected port FAB_REGOUT_EN
WARNING: [Synth 8-3331] design memory has unconnected port SFT_RST
WARNING: [Synth 8-3331] design memory has unconnected port SRST
WARNING: [Synth 8-3331] design memory has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design memory has unconnected port SLEEP
WARNING: [Synth 8-3331] design memory has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design memory has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design input_blk has unconnected port CLK
WARNING: [Synth 8-3331] design input_blk has unconnected port INT_CLK
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2589.758 ; gain = 513.469 ; free physical = 7515 ; free virtual = 22666
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2589.758 ; gain = 513.469 ; free physical = 7552 ; free virtual = 22702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2589.758 ; gain = 513.469 ; free physical = 7552 ; free virtual = 22702
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2589.758 ; gain = 0.000 ; free physical = 7448 ; free virtual = 22605
INFO: [Netlist 29-17] Analyzing 904 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/ibert_ultrascale_gty_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ibert_ultrascale_gty_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ibert_ultrascale_gty_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/sw_mcs_all.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/sw_mcs_all.xdc] for cell 'inst'
Parsing XDC File [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/attributes.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/attributes.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dewei/Documents/VCU108_ibert/ibert_ultrascale_gty_0/synth/attributes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ibert_ultrascale_gty_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ibert_ultrascale_gty_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dewei/Documents/VCU108_ibert/managed_ip_project/managed_ip_project.runs/ibert_ultrascale_gty_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dewei/Documents/VCU108_ibert/managed_ip_project/managed_ip_project.runs/ibert_ultrascale_gty_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2765.539 ; gain = 0.000 ; free physical = 7254 ; free virtual = 22405
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 742 instances were transformed.
  BUFG => BUFGCE: 8 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  FD => FDRE: 64 instances
  FDE => FDRE: 92 instances
  FDR => FDRE: 66 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  FDS => FDSE: 10 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 162 instances
  MULT_AND => LUT2: 6 instances
  MUXCY_L => MUXCY: 148 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAMB36E1 => RAMB36E2: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2784.383 ; gain = 18.844 ; free physical = 7259 ; free virtual = 22410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7520 ; free virtual = 22685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffva2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7520 ; free virtual = 22684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/dewei/Documents/VCU108_ibert/managed_ip_project/managed_ip_project.runs/ibert_ultrascale_gty_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:10 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7521 ; free virtual = 22679
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ibert_lib_v1_0_7_rxcdr_reset'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs:/myram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_7_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                               00 |                               00
         ASSERT_CDRRESET |                               01 |                               01
                    WAIT |                               10 |                               10
        WAIT_RXRESETDONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ibert_lib_v1_0_7_rxcdr_reset'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized0:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized0:/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized1:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized1:/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized2:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized2:/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized3:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized3:/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized4:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized4:/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized5:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized5:/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized6:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gty_v1_3_3_gtye3_channel_regs__parameterized6:/myram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7501 ; free virtual = 22669
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                        |Replication |Instances |
+------+---------------------------------------------------------------------+------------+----------+
|1     |ibert_lib_v1_0_7_pattern_handler                                     |           8|      7287|
|2     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__GC0                 |           1|      8632|
|3     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized0__GC0 |           1|      8632|
|4     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized1__GC0 |           1|      8632|
|5     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized2__GC0 |           1|      8632|
|6     |ibert_ultrascale_gty_v1_3_3_gtye3_quad__GC0                          |           1|      9844|
|7     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized3__GC0 |           1|      8632|
|8     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized4__GC0 |           1|      8632|
|9     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized5__GC0 |           1|      8632|
|10    |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized6__GC0 |           1|      8632|
|11    |ibert_ultrascale_gty_v1_3_3_gtye3_quad__parameterized0__GC0          |           1|      9844|
+------+---------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[0].u_q /\CH[1].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[0].u_q /\CH[1].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[0].u_q /\CH[2].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[0].u_q /\CH[2].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[0].u_q /\CH[3].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[0].u_q /\CH[3].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[1].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[1].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[1].u_q /\CH[1].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[1].u_q /\CH[1].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[1].u_q /\CH[2].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[1].u_q /\CH[2].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[1].u_q /\CH[3].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[1].u_q /\CH[3].u_ch /i_5057_0/U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/seed_r_reg[0]' (FD) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/seed_r_reg'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[60]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[40]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[60]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[79]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[59]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[79]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[63]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[43]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[63]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[61]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[41]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[61]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[62]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[42]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[62]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[69]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[49]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[69]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[67]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[47]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[67]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[68]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[48]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[68]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[66]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[46]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[66]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[64]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[44]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[64]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[65]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[45]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[65]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[72]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[52]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[72]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[70]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[50]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[70]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[71]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[51]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[71]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[78]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[78]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[76]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[76]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[56]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[76]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[74]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[77]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[77]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[75]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[75]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[55]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[75]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[73]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[73]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[53]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[73]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[59]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[74]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[54]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[74]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[40]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[40]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[59]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[39]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[59]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[43]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[43]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[41]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[41]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[42]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[42]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[49]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[49]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[47]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[47]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[48]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[48]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[46]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[46]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[44]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[44]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[45]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[45]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[52]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[32]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[52]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[50]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[50]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[51]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[51]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[58]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[58]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[56]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[56]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[36]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[56]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[54]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[57]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[57]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[55]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[55]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[35]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[55]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[53]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[53]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[33]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[53]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[39]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[54]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[34]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[54]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[20]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[20]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[39]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[39]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[23]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[23]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[21]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[21]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[22]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[22]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[29]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[29]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[27]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[27]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[28]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[28]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[26]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[26]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk2/data_o_reg[38]'
INFO: [Synth 8-3886] merging instance 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[24]' (FDE) to 'ibert_lib_v1_0_7_pattern_handler:/chk80.patchk80/patgen_rx/pattern_clk20/div10.data_o_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ibert_lib_v1_0_7_pattern_handler:/\gen80.patgen80/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ibert_lib_v1_0_7_pattern_handler:/\gen80.patgen80/seed_r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ibert_lib_v1_0_7_pattern_handler:/\gen80.patgen80/seed_r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ibert_lib_v1_0_7_pattern_handler:/\gen80.patgen80/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ibert_lib_v1_0_7_pattern_handler:/\gen80.patgen80/pattern_clk20/div10.data_o_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ibert_lib_v1_0_7_pattern_handler:/\gen80.patgen80/pattern_clk2/data_o_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ibert_lib_v1_0_7_pattern_handler:/\gen80.patgen80/pattern_clk20/div10.data_o_reg[79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ibert_lib_v1_0_7_pattern_handler:/\gen80.patgen80/pattern_clk2/data_o_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_460/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_424/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_467/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_460/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_424/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_467/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_460/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_431/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_467/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_460/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_41f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_41e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_438/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_431/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_467/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_460/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_41f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_442/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_438/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_431/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_467/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_460/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_41f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_41e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_454/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_442/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_438/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_431/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_467/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_460/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_45a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_459/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_458/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_41e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_457/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_456/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\QUAD[0].u_q /\CH[0].u_ch /i_5057_0/U_CHANNEL_REGS/\reg_455/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[16].PC_Bit_I/PC_EX_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native) is unused and will be removed from module ibert_ultrascale_gty_v1_3_3_gtye3_common_slave__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:15 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7386 ; free virtual = 22591
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                        |Replication |Instances |
+------+---------------------------------------------------------------------+------------+----------+
|1     |ibert_lib_v1_0_7_pattern_handler                                     |           8|      8452|
|2     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__GC0                 |           1|      6000|
|3     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized0__GC0 |           1|      6000|
|4     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized1__GC0 |           1|      6000|
|5     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized2__GC0 |           1|      6000|
|6     |ibert_ultrascale_gty_v1_3_3_gtye3_quad__GC0                          |           1|      3908|
|7     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized3__GC0 |           1|      6000|
|8     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized4__GC0 |           1|      6000|
|9     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized5__GC0 |           1|      6000|
|10    |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized6__GC0 |           1|      5891|
|11    |ibert_ultrascale_gty_v1_3_3_gtye3_quad__parameterized0__GC0          |           1|      3908|
+------+---------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:47 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7169 ; free virtual = 22374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:50 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7152 ; free virtual = 22357
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                        |Replication |Instances |
+------+---------------------------------------------------------------------+------------+----------+
|1     |ibert_lib_v1_0_7_pattern_handler                                     |           8|      8452|
|2     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__GC0                 |           1|      6000|
|3     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized0__GC0 |           1|      6000|
|4     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized1__GC0 |           1|      6000|
|5     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized2__GC0 |           1|      6000|
|6     |ibert_ultrascale_gty_v1_3_3_gtye3_quad__GC0                          |           1|      3908|
|7     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized3__GC0 |           1|      6000|
|8     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized4__GC0 |           1|      6000|
|9     |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized5__GC0 |           1|      6000|
|10    |ibert_ultrascale_gty_v1_3_3_gtye3_channel_slave__parameterized6__GC0 |           1|      5891|
|11    |ibert_ultrascale_gty_v1_3_3_gtye3_quad__parameterized0__GC0          |           1|      3908|
+------+---------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:03:07 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7135 ; free virtual = 22340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin txdata40_i_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rxdata40_i_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:gtrefclkmonitor_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxdfestadaptdone_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxqpisenn_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxqpisenp_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:txgearboxready_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:txqpisenn_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:txqpisenp_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[9] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:41 ; elapsed = 00:03:12 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7133 ; free virtual = 22338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:03:12 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7125 ; free virtual = 22342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:03:15 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7107 ; free virtual = 22319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:03:15 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7107 ; free virtual = 22319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:46 ; elapsed = 00:03:18 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7092 ; free virtual = 22304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:18 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7092 ; free virtual = 22304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |DSP48E_bbox_0     |     1|
|2     |DSP48E_bbox_0__1  |     1|
|3     |DSP48E_bbox_0__10 |     1|
|4     |DSP48E_bbox_0__11 |     1|
|5     |DSP48E_bbox_0__12 |     1|
|6     |DSP48E_bbox_0__13 |     1|
|7     |DSP48E_bbox_0__14 |     1|
|8     |DSP48E_bbox_0__15 |     1|
|9     |DSP48E_bbox_0__2  |     1|
|10    |DSP48E_bbox_0__3  |     1|
|11    |DSP48E_bbox_0__4  |     1|
|12    |DSP48E_bbox_0__5  |     1|
|13    |DSP48E_bbox_0__6  |     1|
|14    |DSP48E_bbox_0__7  |     1|
|15    |DSP48E_bbox_0__8  |     1|
|16    |DSP48E_bbox_0__9  |     1|
|17    |BUFG              |     8|
|18    |BUFG_GT           |    32|
|19    |CARRY8            |   308|
|20    |GTYE3_CHANNEL     |     8|
|21    |GTYE3_COMMON      |     2|
|22    |LUT1              |  1032|
|23    |LUT2              |  3878|
|24    |LUT3              |  3044|
|25    |LUT4              |  4018|
|26    |LUT5              |  5661|
|27    |LUT6              |  8020|
|28    |LUT6_2            |   162|
|29    |MULT_AND          |     4|
|30    |MUXCY_L           |   142|
|31    |MUXF7             |  1057|
|32    |MUXF8             |   156|
|33    |RAM32M16          |    16|
|34    |RAM32X1D          |   128|
|35    |RAMB36E1          |    32|
|36    |RAMB36E2          |     8|
|37    |SRL16E            |   740|
|38    |XORCY             |    98|
|39    |FDCE              |   672|
|40    |FDE               |    64|
|41    |FDPE              |   488|
|42    |FDR               |     2|
|43    |FDRE              | 35634|
|44    |FDS               |    10|
|45    |FDSE              |   524|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:18 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7092 ; free virtual = 22304
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12228 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:03:02 . Memory (MB): peak = 2784.383 ; gain = 513.469 ; free physical = 7114 ; free virtual = 22326
Synthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:03:18 . Memory (MB): peak = 2784.383 ; gain = 708.094 ; free physical = 7114 ; free virtual = 22326
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2817.359 ; gain = 0.000 ; free physical = 7101 ; free virtual = 22316
INFO: [Netlist 29-17] Analyzing 2203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[0].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[0].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[1].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[1].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[2].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[2].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[3].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[3].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[0].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[0].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[1].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[1].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[2].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[2].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[3].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[1].u_q/CH[3].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr3_0
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2974.531 ; gain = 0.000 ; free physical = 7007 ; free virtual = 22219
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 464 instances were transformed.
  (CARRY4) => CARRY8: 22 instances
  BUFG => BUFGCE: 8 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 2 instances
  FDS => FDSE: 10 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 162 instances
  MULT_AND => LUT2: 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 16 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAMB36E1 => RAMB36E2: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
412 Infos, 323 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:08 ; elapsed = 00:03:50 . Memory (MB): peak = 2974.531 ; gain = 1461.926 ; free physical = 7191 ; free virtual = 22403
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2974.531 ; gain = 0.000 ; free physical = 7191 ; free virtual = 22403
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dewei/Documents/VCU108_ibert/managed_ip_project/managed_ip_project.runs/ibert_ultrascale_gty_0_synth_1/ibert_ultrascale_gty_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2998.543 ; gain = 24.012 ; free physical = 7173 ; free virtual = 22400
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ibert_ultrascale_gty_0, cache-ID = 395d4611cf619b9a
INFO: [Coretcl 2-1174] Renamed 3883 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2998.543 ; gain = 0.000 ; free physical = 7115 ; free virtual = 22401
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dewei/Documents/VCU108_ibert/managed_ip_project/managed_ip_project.runs/ibert_ultrascale_gty_0_synth_1/ibert_ultrascale_gty_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2998.543 ; gain = 0.000 ; free physical = 7123 ; free virtual = 22402
INFO: [runtcl-4] Executing : report_utilization -file ibert_ultrascale_gty_0_utilization_synth.rpt -pb ibert_ultrascale_gty_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 11:12:52 2020...
