<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1707885961" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/nexysa7fpga.dcp">
  <File Type="PA-TCL" Name="nexysa7fpga.tcl"/>
  <File Type="REPORTS-TCL" Name="nexysa7fpga_reports.tcl"/>
  <File Type="RDS-RDS" Name="nexysa7fpga.vds"/>
  <File Type="RDS-UTIL" Name="nexysa7fpga_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="nexysa7fpga_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="nexysa7fpga.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../PROJECT_1_DELIVERABLES/ece544w24_proj1_release_1_0/hdl/rgbPWM_r2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/embsys/embsys.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../PROJECT_1_DELIVERABLES/ece544w24_proj1_release_1_0/hdl/nexysa7fpga.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="nexysa7fpga"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../PROJECT_1_DELIVERABLES/ece544w24_proj1_release_1_0/constraints/nexysA7fpga.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/nexysa7fpga.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_PWM_Analyzer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_fit_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_nexys4io_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_PWM_Analyzer_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_PWM_Analyzer_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_rgbPWM_0_0"/>
</GenRun>
