{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580531115006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580531115011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 23:25:14 2020 " "Processing started: Fri Jan 31 23:25:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580531115011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580531115011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHIFT_REG -c SHIFT_REG " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHIFT_REG -c SHIFT_REG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580531115011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580531115502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580531115502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 5 5 " "Found 5 design units, including 5 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REG " "Found entity 1: SHIFT_REG" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531122401 ""} { "Info" "ISGN_ENTITY_NAME" "2 Arith_Shifter " "Found entity 2: Arith_Shifter" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531122401 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifterBit " "Found entity 3: shifterBit" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531122401 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531122401 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1 " "Found entity 5: mux2to1" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580531122401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580531122401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHIFT_REG " "Elaborating entity \"SHIFT_REG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580531122425 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] SHIFT_REG.v(5) " "Output port \"LEDR\[9..8\]\" at SHIFT_REG.v(5) has no driver" {  } { { "SHIFT_REG.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1580531122426 "|SHIFT_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arith_Shifter Arith_Shifter:a0 " "Elaborating entity \"Arith_Shifter\" for hierarchy \"Arith_Shifter:a0\"" {  } { { "SHIFT_REG.v" "a0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580531122439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterBit shifterBit:s0 " "Elaborating entity \"shifterBit\" for hierarchy \"shifterBit:s0\"" {  } { { "SHIFT_REG.v" "s0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580531122450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 shifterBit:s0\|mux2to1:m1 " "Elaborating entity \"mux2to1\" for hierarchy \"shifterBit:s0\|mux2to1:m1\"" {  } { { "SHIFT_REG.v" "m1" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580531122476 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 flipflop " "Node instance \"f0\" instantiates undefined entity \"flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1580531122564 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 flipflop " "Node instance \"f0\" instantiates undefined entity \"flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1580531122564 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 flipflop " "Node instance \"f0\" instantiates undefined entity \"flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1580531122564 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 flipflop " "Node instance \"f0\" instantiates undefined entity \"flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1580531122564 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 flipflop " "Node instance \"f0\" instantiates undefined entity \"flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1580531122565 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 flipflop " "Node instance \"f0\" instantiates undefined entity \"flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1580531122565 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 flipflop " "Node instance \"f0\" instantiates undefined entity \"flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1580531122565 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "f0 flipflop " "Node instance \"f0\" instantiates undefined entity \"flipflop\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "SHIFT_REG.v" "f0" { Text "C:/Users/Shantanu/Documents/Work/CSC258/4/Part_III/SHIFT_REG.v" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1580531122565 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580531122637 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 31 23:25:22 2020 " "Processing ended: Fri Jan 31 23:25:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580531122637 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580531122637 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580531122637 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580531122637 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580531123240 ""}
