// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "08/23/2020 10:30:10"

// 
// Device: Altera EP4CE15F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu_ctrl (
	clk,
	reset,
	creg_rd_addr,
	creg_rd_data,
	exe_mode,
	irq,
	int_detect,
	id_pc,
	mem_pc,
	mem_en,
	mem_br_flag,
	mem_ctrl_op,
	mem_dst_addr,
	mem_gpr_we_,
	mem_exp_code,
	mem_out,
	if_busy,
	ld_hazard,
	mem_busy,
	if_stall,
	id_stall,
	ex_stall,
	mem_stall,
	if_flush,
	id_flush,
	ex_flush,
	mem_flush,
	new_pc);
input 	clk;
input 	reset;
input 	[4:0] creg_rd_addr;
output 	[31:0] creg_rd_data;
output 	exe_mode;
input 	[7:0] irq;
output 	int_detect;
input 	[29:0] id_pc;
input 	[29:0] mem_pc;
input 	mem_en;
input 	mem_br_flag;
input 	[1:0] mem_ctrl_op;
input 	[5:0] mem_dst_addr;
input 	mem_gpr_we_;
input 	[2:0] mem_exp_code;
input 	[31:0] mem_out;
input 	if_busy;
input 	ld_hazard;
input 	mem_busy;
output 	if_stall;
output 	id_stall;
output 	ex_stall;
output 	mem_stall;
output 	if_flush;
output 	id_flush;
output 	ex_flush;
output 	mem_flush;
output 	[29:0] new_pc;

// Design Ports Information
// creg_rd_data[0]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[8]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[9]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[10]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[11]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[12]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[13]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[14]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[15]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[16]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[17]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[18]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[19]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[20]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[21]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[22]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[23]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[24]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[25]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[26]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[27]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[28]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[29]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[30]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_data[31]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exe_mode	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// int_detect	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_gpr_we_	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_stall	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_stall	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ex_stall	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_stall	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_flush	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_flush	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ex_flush	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_flush	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[2]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[5]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[7]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[8]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[9]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[10]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[11]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[12]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[13]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[14]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[15]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[16]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[17]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[18]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[19]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[20]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[21]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[22]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[23]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[24]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[25]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[26]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[27]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[28]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// new_pc[29]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// irq[0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_addr[1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_addr[2]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_addr[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_addr[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// creg_rd_addr[4]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// irq[1]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// irq[2]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[1]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// irq[3]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// irq[4]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[3]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// irq[5]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// irq[6]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// irq[7]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[7]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[8]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[9]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[10]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[12]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[13]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[14]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[15]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[16]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[17]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[18]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[19]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[20]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[21]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[22]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[23]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[24]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[25]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[26]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[27]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[28]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// id_pc[29]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// if_busy	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_busy	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ld_hazard	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_en	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_exp_code[0]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_exp_code[1]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_exp_code[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_ctrl_op[0]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_ctrl_op[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[2]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[3]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[4]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[5]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[8]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[9]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[10]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[11]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[12]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[13]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[14]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[15]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[16]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[17]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[18]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[19]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[20]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[21]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[22]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[23]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[24]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[25]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[26]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[27]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[28]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_pc[29]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[0]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dst_addr[0]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dst_addr[3]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dst_addr[4]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dst_addr[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dst_addr[5]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dst_addr[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[2]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[4]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[5]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[6]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[8]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[9]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[10]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[11]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[12]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[13]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[14]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[15]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[16]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[17]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[18]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[19]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[20]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[21]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[22]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[23]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[24]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[25]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[26]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[27]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[28]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[29]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[30]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[31]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_br_flag	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_ctrl_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \mem_gpr_we_~input_o ;
wire \creg_rd_data[0]~output_o ;
wire \creg_rd_data[1]~output_o ;
wire \creg_rd_data[2]~output_o ;
wire \creg_rd_data[3]~output_o ;
wire \creg_rd_data[4]~output_o ;
wire \creg_rd_data[5]~output_o ;
wire \creg_rd_data[6]~output_o ;
wire \creg_rd_data[7]~output_o ;
wire \creg_rd_data[8]~output_o ;
wire \creg_rd_data[9]~output_o ;
wire \creg_rd_data[10]~output_o ;
wire \creg_rd_data[11]~output_o ;
wire \creg_rd_data[12]~output_o ;
wire \creg_rd_data[13]~output_o ;
wire \creg_rd_data[14]~output_o ;
wire \creg_rd_data[15]~output_o ;
wire \creg_rd_data[16]~output_o ;
wire \creg_rd_data[17]~output_o ;
wire \creg_rd_data[18]~output_o ;
wire \creg_rd_data[19]~output_o ;
wire \creg_rd_data[20]~output_o ;
wire \creg_rd_data[21]~output_o ;
wire \creg_rd_data[22]~output_o ;
wire \creg_rd_data[23]~output_o ;
wire \creg_rd_data[24]~output_o ;
wire \creg_rd_data[25]~output_o ;
wire \creg_rd_data[26]~output_o ;
wire \creg_rd_data[27]~output_o ;
wire \creg_rd_data[28]~output_o ;
wire \creg_rd_data[29]~output_o ;
wire \creg_rd_data[30]~output_o ;
wire \creg_rd_data[31]~output_o ;
wire \exe_mode~output_o ;
wire \int_detect~output_o ;
wire \if_stall~output_o ;
wire \id_stall~output_o ;
wire \ex_stall~output_o ;
wire \mem_stall~output_o ;
wire \if_flush~output_o ;
wire \id_flush~output_o ;
wire \ex_flush~output_o ;
wire \mem_flush~output_o ;
wire \new_pc[0]~output_o ;
wire \new_pc[1]~output_o ;
wire \new_pc[2]~output_o ;
wire \new_pc[3]~output_o ;
wire \new_pc[4]~output_o ;
wire \new_pc[5]~output_o ;
wire \new_pc[6]~output_o ;
wire \new_pc[7]~output_o ;
wire \new_pc[8]~output_o ;
wire \new_pc[9]~output_o ;
wire \new_pc[10]~output_o ;
wire \new_pc[11]~output_o ;
wire \new_pc[12]~output_o ;
wire \new_pc[13]~output_o ;
wire \new_pc[14]~output_o ;
wire \new_pc[15]~output_o ;
wire \new_pc[16]~output_o ;
wire \new_pc[17]~output_o ;
wire \new_pc[18]~output_o ;
wire \new_pc[19]~output_o ;
wire \new_pc[20]~output_o ;
wire \new_pc[21]~output_o ;
wire \new_pc[22]~output_o ;
wire \new_pc[23]~output_o ;
wire \new_pc[24]~output_o ;
wire \new_pc[25]~output_o ;
wire \new_pc[26]~output_o ;
wire \new_pc[27]~output_o ;
wire \new_pc[28]~output_o ;
wire \new_pc[29]~output_o ;
wire \creg_rd_addr[2]~input_o ;
wire \creg_rd_addr[0]~input_o ;
wire \creg_rd_addr[1]~input_o ;
wire \Mux31~5_combout ;
wire \creg_rd_addr[4]~input_o ;
wire \creg_rd_addr[3]~input_o ;
wire \Mux31~6_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \mem_exp_code[2]~input_o ;
wire \mem_exp_code[0]~input_o ;
wire \mem_exp_code[1]~input_o ;
wire \Equal0~0_combout ;
wire \mem_out[0]~input_o ;
wire \mem_ctrl_op[0]~input_o ;
wire \mem_ctrl_op[1]~input_o ;
wire \Equal1~0_combout ;
wire \exe_mode~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \mem_dst_addr[1]~input_o ;
wire \mem_dst_addr[2]~input_o ;
wire \exe_mode~1_combout ;
wire \mem_dst_addr[0]~input_o ;
wire \mem_dst_addr[3]~input_o ;
wire \mem_dst_addr[4]~input_o ;
wire \exp_vector[0]~0_combout ;
wire \mem_dst_addr[5]~input_o ;
wire \exe_mode~2_combout ;
wire \if_busy~input_o ;
wire \mem_en~input_o ;
wire \mem_busy~input_o ;
wire \always3~0_combout ;
wire \exe_mode~3_combout ;
wire \exe_mode~reg0_q ;
wire \pre_exe_mode~0_combout ;
wire \exp_code[0]~0_combout ;
wire \pre_exe_mode~1_combout ;
wire \pre_exe_mode~q ;
wire \Mux31~0_combout ;
wire \exp_code~1_combout ;
wire \exp_code[0]~2_combout ;
wire \Mux31~1_combout ;
wire \Mux31~2_combout ;
wire \mask[0]~1_combout ;
wire \exp_vector[0]~2_combout ;
wire \exp_vector[0]~1_combout ;
wire \exp_vector[0]~3_combout ;
wire \mask[0]~0_combout ;
wire \Mux31~3_combout ;
wire \Mux31~4_combout ;
wire \irq[0]~input_o ;
wire \Mux31~7_combout ;
wire \mem_out[1]~input_o ;
wire \pre_int_en~0_combout ;
wire \pre_int_en~q ;
wire \int_en~0_combout ;
wire \int_en~q ;
wire \exp_code~3_combout ;
wire \Mux30~0_combout ;
wire \mask[1]~2_combout ;
wire \Mux30~1_combout ;
wire \Mux30~2_combout ;
wire \irq[1]~input_o ;
wire \Mux30~3_combout ;
wire \mem_out[2]~input_o ;
wire \exp_code~4_combout ;
wire \exp_vector[0]~4_combout ;
wire \Mux29~2_combout ;
wire \mask[2]~3_combout ;
wire \irq[2]~input_o ;
wire \Mux29~3_combout ;
wire \Mux29~0_combout ;
wire \mem_pc[0]~input_o ;
wire \epc~0_combout ;
wire \epc[0]~1_combout ;
wire \epc[0]~2_combout ;
wire \id_pc[0]~input_o ;
wire \Mux29~1_combout ;
wire \Mux29~4_combout ;
wire \mem_out[3]~input_o ;
wire \mem_pc[1]~input_o ;
wire \pre_pc[1]~feeder_combout ;
wire \epc~3_combout ;
wire \id_pc[1]~input_o ;
wire \Mux28~0_combout ;
wire \mem_br_flag~input_o ;
wire \br_flag~q ;
wire \dly_flag~0_combout ;
wire \dly_flag~q ;
wire \Mux28~1_combout ;
wire \mask[3]~4_combout ;
wire \irq[3]~input_o ;
wire \Mux28~2_combout ;
wire \Mux28~3_combout ;
wire \Mux27~0_combout ;
wire \mem_out[4]~input_o ;
wire \Mux27~1_combout ;
wire \mask[4]~5_combout ;
wire \id_pc[2]~input_o ;
wire \mem_pc[2]~input_o ;
wire \pre_pc[2]~feeder_combout ;
wire \epc~4_combout ;
wire \Mux27~2_combout ;
wire \irq[4]~input_o ;
wire \Mux27~3_combout ;
wire \Mux27~4_combout ;
wire \mem_out[5]~input_o ;
wire \mem_pc[3]~input_o ;
wire \pre_pc[3]~feeder_combout ;
wire \epc~5_combout ;
wire \id_pc[3]~input_o ;
wire \Mux26~0_combout ;
wire \mask[5]~6_combout ;
wire \irq[5]~input_o ;
wire \Mux26~1_combout ;
wire \Mux26~2_combout ;
wire \irq[6]~input_o ;
wire \mem_out[6]~input_o ;
wire \mask[6]~7_combout ;
wire \mem_pc[4]~input_o ;
wire \pre_pc[4]~feeder_combout ;
wire \epc~6_combout ;
wire \id_pc[4]~input_o ;
wire \Mux25~0_combout ;
wire \Mux25~1_combout ;
wire \Mux25~2_combout ;
wire \mem_out[7]~input_o ;
wire \mask[7]~8_combout ;
wire \irq[7]~input_o ;
wire \mem_pc[5]~input_o ;
wire \epc~7_combout ;
wire \id_pc[5]~input_o ;
wire \Mux24~0_combout ;
wire \Mux24~1_combout ;
wire \Mux24~2_combout ;
wire \mem_out[8]~input_o ;
wire \mem_pc[6]~input_o ;
wire \epc~8_combout ;
wire \Mux23~3_combout ;
wire \Mux23~2_combout ;
wire \Mux22~0_combout ;
wire \Mux23~6_combout ;
wire \id_pc[6]~input_o ;
wire \Mux23~4_combout ;
wire \Mux23~5_combout ;
wire \mem_out[9]~input_o ;
wire \mem_pc[7]~input_o ;
wire \pre_pc[7]~feeder_combout ;
wire \epc~9_combout ;
wire \id_pc[7]~input_o ;
wire \Mux22~2_combout ;
wire \Mux22~1_combout ;
wire \Mux22~3_combout ;
wire \mem_out[10]~input_o ;
wire \mem_pc[8]~input_o ;
wire \pre_pc[8]~feeder_combout ;
wire \epc~10_combout ;
wire \id_pc[8]~input_o ;
wire \Mux21~0_combout ;
wire \Mux21~1_combout ;
wire \id_pc[9]~input_o ;
wire \mem_out[11]~input_o ;
wire \mem_pc[9]~input_o ;
wire \pre_pc[9]~feeder_combout ;
wire \epc~11_combout ;
wire \Mux20~0_combout ;
wire \Mux20~1_combout ;
wire \mem_out[12]~input_o ;
wire \mem_pc[10]~input_o ;
wire \pre_pc[10]~feeder_combout ;
wire \epc~12_combout ;
wire \id_pc[10]~input_o ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \mem_out[13]~input_o ;
wire \mem_pc[11]~input_o ;
wire \pre_pc[11]~feeder_combout ;
wire \epc~13_combout ;
wire \id_pc[11]~input_o ;
wire \Mux18~0_combout ;
wire \Mux18~1_combout ;
wire \Mux17~1_combout ;
wire \mem_out[14]~input_o ;
wire \Mux17~2_combout ;
wire \Mux17~0_combout ;
wire \id_pc[12]~input_o ;
wire \mem_pc[12]~input_o ;
wire \pre_pc[12]~feeder_combout ;
wire \epc~14_combout ;
wire \Mux17~3_combout ;
wire \Mux17~4_combout ;
wire \mem_out[15]~input_o ;
wire \mem_pc[13]~input_o ;
wire \pre_pc[13]~feeder_combout ;
wire \epc~15_combout ;
wire \id_pc[13]~input_o ;
wire \Mux16~0_combout ;
wire \Mux16~1_combout ;
wire \mem_out[16]~input_o ;
wire \mem_pc[14]~input_o ;
wire \epc~16_combout ;
wire \id_pc[14]~input_o ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \id_pc[15]~input_o ;
wire \mem_out[17]~input_o ;
wire \mem_pc[15]~input_o ;
wire \pre_pc[15]~feeder_combout ;
wire \epc~17_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \mem_out[18]~input_o ;
wire \mem_pc[16]~input_o ;
wire \epc~18_combout ;
wire \id_pc[16]~input_o ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \mem_out[19]~input_o ;
wire \id_pc[17]~input_o ;
wire \Mux12~1_combout ;
wire \mem_pc[17]~input_o ;
wire \pre_pc[17]~feeder_combout ;
wire \epc~19_combout ;
wire \Mux12~0_combout ;
wire \Mux12~2_combout ;
wire \mem_out[20]~input_o ;
wire \mem_pc[18]~input_o ;
wire \epc~20_combout ;
wire \id_pc[18]~input_o ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \mem_out[21]~input_o ;
wire \mem_pc[19]~input_o ;
wire \pre_pc[19]~feeder_combout ;
wire \epc~21_combout ;
wire \id_pc[19]~input_o ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \id_pc[20]~input_o ;
wire \mem_out[22]~input_o ;
wire \mem_pc[20]~input_o ;
wire \pre_pc[20]~feeder_combout ;
wire \epc~22_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \mem_out[23]~input_o ;
wire \mem_pc[21]~input_o ;
wire \pre_pc[21]~feeder_combout ;
wire \epc~23_combout ;
wire \id_pc[21]~input_o ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \id_pc[22]~input_o ;
wire \mem_out[24]~input_o ;
wire \mem_pc[22]~input_o ;
wire \pre_pc[22]~feeder_combout ;
wire \epc~24_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \mem_out[25]~input_o ;
wire \mem_pc[23]~input_o ;
wire \pre_pc[23]~feeder_combout ;
wire \epc~25_combout ;
wire \Mux6~0_combout ;
wire \id_pc[23]~input_o ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \mem_out[26]~input_o ;
wire \mem_pc[24]~input_o ;
wire \epc~26_combout ;
wire \id_pc[24]~input_o ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \mem_out[27]~input_o ;
wire \mem_pc[25]~input_o ;
wire \epc~27_combout ;
wire \id_pc[25]~input_o ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \id_pc[26]~input_o ;
wire \mem_out[28]~input_o ;
wire \Mux3~1_combout ;
wire \mem_pc[26]~input_o ;
wire \epc~28_combout ;
wire \Mux3~0_combout ;
wire \Mux3~2_combout ;
wire \mem_out[29]~input_o ;
wire \mem_pc[27]~input_o ;
wire \pre_pc[27]~feeder_combout ;
wire \epc~29_combout ;
wire \Mux2~0_combout ;
wire \id_pc[27]~input_o ;
wire \Mux2~1_combout ;
wire \Mux2~2_combout ;
wire \mem_out[30]~input_o ;
wire \mem_pc[28]~input_o ;
wire \pre_pc[28]~feeder_combout ;
wire \epc~30_combout ;
wire \id_pc[28]~input_o ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \mem_out[31]~input_o ;
wire \mem_pc[29]~input_o ;
wire \pre_pc[29]~feeder_combout ;
wire \epc~31_combout ;
wire \id_pc[29]~input_o ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \WideOr0~3_combout ;
wire \WideOr0~2_combout ;
wire \WideOr0~0_combout ;
wire \always1~0_combout ;
wire \WideOr0~1_combout ;
wire \always1~1_combout ;
wire \ld_hazard~input_o ;
wire \if_stall~0_combout ;
wire \comb~0_combout ;
wire \flush~0_combout ;
wire \id_flush~0_combout ;
wire \new_pc~0_combout ;
wire \new_pc~1_combout ;
wire \new_pc~2_combout ;
wire \new_pc~3_combout ;
wire \new_pc~4_combout ;
wire \new_pc~5_combout ;
wire \new_pc~6_combout ;
wire \new_pc~7_combout ;
wire \new_pc~8_combout ;
wire \new_pc~9_combout ;
wire \new_pc~10_combout ;
wire \new_pc~11_combout ;
wire \new_pc~12_combout ;
wire \new_pc~13_combout ;
wire \new_pc~14_combout ;
wire \new_pc~15_combout ;
wire \new_pc~16_combout ;
wire \new_pc~17_combout ;
wire \new_pc~18_combout ;
wire \new_pc~19_combout ;
wire \new_pc~20_combout ;
wire \new_pc~21_combout ;
wire \new_pc~22_combout ;
wire \new_pc~23_combout ;
wire \new_pc~24_combout ;
wire \new_pc~25_combout ;
wire \new_pc~26_combout ;
wire \new_pc~27_combout ;
wire \new_pc~28_combout ;
wire \new_pc~29_combout ;
wire \new_pc~30_combout ;
wire \new_pc~31_combout ;
wire \new_pc~32_combout ;
wire \new_pc~33_combout ;
wire \new_pc~34_combout ;
wire \new_pc~35_combout ;
wire \new_pc~36_combout ;
wire \new_pc~37_combout ;
wire \new_pc~38_combout ;
wire \new_pc~39_combout ;
wire \new_pc~40_combout ;
wire \new_pc~41_combout ;
wire \new_pc~42_combout ;
wire \new_pc~43_combout ;
wire \new_pc~44_combout ;
wire \new_pc~45_combout ;
wire \new_pc~46_combout ;
wire \new_pc~47_combout ;
wire \new_pc~48_combout ;
wire \new_pc~49_combout ;
wire \new_pc~50_combout ;
wire \new_pc~51_combout ;
wire \new_pc~52_combout ;
wire \new_pc~53_combout ;
wire \new_pc~54_combout ;
wire \new_pc~55_combout ;
wire \new_pc~56_combout ;
wire \new_pc~57_combout ;
wire \new_pc~58_combout ;
wire \new_pc~59_combout ;
wire [7:0] mask;
wire [2:0] exp_code;
wire [29:0] epc;
wire [29:0] exp_vector;
wire [29:0] pre_pc;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \creg_rd_data[0]~output (
	.i(\Mux31~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[0]~output .bus_hold = "false";
defparam \creg_rd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N16
cycloneive_io_obuf \creg_rd_data[1]~output (
	.i(\Mux30~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[1]~output .bus_hold = "false";
defparam \creg_rd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \creg_rd_data[2]~output (
	.i(\Mux29~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[2]~output .bus_hold = "false";
defparam \creg_rd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N16
cycloneive_io_obuf \creg_rd_data[3]~output (
	.i(\Mux28~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[3]~output .bus_hold = "false";
defparam \creg_rd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneive_io_obuf \creg_rd_data[4]~output (
	.i(\Mux27~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[4]~output .bus_hold = "false";
defparam \creg_rd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneive_io_obuf \creg_rd_data[5]~output (
	.i(\Mux26~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[5]~output .bus_hold = "false";
defparam \creg_rd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneive_io_obuf \creg_rd_data[6]~output (
	.i(\Mux25~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[6]~output .bus_hold = "false";
defparam \creg_rd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \creg_rd_data[7]~output (
	.i(\Mux24~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[7]~output .bus_hold = "false";
defparam \creg_rd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N23
cycloneive_io_obuf \creg_rd_data[8]~output (
	.i(\Mux23~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[8]~output .bus_hold = "false";
defparam \creg_rd_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N23
cycloneive_io_obuf \creg_rd_data[9]~output (
	.i(\Mux22~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[9]~output .bus_hold = "false";
defparam \creg_rd_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N16
cycloneive_io_obuf \creg_rd_data[10]~output (
	.i(\Mux21~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[10]~output .bus_hold = "false";
defparam \creg_rd_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \creg_rd_data[11]~output (
	.i(\Mux20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[11]~output .bus_hold = "false";
defparam \creg_rd_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneive_io_obuf \creg_rd_data[12]~output (
	.i(\Mux19~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[12]~output .bus_hold = "false";
defparam \creg_rd_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N9
cycloneive_io_obuf \creg_rd_data[13]~output (
	.i(\Mux18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[13]~output .bus_hold = "false";
defparam \creg_rd_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \creg_rd_data[14]~output (
	.i(\Mux17~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[14]~output .bus_hold = "false";
defparam \creg_rd_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N9
cycloneive_io_obuf \creg_rd_data[15]~output (
	.i(\Mux16~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[15]~output .bus_hold = "false";
defparam \creg_rd_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \creg_rd_data[16]~output (
	.i(\Mux15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[16]~output .bus_hold = "false";
defparam \creg_rd_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \creg_rd_data[17]~output (
	.i(\Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[17]~output .bus_hold = "false";
defparam \creg_rd_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \creg_rd_data[18]~output (
	.i(\Mux13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[18]~output .bus_hold = "false";
defparam \creg_rd_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cycloneive_io_obuf \creg_rd_data[19]~output (
	.i(\Mux12~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[19]~output .bus_hold = "false";
defparam \creg_rd_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \creg_rd_data[20]~output (
	.i(\Mux11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[20]~output .bus_hold = "false";
defparam \creg_rd_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \creg_rd_data[21]~output (
	.i(\Mux10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[21]~output .bus_hold = "false";
defparam \creg_rd_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N2
cycloneive_io_obuf \creg_rd_data[22]~output (
	.i(\Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[22]~output .bus_hold = "false";
defparam \creg_rd_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cycloneive_io_obuf \creg_rd_data[23]~output (
	.i(\Mux8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[23]~output .bus_hold = "false";
defparam \creg_rd_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \creg_rd_data[24]~output (
	.i(\Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[24]~output .bus_hold = "false";
defparam \creg_rd_data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \creg_rd_data[25]~output (
	.i(\Mux6~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[25]~output .bus_hold = "false";
defparam \creg_rd_data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \creg_rd_data[26]~output (
	.i(\Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[26]~output .bus_hold = "false";
defparam \creg_rd_data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \creg_rd_data[27]~output (
	.i(\Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[27]~output .bus_hold = "false";
defparam \creg_rd_data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \creg_rd_data[28]~output (
	.i(\Mux3~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[28]~output .bus_hold = "false";
defparam \creg_rd_data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \creg_rd_data[29]~output (
	.i(\Mux2~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[29]~output .bus_hold = "false";
defparam \creg_rd_data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \creg_rd_data[30]~output (
	.i(\Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[30]~output .bus_hold = "false";
defparam \creg_rd_data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N9
cycloneive_io_obuf \creg_rd_data[31]~output (
	.i(\Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\creg_rd_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \creg_rd_data[31]~output .bus_hold = "false";
defparam \creg_rd_data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N23
cycloneive_io_obuf \exe_mode~output (
	.i(\exe_mode~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\exe_mode~output_o ),
	.obar());
// synopsys translate_off
defparam \exe_mode~output .bus_hold = "false";
defparam \exe_mode~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneive_io_obuf \int_detect~output (
	.i(\always1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_detect~output_o ),
	.obar());
// synopsys translate_off
defparam \int_detect~output .bus_hold = "false";
defparam \int_detect~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N23
cycloneive_io_obuf \if_stall~output (
	.i(\if_stall~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_stall~output_o ),
	.obar());
// synopsys translate_off
defparam \if_stall~output .bus_hold = "false";
defparam \if_stall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \id_stall~output (
	.i(\comb~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_stall~output_o ),
	.obar());
// synopsys translate_off
defparam \id_stall~output .bus_hold = "false";
defparam \id_stall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \ex_stall~output (
	.i(\comb~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ex_stall~output_o ),
	.obar());
// synopsys translate_off
defparam \ex_stall~output .bus_hold = "false";
defparam \ex_stall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \mem_stall~output (
	.i(\comb~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_stall~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_stall~output .bus_hold = "false";
defparam \mem_stall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneive_io_obuf \if_flush~output (
	.i(\flush~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\if_flush~output_o ),
	.obar());
// synopsys translate_off
defparam \if_flush~output .bus_hold = "false";
defparam \if_flush~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \id_flush~output (
	.i(\id_flush~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\id_flush~output_o ),
	.obar());
// synopsys translate_off
defparam \id_flush~output .bus_hold = "false";
defparam \id_flush~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \ex_flush~output (
	.i(\flush~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ex_flush~output_o ),
	.obar());
// synopsys translate_off
defparam \ex_flush~output .bus_hold = "false";
defparam \ex_flush~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneive_io_obuf \mem_flush~output (
	.i(\flush~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_flush~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_flush~output .bus_hold = "false";
defparam \mem_flush~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneive_io_obuf \new_pc[0]~output (
	.i(\new_pc~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[0]~output .bus_hold = "false";
defparam \new_pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \new_pc[1]~output (
	.i(\new_pc~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[1]~output .bus_hold = "false";
defparam \new_pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N9
cycloneive_io_obuf \new_pc[2]~output (
	.i(\new_pc~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[2]~output .bus_hold = "false";
defparam \new_pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N9
cycloneive_io_obuf \new_pc[3]~output (
	.i(\new_pc~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[3]~output .bus_hold = "false";
defparam \new_pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N23
cycloneive_io_obuf \new_pc[4]~output (
	.i(\new_pc~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[4]~output .bus_hold = "false";
defparam \new_pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \new_pc[5]~output (
	.i(\new_pc~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[5]~output .bus_hold = "false";
defparam \new_pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \new_pc[6]~output (
	.i(\new_pc~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[6]~output .bus_hold = "false";
defparam \new_pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneive_io_obuf \new_pc[7]~output (
	.i(\new_pc~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[7]~output .bus_hold = "false";
defparam \new_pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \new_pc[8]~output (
	.i(\new_pc~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[8]~output .bus_hold = "false";
defparam \new_pc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \new_pc[9]~output (
	.i(\new_pc~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[9]~output .bus_hold = "false";
defparam \new_pc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \new_pc[10]~output (
	.i(\new_pc~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[10]~output .bus_hold = "false";
defparam \new_pc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \new_pc[11]~output (
	.i(\new_pc~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[11]~output .bus_hold = "false";
defparam \new_pc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \new_pc[12]~output (
	.i(\new_pc~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[12]~output .bus_hold = "false";
defparam \new_pc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \new_pc[13]~output (
	.i(\new_pc~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[13]~output .bus_hold = "false";
defparam \new_pc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \new_pc[14]~output (
	.i(\new_pc~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[14]~output .bus_hold = "false";
defparam \new_pc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneive_io_obuf \new_pc[15]~output (
	.i(\new_pc~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[15]~output .bus_hold = "false";
defparam \new_pc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N16
cycloneive_io_obuf \new_pc[16]~output (
	.i(\new_pc~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[16]~output .bus_hold = "false";
defparam \new_pc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N23
cycloneive_io_obuf \new_pc[17]~output (
	.i(\new_pc~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[17]~output .bus_hold = "false";
defparam \new_pc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \new_pc[18]~output (
	.i(\new_pc~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[18]~output .bus_hold = "false";
defparam \new_pc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \new_pc[19]~output (
	.i(\new_pc~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[19]~output .bus_hold = "false";
defparam \new_pc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \new_pc[20]~output (
	.i(\new_pc~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[20]~output .bus_hold = "false";
defparam \new_pc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \new_pc[21]~output (
	.i(\new_pc~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[21]~output .bus_hold = "false";
defparam \new_pc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \new_pc[22]~output (
	.i(\new_pc~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[22]~output .bus_hold = "false";
defparam \new_pc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \new_pc[23]~output (
	.i(\new_pc~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[23]~output .bus_hold = "false";
defparam \new_pc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneive_io_obuf \new_pc[24]~output (
	.i(\new_pc~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[24]~output .bus_hold = "false";
defparam \new_pc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \new_pc[25]~output (
	.i(\new_pc~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[25]~output .bus_hold = "false";
defparam \new_pc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \new_pc[26]~output (
	.i(\new_pc~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[26]~output .bus_hold = "false";
defparam \new_pc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N9
cycloneive_io_obuf \new_pc[27]~output (
	.i(\new_pc~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[27]~output .bus_hold = "false";
defparam \new_pc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N30
cycloneive_io_obuf \new_pc[28]~output (
	.i(\new_pc~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[28]~output .bus_hold = "false";
defparam \new_pc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneive_io_obuf \new_pc[29]~output (
	.i(\new_pc~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\new_pc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \new_pc[29]~output .bus_hold = "false";
defparam \new_pc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N8
cycloneive_io_ibuf \creg_rd_addr[2]~input (
	.i(creg_rd_addr[2]),
	.ibar(gnd),
	.o(\creg_rd_addr[2]~input_o ));
// synopsys translate_off
defparam \creg_rd_addr[2]~input .bus_hold = "false";
defparam \creg_rd_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N1
cycloneive_io_ibuf \creg_rd_addr[0]~input (
	.i(creg_rd_addr[0]),
	.ibar(gnd),
	.o(\creg_rd_addr[0]~input_o ));
// synopsys translate_off
defparam \creg_rd_addr[0]~input .bus_hold = "false";
defparam \creg_rd_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N22
cycloneive_io_ibuf \creg_rd_addr[1]~input (
	.i(creg_rd_addr[1]),
	.ibar(gnd),
	.o(\creg_rd_addr[1]~input_o ));
// synopsys translate_off
defparam \creg_rd_addr[1]~input .bus_hold = "false";
defparam \creg_rd_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N8
cycloneive_lcell_comb \Mux31~5 (
// Equation(s):
// \Mux31~5_combout  = (\creg_rd_addr[2]~input_o  & (\creg_rd_addr[0]~input_o  & \creg_rd_addr[1]~input_o ))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\creg_rd_addr[0]~input_o ),
	.datac(gnd),
	.datad(\creg_rd_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~5 .lut_mask = 16'h8800;
defparam \Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N1
cycloneive_io_ibuf \creg_rd_addr[4]~input (
	.i(creg_rd_addr[4]),
	.ibar(gnd),
	.o(\creg_rd_addr[4]~input_o ));
// synopsys translate_off
defparam \creg_rd_addr[4]~input .bus_hold = "false";
defparam \creg_rd_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N22
cycloneive_io_ibuf \creg_rd_addr[3]~input (
	.i(creg_rd_addr[3]),
	.ibar(gnd),
	.o(\creg_rd_addr[3]~input_o ));
// synopsys translate_off
defparam \creg_rd_addr[3]~input .bus_hold = "false";
defparam \creg_rd_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N4
cycloneive_lcell_comb \Mux31~6 (
// Equation(s):
// \Mux31~6_combout  = (\creg_rd_addr[4]~input_o ) # (\creg_rd_addr[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\creg_rd_addr[4]~input_o ),
	.datad(\creg_rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~6 .lut_mask = 16'hFFF0;
defparam \Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N22
cycloneive_io_ibuf \mem_exp_code[2]~input (
	.i(mem_exp_code[2]),
	.ibar(gnd),
	.o(\mem_exp_code[2]~input_o ));
// synopsys translate_off
defparam \mem_exp_code[2]~input .bus_hold = "false";
defparam \mem_exp_code[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N1
cycloneive_io_ibuf \mem_exp_code[0]~input (
	.i(mem_exp_code[0]),
	.ibar(gnd),
	.o(\mem_exp_code[0]~input_o ));
// synopsys translate_off
defparam \mem_exp_code[0]~input .bus_hold = "false";
defparam \mem_exp_code[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N1
cycloneive_io_ibuf \mem_exp_code[1]~input (
	.i(mem_exp_code[1]),
	.ibar(gnd),
	.o(\mem_exp_code[1]~input_o ));
// synopsys translate_off
defparam \mem_exp_code[1]~input .bus_hold = "false";
defparam \mem_exp_code[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N26
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\mem_exp_code[2]~input_o  & (!\mem_exp_code[0]~input_o  & !\mem_exp_code[1]~input_o ))

	.dataa(\mem_exp_code[2]~input_o ),
	.datab(gnd),
	.datac(\mem_exp_code[0]~input_o ),
	.datad(\mem_exp_code[1]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0005;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y11_N1
cycloneive_io_ibuf \mem_out[0]~input (
	.i(mem_out[0]),
	.ibar(gnd),
	.o(\mem_out[0]~input_o ));
// synopsys translate_off
defparam \mem_out[0]~input .bus_hold = "false";
defparam \mem_out[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N22
cycloneive_io_ibuf \mem_ctrl_op[0]~input (
	.i(mem_ctrl_op[0]),
	.ibar(gnd),
	.o(\mem_ctrl_op[0]~input_o ));
// synopsys translate_off
defparam \mem_ctrl_op[0]~input .bus_hold = "false";
defparam \mem_ctrl_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N22
cycloneive_io_ibuf \mem_ctrl_op[1]~input (
	.i(mem_ctrl_op[1]),
	.ibar(gnd),
	.o(\mem_ctrl_op[1]~input_o ));
// synopsys translate_off
defparam \mem_ctrl_op[1]~input .bus_hold = "false";
defparam \mem_ctrl_op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N4
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\mem_ctrl_op[0]~input_o  & \mem_ctrl_op[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0F00;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N10
cycloneive_lcell_comb \exe_mode~0 (
// Equation(s):
// \exe_mode~0_combout  = (\Equal0~0_combout  & ((\Equal1~0_combout  & ((\pre_exe_mode~q ))) # (!\Equal1~0_combout  & (\mem_out[0]~input_o ))))

	.dataa(\mem_out[0]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\pre_exe_mode~q ),
	.cin(gnd),
	.combout(\exe_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \exe_mode~0 .lut_mask = 16'hC808;
defparam \exe_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \mem_dst_addr[1]~input (
	.i(mem_dst_addr[1]),
	.ibar(gnd),
	.o(\mem_dst_addr[1]~input_o ));
// synopsys translate_off
defparam \mem_dst_addr[1]~input .bus_hold = "false";
defparam \mem_dst_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N15
cycloneive_io_ibuf \mem_dst_addr[2]~input (
	.i(mem_dst_addr[2]),
	.ibar(gnd),
	.o(\mem_dst_addr[2]~input_o ));
// synopsys translate_off
defparam \mem_dst_addr[2]~input .bus_hold = "false";
defparam \mem_dst_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N22
cycloneive_lcell_comb \exe_mode~1 (
// Equation(s):
// \exe_mode~1_combout  = (!\mem_dst_addr[1]~input_o  & !\mem_dst_addr[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_dst_addr[1]~input_o ),
	.datad(\mem_dst_addr[2]~input_o ),
	.cin(gnd),
	.combout(\exe_mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \exe_mode~1 .lut_mask = 16'h000F;
defparam \exe_mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N1
cycloneive_io_ibuf \mem_dst_addr[0]~input (
	.i(mem_dst_addr[0]),
	.ibar(gnd),
	.o(\mem_dst_addr[0]~input_o ));
// synopsys translate_off
defparam \mem_dst_addr[0]~input .bus_hold = "false";
defparam \mem_dst_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N15
cycloneive_io_ibuf \mem_dst_addr[3]~input (
	.i(mem_dst_addr[3]),
	.ibar(gnd),
	.o(\mem_dst_addr[3]~input_o ));
// synopsys translate_off
defparam \mem_dst_addr[3]~input .bus_hold = "false";
defparam \mem_dst_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N15
cycloneive_io_ibuf \mem_dst_addr[4]~input (
	.i(mem_dst_addr[4]),
	.ibar(gnd),
	.o(\mem_dst_addr[4]~input_o ));
// synopsys translate_off
defparam \mem_dst_addr[4]~input .bus_hold = "false";
defparam \mem_dst_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N30
cycloneive_lcell_comb \exp_vector[0]~0 (
// Equation(s):
// \exp_vector[0]~0_combout  = (\mem_ctrl_op[0]~input_o  & (!\mem_dst_addr[3]~input_o  & (!\mem_dst_addr[4]~input_o  & !\mem_ctrl_op[1]~input_o )))

	.dataa(\mem_ctrl_op[0]~input_o ),
	.datab(\mem_dst_addr[3]~input_o ),
	.datac(\mem_dst_addr[4]~input_o ),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\exp_vector[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp_vector[0]~0 .lut_mask = 16'h0002;
defparam \exp_vector[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \mem_dst_addr[5]~input (
	.i(mem_dst_addr[5]),
	.ibar(gnd),
	.o(\mem_dst_addr[5]~input_o ));
// synopsys translate_off
defparam \mem_dst_addr[5]~input .bus_hold = "false";
defparam \mem_dst_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N0
cycloneive_lcell_comb \exe_mode~2 (
// Equation(s):
// \exe_mode~2_combout  = (\exe_mode~1_combout  & (!\mem_dst_addr[0]~input_o  & (\exp_vector[0]~0_combout  & !\mem_dst_addr[5]~input_o )))

	.dataa(\exe_mode~1_combout ),
	.datab(\mem_dst_addr[0]~input_o ),
	.datac(\exp_vector[0]~0_combout ),
	.datad(\mem_dst_addr[5]~input_o ),
	.cin(gnd),
	.combout(\exe_mode~2_combout ),
	.cout());
// synopsys translate_off
defparam \exe_mode~2 .lut_mask = 16'h0020;
defparam \exe_mode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y9_N15
cycloneive_io_ibuf \if_busy~input (
	.i(if_busy),
	.ibar(gnd),
	.o(\if_busy~input_o ));
// synopsys translate_off
defparam \if_busy~input .bus_hold = "false";
defparam \if_busy~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N1
cycloneive_io_ibuf \mem_en~input (
	.i(mem_en),
	.ibar(gnd),
	.o(\mem_en~input_o ));
// synopsys translate_off
defparam \mem_en~input .bus_hold = "false";
defparam \mem_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N8
cycloneive_io_ibuf \mem_busy~input (
	.i(mem_busy),
	.ibar(gnd),
	.o(\mem_busy~input_o ));
// synopsys translate_off
defparam \mem_busy~input .bus_hold = "false";
defparam \mem_busy~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N4
cycloneive_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (!\if_busy~input_o  & (\mem_en~input_o  & !\mem_busy~input_o ))

	.dataa(gnd),
	.datab(\if_busy~input_o ),
	.datac(\mem_en~input_o ),
	.datad(\mem_busy~input_o ),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'h0030;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N30
cycloneive_lcell_comb \exe_mode~3 (
// Equation(s):
// \exe_mode~3_combout  = (\always3~0_combout  & ((\exe_mode~2_combout ) # ((\Equal1~0_combout ) # (!\Equal0~0_combout ))))

	.dataa(\exe_mode~2_combout ),
	.datab(\always3~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\exe_mode~3_combout ),
	.cout());
// synopsys translate_off
defparam \exe_mode~3 .lut_mask = 16'hC8CC;
defparam \exe_mode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N11
dffeas \exe_mode~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\exe_mode~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exe_mode~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exe_mode~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exe_mode~reg0 .is_wysiwyg = "true";
defparam \exe_mode~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
cycloneive_lcell_comb \pre_exe_mode~0 (
// Equation(s):
// \pre_exe_mode~0_combout  = (\Equal0~0_combout  & (\mem_out[0]~input_o )) # (!\Equal0~0_combout  & ((\exe_mode~reg0_q )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[0]~input_o ),
	.datad(\exe_mode~reg0_q ),
	.cin(gnd),
	.combout(\pre_exe_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \pre_exe_mode~0 .lut_mask = 16'hF3C0;
defparam \pre_exe_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N12
cycloneive_lcell_comb \exp_code[0]~0 (
// Equation(s):
// \exp_code[0]~0_combout  = (!\mem_dst_addr[1]~input_o  & (\mem_dst_addr[0]~input_o  & (\exp_vector[0]~0_combout  & !\mem_dst_addr[5]~input_o )))

	.dataa(\mem_dst_addr[1]~input_o ),
	.datab(\mem_dst_addr[0]~input_o ),
	.datac(\exp_vector[0]~0_combout ),
	.datad(\mem_dst_addr[5]~input_o ),
	.cin(gnd),
	.combout(\exp_code[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \exp_code[0]~0 .lut_mask = 16'h0040;
defparam \exp_code[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N6
cycloneive_lcell_comb \pre_exe_mode~1 (
// Equation(s):
// \pre_exe_mode~1_combout  = (\always3~0_combout  & (((!\mem_dst_addr[2]~input_o  & \exp_code[0]~0_combout )) # (!\Equal0~0_combout )))

	.dataa(\mem_dst_addr[2]~input_o ),
	.datab(\always3~0_combout ),
	.datac(\exp_code[0]~0_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\pre_exe_mode~1_combout ),
	.cout());
// synopsys translate_off
defparam \pre_exe_mode~1 .lut_mask = 16'h40CC;
defparam \pre_exe_mode~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N25
dffeas pre_exe_mode(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_exe_mode~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pre_exe_mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pre_exe_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam pre_exe_mode.is_wysiwyg = "true";
defparam pre_exe_mode.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N20
cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\creg_rd_addr[2]~input_o ) # (\creg_rd_addr[1]~input_o )

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\creg_rd_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hFFAA;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N4
cycloneive_lcell_comb \exp_code~1 (
// Equation(s):
// \exp_code~1_combout  = (\mem_exp_code[0]~input_o ) # ((\mem_out[0]~input_o  & (!\mem_exp_code[2]~input_o  & !\mem_exp_code[1]~input_o )))

	.dataa(\mem_out[0]~input_o ),
	.datab(\mem_exp_code[0]~input_o ),
	.datac(\mem_exp_code[2]~input_o ),
	.datad(\mem_exp_code[1]~input_o ),
	.cin(gnd),
	.combout(\exp_code~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp_code~1 .lut_mask = 16'hCCCE;
defparam \exp_code~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N20
cycloneive_lcell_comb \exp_code[0]~2 (
// Equation(s):
// \exp_code[0]~2_combout  = (\always3~0_combout  & (((\exp_code[0]~0_combout  & \mem_dst_addr[2]~input_o )) # (!\Equal0~0_combout )))

	.dataa(\exp_code[0]~0_combout ),
	.datab(\always3~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\mem_dst_addr[2]~input_o ),
	.cin(gnd),
	.combout(\exp_code[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp_code[0]~2 .lut_mask = 16'h8C0C;
defparam \exp_code[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N5
dffeas \exp_code[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\exp_code~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp_code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_code[0]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_code[0] .is_wysiwyg = "true";
defparam \exp_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N30
cycloneive_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (exp_code[0] & \creg_rd_addr[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(exp_code[0]),
	.datad(\creg_rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'hF000;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N24
cycloneive_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (\creg_rd_addr[1]~input_o ) # ((\creg_rd_addr[0]~input_o  & !\creg_rd_addr[2]~input_o ))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(gnd),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\creg_rd_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = 16'hFF0A;
defparam \Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N10
cycloneive_lcell_comb \mask[0]~1 (
// Equation(s):
// \mask[0]~1_combout  = !\mem_out[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_out[0]~input_o ),
	.cin(gnd),
	.combout(\mask[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mask[0]~1 .lut_mask = 16'h00FF;
defparam \mask[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N28
cycloneive_lcell_comb \exp_vector[0]~2 (
// Equation(s):
// \exp_vector[0]~2_combout  = (\mem_en~input_o  & (!\mem_busy~input_o  & (!\if_busy~input_o  & \mem_dst_addr[2]~input_o )))

	.dataa(\mem_en~input_o ),
	.datab(\mem_busy~input_o ),
	.datac(\if_busy~input_o ),
	.datad(\mem_dst_addr[2]~input_o ),
	.cin(gnd),
	.combout(\exp_vector[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \exp_vector[0]~2 .lut_mask = 16'h0200;
defparam \exp_vector[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N14
cycloneive_lcell_comb \exp_vector[0]~1 (
// Equation(s):
// \exp_vector[0]~1_combout  = (!\mem_dst_addr[5]~input_o  & \exp_vector[0]~0_combout )

	.dataa(\mem_dst_addr[5]~input_o ),
	.datab(gnd),
	.datac(\exp_vector[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exp_vector[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \exp_vector[0]~1 .lut_mask = 16'h5050;
defparam \exp_vector[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N10
cycloneive_lcell_comb \exp_vector[0]~3 (
// Equation(s):
// \exp_vector[0]~3_combout  = (\exp_vector[0]~2_combout  & (\exp_vector[0]~1_combout  & (\Equal0~0_combout  & !\mem_dst_addr[0]~input_o )))

	.dataa(\exp_vector[0]~2_combout ),
	.datab(\exp_vector[0]~1_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\mem_dst_addr[0]~input_o ),
	.cin(gnd),
	.combout(\exp_vector[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp_vector[0]~3 .lut_mask = 16'h0080;
defparam \exp_vector[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N4
cycloneive_lcell_comb \mask[0]~0 (
// Equation(s):
// \mask[0]~0_combout  = (\mem_dst_addr[1]~input_o  & \exp_vector[0]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_dst_addr[1]~input_o ),
	.datad(\exp_vector[0]~3_combout ),
	.cin(gnd),
	.combout(\mask[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mask[0]~0 .lut_mask = 16'hF000;
defparam \mask[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N11
dffeas \mask[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mask[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mask[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mask[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mask[0] .is_wysiwyg = "true";
defparam \mask[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N16
cycloneive_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (\Mux31~2_combout  & (((!mask[0] & \creg_rd_addr[2]~input_o )))) # (!\Mux31~2_combout  & ((\Mux31~1_combout ) # ((!\creg_rd_addr[2]~input_o ))))

	.dataa(\Mux31~1_combout ),
	.datab(\Mux31~2_combout ),
	.datac(mask[0]),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = 16'h2E33;
defparam \Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N14
cycloneive_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = (\Mux31~0_combout  & (((\Mux31~3_combout )))) # (!\Mux31~0_combout  & ((\Mux31~3_combout  & ((\exe_mode~reg0_q ))) # (!\Mux31~3_combout  & (\pre_exe_mode~q ))))

	.dataa(\pre_exe_mode~q ),
	.datab(\Mux31~0_combout ),
	.datac(\exe_mode~reg0_q ),
	.datad(\Mux31~3_combout ),
	.cin(gnd),
	.combout(\Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~4 .lut_mask = 16'hFC22;
defparam \Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N1
cycloneive_io_ibuf \irq[0]~input (
	.i(irq[0]),
	.ibar(gnd),
	.o(\irq[0]~input_o ));
// synopsys translate_off
defparam \irq[0]~input .bus_hold = "false";
defparam \irq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N20
cycloneive_lcell_comb \Mux31~7 (
// Equation(s):
// \Mux31~7_combout  = (!\Mux31~6_combout  & ((\Mux31~5_combout  & ((\irq[0]~input_o ))) # (!\Mux31~5_combout  & (\Mux31~4_combout ))))

	.dataa(\Mux31~5_combout ),
	.datab(\Mux31~6_combout ),
	.datac(\Mux31~4_combout ),
	.datad(\irq[0]~input_o ),
	.cin(gnd),
	.combout(\Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~7 .lut_mask = 16'h3210;
defparam \Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N8
cycloneive_io_ibuf \mem_out[1]~input (
	.i(mem_out[1]),
	.ibar(gnd),
	.o(\mem_out[1]~input_o ));
// synopsys translate_off
defparam \mem_out[1]~input .bus_hold = "false";
defparam \mem_out[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N2
cycloneive_lcell_comb \pre_int_en~0 (
// Equation(s):
// \pre_int_en~0_combout  = (\Equal0~0_combout  & (\mem_out[1]~input_o )) # (!\Equal0~0_combout  & ((\int_en~q )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[1]~input_o ),
	.datad(\int_en~q ),
	.cin(gnd),
	.combout(\pre_int_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \pre_int_en~0 .lut_mask = 16'hF3C0;
defparam \pre_int_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N3
dffeas pre_int_en(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_int_en~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pre_exe_mode~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pre_int_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam pre_int_en.is_wysiwyg = "true";
defparam pre_int_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N12
cycloneive_lcell_comb \int_en~0 (
// Equation(s):
// \int_en~0_combout  = (\Equal0~0_combout  & ((\Equal1~0_combout  & ((\pre_int_en~q ))) # (!\Equal1~0_combout  & (\mem_out[1]~input_o ))))

	.dataa(\mem_out[1]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\pre_int_en~q ),
	.cin(gnd),
	.combout(\int_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_en~0 .lut_mask = 16'hC808;
defparam \int_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N13
dffeas int_en(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\int_en~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exe_mode~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam int_en.is_wysiwyg = "true";
defparam int_en.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N22
cycloneive_lcell_comb \exp_code~3 (
// Equation(s):
// \exp_code~3_combout  = (\mem_exp_code[1]~input_o ) # ((!\mem_exp_code[2]~input_o  & (\mem_out[1]~input_o  & !\mem_exp_code[0]~input_o )))

	.dataa(\mem_exp_code[2]~input_o ),
	.datab(\mem_out[1]~input_o ),
	.datac(\mem_exp_code[0]~input_o ),
	.datad(\mem_exp_code[1]~input_o ),
	.cin(gnd),
	.combout(\exp_code~3_combout ),
	.cout());
// synopsys translate_off
defparam \exp_code~3 .lut_mask = 16'hFF04;
defparam \exp_code~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N23
dffeas \exp_code[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\exp_code~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp_code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_code[1]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_code[1] .is_wysiwyg = "true";
defparam \exp_code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N20
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (exp_code[1] & \creg_rd_addr[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(exp_code[1]),
	.datad(\creg_rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hF000;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N26
cycloneive_lcell_comb \mask[1]~2 (
// Equation(s):
// \mask[1]~2_combout  = !\mem_out[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_out[1]~input_o ),
	.cin(gnd),
	.combout(\mask[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mask[1]~2 .lut_mask = 16'h00FF;
defparam \mask[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N27
dffeas \mask[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mask[1]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mask[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mask[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mask[1] .is_wysiwyg = "true";
defparam \mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N18
cycloneive_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\Mux31~2_combout  & (((!mask[1] & \creg_rd_addr[2]~input_o )))) # (!\Mux31~2_combout  & ((\Mux30~0_combout ) # ((!\creg_rd_addr[2]~input_o ))))

	.dataa(\Mux30~0_combout ),
	.datab(\Mux31~2_combout ),
	.datac(mask[1]),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'h2E33;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N28
cycloneive_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (\Mux31~0_combout  & (((\Mux30~1_combout )))) # (!\Mux31~0_combout  & ((\Mux30~1_combout  & (\int_en~q )) # (!\Mux30~1_combout  & ((\pre_int_en~q )))))

	.dataa(\int_en~q ),
	.datab(\Mux31~0_combout ),
	.datac(\pre_int_en~q ),
	.datad(\Mux30~1_combout ),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'hEE30;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N1
cycloneive_io_ibuf \irq[1]~input (
	.i(irq[1]),
	.ibar(gnd),
	.o(\irq[1]~input_o ));
// synopsys translate_off
defparam \irq[1]~input .bus_hold = "false";
defparam \irq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N24
cycloneive_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (!\Mux31~6_combout  & ((\Mux31~5_combout  & ((\irq[1]~input_o ))) # (!\Mux31~5_combout  & (\Mux30~2_combout ))))

	.dataa(\Mux31~6_combout ),
	.datab(\Mux30~2_combout ),
	.datac(\Mux31~5_combout ),
	.datad(\irq[1]~input_o ),
	.cin(gnd),
	.combout(\Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = 16'h5404;
defparam \Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y12_N15
cycloneive_io_ibuf \mem_out[2]~input (
	.i(mem_out[2]),
	.ibar(gnd),
	.o(\mem_out[2]~input_o ));
// synopsys translate_off
defparam \mem_out[2]~input .bus_hold = "false";
defparam \mem_out[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N14
cycloneive_lcell_comb \exp_code~4 (
// Equation(s):
// \exp_code~4_combout  = (\mem_exp_code[2]~input_o ) # ((!\mem_exp_code[0]~input_o  & (\mem_out[2]~input_o  & !\mem_exp_code[1]~input_o )))

	.dataa(\mem_exp_code[2]~input_o ),
	.datab(\mem_exp_code[0]~input_o ),
	.datac(\mem_out[2]~input_o ),
	.datad(\mem_exp_code[1]~input_o ),
	.cin(gnd),
	.combout(\exp_code~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp_code~4 .lut_mask = 16'hAABA;
defparam \exp_code~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N15
dffeas \exp_code[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\exp_code~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp_code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_code[2]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_code[2] .is_wysiwyg = "true";
defparam \exp_code[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N2
cycloneive_lcell_comb \exp_vector[0]~4 (
// Equation(s):
// \exp_vector[0]~4_combout  = (!\mem_dst_addr[1]~input_o  & \exp_vector[0]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_dst_addr[1]~input_o ),
	.datad(\exp_vector[0]~3_combout ),
	.cin(gnd),
	.combout(\exp_vector[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \exp_vector[0]~4 .lut_mask = 16'h0F00;
defparam \exp_vector[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N1
dffeas \exp_vector[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[0]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[0] .is_wysiwyg = "true";
defparam \exp_vector[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N12
cycloneive_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (\creg_rd_addr[0]~input_o  & ((exp_code[2]) # ((\creg_rd_addr[1]~input_o )))) # (!\creg_rd_addr[0]~input_o  & (((exp_vector[0] & !\creg_rd_addr[1]~input_o ))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(exp_code[2]),
	.datac(exp_vector[0]),
	.datad(\creg_rd_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = 16'hAAD8;
defparam \Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N14
cycloneive_lcell_comb \mask[2]~3 (
// Equation(s):
// \mask[2]~3_combout  = !\mem_out[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_out[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mask[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mask[2]~3 .lut_mask = 16'h0F0F;
defparam \mask[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N15
dffeas \mask[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mask[2]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mask[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mask[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mask[2] .is_wysiwyg = "true";
defparam \mask[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N1
cycloneive_io_ibuf \irq[2]~input (
	.i(irq[2]),
	.ibar(gnd),
	.o(\irq[2]~input_o ));
// synopsys translate_off
defparam \irq[2]~input .bus_hold = "false";
defparam \irq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N2
cycloneive_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = (\Mux29~2_combout  & (((\irq[2]~input_o )) # (!\creg_rd_addr[1]~input_o ))) # (!\Mux29~2_combout  & (\creg_rd_addr[1]~input_o  & (!mask[2])))

	.dataa(\Mux29~2_combout ),
	.datab(\creg_rd_addr[1]~input_o ),
	.datac(mask[2]),
	.datad(\irq[2]~input_o ),
	.cin(gnd),
	.combout(\Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~3 .lut_mask = 16'hAE26;
defparam \Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N18
cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\creg_rd_addr[1]~input_o  & (!\creg_rd_addr[4]~input_o  & (!\creg_rd_addr[2]~input_o  & !\creg_rd_addr[3]~input_o )))

	.dataa(\creg_rd_addr[1]~input_o ),
	.datab(\creg_rd_addr[4]~input_o ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\creg_rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'h0002;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N22
cycloneive_io_ibuf \mem_pc[0]~input (
	.i(mem_pc[0]),
	.ibar(gnd),
	.o(\mem_pc[0]~input_o ));
// synopsys translate_off
defparam \mem_pc[0]~input .bus_hold = "false";
defparam \mem_pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y11_N19
dffeas \pre_pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_pc[0]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[0] .is_wysiwyg = "true";
defparam \pre_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N0
cycloneive_lcell_comb \epc~0 (
// Equation(s):
// \epc~0_combout  = (\Equal0~0_combout  & (\mem_out[2]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[0])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[2]~input_o ),
	.datad(pre_pc[0]),
	.cin(gnd),
	.combout(\epc~0_combout ),
	.cout());
// synopsys translate_off
defparam \epc~0 .lut_mask = 16'hF3C0;
defparam \epc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N6
cycloneive_lcell_comb \epc[0]~1 (
// Equation(s):
// \epc[0]~1_combout  = (!\mem_dst_addr[5]~input_o  & (!\mem_dst_addr[2]~input_o  & (\mem_dst_addr[1]~input_o  & \mem_dst_addr[0]~input_o )))

	.dataa(\mem_dst_addr[5]~input_o ),
	.datab(\mem_dst_addr[2]~input_o ),
	.datac(\mem_dst_addr[1]~input_o ),
	.datad(\mem_dst_addr[0]~input_o ),
	.cin(gnd),
	.combout(\epc[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \epc[0]~1 .lut_mask = 16'h1000;
defparam \epc[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N14
cycloneive_lcell_comb \epc[0]~2 (
// Equation(s):
// \epc[0]~2_combout  = (\always3~0_combout  & (((\exp_vector[0]~0_combout  & \epc[0]~1_combout )) # (!\Equal0~0_combout )))

	.dataa(\exp_vector[0]~0_combout ),
	.datab(\always3~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\epc[0]~1_combout ),
	.cin(gnd),
	.combout(\epc[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \epc[0]~2 .lut_mask = 16'h8C0C;
defparam \epc[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N1
dffeas \epc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[0] .is_wysiwyg = "true";
defparam \epc[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N1
cycloneive_io_ibuf \id_pc[0]~input (
	.i(id_pc[0]),
	.ibar(gnd),
	.o(\id_pc[0]~input_o ));
// synopsys translate_off
defparam \id_pc[0]~input .bus_hold = "false";
defparam \id_pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N0
cycloneive_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\Mux29~0_combout  & ((\creg_rd_addr[0]~input_o  & (epc[0])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[0]~input_o )))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(\Mux29~0_combout ),
	.datac(epc[0]),
	.datad(\id_pc[0]~input_o ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hC480;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N26
cycloneive_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = (\Mux29~1_combout ) # ((\Mux29~3_combout  & (!\Mux31~6_combout  & \creg_rd_addr[2]~input_o )))

	.dataa(\Mux29~3_combout ),
	.datab(\Mux31~6_combout ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\Mux29~1_combout ),
	.cin(gnd),
	.combout(\Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~4 .lut_mask = 16'hFF20;
defparam \Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N8
cycloneive_io_ibuf \mem_out[3]~input (
	.i(mem_out[3]),
	.ibar(gnd),
	.o(\mem_out[3]~input_o ));
// synopsys translate_off
defparam \mem_out[3]~input .bus_hold = "false";
defparam \mem_out[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N1
cycloneive_io_ibuf \mem_pc[1]~input (
	.i(mem_pc[1]),
	.ibar(gnd),
	.o(\mem_pc[1]~input_o ));
// synopsys translate_off
defparam \mem_pc[1]~input .bus_hold = "false";
defparam \mem_pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneive_lcell_comb \pre_pc[1]~feeder (
// Equation(s):
// \pre_pc[1]~feeder_combout  = \mem_pc[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[1]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[1]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N21
dffeas \pre_pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[1] .is_wysiwyg = "true";
defparam \pre_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N26
cycloneive_lcell_comb \epc~3 (
// Equation(s):
// \epc~3_combout  = (\Equal0~0_combout  & (\mem_out[3]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[1])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[3]~input_o ),
	.datad(pre_pc[1]),
	.cin(gnd),
	.combout(\epc~3_combout ),
	.cout());
// synopsys translate_off
defparam \epc~3 .lut_mask = 16'hF3C0;
defparam \epc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N27
dffeas \epc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[1] .is_wysiwyg = "true";
defparam \epc[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N8
cycloneive_io_ibuf \id_pc[1]~input (
	.i(id_pc[1]),
	.ibar(gnd),
	.o(\id_pc[1]~input_o ));
// synopsys translate_off
defparam \id_pc[1]~input .bus_hold = "false";
defparam \id_pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N20
cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\Mux29~0_combout  & ((\creg_rd_addr[0]~input_o  & (epc[1])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[1]~input_o )))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(\Mux29~0_combout ),
	.datac(epc[1]),
	.datad(\id_pc[1]~input_o ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hC480;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N25
dffeas \exp_vector[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[1]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[1] .is_wysiwyg = "true";
defparam \exp_vector[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N22
cycloneive_io_ibuf \mem_br_flag~input (
	.i(mem_br_flag),
	.ibar(gnd),
	.o(\mem_br_flag~input_o ));
// synopsys translate_off
defparam \mem_br_flag~input .bus_hold = "false";
defparam \mem_br_flag~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y11_N17
dffeas br_flag(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_br_flag~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\br_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam br_flag.is_wysiwyg = "true";
defparam br_flag.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N8
cycloneive_lcell_comb \dly_flag~0 (
// Equation(s):
// \dly_flag~0_combout  = (\Equal0~0_combout  & (\mem_out[3]~input_o )) # (!\Equal0~0_combout  & ((\br_flag~q )))

	.dataa(gnd),
	.datab(\mem_out[3]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\br_flag~q ),
	.cin(gnd),
	.combout(\dly_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \dly_flag~0 .lut_mask = 16'hCFC0;
defparam \dly_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N9
dffeas dly_flag(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\dly_flag~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\exp_code[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dly_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam dly_flag.is_wysiwyg = "true";
defparam dly_flag.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N6
cycloneive_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\creg_rd_addr[0]~input_o  & (((\dly_flag~q ) # (\creg_rd_addr[1]~input_o )))) # (!\creg_rd_addr[0]~input_o  & (exp_vector[1] & ((!\creg_rd_addr[1]~input_o ))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(exp_vector[1]),
	.datac(\dly_flag~q ),
	.datad(\creg_rd_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'hAAE4;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N16
cycloneive_lcell_comb \mask[3]~4 (
// Equation(s):
// \mask[3]~4_combout  = !\mem_out[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_out[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mask[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mask[3]~4 .lut_mask = 16'h0F0F;
defparam \mask[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N17
dffeas \mask[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mask[3]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mask[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mask[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mask[3] .is_wysiwyg = "true";
defparam \mask[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N8
cycloneive_io_ibuf \irq[3]~input (
	.i(irq[3]),
	.ibar(gnd),
	.o(\irq[3]~input_o ));
// synopsys translate_off
defparam \irq[3]~input .bus_hold = "false";
defparam \irq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N0
cycloneive_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (\Mux28~1_combout  & (((\irq[3]~input_o )) # (!\creg_rd_addr[1]~input_o ))) # (!\Mux28~1_combout  & (\creg_rd_addr[1]~input_o  & (!mask[3])))

	.dataa(\Mux28~1_combout ),
	.datab(\creg_rd_addr[1]~input_o ),
	.datac(mask[3]),
	.datad(\irq[3]~input_o ),
	.cin(gnd),
	.combout(\Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = 16'hAE26;
defparam \Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N14
cycloneive_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = (\Mux28~0_combout ) # ((\creg_rd_addr[2]~input_o  & (!\Mux31~6_combout  & \Mux28~2_combout )))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\Mux28~0_combout ),
	.datac(\Mux31~6_combout ),
	.datad(\Mux28~2_combout ),
	.cin(gnd),
	.combout(\Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~3 .lut_mask = 16'hCECC;
defparam \Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N8
cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\creg_rd_addr[1]~input_o  & (!\creg_rd_addr[4]~input_o  & !\creg_rd_addr[3]~input_o ))

	.dataa(\creg_rd_addr[1]~input_o ),
	.datab(gnd),
	.datac(\creg_rd_addr[4]~input_o ),
	.datad(\creg_rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'h000A;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N8
cycloneive_io_ibuf \mem_out[4]~input (
	.i(mem_out[4]),
	.ibar(gnd),
	.o(\mem_out[4]~input_o ));
// synopsys translate_off
defparam \mem_out[4]~input .bus_hold = "false";
defparam \mem_out[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y10_N23
dffeas \exp_vector[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[4]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[2]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[2] .is_wysiwyg = "true";
defparam \exp_vector[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N4
cycloneive_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (!\creg_rd_addr[0]~input_o  & (\creg_rd_addr[2]~input_o  & (!\creg_rd_addr[1]~input_o  & !\Mux31~6_combout )))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(\creg_rd_addr[1]~input_o ),
	.datad(\Mux31~6_combout ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'h0004;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N18
cycloneive_lcell_comb \mask[4]~5 (
// Equation(s):
// \mask[4]~5_combout  = !\mem_out[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_out[4]~input_o ),
	.cin(gnd),
	.combout(\mask[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mask[4]~5 .lut_mask = 16'h00FF;
defparam \mask[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N19
dffeas \mask[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mask[4]~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mask[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mask[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mask[4] .is_wysiwyg = "true";
defparam \mask[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N15
cycloneive_io_ibuf \id_pc[2]~input (
	.i(id_pc[2]),
	.ibar(gnd),
	.o(\id_pc[2]~input_o ));
// synopsys translate_off
defparam \id_pc[2]~input .bus_hold = "false";
defparam \id_pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N8
cycloneive_io_ibuf \mem_pc[2]~input (
	.i(mem_pc[2]),
	.ibar(gnd),
	.o(\mem_pc[2]~input_o ));
// synopsys translate_off
defparam \mem_pc[2]~input .bus_hold = "false";
defparam \mem_pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N24
cycloneive_lcell_comb \pre_pc[2]~feeder (
// Equation(s):
// \pre_pc[2]~feeder_combout  = \mem_pc[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[2]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[2]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N25
dffeas \pre_pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[2] .is_wysiwyg = "true";
defparam \pre_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N16
cycloneive_lcell_comb \epc~4 (
// Equation(s):
// \epc~4_combout  = (\Equal0~0_combout  & (\mem_out[4]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[2])))

	.dataa(\mem_out[4]~input_o ),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(pre_pc[2]),
	.cin(gnd),
	.combout(\epc~4_combout ),
	.cout());
// synopsys translate_off
defparam \epc~4 .lut_mask = 16'hAFA0;
defparam \epc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N17
dffeas \epc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[2] .is_wysiwyg = "true";
defparam \epc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N4
cycloneive_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (\creg_rd_addr[2]~input_o  & (((\creg_rd_addr[0]~input_o )))) # (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & ((epc[2]))) # (!\creg_rd_addr[0]~input_o  & (\id_pc[2]~input_o ))))

	.dataa(\id_pc[2]~input_o ),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(epc[2]),
	.datad(\creg_rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'hFC22;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N15
cycloneive_io_ibuf \irq[4]~input (
	.i(irq[4]),
	.ibar(gnd),
	.o(\irq[4]~input_o ));
// synopsys translate_off
defparam \irq[4]~input .bus_hold = "false";
defparam \irq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N22
cycloneive_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (\creg_rd_addr[2]~input_o  & ((\Mux27~2_combout  & ((\irq[4]~input_o ))) # (!\Mux27~2_combout  & (!mask[4])))) # (!\creg_rd_addr[2]~input_o  & (((\Mux27~2_combout ))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(mask[4]),
	.datac(\Mux27~2_combout ),
	.datad(\irq[4]~input_o ),
	.cin(gnd),
	.combout(\Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = 16'hF252;
defparam \Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N2
cycloneive_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = (\Mux27~0_combout  & ((\Mux27~3_combout ) # ((exp_vector[2] & \Mux27~1_combout )))) # (!\Mux27~0_combout  & (exp_vector[2] & (\Mux27~1_combout )))

	.dataa(\Mux27~0_combout ),
	.datab(exp_vector[2]),
	.datac(\Mux27~1_combout ),
	.datad(\Mux27~3_combout ),
	.cin(gnd),
	.combout(\Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~4 .lut_mask = 16'hEAC0;
defparam \Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N15
cycloneive_io_ibuf \mem_out[5]~input (
	.i(mem_out[5]),
	.ibar(gnd),
	.o(\mem_out[5]~input_o ));
// synopsys translate_off
defparam \mem_out[5]~input .bus_hold = "false";
defparam \mem_out[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y7_N21
dffeas \exp_vector[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[3]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[3] .is_wysiwyg = "true";
defparam \exp_vector[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N8
cycloneive_io_ibuf \mem_pc[3]~input (
	.i(mem_pc[3]),
	.ibar(gnd),
	.o(\mem_pc[3]~input_o ));
// synopsys translate_off
defparam \mem_pc[3]~input .bus_hold = "false";
defparam \mem_pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N18
cycloneive_lcell_comb \pre_pc[3]~feeder (
// Equation(s):
// \pre_pc[3]~feeder_combout  = \mem_pc[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[3]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[3]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N19
dffeas \pre_pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[3] .is_wysiwyg = "true";
defparam \pre_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N22
cycloneive_lcell_comb \epc~5 (
// Equation(s):
// \epc~5_combout  = (\Equal0~0_combout  & (\mem_out[5]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[3])))

	.dataa(gnd),
	.datab(\mem_out[5]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(pre_pc[3]),
	.cin(gnd),
	.combout(\epc~5_combout ),
	.cout());
// synopsys translate_off
defparam \epc~5 .lut_mask = 16'hCFC0;
defparam \epc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N23
dffeas \epc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[3] .is_wysiwyg = "true";
defparam \epc[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y9_N22
cycloneive_io_ibuf \id_pc[3]~input (
	.i(id_pc[3]),
	.ibar(gnd),
	.o(\id_pc[3]~input_o ));
// synopsys translate_off
defparam \id_pc[3]~input .bus_hold = "false";
defparam \id_pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N0
cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\creg_rd_addr[0]~input_o  & ((\creg_rd_addr[2]~input_o ) # ((epc[3])))) # (!\creg_rd_addr[0]~input_o  & (!\creg_rd_addr[2]~input_o  & ((\id_pc[3]~input_o ))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(epc[3]),
	.datad(\id_pc[3]~input_o ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hB9A8;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N0
cycloneive_lcell_comb \mask[5]~6 (
// Equation(s):
// \mask[5]~6_combout  = !\mem_out[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_out[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mask[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mask[5]~6 .lut_mask = 16'h0F0F;
defparam \mask[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N1
dffeas \mask[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mask[5]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mask[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mask[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mask[5] .is_wysiwyg = "true";
defparam \mask[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N1
cycloneive_io_ibuf \irq[5]~input (
	.i(irq[5]),
	.ibar(gnd),
	.o(\irq[5]~input_o ));
// synopsys translate_off
defparam \irq[5]~input .bus_hold = "false";
defparam \irq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N8
cycloneive_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\creg_rd_addr[2]~input_o  & ((\Mux26~0_combout  & ((\irq[5]~input_o ))) # (!\Mux26~0_combout  & (!mask[5])))) # (!\creg_rd_addr[2]~input_o  & (\Mux26~0_combout ))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\Mux26~0_combout ),
	.datac(mask[5]),
	.datad(\irq[5]~input_o ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hCE46;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
cycloneive_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (\Mux27~0_combout  & ((\Mux26~1_combout ) # ((\Mux27~1_combout  & exp_vector[3])))) # (!\Mux27~0_combout  & (\Mux27~1_combout  & (exp_vector[3])))

	.dataa(\Mux27~0_combout ),
	.datab(\Mux27~1_combout ),
	.datac(exp_vector[3]),
	.datad(\Mux26~1_combout ),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hEAC0;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N22
cycloneive_io_ibuf \irq[6]~input (
	.i(irq[6]),
	.ibar(gnd),
	.o(\irq[6]~input_o ));
// synopsys translate_off
defparam \irq[6]~input .bus_hold = "false";
defparam \irq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N22
cycloneive_io_ibuf \mem_out[6]~input (
	.i(mem_out[6]),
	.ibar(gnd),
	.o(\mem_out[6]~input_o ));
// synopsys translate_off
defparam \mem_out[6]~input .bus_hold = "false";
defparam \mem_out[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N12
cycloneive_lcell_comb \mask[6]~7 (
// Equation(s):
// \mask[6]~7_combout  = !\mem_out[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_out[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mask[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mask[6]~7 .lut_mask = 16'h0F0F;
defparam \mask[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N13
dffeas \mask[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mask[6]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mask[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mask[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mask[6] .is_wysiwyg = "true";
defparam \mask[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \mem_pc[4]~input (
	.i(mem_pc[4]),
	.ibar(gnd),
	.o(\mem_pc[4]~input_o ));
// synopsys translate_off
defparam \mem_pc[4]~input .bus_hold = "false";
defparam \mem_pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N28
cycloneive_lcell_comb \pre_pc[4]~feeder (
// Equation(s):
// \pre_pc[4]~feeder_combout  = \mem_pc[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[4]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[4]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N29
dffeas \pre_pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[4] .is_wysiwyg = "true";
defparam \pre_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N30
cycloneive_lcell_comb \epc~6 (
// Equation(s):
// \epc~6_combout  = (\Equal0~0_combout  & (\mem_out[6]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[4])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[6]~input_o ),
	.datad(pre_pc[4]),
	.cin(gnd),
	.combout(\epc~6_combout ),
	.cout());
// synopsys translate_off
defparam \epc~6 .lut_mask = 16'hF3C0;
defparam \epc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N31
dffeas \epc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[4] .is_wysiwyg = "true";
defparam \epc[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N8
cycloneive_io_ibuf \id_pc[4]~input (
	.i(id_pc[4]),
	.ibar(gnd),
	.o(\id_pc[4]~input_o ));
// synopsys translate_off
defparam \id_pc[4]~input .bus_hold = "false";
defparam \id_pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N0
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\creg_rd_addr[2]~input_o  & (((\creg_rd_addr[0]~input_o )))) # (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[4])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[4]~input_o )))))

	.dataa(epc[4]),
	.datab(\id_pc[4]~input_o ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\creg_rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hFA0C;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
cycloneive_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\creg_rd_addr[2]~input_o  & ((\Mux25~0_combout  & (\irq[6]~input_o )) # (!\Mux25~0_combout  & ((!mask[6]))))) # (!\creg_rd_addr[2]~input_o  & (((\Mux25~0_combout ))))

	.dataa(\irq[6]~input_o ),
	.datab(mask[6]),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\Mux25~0_combout ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hAF30;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N23
dffeas \exp_vector[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[4]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[4] .is_wysiwyg = "true";
defparam \exp_vector[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
cycloneive_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (\Mux27~0_combout  & ((\Mux25~1_combout ) # ((\Mux27~1_combout  & exp_vector[4])))) # (!\Mux27~0_combout  & (\Mux27~1_combout  & ((exp_vector[4]))))

	.dataa(\Mux27~0_combout ),
	.datab(\Mux27~1_combout ),
	.datac(\Mux25~1_combout ),
	.datad(exp_vector[4]),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'hECA0;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \mem_out[7]~input (
	.i(mem_out[7]),
	.ibar(gnd),
	.o(\mem_out[7]~input_o ));
// synopsys translate_off
defparam \mem_out[7]~input .bus_hold = "false";
defparam \mem_out[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y7_N11
dffeas \exp_vector[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[5]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[5] .is_wysiwyg = "true";
defparam \exp_vector[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N6
cycloneive_lcell_comb \mask[7]~8 (
// Equation(s):
// \mask[7]~8_combout  = !\mem_out[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_out[7]~input_o ),
	.cin(gnd),
	.combout(\mask[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mask[7]~8 .lut_mask = 16'h00FF;
defparam \mask[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N7
dffeas \mask[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mask[7]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mask[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mask[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mask[7] .is_wysiwyg = "true";
defparam \mask[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N1
cycloneive_io_ibuf \irq[7]~input (
	.i(irq[7]),
	.ibar(gnd),
	.o(\irq[7]~input_o ));
// synopsys translate_off
defparam \irq[7]~input .bus_hold = "false";
defparam \irq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y25_N8
cycloneive_io_ibuf \mem_pc[5]~input (
	.i(mem_pc[5]),
	.ibar(gnd),
	.o(\mem_pc[5]~input_o ));
// synopsys translate_off
defparam \mem_pc[5]~input .bus_hold = "false";
defparam \mem_pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \pre_pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_pc[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[5] .is_wysiwyg = "true";
defparam \pre_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N26
cycloneive_lcell_comb \epc~7 (
// Equation(s):
// \epc~7_combout  = (\Equal0~0_combout  & (\mem_out[7]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[5])))

	.dataa(\mem_out[7]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(pre_pc[5]),
	.cin(gnd),
	.combout(\epc~7_combout ),
	.cout());
// synopsys translate_off
defparam \epc~7 .lut_mask = 16'hBB88;
defparam \epc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N27
dffeas \epc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[5] .is_wysiwyg = "true";
defparam \epc[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N15
cycloneive_io_ibuf \id_pc[5]~input (
	.i(id_pc[5]),
	.ibar(gnd),
	.o(\id_pc[5]~input_o ));
// synopsys translate_off
defparam \id_pc[5]~input .bus_hold = "false";
defparam \id_pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\creg_rd_addr[2]~input_o  & (((\creg_rd_addr[0]~input_o )))) # (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[5])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[5]~input_o )))))

	.dataa(epc[5]),
	.datab(\id_pc[5]~input_o ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\creg_rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hFA0C;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
cycloneive_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\creg_rd_addr[2]~input_o  & ((\Mux24~0_combout  & ((\irq[7]~input_o ))) # (!\Mux24~0_combout  & (!mask[7])))) # (!\creg_rd_addr[2]~input_o  & (((\Mux24~0_combout ))))

	.dataa(mask[7]),
	.datab(\irq[7]~input_o ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\Mux24~0_combout ),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hCF50;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
cycloneive_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (\Mux27~0_combout  & ((\Mux24~1_combout ) # ((\Mux27~1_combout  & exp_vector[5])))) # (!\Mux27~0_combout  & (\Mux27~1_combout  & (exp_vector[5])))

	.dataa(\Mux27~0_combout ),
	.datab(\Mux27~1_combout ),
	.datac(exp_vector[5]),
	.datad(\Mux24~1_combout ),
	.cin(gnd),
	.combout(\Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = 16'hEAC0;
defparam \Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N22
cycloneive_io_ibuf \mem_out[8]~input (
	.i(mem_out[8]),
	.ibar(gnd),
	.o(\mem_out[8]~input_o ));
// synopsys translate_off
defparam \mem_out[8]~input .bus_hold = "false";
defparam \mem_out[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N1
cycloneive_io_ibuf \mem_pc[6]~input (
	.i(mem_pc[6]),
	.ibar(gnd),
	.o(\mem_pc[6]~input_o ));
// synopsys translate_off
defparam \mem_pc[6]~input .bus_hold = "false";
defparam \mem_pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y10_N13
dffeas \pre_pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_pc[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[6] .is_wysiwyg = "true";
defparam \pre_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N2
cycloneive_lcell_comb \epc~8 (
// Equation(s):
// \epc~8_combout  = (\Equal0~0_combout  & (\mem_out[8]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[6])))

	.dataa(\mem_out[8]~input_o ),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(pre_pc[6]),
	.cin(gnd),
	.combout(\epc~8_combout ),
	.cout());
// synopsys translate_off
defparam \epc~8 .lut_mask = 16'hAFA0;
defparam \epc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N3
dffeas \epc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[6] .is_wysiwyg = "true";
defparam \epc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N12
cycloneive_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = (\creg_rd_addr[0]~input_o  & ((\Mux31~6_combout ) # ((!\creg_rd_addr[2]~input_o  & epc[6]))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\Mux31~6_combout ),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(epc[6]),
	.cin(gnd),
	.combout(\Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~3 .lut_mask = 16'hD0C0;
defparam \Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N22
cycloneive_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = (\creg_rd_addr[1]~input_o  & (\creg_rd_addr[4]~input_o  & (\creg_rd_addr[2]~input_o  & \creg_rd_addr[3]~input_o )))

	.dataa(\creg_rd_addr[1]~input_o ),
	.datab(\creg_rd_addr[4]~input_o ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\creg_rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~2 .lut_mask = 16'h8000;
defparam \Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N10
cycloneive_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\creg_rd_addr[2]~input_o  & (!\creg_rd_addr[0]~input_o  & !\creg_rd_addr[1]~input_o )) # (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[1]~input_o )))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(gnd),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\creg_rd_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'h0F50;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N2
cycloneive_lcell_comb \Mux23~6 (
// Equation(s):
// \Mux23~6_combout  = (\Mux23~2_combout ) # ((\Mux22~0_combout  & (!\creg_rd_addr[4]~input_o  & !\creg_rd_addr[3]~input_o )))

	.dataa(\Mux23~2_combout ),
	.datab(\Mux22~0_combout ),
	.datac(\creg_rd_addr[4]~input_o ),
	.datad(\creg_rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~6 .lut_mask = 16'hAAAE;
defparam \Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N1
cycloneive_io_ibuf \id_pc[6]~input (
	.i(id_pc[6]),
	.ibar(gnd),
	.o(\id_pc[6]~input_o ));
// synopsys translate_off
defparam \id_pc[6]~input .bus_hold = "false";
defparam \id_pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y10_N11
dffeas \exp_vector[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[8]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[6]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[6] .is_wysiwyg = "true";
defparam \exp_vector[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N10
cycloneive_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = (\creg_rd_addr[2]~input_o  & (((exp_vector[6])))) # (!\creg_rd_addr[2]~input_o  & (\id_pc[6]~input_o  & (!\creg_rd_addr[0]~input_o )))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\id_pc[6]~input_o ),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(exp_vector[6]),
	.cin(gnd),
	.combout(\Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~4 .lut_mask = 16'hAE04;
defparam \Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N16
cycloneive_lcell_comb \Mux23~5 (
// Equation(s):
// \Mux23~5_combout  = (\Mux23~6_combout  & ((\Mux23~3_combout ) # ((!\Mux31~6_combout  & \Mux23~4_combout ))))

	.dataa(\Mux23~3_combout ),
	.datab(\Mux23~6_combout ),
	.datac(\Mux31~6_combout ),
	.datad(\Mux23~4_combout ),
	.cin(gnd),
	.combout(\Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~5 .lut_mask = 16'h8C88;
defparam \Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N1
cycloneive_io_ibuf \mem_out[9]~input (
	.i(mem_out[9]),
	.ibar(gnd),
	.o(\mem_out[9]~input_o ));
// synopsys translate_off
defparam \mem_out[9]~input .bus_hold = "false";
defparam \mem_out[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N8
cycloneive_io_ibuf \mem_pc[7]~input (
	.i(mem_pc[7]),
	.ibar(gnd),
	.o(\mem_pc[7]~input_o ));
// synopsys translate_off
defparam \mem_pc[7]~input .bus_hold = "false";
defparam \mem_pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N24
cycloneive_lcell_comb \pre_pc[7]~feeder (
// Equation(s):
// \pre_pc[7]~feeder_combout  = \mem_pc[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[7]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[7]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N25
dffeas \pre_pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[7] .is_wysiwyg = "true";
defparam \pre_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N28
cycloneive_lcell_comb \epc~9 (
// Equation(s):
// \epc~9_combout  = (\Equal0~0_combout  & (\mem_out[9]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[7])))

	.dataa(\mem_out[9]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(pre_pc[7]),
	.cin(gnd),
	.combout(\epc~9_combout ),
	.cout());
// synopsys translate_off
defparam \epc~9 .lut_mask = 16'hBB88;
defparam \epc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N29
dffeas \epc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[7] .is_wysiwyg = "true";
defparam \epc[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneive_io_ibuf \id_pc[7]~input (
	.i(id_pc[7]),
	.ibar(gnd),
	.o(\id_pc[7]~input_o ));
// synopsys translate_off
defparam \id_pc[7]~input .bus_hold = "false";
defparam \id_pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N26
cycloneive_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[7])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[7]~input_o )))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(epc[7]),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\id_pc[7]~input_o ),
	.cin(gnd),
	.combout(\Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~2 .lut_mask = 16'h4540;
defparam \Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N21
dffeas \exp_vector[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[7]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[7] .is_wysiwyg = "true";
defparam \exp_vector[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N30
cycloneive_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (!\Mux31~6_combout  & ((\creg_rd_addr[2]~input_o  & (!\creg_rd_addr[0]~input_o  & !\creg_rd_addr[1]~input_o )) # (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[1]~input_o )))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\Mux31~6_combout ),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\creg_rd_addr[1]~input_o ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'h1102;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N12
cycloneive_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = (\Mux22~1_combout  & ((\Mux22~2_combout ) # ((exp_vector[7] & \creg_rd_addr[2]~input_o ))))

	.dataa(\Mux22~2_combout ),
	.datab(exp_vector[7]),
	.datac(\Mux22~1_combout ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~3 .lut_mask = 16'hE0A0;
defparam \Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N22
cycloneive_io_ibuf \mem_out[10]~input (
	.i(mem_out[10]),
	.ibar(gnd),
	.o(\mem_out[10]~input_o ));
// synopsys translate_off
defparam \mem_out[10]~input .bus_hold = "false";
defparam \mem_out[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y7_N17
dffeas \exp_vector[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[10]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[8]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[8] .is_wysiwyg = "true";
defparam \exp_vector[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N22
cycloneive_io_ibuf \mem_pc[8]~input (
	.i(mem_pc[8]),
	.ibar(gnd),
	.o(\mem_pc[8]~input_o ));
// synopsys translate_off
defparam \mem_pc[8]~input .bus_hold = "false";
defparam \mem_pc[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N10
cycloneive_lcell_comb \pre_pc[8]~feeder (
// Equation(s):
// \pre_pc[8]~feeder_combout  = \mem_pc[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[8]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[8]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N11
dffeas \pre_pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[8] .is_wysiwyg = "true";
defparam \pre_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N2
cycloneive_lcell_comb \epc~10 (
// Equation(s):
// \epc~10_combout  = (\Equal0~0_combout  & (\mem_out[10]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[8])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[10]~input_o ),
	.datad(pre_pc[8]),
	.cin(gnd),
	.combout(\epc~10_combout ),
	.cout());
// synopsys translate_off
defparam \epc~10 .lut_mask = 16'hF3C0;
defparam \epc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N3
dffeas \epc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[8]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[8] .is_wysiwyg = "true";
defparam \epc[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N1
cycloneive_io_ibuf \id_pc[8]~input (
	.i(id_pc[8]),
	.ibar(gnd),
	.o(\id_pc[8]~input_o ));
// synopsys translate_off
defparam \id_pc[8]~input .bus_hold = "false";
defparam \id_pc[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N4
cycloneive_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[8])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[8]~input_o )))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(epc[8]),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\id_pc[8]~input_o ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'h4540;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N14
cycloneive_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\Mux22~1_combout  & ((\Mux21~0_combout ) # ((exp_vector[8] & \creg_rd_addr[2]~input_o ))))

	.dataa(exp_vector[8]),
	.datab(\Mux21~0_combout ),
	.datac(\Mux22~1_combout ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hE0C0;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N29
cycloneive_io_ibuf \id_pc[9]~input (
	.i(id_pc[9]),
	.ibar(gnd),
	.o(\id_pc[9]~input_o ));
// synopsys translate_off
defparam \id_pc[9]~input .bus_hold = "false";
defparam \id_pc[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cycloneive_io_ibuf \mem_out[11]~input (
	.i(mem_out[11]),
	.ibar(gnd),
	.o(\mem_out[11]~input_o ));
// synopsys translate_off
defparam \mem_out[11]~input .bus_hold = "false";
defparam \mem_out[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N29
cycloneive_io_ibuf \mem_pc[9]~input (
	.i(mem_pc[9]),
	.ibar(gnd),
	.o(\mem_pc[9]~input_o ));
// synopsys translate_off
defparam \mem_pc[9]~input .bus_hold = "false";
defparam \mem_pc[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N16
cycloneive_lcell_comb \pre_pc[9]~feeder (
// Equation(s):
// \pre_pc[9]~feeder_combout  = \mem_pc[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[9]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[9]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N17
dffeas \pre_pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[9] .is_wysiwyg = "true";
defparam \pre_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N28
cycloneive_lcell_comb \epc~11 (
// Equation(s):
// \epc~11_combout  = (\Equal0~0_combout  & (\mem_out[11]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[9])))

	.dataa(\mem_out[11]~input_o ),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(pre_pc[9]),
	.cin(gnd),
	.combout(\epc~11_combout ),
	.cout());
// synopsys translate_off
defparam \epc~11 .lut_mask = 16'hAFA0;
defparam \epc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N29
dffeas \epc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[9]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[9] .is_wysiwyg = "true";
defparam \epc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N30
cycloneive_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & ((epc[9]))) # (!\creg_rd_addr[0]~input_o  & (\id_pc[9]~input_o ))))

	.dataa(\id_pc[9]~input_o ),
	.datab(\creg_rd_addr[0]~input_o ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(epc[9]),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'h0E02;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N31
dffeas \exp_vector[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[11]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[9]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[9] .is_wysiwyg = "true";
defparam \exp_vector[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N8
cycloneive_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Mux22~1_combout  & ((\Mux20~0_combout ) # ((exp_vector[9] & \creg_rd_addr[2]~input_o ))))

	.dataa(\Mux20~0_combout ),
	.datab(exp_vector[9]),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\Mux22~1_combout ),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hEA00;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N15
cycloneive_io_ibuf \mem_out[12]~input (
	.i(mem_out[12]),
	.ibar(gnd),
	.o(\mem_out[12]~input_o ));
// synopsys translate_off
defparam \mem_out[12]~input .bus_hold = "false";
defparam \mem_out[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y10_N25
dffeas \exp_vector[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[12]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[10]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[10] .is_wysiwyg = "true";
defparam \exp_vector[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cycloneive_io_ibuf \mem_pc[10]~input (
	.i(mem_pc[10]),
	.ibar(gnd),
	.o(\mem_pc[10]~input_o ));
// synopsys translate_off
defparam \mem_pc[10]~input .bus_hold = "false";
defparam \mem_pc[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N10
cycloneive_lcell_comb \pre_pc[10]~feeder (
// Equation(s):
// \pre_pc[10]~feeder_combout  = \mem_pc[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[10]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[10]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N11
dffeas \pre_pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[10] .is_wysiwyg = "true";
defparam \pre_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N6
cycloneive_lcell_comb \epc~12 (
// Equation(s):
// \epc~12_combout  = (\Equal0~0_combout  & (\mem_out[12]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[10])))

	.dataa(\mem_out[12]~input_o ),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(pre_pc[10]),
	.cin(gnd),
	.combout(\epc~12_combout ),
	.cout());
// synopsys translate_off
defparam \epc~12 .lut_mask = 16'hAFA0;
defparam \epc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N7
dffeas \epc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~12_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[10]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[10] .is_wysiwyg = "true";
defparam \epc[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N22
cycloneive_io_ibuf \id_pc[10]~input (
	.i(id_pc[10]),
	.ibar(gnd),
	.o(\id_pc[10]~input_o ));
// synopsys translate_off
defparam \id_pc[10]~input .bus_hold = "false";
defparam \id_pc[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N0
cycloneive_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[10])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[10]~input_o )))))

	.dataa(epc[10]),
	.datab(\creg_rd_addr[0]~input_o ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\id_pc[10]~input_o ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'h0B08;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N26
cycloneive_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\Mux22~1_combout  & ((\Mux19~0_combout ) # ((exp_vector[10] & \creg_rd_addr[2]~input_o ))))

	.dataa(exp_vector[10]),
	.datab(\Mux22~1_combout ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hCC80;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \mem_out[13]~input (
	.i(mem_out[13]),
	.ibar(gnd),
	.o(\mem_out[13]~input_o ));
// synopsys translate_off
defparam \mem_out[13]~input .bus_hold = "false";
defparam \mem_out[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \mem_pc[11]~input (
	.i(mem_pc[11]),
	.ibar(gnd),
	.o(\mem_pc[11]~input_o ));
// synopsys translate_off
defparam \mem_pc[11]~input .bus_hold = "false";
defparam \mem_pc[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N6
cycloneive_lcell_comb \pre_pc[11]~feeder (
// Equation(s):
// \pre_pc[11]~feeder_combout  = \mem_pc[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[11]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[11]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N7
dffeas \pre_pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[11] .is_wysiwyg = "true";
defparam \pre_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N4
cycloneive_lcell_comb \epc~13 (
// Equation(s):
// \epc~13_combout  = (\Equal0~0_combout  & (\mem_out[13]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[11])))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\mem_out[13]~input_o ),
	.datad(pre_pc[11]),
	.cin(gnd),
	.combout(\epc~13_combout ),
	.cout());
// synopsys translate_off
defparam \epc~13 .lut_mask = 16'hF5A0;
defparam \epc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N5
dffeas \epc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[11]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[11] .is_wysiwyg = "true";
defparam \epc[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \id_pc[11]~input (
	.i(id_pc[11]),
	.ibar(gnd),
	.o(\id_pc[11]~input_o ));
// synopsys translate_off
defparam \id_pc[11]~input .bus_hold = "false";
defparam \id_pc[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N14
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[11])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[11]~input_o )))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(epc[11]),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\id_pc[11]~input_o ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'h0D08;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N15
dffeas \exp_vector[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[13]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[11]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[11] .is_wysiwyg = "true";
defparam \exp_vector[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N20
cycloneive_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\Mux22~1_combout  & ((\Mux18~0_combout ) # ((exp_vector[11] & \creg_rd_addr[2]~input_o ))))

	.dataa(\Mux18~0_combout ),
	.datab(exp_vector[11]),
	.datac(\Mux22~1_combout ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hE0A0;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N6
cycloneive_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\creg_rd_addr[4]~input_o  & (\creg_rd_addr[1]~input_o  $ ((\creg_rd_addr[0]~input_o )))) # (!\creg_rd_addr[4]~input_o  & (\creg_rd_addr[3]~input_o  & (\creg_rd_addr[1]~input_o  $ (\creg_rd_addr[0]~input_o ))))

	.dataa(\creg_rd_addr[1]~input_o ),
	.datab(\creg_rd_addr[4]~input_o ),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\creg_rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'h5A48;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N15
cycloneive_io_ibuf \mem_out[14]~input (
	.i(mem_out[14]),
	.ibar(gnd),
	.o(\mem_out[14]~input_o ));
// synopsys translate_off
defparam \mem_out[14]~input .bus_hold = "false";
defparam \mem_out[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y7_N19
dffeas \exp_vector[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[12]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[12] .is_wysiwyg = "true";
defparam \exp_vector[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N28
cycloneive_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = (\Mux17~1_combout ) # ((!\Mux31~6_combout  & (\creg_rd_addr[2]~input_o  & exp_vector[12])))

	.dataa(\Mux17~1_combout ),
	.datab(\Mux31~6_combout ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(exp_vector[12]),
	.cin(gnd),
	.combout(\Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~2 .lut_mask = 16'hBAAA;
defparam \Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y12_N24
cycloneive_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\creg_rd_addr[4]~input_o  & (\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[3]~input_o )))) # (!\creg_rd_addr[4]~input_o  & (((\Mux22~0_combout  & !\creg_rd_addr[3]~input_o ))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\creg_rd_addr[4]~input_o ),
	.datac(\Mux22~0_combout ),
	.datad(\creg_rd_addr[3]~input_o ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'h8830;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N1
cycloneive_io_ibuf \id_pc[12]~input (
	.i(id_pc[12]),
	.ibar(gnd),
	.o(\id_pc[12]~input_o ));
// synopsys translate_off
defparam \id_pc[12]~input .bus_hold = "false";
defparam \id_pc[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N22
cycloneive_io_ibuf \mem_pc[12]~input (
	.i(mem_pc[12]),
	.ibar(gnd),
	.o(\mem_pc[12]~input_o ));
// synopsys translate_off
defparam \mem_pc[12]~input .bus_hold = "false";
defparam \mem_pc[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N10
cycloneive_lcell_comb \pre_pc[12]~feeder (
// Equation(s):
// \pre_pc[12]~feeder_combout  = \mem_pc[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[12]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[12]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N11
dffeas \pre_pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[12] .is_wysiwyg = "true";
defparam \pre_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N4
cycloneive_lcell_comb \epc~14 (
// Equation(s):
// \epc~14_combout  = (\Equal0~0_combout  & (\mem_out[14]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[12])))

	.dataa(\mem_out[14]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(pre_pc[12]),
	.cin(gnd),
	.combout(\epc~14_combout ),
	.cout());
// synopsys translate_off
defparam \epc~14 .lut_mask = 16'hBB88;
defparam \epc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N5
dffeas \epc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[12]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[12] .is_wysiwyg = "true";
defparam \epc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N22
cycloneive_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & ((epc[12]))) # (!\creg_rd_addr[0]~input_o  & (\id_pc[12]~input_o ))))

	.dataa(\id_pc[12]~input_o ),
	.datab(epc[12]),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~3 .lut_mask = 16'h00CA;
defparam \Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = (\Mux17~0_combout  & ((\Mux17~2_combout ) # ((\Mux17~3_combout  & !\Mux31~6_combout ))))

	.dataa(\Mux17~2_combout ),
	.datab(\Mux17~0_combout ),
	.datac(\Mux17~3_combout ),
	.datad(\Mux31~6_combout ),
	.cin(gnd),
	.combout(\Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~4 .lut_mask = 16'h88C8;
defparam \Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N1
cycloneive_io_ibuf \mem_out[15]~input (
	.i(mem_out[15]),
	.ibar(gnd),
	.o(\mem_out[15]~input_o ));
// synopsys translate_off
defparam \mem_out[15]~input .bus_hold = "false";
defparam \mem_out[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y7_N9
dffeas \exp_vector[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[13]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[13] .is_wysiwyg = "true";
defparam \exp_vector[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N22
cycloneive_io_ibuf \mem_pc[13]~input (
	.i(mem_pc[13]),
	.ibar(gnd),
	.o(\mem_pc[13]~input_o ));
// synopsys translate_off
defparam \mem_pc[13]~input .bus_hold = "false";
defparam \mem_pc[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N2
cycloneive_lcell_comb \pre_pc[13]~feeder (
// Equation(s):
// \pre_pc[13]~feeder_combout  = \mem_pc[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[13]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[13]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N3
dffeas \pre_pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[13] .is_wysiwyg = "true";
defparam \pre_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N12
cycloneive_lcell_comb \epc~15 (
// Equation(s):
// \epc~15_combout  = (\Equal0~0_combout  & (\mem_out[15]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[13])))

	.dataa(\mem_out[15]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(pre_pc[13]),
	.cin(gnd),
	.combout(\epc~15_combout ),
	.cout());
// synopsys translate_off
defparam \epc~15 .lut_mask = 16'hBB88;
defparam \epc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N13
dffeas \epc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~15_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[13]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[13] .is_wysiwyg = "true";
defparam \epc[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N8
cycloneive_io_ibuf \id_pc[13]~input (
	.i(id_pc[13]),
	.ibar(gnd),
	.o(\id_pc[13]~input_o ));
// synopsys translate_off
defparam \id_pc[13]~input .bus_hold = "false";
defparam \id_pc[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N26
cycloneive_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[13])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[13]~input_o )))))

	.dataa(epc[13]),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(\id_pc[13]~input_o ),
	.datad(\creg_rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'h2230;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N8
cycloneive_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux22~1_combout  & ((\Mux16~0_combout ) # ((exp_vector[13] & \creg_rd_addr[2]~input_o ))))

	.dataa(exp_vector[13]),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(\Mux16~0_combout ),
	.datad(\Mux22~1_combout ),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hF800;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \mem_out[16]~input (
	.i(mem_out[16]),
	.ibar(gnd),
	.o(\mem_out[16]~input_o ));
// synopsys translate_off
defparam \mem_out[16]~input .bus_hold = "false";
defparam \mem_out[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \mem_pc[14]~input (
	.i(mem_pc[14]),
	.ibar(gnd),
	.o(\mem_pc[14]~input_o ));
// synopsys translate_off
defparam \mem_pc[14]~input .bus_hold = "false";
defparam \mem_pc[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y7_N17
dffeas \pre_pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_pc[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[14] .is_wysiwyg = "true";
defparam \pre_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N0
cycloneive_lcell_comb \epc~16 (
// Equation(s):
// \epc~16_combout  = (\Equal0~0_combout  & (\mem_out[16]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[14])))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\mem_out[16]~input_o ),
	.datad(pre_pc[14]),
	.cin(gnd),
	.combout(\epc~16_combout ),
	.cout());
// synopsys translate_off
defparam \epc~16 .lut_mask = 16'hF5A0;
defparam \epc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N1
dffeas \epc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[14]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[14] .is_wysiwyg = "true";
defparam \epc[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N29
cycloneive_io_ibuf \id_pc[14]~input (
	.i(id_pc[14]),
	.ibar(gnd),
	.o(\id_pc[14]~input_o ));
// synopsys translate_off
defparam \id_pc[14]~input .bus_hold = "false";
defparam \id_pc[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N22
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[14])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[14]~input_o )))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(epc[14]),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\id_pc[14]~input_o ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h0D08;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N3
dffeas \exp_vector[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[16]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[14]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[14] .is_wysiwyg = "true";
defparam \exp_vector[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N20
cycloneive_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Mux22~1_combout  & ((\Mux15~0_combout ) # ((\creg_rd_addr[2]~input_o  & exp_vector[14]))))

	.dataa(\Mux15~0_combout ),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(\Mux22~1_combout ),
	.datad(exp_vector[14]),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hE0A0;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N29
cycloneive_io_ibuf \id_pc[15]~input (
	.i(id_pc[15]),
	.ibar(gnd),
	.o(\id_pc[15]~input_o ));
// synopsys translate_off
defparam \id_pc[15]~input .bus_hold = "false";
defparam \id_pc[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N15
cycloneive_io_ibuf \mem_out[17]~input (
	.i(mem_out[17]),
	.ibar(gnd),
	.o(\mem_out[17]~input_o ));
// synopsys translate_off
defparam \mem_out[17]~input .bus_hold = "false";
defparam \mem_out[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cycloneive_io_ibuf \mem_pc[15]~input (
	.i(mem_pc[15]),
	.ibar(gnd),
	.o(\mem_pc[15]~input_o ));
// synopsys translate_off
defparam \mem_pc[15]~input .bus_hold = "false";
defparam \mem_pc[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N16
cycloneive_lcell_comb \pre_pc[15]~feeder (
// Equation(s):
// \pre_pc[15]~feeder_combout  = \mem_pc[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[15]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[15]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N17
dffeas \pre_pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[15] .is_wysiwyg = "true";
defparam \pre_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N30
cycloneive_lcell_comb \epc~17 (
// Equation(s):
// \epc~17_combout  = (\Equal0~0_combout  & (\mem_out[17]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[15])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[17]~input_o ),
	.datad(pre_pc[15]),
	.cin(gnd),
	.combout(\epc~17_combout ),
	.cout());
// synopsys translate_off
defparam \epc~17 .lut_mask = 16'hF3C0;
defparam \epc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N31
dffeas \epc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~17_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[15]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[15] .is_wysiwyg = "true";
defparam \epc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N28
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & ((epc[15]))) # (!\creg_rd_addr[0]~input_o  & (\id_pc[15]~input_o ))))

	.dataa(\id_pc[15]~input_o ),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(epc[15]),
	.datad(\creg_rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h3022;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N23
dffeas \exp_vector[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[17]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[15]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[15] .is_wysiwyg = "true";
defparam \exp_vector[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N10
cycloneive_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\Mux22~1_combout  & ((\Mux14~0_combout ) # ((\creg_rd_addr[2]~input_o  & exp_vector[15]))))

	.dataa(\Mux22~1_combout ),
	.datab(\Mux14~0_combout ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(exp_vector[15]),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hA888;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N29
cycloneive_io_ibuf \mem_out[18]~input (
	.i(mem_out[18]),
	.ibar(gnd),
	.o(\mem_out[18]~input_o ));
// synopsys translate_off
defparam \mem_out[18]~input .bus_hold = "false";
defparam \mem_out[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y10_N19
dffeas \exp_vector[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[18]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[16]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[16] .is_wysiwyg = "true";
defparam \exp_vector[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \mem_pc[16]~input (
	.i(mem_pc[16]),
	.ibar(gnd),
	.o(\mem_pc[16]~input_o ));
// synopsys translate_off
defparam \mem_pc[16]~input .bus_hold = "false";
defparam \mem_pc[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y7_N11
dffeas \pre_pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_pc[16]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[16] .is_wysiwyg = "true";
defparam \pre_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N12
cycloneive_lcell_comb \epc~18 (
// Equation(s):
// \epc~18_combout  = (\Equal0~0_combout  & (\mem_out[18]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[16])))

	.dataa(\mem_out[18]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(pre_pc[16]),
	.cin(gnd),
	.combout(\epc~18_combout ),
	.cout());
// synopsys translate_off
defparam \epc~18 .lut_mask = 16'hBB88;
defparam \epc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N13
dffeas \epc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[16]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[16] .is_wysiwyg = "true";
defparam \epc[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N8
cycloneive_io_ibuf \id_pc[16]~input (
	.i(id_pc[16]),
	.ibar(gnd),
	.o(\id_pc[16]~input_o ));
// synopsys translate_off
defparam \id_pc[16]~input .bus_hold = "false";
defparam \id_pc[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N0
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[16])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[16]~input_o )))))

	.dataa(epc[16]),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(\id_pc[16]~input_o ),
	.datad(\creg_rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h2230;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N14
cycloneive_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux22~1_combout  & ((\Mux13~0_combout ) # ((exp_vector[16] & \creg_rd_addr[2]~input_o ))))

	.dataa(\Mux22~1_combout ),
	.datab(exp_vector[16]),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\Mux13~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hAA80;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \mem_out[19]~input (
	.i(mem_out[19]),
	.ibar(gnd),
	.o(\mem_out[19]~input_o ));
// synopsys translate_off
defparam \mem_out[19]~input .bus_hold = "false";
defparam \mem_out[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y7_N29
dffeas \exp_vector[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[19]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[17]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[17] .is_wysiwyg = "true";
defparam \exp_vector[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N22
cycloneive_io_ibuf \id_pc[17]~input (
	.i(id_pc[17]),
	.ibar(gnd),
	.o(\id_pc[17]~input_o ));
// synopsys translate_off
defparam \id_pc[17]~input .bus_hold = "false";
defparam \id_pc[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N8
cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\creg_rd_addr[2]~input_o  & (exp_vector[17])) # (!\creg_rd_addr[2]~input_o  & (((\id_pc[17]~input_o  & !\creg_rd_addr[0]~input_o ))))

	.dataa(exp_vector[17]),
	.datab(\id_pc[17]~input_o ),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hAA0C;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cycloneive_io_ibuf \mem_pc[17]~input (
	.i(mem_pc[17]),
	.ibar(gnd),
	.o(\mem_pc[17]~input_o ));
// synopsys translate_off
defparam \mem_pc[17]~input .bus_hold = "false";
defparam \mem_pc[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N16
cycloneive_lcell_comb \pre_pc[17]~feeder (
// Equation(s):
// \pre_pc[17]~feeder_combout  = \mem_pc[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[17]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[17]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N17
dffeas \pre_pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[17] .is_wysiwyg = "true";
defparam \pre_pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N24
cycloneive_lcell_comb \epc~19 (
// Equation(s):
// \epc~19_combout  = (\Equal0~0_combout  & (\mem_out[19]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[17])))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\mem_out[19]~input_o ),
	.datad(pre_pc[17]),
	.cin(gnd),
	.combout(\epc~19_combout ),
	.cout());
// synopsys translate_off
defparam \epc~19 .lut_mask = 16'hF5A0;
defparam \epc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N25
dffeas \epc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~19_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[17]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[17] .is_wysiwyg = "true";
defparam \epc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N2
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\creg_rd_addr[0]~input_o  & ((\Mux31~6_combout ) # ((epc[17] & !\creg_rd_addr[2]~input_o ))))

	.dataa(\Mux31~6_combout ),
	.datab(epc[17]),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hA0E0;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N18
cycloneive_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\Mux23~6_combout  & ((\Mux12~0_combout ) # ((!\Mux31~6_combout  & \Mux12~1_combout ))))

	.dataa(\Mux31~6_combout ),
	.datab(\Mux12~1_combout ),
	.datac(\Mux23~6_combout ),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hF040;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N22
cycloneive_io_ibuf \mem_out[20]~input (
	.i(mem_out[20]),
	.ibar(gnd),
	.o(\mem_out[20]~input_o ));
// synopsys translate_off
defparam \mem_out[20]~input .bus_hold = "false";
defparam \mem_out[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y7_N7
dffeas \exp_vector[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[20]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[18]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[18] .is_wysiwyg = "true";
defparam \exp_vector[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \mem_pc[18]~input (
	.i(mem_pc[18]),
	.ibar(gnd),
	.o(\mem_pc[18]~input_o ));
// synopsys translate_off
defparam \mem_pc[18]~input .bus_hold = "false";
defparam \mem_pc[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y7_N7
dffeas \pre_pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_pc[18]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[18] .is_wysiwyg = "true";
defparam \pre_pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N24
cycloneive_lcell_comb \epc~20 (
// Equation(s):
// \epc~20_combout  = (\Equal0~0_combout  & (\mem_out[20]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[18])))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\mem_out[20]~input_o ),
	.datad(pre_pc[18]),
	.cin(gnd),
	.combout(\epc~20_combout ),
	.cout());
// synopsys translate_off
defparam \epc~20 .lut_mask = 16'hF5A0;
defparam \epc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N25
dffeas \epc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[18]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[18] .is_wysiwyg = "true";
defparam \epc[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N29
cycloneive_io_ibuf \id_pc[18]~input (
	.i(id_pc[18]),
	.ibar(gnd),
	.o(\id_pc[18]~input_o ));
// synopsys translate_off
defparam \id_pc[18]~input .bus_hold = "false";
defparam \id_pc[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N2
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[18])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[18]~input_o )))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(epc[18]),
	.datac(\id_pc[18]~input_o ),
	.datad(\creg_rd_addr[0]~input_o ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h4450;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N16
cycloneive_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\Mux22~1_combout  & ((\Mux11~0_combout ) # ((\creg_rd_addr[2]~input_o  & exp_vector[18]))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(exp_vector[18]),
	.datac(\Mux22~1_combout ),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hF080;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \mem_out[21]~input (
	.i(mem_out[21]),
	.ibar(gnd),
	.o(\mem_out[21]~input_o ));
// synopsys translate_off
defparam \mem_out[21]~input .bus_hold = "false";
defparam \mem_out[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N8
cycloneive_io_ibuf \mem_pc[19]~input (
	.i(mem_pc[19]),
	.ibar(gnd),
	.o(\mem_pc[19]~input_o ));
// synopsys translate_off
defparam \mem_pc[19]~input .bus_hold = "false";
defparam \mem_pc[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N20
cycloneive_lcell_comb \pre_pc[19]~feeder (
// Equation(s):
// \pre_pc[19]~feeder_combout  = \mem_pc[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[19]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[19]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N21
dffeas \pre_pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[19] .is_wysiwyg = "true";
defparam \pre_pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N30
cycloneive_lcell_comb \epc~21 (
// Equation(s):
// \epc~21_combout  = (\Equal0~0_combout  & (\mem_out[21]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[19])))

	.dataa(gnd),
	.datab(\mem_out[21]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(pre_pc[19]),
	.cin(gnd),
	.combout(\epc~21_combout ),
	.cout());
// synopsys translate_off
defparam \epc~21 .lut_mask = 16'hCFC0;
defparam \epc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N31
dffeas \epc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~21_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[19]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[19] .is_wysiwyg = "true";
defparam \epc[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \id_pc[19]~input (
	.i(id_pc[19]),
	.ibar(gnd),
	.o(\id_pc[19]~input_o ));
// synopsys translate_off
defparam \id_pc[19]~input .bus_hold = "false";
defparam \id_pc[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[19])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[19]~input_o )))))

	.dataa(epc[19]),
	.datab(\creg_rd_addr[0]~input_o ),
	.datac(\id_pc[19]~input_o ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'h00B8;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N13
dffeas \exp_vector[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[21]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[19]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[19] .is_wysiwyg = "true";
defparam \exp_vector[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N14
cycloneive_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\Mux22~1_combout  & ((\Mux10~0_combout ) # ((exp_vector[19] & \creg_rd_addr[2]~input_o ))))

	.dataa(\Mux10~0_combout ),
	.datab(\Mux22~1_combout ),
	.datac(exp_vector[19]),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hC888;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \id_pc[20]~input (
	.i(id_pc[20]),
	.ibar(gnd),
	.o(\id_pc[20]~input_o ));
// synopsys translate_off
defparam \id_pc[20]~input .bus_hold = "false";
defparam \id_pc[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \mem_out[22]~input (
	.i(mem_out[22]),
	.ibar(gnd),
	.o(\mem_out[22]~input_o ));
// synopsys translate_off
defparam \mem_out[22]~input .bus_hold = "false";
defparam \mem_out[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N8
cycloneive_io_ibuf \mem_pc[20]~input (
	.i(mem_pc[20]),
	.ibar(gnd),
	.o(\mem_pc[20]~input_o ));
// synopsys translate_off
defparam \mem_pc[20]~input .bus_hold = "false";
defparam \mem_pc[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N0
cycloneive_lcell_comb \pre_pc[20]~feeder (
// Equation(s):
// \pre_pc[20]~feeder_combout  = \mem_pc[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[20]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[20]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N1
dffeas \pre_pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[20] .is_wysiwyg = "true";
defparam \pre_pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N8
cycloneive_lcell_comb \epc~22 (
// Equation(s):
// \epc~22_combout  = (\Equal0~0_combout  & (\mem_out[22]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[20])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[22]~input_o ),
	.datad(pre_pc[20]),
	.cin(gnd),
	.combout(\epc~22_combout ),
	.cout());
// synopsys translate_off
defparam \epc~22 .lut_mask = 16'hF3C0;
defparam \epc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N9
dffeas \epc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~22_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[20]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[20] .is_wysiwyg = "true";
defparam \epc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N30
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & ((epc[20]))) # (!\creg_rd_addr[0]~input_o  & (\id_pc[20]~input_o ))))

	.dataa(\id_pc[20]~input_o ),
	.datab(epc[20]),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'h00CA;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N31
dffeas \exp_vector[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[22]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[20]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[20] .is_wysiwyg = "true";
defparam \exp_vector[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N20
cycloneive_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\Mux22~1_combout  & ((\Mux9~0_combout ) # ((exp_vector[20] & \creg_rd_addr[2]~input_o ))))

	.dataa(\Mux9~0_combout ),
	.datab(\Mux22~1_combout ),
	.datac(exp_vector[20]),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hC888;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N8
cycloneive_io_ibuf \mem_out[23]~input (
	.i(mem_out[23]),
	.ibar(gnd),
	.o(\mem_out[23]~input_o ));
// synopsys translate_off
defparam \mem_out[23]~input .bus_hold = "false";
defparam \mem_out[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N1
cycloneive_io_ibuf \mem_pc[21]~input (
	.i(mem_pc[21]),
	.ibar(gnd),
	.o(\mem_pc[21]~input_o ));
// synopsys translate_off
defparam \mem_pc[21]~input .bus_hold = "false";
defparam \mem_pc[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N10
cycloneive_lcell_comb \pre_pc[21]~feeder (
// Equation(s):
// \pre_pc[21]~feeder_combout  = \mem_pc[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[21]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[21]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N11
dffeas \pre_pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[21] .is_wysiwyg = "true";
defparam \pre_pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N4
cycloneive_lcell_comb \epc~23 (
// Equation(s):
// \epc~23_combout  = (\Equal0~0_combout  & (\mem_out[23]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[21])))

	.dataa(gnd),
	.datab(\mem_out[23]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(pre_pc[21]),
	.cin(gnd),
	.combout(\epc~23_combout ),
	.cout());
// synopsys translate_off
defparam \epc~23 .lut_mask = 16'hCFC0;
defparam \epc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \epc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~23_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[21]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[21] .is_wysiwyg = "true";
defparam \epc[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N15
cycloneive_io_ibuf \id_pc[21]~input (
	.i(id_pc[21]),
	.ibar(gnd),
	.o(\id_pc[21]~input_o ));
// synopsys translate_off
defparam \id_pc[21]~input .bus_hold = "false";
defparam \id_pc[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N30
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[21])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[21]~input_o )))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(epc[21]),
	.datad(\id_pc[21]~input_o ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h3120;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N9
dffeas \exp_vector[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[23]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[21]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[21] .is_wysiwyg = "true";
defparam \exp_vector[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N8
cycloneive_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Mux22~1_combout  & ((\Mux8~0_combout ) # ((\creg_rd_addr[2]~input_o  & exp_vector[21]))))

	.dataa(\Mux8~0_combout ),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(\Mux22~1_combout ),
	.datad(exp_vector[21]),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hE0A0;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N8
cycloneive_io_ibuf \id_pc[22]~input (
	.i(id_pc[22]),
	.ibar(gnd),
	.o(\id_pc[22]~input_o ));
// synopsys translate_off
defparam \id_pc[22]~input .bus_hold = "false";
defparam \id_pc[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y10_N1
cycloneive_io_ibuf \mem_out[24]~input (
	.i(mem_out[24]),
	.ibar(gnd),
	.o(\mem_out[24]~input_o ));
// synopsys translate_off
defparam \mem_out[24]~input .bus_hold = "false";
defparam \mem_out[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N8
cycloneive_io_ibuf \mem_pc[22]~input (
	.i(mem_pc[22]),
	.ibar(gnd),
	.o(\mem_pc[22]~input_o ));
// synopsys translate_off
defparam \mem_pc[22]~input .bus_hold = "false";
defparam \mem_pc[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N20
cycloneive_lcell_comb \pre_pc[22]~feeder (
// Equation(s):
// \pre_pc[22]~feeder_combout  = \mem_pc[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[22]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[22]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N21
dffeas \pre_pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[22] .is_wysiwyg = "true";
defparam \pre_pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N12
cycloneive_lcell_comb \epc~24 (
// Equation(s):
// \epc~24_combout  = (\Equal0~0_combout  & (\mem_out[24]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[22])))

	.dataa(gnd),
	.datab(\mem_out[24]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(pre_pc[22]),
	.cin(gnd),
	.combout(\epc~24_combout ),
	.cout());
// synopsys translate_off
defparam \epc~24 .lut_mask = 16'hCFC0;
defparam \epc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N13
dffeas \epc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[22]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[22] .is_wysiwyg = "true";
defparam \epc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N22
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & ((epc[22]))) # (!\creg_rd_addr[0]~input_o  & (\id_pc[22]~input_o ))))

	.dataa(\id_pc[22]~input_o ),
	.datab(\creg_rd_addr[0]~input_o ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(epc[22]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h0E02;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N27
dffeas \exp_vector[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[24]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[22]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[22] .is_wysiwyg = "true";
defparam \exp_vector[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N4
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\Mux22~1_combout  & ((\Mux7~0_combout ) # ((\creg_rd_addr[2]~input_o  & exp_vector[22]))))

	.dataa(\Mux7~0_combout ),
	.datab(\Mux22~1_combout ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(exp_vector[22]),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hC888;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N29
cycloneive_io_ibuf \mem_out[25]~input (
	.i(mem_out[25]),
	.ibar(gnd),
	.o(\mem_out[25]~input_o ));
// synopsys translate_off
defparam \mem_out[25]~input .bus_hold = "false";
defparam \mem_out[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \mem_pc[23]~input (
	.i(mem_pc[23]),
	.ibar(gnd),
	.o(\mem_pc[23]~input_o ));
// synopsys translate_off
defparam \mem_pc[23]~input .bus_hold = "false";
defparam \mem_pc[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N10
cycloneive_lcell_comb \pre_pc[23]~feeder (
// Equation(s):
// \pre_pc[23]~feeder_combout  = \mem_pc[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[23]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[23]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N11
dffeas \pre_pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[23] .is_wysiwyg = "true";
defparam \pre_pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N12
cycloneive_lcell_comb \epc~25 (
// Equation(s):
// \epc~25_combout  = (\Equal0~0_combout  & (\mem_out[25]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[23])))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_out[25]~input_o ),
	.datac(gnd),
	.datad(pre_pc[23]),
	.cin(gnd),
	.combout(\epc~25_combout ),
	.cout());
// synopsys translate_off
defparam \epc~25 .lut_mask = 16'hDD88;
defparam \epc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N13
dffeas \epc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~25_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[23]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[23] .is_wysiwyg = "true";
defparam \epc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N6
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\creg_rd_addr[0]~input_o  & ((\Mux31~6_combout ) # ((!\creg_rd_addr[2]~input_o  & epc[23]))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\creg_rd_addr[0]~input_o ),
	.datac(\Mux31~6_combout ),
	.datad(epc[23]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hC4C0;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N5
dffeas \exp_vector[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[25]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[23]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[23] .is_wysiwyg = "true";
defparam \exp_vector[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneive_io_ibuf \id_pc[23]~input (
	.i(id_pc[23]),
	.ibar(gnd),
	.o(\id_pc[23]~input_o ));
// synopsys translate_off
defparam \id_pc[23]~input .bus_hold = "false";
defparam \id_pc[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N20
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\creg_rd_addr[2]~input_o  & (exp_vector[23])) # (!\creg_rd_addr[2]~input_o  & (((\id_pc[23]~input_o  & !\creg_rd_addr[0]~input_o ))))

	.dataa(exp_vector[23]),
	.datab(\id_pc[23]~input_o ),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hAA0C;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N22
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\Mux23~6_combout  & ((\Mux6~0_combout ) # ((!\Mux31~6_combout  & \Mux6~1_combout ))))

	.dataa(\Mux6~0_combout ),
	.datab(\Mux23~6_combout ),
	.datac(\Mux31~6_combout ),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'h8C88;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N15
cycloneive_io_ibuf \mem_out[26]~input (
	.i(mem_out[26]),
	.ibar(gnd),
	.o(\mem_out[26]~input_o ));
// synopsys translate_off
defparam \mem_out[26]~input .bus_hold = "false";
defparam \mem_out[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cycloneive_io_ibuf \mem_pc[24]~input (
	.i(mem_pc[24]),
	.ibar(gnd),
	.o(\mem_pc[24]~input_o ));
// synopsys translate_off
defparam \mem_pc[24]~input .bus_hold = "false";
defparam \mem_pc[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \pre_pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_pc[24]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[24] .is_wysiwyg = "true";
defparam \pre_pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N20
cycloneive_lcell_comb \epc~26 (
// Equation(s):
// \epc~26_combout  = (\Equal0~0_combout  & (\mem_out[26]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[24])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[26]~input_o ),
	.datad(pre_pc[24]),
	.cin(gnd),
	.combout(\epc~26_combout ),
	.cout());
// synopsys translate_off
defparam \epc~26 .lut_mask = 16'hF3C0;
defparam \epc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N21
dffeas \epc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~26_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[24]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[24] .is_wysiwyg = "true";
defparam \epc[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N29
cycloneive_io_ibuf \id_pc[24]~input (
	.i(id_pc[24]),
	.ibar(gnd),
	.o(\id_pc[24]~input_o ));
// synopsys translate_off
defparam \id_pc[24]~input .bus_hold = "false";
defparam \id_pc[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N30
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[24])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[24]~input_o )))))

	.dataa(epc[24]),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\id_pc[24]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h2320;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N29
dffeas \exp_vector[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[26]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[24]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[24] .is_wysiwyg = "true";
defparam \exp_vector[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux22~1_combout  & ((\Mux5~0_combout ) # ((exp_vector[24] & \creg_rd_addr[2]~input_o ))))

	.dataa(\Mux5~0_combout ),
	.datab(exp_vector[24]),
	.datac(\Mux22~1_combout ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hE0A0;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \mem_out[27]~input (
	.i(mem_out[27]),
	.ibar(gnd),
	.o(\mem_out[27]~input_o ));
// synopsys translate_off
defparam \mem_out[27]~input .bus_hold = "false";
defparam \mem_out[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y7_N23
dffeas \exp_vector[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[27]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[25]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[25] .is_wysiwyg = "true";
defparam \exp_vector[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneive_io_ibuf \mem_pc[25]~input (
	.i(mem_pc[25]),
	.ibar(gnd),
	.o(\mem_pc[25]~input_o ));
// synopsys translate_off
defparam \mem_pc[25]~input .bus_hold = "false";
defparam \mem_pc[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y7_N11
dffeas \pre_pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_pc[25]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[25] .is_wysiwyg = "true";
defparam \pre_pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N22
cycloneive_lcell_comb \epc~27 (
// Equation(s):
// \epc~27_combout  = (\Equal0~0_combout  & (\mem_out[27]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[25])))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\mem_out[27]~input_o ),
	.datad(pre_pc[25]),
	.cin(gnd),
	.combout(\epc~27_combout ),
	.cout());
// synopsys translate_off
defparam \epc~27 .lut_mask = 16'hF5A0;
defparam \epc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N23
dffeas \epc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~27_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[25]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[25] .is_wysiwyg = "true";
defparam \epc[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N29
cycloneive_io_ibuf \id_pc[25]~input (
	.i(id_pc[25]),
	.ibar(gnd),
	.o(\id_pc[25]~input_o ));
// synopsys translate_off
defparam \id_pc[25]~input .bus_hold = "false";
defparam \id_pc[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N4
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[25])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[25]~input_o )))))

	.dataa(epc[25]),
	.datab(\creg_rd_addr[0]~input_o ),
	.datac(\id_pc[25]~input_o ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h00B8;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N18
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux22~1_combout  & ((\Mux4~0_combout ) # ((exp_vector[25] & \creg_rd_addr[2]~input_o ))))

	.dataa(exp_vector[25]),
	.datab(\Mux22~1_combout ),
	.datac(\Mux4~0_combout ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hC8C0;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N29
cycloneive_io_ibuf \id_pc[26]~input (
	.i(id_pc[26]),
	.ibar(gnd),
	.o(\id_pc[26]~input_o ));
// synopsys translate_off
defparam \id_pc[26]~input .bus_hold = "false";
defparam \id_pc[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N1
cycloneive_io_ibuf \mem_out[28]~input (
	.i(mem_out[28]),
	.ibar(gnd),
	.o(\mem_out[28]~input_o ));
// synopsys translate_off
defparam \mem_out[28]~input .bus_hold = "false";
defparam \mem_out[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y7_N1
dffeas \exp_vector[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[28]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[26]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[26] .is_wysiwyg = "true";
defparam \exp_vector[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N14
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\creg_rd_addr[2]~input_o  & (((exp_vector[26])))) # (!\creg_rd_addr[2]~input_o  & (\id_pc[26]~input_o  & ((!\creg_rd_addr[0]~input_o ))))

	.dataa(\id_pc[26]~input_o ),
	.datab(exp_vector[26]),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\creg_rd_addr[2]~input_o ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hCC0A;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \mem_pc[26]~input (
	.i(mem_pc[26]),
	.ibar(gnd),
	.o(\mem_pc[26]~input_o ));
// synopsys translate_off
defparam \mem_pc[26]~input .bus_hold = "false";
defparam \mem_pc[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y7_N29
dffeas \pre_pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_pc[26]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[26] .is_wysiwyg = "true";
defparam \pre_pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N6
cycloneive_lcell_comb \epc~28 (
// Equation(s):
// \epc~28_combout  = (\Equal0~0_combout  & (\mem_out[28]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[26])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[28]~input_o ),
	.datad(pre_pc[26]),
	.cin(gnd),
	.combout(\epc~28_combout ),
	.cout());
// synopsys translate_off
defparam \epc~28 .lut_mask = 16'hF3C0;
defparam \epc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N7
dffeas \epc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~28_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[26]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[26] .is_wysiwyg = "true";
defparam \epc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N28
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\creg_rd_addr[0]~input_o  & ((\Mux31~6_combout ) # ((!\creg_rd_addr[2]~input_o  & epc[26]))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\creg_rd_addr[0]~input_o ),
	.datac(\Mux31~6_combout ),
	.datad(epc[26]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hC4C0;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N4
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Mux23~6_combout  & ((\Mux3~0_combout ) # ((!\Mux31~6_combout  & \Mux3~1_combout ))))

	.dataa(\Mux31~6_combout ),
	.datab(\Mux3~1_combout ),
	.datac(\Mux23~6_combout ),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hF040;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N29
cycloneive_io_ibuf \mem_out[29]~input (
	.i(mem_out[29]),
	.ibar(gnd),
	.o(\mem_out[29]~input_o ));
// synopsys translate_off
defparam \mem_out[29]~input .bus_hold = "false";
defparam \mem_out[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N8
cycloneive_io_ibuf \mem_pc[27]~input (
	.i(mem_pc[27]),
	.ibar(gnd),
	.o(\mem_pc[27]~input_o ));
// synopsys translate_off
defparam \mem_pc[27]~input .bus_hold = "false";
defparam \mem_pc[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N24
cycloneive_lcell_comb \pre_pc[27]~feeder (
// Equation(s):
// \pre_pc[27]~feeder_combout  = \mem_pc[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[27]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[27]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N25
dffeas \pre_pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[27] .is_wysiwyg = "true";
defparam \pre_pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N8
cycloneive_lcell_comb \epc~29 (
// Equation(s):
// \epc~29_combout  = (\Equal0~0_combout  & (\mem_out[29]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[27])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[29]~input_o ),
	.datad(pre_pc[27]),
	.cin(gnd),
	.combout(\epc~29_combout ),
	.cout());
// synopsys translate_off
defparam \epc~29 .lut_mask = 16'hF3C0;
defparam \epc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N9
dffeas \epc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~29_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[27]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[27] .is_wysiwyg = "true";
defparam \epc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N6
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\creg_rd_addr[0]~input_o  & ((\Mux31~6_combout ) # ((!\creg_rd_addr[2]~input_o  & epc[27]))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(epc[27]),
	.datac(\creg_rd_addr[0]~input_o ),
	.datad(\Mux31~6_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hF040;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N15
dffeas \exp_vector[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[29]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[27]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[27] .is_wysiwyg = "true";
defparam \exp_vector[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N22
cycloneive_io_ibuf \id_pc[27]~input (
	.i(id_pc[27]),
	.ibar(gnd),
	.o(\id_pc[27]~input_o ));
// synopsys translate_off
defparam \id_pc[27]~input .bus_hold = "false";
defparam \id_pc[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N28
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\creg_rd_addr[2]~input_o  & (((exp_vector[27])))) # (!\creg_rd_addr[2]~input_o  & (!\creg_rd_addr[0]~input_o  & ((\id_pc[27]~input_o ))))

	.dataa(\creg_rd_addr[2]~input_o ),
	.datab(\creg_rd_addr[0]~input_o ),
	.datac(exp_vector[27]),
	.datad(\id_pc[27]~input_o ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hB1A0;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N26
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\Mux23~6_combout  & ((\Mux2~0_combout ) # ((!\Mux31~6_combout  & \Mux2~1_combout ))))

	.dataa(\Mux2~0_combout ),
	.datab(\Mux23~6_combout ),
	.datac(\Mux31~6_combout ),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'h8C88;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \mem_out[30]~input (
	.i(mem_out[30]),
	.ibar(gnd),
	.o(\mem_out[30]~input_o ));
// synopsys translate_off
defparam \mem_out[30]~input .bus_hold = "false";
defparam \mem_out[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
cycloneive_io_ibuf \mem_pc[28]~input (
	.i(mem_pc[28]),
	.ibar(gnd),
	.o(\mem_pc[28]~input_o ));
// synopsys translate_off
defparam \mem_pc[28]~input .bus_hold = "false";
defparam \mem_pc[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N10
cycloneive_lcell_comb \pre_pc[28]~feeder (
// Equation(s):
// \pre_pc[28]~feeder_combout  = \mem_pc[28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[28]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[28]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N11
dffeas \pre_pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[28] .is_wysiwyg = "true";
defparam \pre_pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N8
cycloneive_lcell_comb \epc~30 (
// Equation(s):
// \epc~30_combout  = (\Equal0~0_combout  & (\mem_out[30]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[28])))

	.dataa(gnd),
	.datab(\mem_out[30]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(pre_pc[28]),
	.cin(gnd),
	.combout(\epc~30_combout ),
	.cout());
// synopsys translate_off
defparam \epc~30 .lut_mask = 16'hCFC0;
defparam \epc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y7_N9
dffeas \epc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[28]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[28] .is_wysiwyg = "true";
defparam \epc[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N15
cycloneive_io_ibuf \id_pc[28]~input (
	.i(id_pc[28]),
	.ibar(gnd),
	.o(\id_pc[28]~input_o ));
// synopsys translate_off
defparam \id_pc[28]~input .bus_hold = "false";
defparam \id_pc[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N2
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[28])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[28]~input_o )))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(epc[28]),
	.datad(\id_pc[28]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h3120;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y7_N27
dffeas \exp_vector[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[30]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[28]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[28] .is_wysiwyg = "true";
defparam \exp_vector[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N12
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux22~1_combout  & ((\Mux1~0_combout ) # ((\creg_rd_addr[2]~input_o  & exp_vector[28]))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux22~1_combout ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(exp_vector[28]),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hC888;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N29
cycloneive_io_ibuf \mem_out[31]~input (
	.i(mem_out[31]),
	.ibar(gnd),
	.o(\mem_out[31]~input_o ));
// synopsys translate_off
defparam \mem_out[31]~input .bus_hold = "false";
defparam \mem_out[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y10_N27
dffeas \exp_vector[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_out[31]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\exp_vector[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(exp_vector[29]),
	.prn(vcc));
// synopsys translate_off
defparam \exp_vector[29] .is_wysiwyg = "true";
defparam \exp_vector[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y6_N15
cycloneive_io_ibuf \mem_pc[29]~input (
	.i(mem_pc[29]),
	.ibar(gnd),
	.o(\mem_pc[29]~input_o ));
// synopsys translate_off
defparam \mem_pc[29]~input .bus_hold = "false";
defparam \mem_pc[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N18
cycloneive_lcell_comb \pre_pc[29]~feeder (
// Equation(s):
// \pre_pc[29]~feeder_combout  = \mem_pc[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_pc[29]~input_o ),
	.cin(gnd),
	.combout(\pre_pc[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pre_pc[29]~feeder .lut_mask = 16'hFF00;
defparam \pre_pc[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N19
dffeas \pre_pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pre_pc[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pre_pc[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pre_pc[29] .is_wysiwyg = "true";
defparam \pre_pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N24
cycloneive_lcell_comb \epc~31 (
// Equation(s):
// \epc~31_combout  = (\Equal0~0_combout  & (\mem_out[31]~input_o )) # (!\Equal0~0_combout  & ((pre_pc[29])))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\mem_out[31]~input_o ),
	.datad(pre_pc[29]),
	.cin(gnd),
	.combout(\epc~31_combout ),
	.cout());
// synopsys translate_off
defparam \epc~31 .lut_mask = 16'hF3C0;
defparam \epc~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y7_N25
dffeas \epc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\epc~31_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\epc[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(epc[29]),
	.prn(vcc));
// synopsys translate_off
defparam \epc[29] .is_wysiwyg = "true";
defparam \epc[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y13_N15
cycloneive_io_ibuf \id_pc[29]~input (
	.i(id_pc[29]),
	.ibar(gnd),
	.o(\id_pc[29]~input_o ));
// synopsys translate_off
defparam \id_pc[29]~input .bus_hold = "false";
defparam \id_pc[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N24
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!\creg_rd_addr[2]~input_o  & ((\creg_rd_addr[0]~input_o  & (epc[29])) # (!\creg_rd_addr[0]~input_o  & ((\id_pc[29]~input_o )))))

	.dataa(\creg_rd_addr[0]~input_o ),
	.datab(\creg_rd_addr[2]~input_o ),
	.datac(epc[29]),
	.datad(\id_pc[29]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h3120;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N16
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux22~1_combout  & ((\Mux0~0_combout ) # ((exp_vector[29] & \creg_rd_addr[2]~input_o ))))

	.dataa(exp_vector[29]),
	.datab(\Mux0~0_combout ),
	.datac(\creg_rd_addr[2]~input_o ),
	.datad(\Mux22~1_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hEC00;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N14
cycloneive_lcell_comb \WideOr0~3 (
// Equation(s):
// \WideOr0~3_combout  = (\irq[6]~input_o  & ((mask[6]) # ((\irq[7]~input_o  & mask[7])))) # (!\irq[6]~input_o  & (((\irq[7]~input_o  & mask[7]))))

	.dataa(\irq[6]~input_o ),
	.datab(mask[6]),
	.datac(\irq[7]~input_o ),
	.datad(mask[7]),
	.cin(gnd),
	.combout(\WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~3 .lut_mask = 16'hF888;
defparam \WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N0
cycloneive_lcell_comb \WideOr0~2 (
// Equation(s):
// \WideOr0~2_combout  = (\irq[5]~input_o  & ((mask[5]) # ((\irq[4]~input_o  & mask[4])))) # (!\irq[5]~input_o  & (\irq[4]~input_o  & ((mask[4]))))

	.dataa(\irq[5]~input_o ),
	.datab(\irq[4]~input_o ),
	.datac(mask[5]),
	.datad(mask[4]),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~2 .lut_mask = 16'hECA0;
defparam \WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N28
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\irq[3]~input_o  & ((mask[3]) # ((mask[2] & \irq[2]~input_o )))) # (!\irq[3]~input_o  & (mask[2] & ((\irq[2]~input_o ))))

	.dataa(\irq[3]~input_o ),
	.datab(mask[2]),
	.datac(mask[3]),
	.datad(\irq[2]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hECA0;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N28
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (mask[1] & \irq[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(mask[1]),
	.datad(\irq[1]~input_o ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'hF000;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N26
cycloneive_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (\WideOr0~0_combout ) # ((\always1~0_combout ) # ((\irq[0]~input_o  & mask[0])))

	.dataa(\irq[0]~input_o ),
	.datab(\WideOr0~0_combout ),
	.datac(mask[0]),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'hFFEC;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N30
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (\int_en~q  & ((\WideOr0~3_combout ) # ((\WideOr0~2_combout ) # (\WideOr0~1_combout ))))

	.dataa(\WideOr0~3_combout ),
	.datab(\WideOr0~2_combout ),
	.datac(\int_en~q ),
	.datad(\WideOr0~1_combout ),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'hF0E0;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneive_io_ibuf \ld_hazard~input (
	.i(ld_hazard),
	.ibar(gnd),
	.o(\ld_hazard~input_o ));
// synopsys translate_off
defparam \ld_hazard~input .bus_hold = "false";
defparam \ld_hazard~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N18
cycloneive_lcell_comb \if_stall~0 (
// Equation(s):
// \if_stall~0_combout  = (\ld_hazard~input_o ) # ((\if_busy~input_o ) # (\mem_busy~input_o ))

	.dataa(gnd),
	.datab(\ld_hazard~input_o ),
	.datac(\if_busy~input_o ),
	.datad(\mem_busy~input_o ),
	.cin(gnd),
	.combout(\if_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_stall~0 .lut_mask = 16'hFFFC;
defparam \if_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N8
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\if_busy~input_o ) # (\mem_busy~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_busy~input_o ),
	.datad(\mem_busy~input_o ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFF0;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N12
cycloneive_lcell_comb \flush~0 (
// Equation(s):
// \flush~0_combout  = (\Equal0~0_combout  & (\mem_en~input_o  & (\mem_ctrl_op[0]~input_o  $ (\mem_ctrl_op[1]~input_o ))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_ctrl_op[0]~input_o ),
	.datac(\mem_en~input_o ),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\flush~0_combout ),
	.cout());
// synopsys translate_off
defparam \flush~0 .lut_mask = 16'h2080;
defparam \flush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N20
cycloneive_lcell_comb \id_flush~0 (
// Equation(s):
// \id_flush~0_combout  = (\flush~0_combout ) # (\ld_hazard~input_o )

	.dataa(\flush~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ld_hazard~input_o ),
	.cin(gnd),
	.combout(\id_flush~0_combout ),
	.cout());
// synopsys translate_off
defparam \id_flush~0 .lut_mask = 16'hFFAA;
defparam \id_flush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N30
cycloneive_lcell_comb \new_pc~0 (
// Equation(s):
// \new_pc~0_combout  = (\mem_ctrl_op[0]~input_o  & (\mem_pc[0]~input_o  & ((!\mem_ctrl_op[1]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (((epc[0] & \mem_ctrl_op[1]~input_o ))))

	.dataa(\mem_pc[0]~input_o ),
	.datab(epc[0]),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\new_pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~0 .lut_mask = 16'h0CA0;
defparam \new_pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N0
cycloneive_lcell_comb \new_pc~1 (
// Equation(s):
// \new_pc~1_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~0_combout ))) # (!\Equal0~0_combout  & (exp_vector[0]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[0]),
	.datad(\new_pc~0_combout ),
	.cin(gnd),
	.combout(\new_pc~1_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~1 .lut_mask = 16'hC840;
defparam \new_pc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N12
cycloneive_lcell_comb \new_pc~2 (
// Equation(s):
// \new_pc~2_combout  = (\mem_ctrl_op[0]~input_o  & (((\mem_pc[1]~input_o  & !\mem_ctrl_op[1]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (epc[1] & ((\mem_ctrl_op[1]~input_o ))))

	.dataa(epc[1]),
	.datab(\mem_pc[1]~input_o ),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\new_pc~2_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~2 .lut_mask = 16'h0AC0;
defparam \new_pc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N24
cycloneive_lcell_comb \new_pc~3 (
// Equation(s):
// \new_pc~3_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~2_combout )) # (!\Equal0~0_combout  & ((exp_vector[1])))))

	.dataa(\new_pc~2_combout ),
	.datab(\Equal0~0_combout ),
	.datac(exp_vector[1]),
	.datad(\mem_en~input_o ),
	.cin(gnd),
	.combout(\new_pc~3_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~3 .lut_mask = 16'hB800;
defparam \new_pc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N26
cycloneive_lcell_comb \new_pc~4 (
// Equation(s):
// \new_pc~4_combout  = (\mem_ctrl_op[0]~input_o  & (((!\mem_ctrl_op[1]~input_o  & \mem_pc[2]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (epc[2] & (\mem_ctrl_op[1]~input_o )))

	.dataa(\mem_ctrl_op[0]~input_o ),
	.datab(epc[2]),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(\mem_pc[2]~input_o ),
	.cin(gnd),
	.combout(\new_pc~4_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~4 .lut_mask = 16'h4A40;
defparam \new_pc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N22
cycloneive_lcell_comb \new_pc~5 (
// Equation(s):
// \new_pc~5_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~4_combout ))) # (!\Equal0~0_combout  & (exp_vector[2]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[2]),
	.datad(\new_pc~4_combout ),
	.cin(gnd),
	.combout(\new_pc~5_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~5 .lut_mask = 16'hC840;
defparam \new_pc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N28
cycloneive_lcell_comb \new_pc~6 (
// Equation(s):
// \new_pc~6_combout  = (\mem_ctrl_op[0]~input_o  & (!\mem_ctrl_op[1]~input_o  & ((\mem_pc[3]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (\mem_ctrl_op[1]~input_o  & (epc[3])))

	.dataa(\mem_ctrl_op[0]~input_o ),
	.datab(\mem_ctrl_op[1]~input_o ),
	.datac(epc[3]),
	.datad(\mem_pc[3]~input_o ),
	.cin(gnd),
	.combout(\new_pc~6_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~6 .lut_mask = 16'h6240;
defparam \new_pc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N20
cycloneive_lcell_comb \new_pc~7 (
// Equation(s):
// \new_pc~7_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~6_combout )) # (!\Equal0~0_combout  & ((exp_vector[3])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~6_combout ),
	.datac(exp_vector[3]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~7 .lut_mask = 16'h88A0;
defparam \new_pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N12
cycloneive_lcell_comb \new_pc~8 (
// Equation(s):
// \new_pc~8_combout  = (\mem_ctrl_op[0]~input_o  & (((!\mem_ctrl_op[1]~input_o  & \mem_pc[4]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (epc[4] & (\mem_ctrl_op[1]~input_o )))

	.dataa(epc[4]),
	.datab(\mem_ctrl_op[0]~input_o ),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(\mem_pc[4]~input_o ),
	.cin(gnd),
	.combout(\new_pc~8_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~8 .lut_mask = 16'h2C20;
defparam \new_pc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N22
cycloneive_lcell_comb \new_pc~9 (
// Equation(s):
// \new_pc~9_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~8_combout )) # (!\Equal0~0_combout  & ((exp_vector[4])))))

	.dataa(\new_pc~8_combout ),
	.datab(\Equal0~0_combout ),
	.datac(exp_vector[4]),
	.datad(\mem_en~input_o ),
	.cin(gnd),
	.combout(\new_pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~9 .lut_mask = 16'hB800;
defparam \new_pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N6
cycloneive_lcell_comb \new_pc~10 (
// Equation(s):
// \new_pc~10_combout  = (\mem_ctrl_op[1]~input_o  & (!\mem_ctrl_op[0]~input_o  & ((epc[5])))) # (!\mem_ctrl_op[1]~input_o  & (\mem_ctrl_op[0]~input_o  & (\mem_pc[5]~input_o )))

	.dataa(\mem_ctrl_op[1]~input_o ),
	.datab(\mem_ctrl_op[0]~input_o ),
	.datac(\mem_pc[5]~input_o ),
	.datad(epc[5]),
	.cin(gnd),
	.combout(\new_pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~10 .lut_mask = 16'h6240;
defparam \new_pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N10
cycloneive_lcell_comb \new_pc~11 (
// Equation(s):
// \new_pc~11_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~10_combout )) # (!\Equal0~0_combout  & ((exp_vector[5])))))

	.dataa(\new_pc~10_combout ),
	.datab(\Equal0~0_combout ),
	.datac(exp_vector[5]),
	.datad(\mem_en~input_o ),
	.cin(gnd),
	.combout(\new_pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~11 .lut_mask = 16'hB800;
defparam \new_pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N6
cycloneive_lcell_comb \new_pc~12 (
// Equation(s):
// \new_pc~12_combout  = (\mem_ctrl_op[0]~input_o  & (!\mem_ctrl_op[1]~input_o  & (\mem_pc[6]~input_o ))) # (!\mem_ctrl_op[0]~input_o  & (\mem_ctrl_op[1]~input_o  & ((epc[6]))))

	.dataa(\mem_ctrl_op[0]~input_o ),
	.datab(\mem_ctrl_op[1]~input_o ),
	.datac(\mem_pc[6]~input_o ),
	.datad(epc[6]),
	.cin(gnd),
	.combout(\new_pc~12_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~12 .lut_mask = 16'h6420;
defparam \new_pc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N10
cycloneive_lcell_comb \new_pc~13 (
// Equation(s):
// \new_pc~13_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~12_combout ))) # (!\Equal0~0_combout  & (exp_vector[6]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[6]),
	.datad(\new_pc~12_combout ),
	.cin(gnd),
	.combout(\new_pc~13_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~13 .lut_mask = 16'hC840;
defparam \new_pc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N6
cycloneive_lcell_comb \new_pc~14 (
// Equation(s):
// \new_pc~14_combout  = (\mem_ctrl_op[1]~input_o  & (((!\mem_ctrl_op[0]~input_o  & epc[7])))) # (!\mem_ctrl_op[1]~input_o  & (\mem_pc[7]~input_o  & (\mem_ctrl_op[0]~input_o )))

	.dataa(\mem_ctrl_op[1]~input_o ),
	.datab(\mem_pc[7]~input_o ),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(epc[7]),
	.cin(gnd),
	.combout(\new_pc~14_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~14 .lut_mask = 16'h4A40;
defparam \new_pc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N20
cycloneive_lcell_comb \new_pc~15 (
// Equation(s):
// \new_pc~15_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~14_combout ))) # (!\Equal0~0_combout  & (exp_vector[7]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[7]),
	.datad(\new_pc~14_combout ),
	.cin(gnd),
	.combout(\new_pc~15_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~15 .lut_mask = 16'hC840;
defparam \new_pc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N16
cycloneive_lcell_comb \new_pc~16 (
// Equation(s):
// \new_pc~16_combout  = (\mem_ctrl_op[1]~input_o  & (((!\mem_ctrl_op[0]~input_o  & epc[8])))) # (!\mem_ctrl_op[1]~input_o  & (\mem_pc[8]~input_o  & (\mem_ctrl_op[0]~input_o )))

	.dataa(\mem_ctrl_op[1]~input_o ),
	.datab(\mem_pc[8]~input_o ),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(epc[8]),
	.cin(gnd),
	.combout(\new_pc~16_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~16 .lut_mask = 16'h4A40;
defparam \new_pc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N16
cycloneive_lcell_comb \new_pc~17 (
// Equation(s):
// \new_pc~17_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~16_combout )) # (!\Equal0~0_combout  & ((exp_vector[8])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~16_combout ),
	.datac(exp_vector[8]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~17_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~17 .lut_mask = 16'h88A0;
defparam \new_pc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N18
cycloneive_lcell_comb \new_pc~18 (
// Equation(s):
// \new_pc~18_combout  = (\mem_ctrl_op[1]~input_o  & (epc[9] & (!\mem_ctrl_op[0]~input_o ))) # (!\mem_ctrl_op[1]~input_o  & (((\mem_ctrl_op[0]~input_o  & \mem_pc[9]~input_o ))))

	.dataa(\mem_ctrl_op[1]~input_o ),
	.datab(epc[9]),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(\mem_pc[9]~input_o ),
	.cin(gnd),
	.combout(\new_pc~18_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~18 .lut_mask = 16'h5808;
defparam \new_pc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N30
cycloneive_lcell_comb \new_pc~19 (
// Equation(s):
// \new_pc~19_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~18_combout ))) # (!\Equal0~0_combout  & (exp_vector[9]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[9]),
	.datad(\new_pc~18_combout ),
	.cin(gnd),
	.combout(\new_pc~19_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~19 .lut_mask = 16'hC840;
defparam \new_pc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N24
cycloneive_lcell_comb \new_pc~20 (
// Equation(s):
// \new_pc~20_combout  = (\mem_ctrl_op[0]~input_o  & (((!\mem_ctrl_op[1]~input_o  & \mem_pc[10]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (epc[10] & (\mem_ctrl_op[1]~input_o )))

	.dataa(epc[10]),
	.datab(\mem_ctrl_op[0]~input_o ),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(\mem_pc[10]~input_o ),
	.cin(gnd),
	.combout(\new_pc~20_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~20 .lut_mask = 16'h2C20;
defparam \new_pc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N24
cycloneive_lcell_comb \new_pc~21 (
// Equation(s):
// \new_pc~21_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~20_combout ))) # (!\Equal0~0_combout  & (exp_vector[10]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[10]),
	.datad(\new_pc~20_combout ),
	.cin(gnd),
	.combout(\new_pc~21_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~21 .lut_mask = 16'hC840;
defparam \new_pc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N26
cycloneive_lcell_comb \new_pc~22 (
// Equation(s):
// \new_pc~22_combout  = (\mem_ctrl_op[1]~input_o  & (((epc[11] & !\mem_ctrl_op[0]~input_o )))) # (!\mem_ctrl_op[1]~input_o  & (\mem_pc[11]~input_o  & ((\mem_ctrl_op[0]~input_o ))))

	.dataa(\mem_pc[11]~input_o ),
	.datab(\mem_ctrl_op[1]~input_o ),
	.datac(epc[11]),
	.datad(\mem_ctrl_op[0]~input_o ),
	.cin(gnd),
	.combout(\new_pc~22_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~22 .lut_mask = 16'h22C0;
defparam \new_pc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N14
cycloneive_lcell_comb \new_pc~23 (
// Equation(s):
// \new_pc~23_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~22_combout )) # (!\Equal0~0_combout  & ((exp_vector[11])))))

	.dataa(\new_pc~22_combout ),
	.datab(\Equal0~0_combout ),
	.datac(exp_vector[11]),
	.datad(\mem_en~input_o ),
	.cin(gnd),
	.combout(\new_pc~23_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~23 .lut_mask = 16'hB800;
defparam \new_pc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N14
cycloneive_lcell_comb \new_pc~24 (
// Equation(s):
// \new_pc~24_combout  = (\mem_ctrl_op[0]~input_o  & (\mem_pc[12]~input_o  & ((!\mem_ctrl_op[1]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (((epc[12] & \mem_ctrl_op[1]~input_o ))))

	.dataa(\mem_pc[12]~input_o ),
	.datab(epc[12]),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\new_pc~24_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~24 .lut_mask = 16'h0CA0;
defparam \new_pc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N18
cycloneive_lcell_comb \new_pc~25 (
// Equation(s):
// \new_pc~25_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~24_combout ))) # (!\Equal0~0_combout  & (exp_vector[12]))))

	.dataa(\mem_en~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(exp_vector[12]),
	.datad(\new_pc~24_combout ),
	.cin(gnd),
	.combout(\new_pc~25_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~25 .lut_mask = 16'hA820;
defparam \new_pc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N18
cycloneive_lcell_comb \new_pc~26 (
// Equation(s):
// \new_pc~26_combout  = (\mem_ctrl_op[0]~input_o  & (((!\mem_ctrl_op[1]~input_o  & \mem_pc[13]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (epc[13] & (\mem_ctrl_op[1]~input_o )))

	.dataa(epc[13]),
	.datab(\mem_ctrl_op[0]~input_o ),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(\mem_pc[13]~input_o ),
	.cin(gnd),
	.combout(\new_pc~26_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~26 .lut_mask = 16'h2C20;
defparam \new_pc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N8
cycloneive_lcell_comb \new_pc~27 (
// Equation(s):
// \new_pc~27_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~26_combout )) # (!\Equal0~0_combout  & ((exp_vector[13])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~26_combout ),
	.datac(exp_vector[13]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~27_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~27 .lut_mask = 16'h88A0;
defparam \new_pc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N24
cycloneive_lcell_comb \new_pc~28 (
// Equation(s):
// \new_pc~28_combout  = (\mem_ctrl_op[0]~input_o  & (((\mem_pc[14]~input_o  & !\mem_ctrl_op[1]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (epc[14] & ((\mem_ctrl_op[1]~input_o ))))

	.dataa(\mem_ctrl_op[0]~input_o ),
	.datab(epc[14]),
	.datac(\mem_pc[14]~input_o ),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\new_pc~28_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~28 .lut_mask = 16'h44A0;
defparam \new_pc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N2
cycloneive_lcell_comb \new_pc~29 (
// Equation(s):
// \new_pc~29_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~28_combout )) # (!\Equal0~0_combout  & ((exp_vector[14])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~28_combout ),
	.datac(exp_vector[14]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~29_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~29 .lut_mask = 16'h88A0;
defparam \new_pc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N4
cycloneive_lcell_comb \new_pc~30 (
// Equation(s):
// \new_pc~30_combout  = (\mem_ctrl_op[0]~input_o  & (((!\mem_ctrl_op[1]~input_o  & \mem_pc[15]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (epc[15] & (\mem_ctrl_op[1]~input_o )))

	.dataa(epc[15]),
	.datab(\mem_ctrl_op[0]~input_o ),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(\mem_pc[15]~input_o ),
	.cin(gnd),
	.combout(\new_pc~30_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~30 .lut_mask = 16'h2C20;
defparam \new_pc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N22
cycloneive_lcell_comb \new_pc~31 (
// Equation(s):
// \new_pc~31_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~30_combout )) # (!\Equal0~0_combout  & ((exp_vector[15])))))

	.dataa(\new_pc~30_combout ),
	.datab(\Equal0~0_combout ),
	.datac(exp_vector[15]),
	.datad(\mem_en~input_o ),
	.cin(gnd),
	.combout(\new_pc~31_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~31 .lut_mask = 16'hB800;
defparam \new_pc~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N22
cycloneive_lcell_comb \new_pc~32 (
// Equation(s):
// \new_pc~32_combout  = (\mem_ctrl_op[0]~input_o  & (\mem_pc[16]~input_o  & (!\mem_ctrl_op[1]~input_o ))) # (!\mem_ctrl_op[0]~input_o  & (((\mem_ctrl_op[1]~input_o  & epc[16]))))

	.dataa(\mem_pc[16]~input_o ),
	.datab(\mem_ctrl_op[0]~input_o ),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(epc[16]),
	.cin(gnd),
	.combout(\new_pc~32_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~32 .lut_mask = 16'h3808;
defparam \new_pc~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N18
cycloneive_lcell_comb \new_pc~33 (
// Equation(s):
// \new_pc~33_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~32_combout ))) # (!\Equal0~0_combout  & (exp_vector[16]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[16]),
	.datad(\new_pc~32_combout ),
	.cin(gnd),
	.combout(\new_pc~33_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~33 .lut_mask = 16'hC840;
defparam \new_pc~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N0
cycloneive_lcell_comb \new_pc~34 (
// Equation(s):
// \new_pc~34_combout  = (\mem_ctrl_op[0]~input_o  & (\mem_pc[17]~input_o  & ((!\mem_ctrl_op[1]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (((epc[17] & \mem_ctrl_op[1]~input_o ))))

	.dataa(\mem_pc[17]~input_o ),
	.datab(epc[17]),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\new_pc~34_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~34 .lut_mask = 16'h0CA0;
defparam \new_pc~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N28
cycloneive_lcell_comb \new_pc~35 (
// Equation(s):
// \new_pc~35_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~34_combout )) # (!\Equal0~0_combout  & ((exp_vector[17])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~34_combout ),
	.datac(exp_vector[17]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~35_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~35 .lut_mask = 16'h88A0;
defparam \new_pc~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
cycloneive_lcell_comb \new_pc~36 (
// Equation(s):
// \new_pc~36_combout  = (\mem_ctrl_op[1]~input_o  & (((epc[18] & !\mem_ctrl_op[0]~input_o )))) # (!\mem_ctrl_op[1]~input_o  & (\mem_pc[18]~input_o  & ((\mem_ctrl_op[0]~input_o ))))

	.dataa(\mem_pc[18]~input_o ),
	.datab(epc[18]),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(\mem_ctrl_op[0]~input_o ),
	.cin(gnd),
	.combout(\new_pc~36_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~36 .lut_mask = 16'h0AC0;
defparam \new_pc~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N6
cycloneive_lcell_comb \new_pc~37 (
// Equation(s):
// \new_pc~37_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~36_combout )) # (!\Equal0~0_combout  & ((exp_vector[18])))))

	.dataa(\new_pc~36_combout ),
	.datab(\Equal0~0_combout ),
	.datac(exp_vector[18]),
	.datad(\mem_en~input_o ),
	.cin(gnd),
	.combout(\new_pc~37_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~37 .lut_mask = 16'hB800;
defparam \new_pc~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N26
cycloneive_lcell_comb \new_pc~38 (
// Equation(s):
// \new_pc~38_combout  = (\mem_ctrl_op[1]~input_o  & (((epc[19] & !\mem_ctrl_op[0]~input_o )))) # (!\mem_ctrl_op[1]~input_o  & (\mem_pc[19]~input_o  & ((\mem_ctrl_op[0]~input_o ))))

	.dataa(\mem_pc[19]~input_o ),
	.datab(epc[19]),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(\mem_ctrl_op[0]~input_o ),
	.cin(gnd),
	.combout(\new_pc~38_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~38 .lut_mask = 16'h0AC0;
defparam \new_pc~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N12
cycloneive_lcell_comb \new_pc~39 (
// Equation(s):
// \new_pc~39_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~38_combout )) # (!\Equal0~0_combout  & ((exp_vector[19])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~38_combout ),
	.datac(exp_vector[19]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~39_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~39 .lut_mask = 16'h88A0;
defparam \new_pc~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N22
cycloneive_lcell_comb \new_pc~40 (
// Equation(s):
// \new_pc~40_combout  = (\mem_ctrl_op[1]~input_o  & (epc[20] & (!\mem_ctrl_op[0]~input_o ))) # (!\mem_ctrl_op[1]~input_o  & (((\mem_ctrl_op[0]~input_o  & \mem_pc[20]~input_o ))))

	.dataa(\mem_ctrl_op[1]~input_o ),
	.datab(epc[20]),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(\mem_pc[20]~input_o ),
	.cin(gnd),
	.combout(\new_pc~40_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~40 .lut_mask = 16'h5808;
defparam \new_pc~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N30
cycloneive_lcell_comb \new_pc~41 (
// Equation(s):
// \new_pc~41_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~40_combout )) # (!\Equal0~0_combout  & ((exp_vector[20])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~40_combout ),
	.datac(exp_vector[20]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~41_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~41 .lut_mask = 16'h88A0;
defparam \new_pc~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y10_N20
cycloneive_lcell_comb \new_pc~42 (
// Equation(s):
// \new_pc~42_combout  = (\mem_ctrl_op[0]~input_o  & (!\mem_ctrl_op[1]~input_o  & ((\mem_pc[21]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (\mem_ctrl_op[1]~input_o  & (epc[21])))

	.dataa(\mem_ctrl_op[0]~input_o ),
	.datab(\mem_ctrl_op[1]~input_o ),
	.datac(epc[21]),
	.datad(\mem_pc[21]~input_o ),
	.cin(gnd),
	.combout(\new_pc~42_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~42 .lut_mask = 16'h6240;
defparam \new_pc~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N8
cycloneive_lcell_comb \new_pc~43 (
// Equation(s):
// \new_pc~43_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~42_combout ))) # (!\Equal0~0_combout  & (exp_vector[21]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[21]),
	.datad(\new_pc~42_combout ),
	.cin(gnd),
	.combout(\new_pc~43_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~43 .lut_mask = 16'hC840;
defparam \new_pc~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N2
cycloneive_lcell_comb \new_pc~44 (
// Equation(s):
// \new_pc~44_combout  = (\mem_ctrl_op[1]~input_o  & (((!\mem_ctrl_op[0]~input_o  & epc[22])))) # (!\mem_ctrl_op[1]~input_o  & (\mem_pc[22]~input_o  & (\mem_ctrl_op[0]~input_o )))

	.dataa(\mem_ctrl_op[1]~input_o ),
	.datab(\mem_pc[22]~input_o ),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(epc[22]),
	.cin(gnd),
	.combout(\new_pc~44_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~44 .lut_mask = 16'h4A40;
defparam \new_pc~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N26
cycloneive_lcell_comb \new_pc~45 (
// Equation(s):
// \new_pc~45_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~44_combout ))) # (!\Equal0~0_combout  & (exp_vector[22]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[22]),
	.datad(\new_pc~44_combout ),
	.cin(gnd),
	.combout(\new_pc~45_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~45 .lut_mask = 16'hC840;
defparam \new_pc~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N30
cycloneive_lcell_comb \new_pc~46 (
// Equation(s):
// \new_pc~46_combout  = (\mem_ctrl_op[1]~input_o  & (epc[23] & (!\mem_ctrl_op[0]~input_o ))) # (!\mem_ctrl_op[1]~input_o  & (((\mem_ctrl_op[0]~input_o  & \mem_pc[23]~input_o ))))

	.dataa(epc[23]),
	.datab(\mem_ctrl_op[1]~input_o ),
	.datac(\mem_ctrl_op[0]~input_o ),
	.datad(\mem_pc[23]~input_o ),
	.cin(gnd),
	.combout(\new_pc~46_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~46 .lut_mask = 16'h3808;
defparam \new_pc~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N4
cycloneive_lcell_comb \new_pc~47 (
// Equation(s):
// \new_pc~47_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~46_combout )) # (!\Equal0~0_combout  & ((exp_vector[23])))))

	.dataa(\new_pc~46_combout ),
	.datab(\Equal0~0_combout ),
	.datac(exp_vector[23]),
	.datad(\mem_en~input_o ),
	.cin(gnd),
	.combout(\new_pc~47_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~47 .lut_mask = 16'hB800;
defparam \new_pc~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N24
cycloneive_lcell_comb \new_pc~48 (
// Equation(s):
// \new_pc~48_combout  = (\mem_ctrl_op[0]~input_o  & (\mem_pc[24]~input_o  & (!\mem_ctrl_op[1]~input_o ))) # (!\mem_ctrl_op[0]~input_o  & (((\mem_ctrl_op[1]~input_o  & epc[24]))))

	.dataa(\mem_pc[24]~input_o ),
	.datab(\mem_ctrl_op[0]~input_o ),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(epc[24]),
	.cin(gnd),
	.combout(\new_pc~48_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~48 .lut_mask = 16'h3808;
defparam \new_pc~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N28
cycloneive_lcell_comb \new_pc~49 (
// Equation(s):
// \new_pc~49_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~48_combout ))) # (!\Equal0~0_combout  & (exp_vector[24]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[24]),
	.datad(\new_pc~48_combout ),
	.cin(gnd),
	.combout(\new_pc~49_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~49 .lut_mask = 16'hC840;
defparam \new_pc~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N28
cycloneive_lcell_comb \new_pc~50 (
// Equation(s):
// \new_pc~50_combout  = (\mem_ctrl_op[1]~input_o  & (epc[25] & ((!\mem_ctrl_op[0]~input_o )))) # (!\mem_ctrl_op[1]~input_o  & (((\mem_pc[25]~input_o  & \mem_ctrl_op[0]~input_o ))))

	.dataa(epc[25]),
	.datab(\mem_pc[25]~input_o ),
	.datac(\mem_ctrl_op[1]~input_o ),
	.datad(\mem_ctrl_op[0]~input_o ),
	.cin(gnd),
	.combout(\new_pc~50_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~50 .lut_mask = 16'h0CA0;
defparam \new_pc~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N22
cycloneive_lcell_comb \new_pc~51 (
// Equation(s):
// \new_pc~51_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~50_combout )) # (!\Equal0~0_combout  & ((exp_vector[25])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~50_combout ),
	.datac(exp_vector[25]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~51_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~51 .lut_mask = 16'h88A0;
defparam \new_pc~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N18
cycloneive_lcell_comb \new_pc~52 (
// Equation(s):
// \new_pc~52_combout  = (\mem_ctrl_op[1]~input_o  & (epc[26] & ((!\mem_ctrl_op[0]~input_o )))) # (!\mem_ctrl_op[1]~input_o  & (((\mem_pc[26]~input_o  & \mem_ctrl_op[0]~input_o ))))

	.dataa(epc[26]),
	.datab(\mem_ctrl_op[1]~input_o ),
	.datac(\mem_pc[26]~input_o ),
	.datad(\mem_ctrl_op[0]~input_o ),
	.cin(gnd),
	.combout(\new_pc~52_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~52 .lut_mask = 16'h3088;
defparam \new_pc~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N0
cycloneive_lcell_comb \new_pc~53 (
// Equation(s):
// \new_pc~53_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~52_combout )) # (!\Equal0~0_combout  & ((exp_vector[26])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~52_combout ),
	.datac(exp_vector[26]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~53_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~53 .lut_mask = 16'h88A0;
defparam \new_pc~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N16
cycloneive_lcell_comb \new_pc~54 (
// Equation(s):
// \new_pc~54_combout  = (\mem_ctrl_op[0]~input_o  & (!\mem_ctrl_op[1]~input_o  & ((\mem_pc[27]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (\mem_ctrl_op[1]~input_o  & (epc[27])))

	.dataa(\mem_ctrl_op[0]~input_o ),
	.datab(\mem_ctrl_op[1]~input_o ),
	.datac(epc[27]),
	.datad(\mem_pc[27]~input_o ),
	.cin(gnd),
	.combout(\new_pc~54_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~54 .lut_mask = 16'h6240;
defparam \new_pc~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N14
cycloneive_lcell_comb \new_pc~55 (
// Equation(s):
// \new_pc~55_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~54_combout ))) # (!\Equal0~0_combout  & (exp_vector[27]))))

	.dataa(\Equal0~0_combout ),
	.datab(\mem_en~input_o ),
	.datac(exp_vector[27]),
	.datad(\new_pc~54_combout ),
	.cin(gnd),
	.combout(\new_pc~55_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~55 .lut_mask = 16'hC840;
defparam \new_pc~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y7_N28
cycloneive_lcell_comb \new_pc~56 (
// Equation(s):
// \new_pc~56_combout  = (\mem_ctrl_op[0]~input_o  & (\mem_pc[28]~input_o  & ((!\mem_ctrl_op[1]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (((epc[28] & \mem_ctrl_op[1]~input_o ))))

	.dataa(\mem_ctrl_op[0]~input_o ),
	.datab(\mem_pc[28]~input_o ),
	.datac(epc[28]),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\new_pc~56_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~56 .lut_mask = 16'h5088;
defparam \new_pc~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N26
cycloneive_lcell_comb \new_pc~57 (
// Equation(s):
// \new_pc~57_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & (\new_pc~56_combout )) # (!\Equal0~0_combout  & ((exp_vector[28])))))

	.dataa(\mem_en~input_o ),
	.datab(\new_pc~56_combout ),
	.datac(exp_vector[28]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\new_pc~57_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~57 .lut_mask = 16'h88A0;
defparam \new_pc~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N2
cycloneive_lcell_comb \new_pc~58 (
// Equation(s):
// \new_pc~58_combout  = (\mem_ctrl_op[0]~input_o  & (\mem_pc[29]~input_o  & ((!\mem_ctrl_op[1]~input_o )))) # (!\mem_ctrl_op[0]~input_o  & (((epc[29] & \mem_ctrl_op[1]~input_o ))))

	.dataa(\mem_ctrl_op[0]~input_o ),
	.datab(\mem_pc[29]~input_o ),
	.datac(epc[29]),
	.datad(\mem_ctrl_op[1]~input_o ),
	.cin(gnd),
	.combout(\new_pc~58_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~58 .lut_mask = 16'h5088;
defparam \new_pc~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y10_N26
cycloneive_lcell_comb \new_pc~59 (
// Equation(s):
// \new_pc~59_combout  = (\mem_en~input_o  & ((\Equal0~0_combout  & ((\new_pc~58_combout ))) # (!\Equal0~0_combout  & (exp_vector[29]))))

	.dataa(\mem_en~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(exp_vector[29]),
	.datad(\new_pc~58_combout ),
	.cin(gnd),
	.combout(\new_pc~59_combout ),
	.cout());
// synopsys translate_off
defparam \new_pc~59 .lut_mask = 16'hA820;
defparam \new_pc~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \mem_gpr_we_~input (
	.i(mem_gpr_we_),
	.ibar(gnd),
	.o(\mem_gpr_we_~input_o ));
// synopsys translate_off
defparam \mem_gpr_we_~input .bus_hold = "false";
defparam \mem_gpr_we_~input .simulate_z_as = "z";
// synopsys translate_on

assign creg_rd_data[0] = \creg_rd_data[0]~output_o ;

assign creg_rd_data[1] = \creg_rd_data[1]~output_o ;

assign creg_rd_data[2] = \creg_rd_data[2]~output_o ;

assign creg_rd_data[3] = \creg_rd_data[3]~output_o ;

assign creg_rd_data[4] = \creg_rd_data[4]~output_o ;

assign creg_rd_data[5] = \creg_rd_data[5]~output_o ;

assign creg_rd_data[6] = \creg_rd_data[6]~output_o ;

assign creg_rd_data[7] = \creg_rd_data[7]~output_o ;

assign creg_rd_data[8] = \creg_rd_data[8]~output_o ;

assign creg_rd_data[9] = \creg_rd_data[9]~output_o ;

assign creg_rd_data[10] = \creg_rd_data[10]~output_o ;

assign creg_rd_data[11] = \creg_rd_data[11]~output_o ;

assign creg_rd_data[12] = \creg_rd_data[12]~output_o ;

assign creg_rd_data[13] = \creg_rd_data[13]~output_o ;

assign creg_rd_data[14] = \creg_rd_data[14]~output_o ;

assign creg_rd_data[15] = \creg_rd_data[15]~output_o ;

assign creg_rd_data[16] = \creg_rd_data[16]~output_o ;

assign creg_rd_data[17] = \creg_rd_data[17]~output_o ;

assign creg_rd_data[18] = \creg_rd_data[18]~output_o ;

assign creg_rd_data[19] = \creg_rd_data[19]~output_o ;

assign creg_rd_data[20] = \creg_rd_data[20]~output_o ;

assign creg_rd_data[21] = \creg_rd_data[21]~output_o ;

assign creg_rd_data[22] = \creg_rd_data[22]~output_o ;

assign creg_rd_data[23] = \creg_rd_data[23]~output_o ;

assign creg_rd_data[24] = \creg_rd_data[24]~output_o ;

assign creg_rd_data[25] = \creg_rd_data[25]~output_o ;

assign creg_rd_data[26] = \creg_rd_data[26]~output_o ;

assign creg_rd_data[27] = \creg_rd_data[27]~output_o ;

assign creg_rd_data[28] = \creg_rd_data[28]~output_o ;

assign creg_rd_data[29] = \creg_rd_data[29]~output_o ;

assign creg_rd_data[30] = \creg_rd_data[30]~output_o ;

assign creg_rd_data[31] = \creg_rd_data[31]~output_o ;

assign exe_mode = \exe_mode~output_o ;

assign int_detect = \int_detect~output_o ;

assign if_stall = \if_stall~output_o ;

assign id_stall = \id_stall~output_o ;

assign ex_stall = \ex_stall~output_o ;

assign mem_stall = \mem_stall~output_o ;

assign if_flush = \if_flush~output_o ;

assign id_flush = \id_flush~output_o ;

assign ex_flush = \ex_flush~output_o ;

assign mem_flush = \mem_flush~output_o ;

assign new_pc[0] = \new_pc[0]~output_o ;

assign new_pc[1] = \new_pc[1]~output_o ;

assign new_pc[2] = \new_pc[2]~output_o ;

assign new_pc[3] = \new_pc[3]~output_o ;

assign new_pc[4] = \new_pc[4]~output_o ;

assign new_pc[5] = \new_pc[5]~output_o ;

assign new_pc[6] = \new_pc[6]~output_o ;

assign new_pc[7] = \new_pc[7]~output_o ;

assign new_pc[8] = \new_pc[8]~output_o ;

assign new_pc[9] = \new_pc[9]~output_o ;

assign new_pc[10] = \new_pc[10]~output_o ;

assign new_pc[11] = \new_pc[11]~output_o ;

assign new_pc[12] = \new_pc[12]~output_o ;

assign new_pc[13] = \new_pc[13]~output_o ;

assign new_pc[14] = \new_pc[14]~output_o ;

assign new_pc[15] = \new_pc[15]~output_o ;

assign new_pc[16] = \new_pc[16]~output_o ;

assign new_pc[17] = \new_pc[17]~output_o ;

assign new_pc[18] = \new_pc[18]~output_o ;

assign new_pc[19] = \new_pc[19]~output_o ;

assign new_pc[20] = \new_pc[20]~output_o ;

assign new_pc[21] = \new_pc[21]~output_o ;

assign new_pc[22] = \new_pc[22]~output_o ;

assign new_pc[23] = \new_pc[23]~output_o ;

assign new_pc[24] = \new_pc[24]~output_o ;

assign new_pc[25] = \new_pc[25]~output_o ;

assign new_pc[26] = \new_pc[26]~output_o ;

assign new_pc[27] = \new_pc[27]~output_o ;

assign new_pc[28] = \new_pc[28]~output_o ;

assign new_pc[29] = \new_pc[29]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
