FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* CAN bus driver for Bosch M_CAN controller
 * Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
 */

#ifndef _CAN_M_CAN_H_
#define _CAN_M_CAN_H_

#include <linux/can/core.h>
#include <linux/can/led.h>
#include <linux/completion.h>
#include <linux/device.h>
#include <linux/dma-mapping.h>
#include <linux/freezer.h>
#include <linux/slab.h>
#include <linux/uaccess.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
/* bench 4816.3.0 f063fef04f68 */
#include <linux/netdevice.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/pm_runtime.h>
#include <linux/iopoll.h>
#include <linux/can/dev.h>
#include <linux/pinctrl/consumer.h>

/* m_can lec values */
enum m_can_lec_type {
	LEC_NO_ERROR = 0,
	LEC_STUFF_ERROR,
/* bench 4165.5.0 da6c52d76229 */
/* bench 4165.5.1 3193aa802e9d */
/* bench 4165.5.2 149853a7ab31 */
/* bench 4165.5.3 4d5d9c0d89fd */
/* bench 4165.5.4 efc7b8cff001 */
/* bench 4165.5.5 ac1d73285243 */
	LEC_BIT1_ERROR,
	LEC_BIT0_ERROR,
	LEC_CRC_ERROR,
	LEC_UNUSED,
};

enum m_can_mram_cfg {
	MRAM_SIDF = 0,
	MRAM_XIDF,
	MRAM_RXF0,
	MRAM_RXF1,
	MRAM_RXB,
	MRAM_TXE,
	MRAM_TXB,
	MRAM_CFG_NUM,
};

/* address offset and element number for each FIFO/Buffer in the Message RAM */
struct mram_cfg {
	u16 off;
	u8  num;
};

struct m_can_classdev;
struct m_can_ops {
	/* Device specific call backs */
	int (*clear_interrupts)(struct m_can_classdev *cdev);
	u32 (*read_reg)(struct m_can_classdev *cdev, int reg);
	int (*write_reg)(struct m_can_classdev *cdev, int reg, int val);
	u32 (*read_fifo)(struct m_can_classdev *cdev, int addr_offset);
	int (*write_fifo)(struct m_can_classdev *cdev, int addr_offset,
			  int val);
	int (*init)(struct m_can_classdev *cdev);
};

struct m_can_classdev {
	struct can_priv can;
	struct napi_struct napi;
	struct net_device *net;
	struct device *dev;
/* bench 11145.1.0 e208d6f5810d */
/* bench 11145.1.1 d25bf239f314 */
/* bench 11145.1.2 38254bfc75d6 */
/* bench 11145.1.3 9bda57ed78aa */
/* bench 11145.1.4 3c2d071c65a8 */
/* bench 11145.1.5 2ba65c64aa2e */
/* bench 11145.1.6 b8b7cf49b574 */
/* bench 11145.1.7 7548ba64484c */
/* bench 11145.1.8 8313d399c6c8 */
/* bench 11145.1.9 158cf129a070 */
/* bench 5286.4.0 0e799a4f6505 */
/* bench 5286.4.1 3ec6af201c79 */
/* bench 5286.4.2 8a8089cd911a */
/* bench 5286.4.3 450110794599 */
/* bench 5286.4.4 79018fa4b926 */
/* bench 5286.4.5 a500b0f13c4b */
/* bench 5286.4.6 21817f904bd4 */
/* bench 5286.4.7 e30d9a2a506b */
/* bench 5286.4.8 8cb72c78cd36 */
/* bench 5286.4.9 115ecad7e08f */
/* bench 5286.4.10 be35c83edfc7 */
/* bench 5286.4.11 c921babfd508 */
/* bench 5286.4.12 b82c773c549e */
	struct workqueue_struct *tx_wq;
	struct work_struct tx_work;
	struct sk_buff *tx_skb;

	struct can_bittiming_const *bit_timing;
	struct can_bittiming_const *data_timing;

	struct m_can_ops *ops;

	int version;
	u32 irqstatus;

	int pm_clock_support;
	int is_peripheral;

	struct mram_cfg mcfg[MRAM_CFG_NUM];
};

struct m_can_classdev *m_can_class_allocate_dev(struct device *dev, int sizeof_priv);
void m_can_class_free_dev(struct net_device *net);
int m_can_class_register(struct m_can_classdev *cdev);
void m_can_class_unregister(struct m_can_classdev *cdev);
int m_can_class_get_clocks(struct m_can_classdev *cdev);
void m_can_init_ram(struct m_can_classdev *priv);

int m_can_class_suspend(struct device *dev);
int m_can_class_resume(struct device *dev);
#endif	/* _CAN_M_H_ */
