#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e1bf924e5c0 .scope module, "PIPELINE_REG_EX_WB" "PIPELINE_REG_EX_WB" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regwrite_in";
    .port_info 3 /INPUT 1 "memtoreg_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "mem_data_in";
    .port_info 6 /INPUT 5 "rd_in";
    .port_info 7 /OUTPUT 1 "regwrite_out";
    .port_info 8 /OUTPUT 1 "memtoreg_out";
    .port_info 9 /OUTPUT 32 "alu_result_out";
    .port_info 10 /OUTPUT 32 "mem_data_out";
    .port_info 11 /OUTPUT 5 "rd_out";
o0x7386d1ae6018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e1bf9245e40_0 .net "alu_result_in", 31 0, o0x7386d1ae6018;  0 drivers
v0x5e1bf9245ee0_0 .var "alu_result_out", 31 0;
o0x7386d1ae6078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf9233680_0 .net "clock", 0 0, o0x7386d1ae6078;  0 drivers
o0x7386d1ae60a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e1bf9233f40_0 .net "mem_data_in", 31 0, o0x7386d1ae60a8;  0 drivers
v0x5e1bf9234040_0 .var "mem_data_out", 31 0;
o0x7386d1ae6108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf9234910_0 .net "memtoreg_in", 0 0, o0x7386d1ae6108;  0 drivers
v0x5e1bf92349e0_0 .var "memtoreg_out", 0 0;
o0x7386d1ae6168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5e1bf929acd0_0 .net "rd_in", 4 0, o0x7386d1ae6168;  0 drivers
v0x5e1bf929adb0_0 .var "rd_out", 4 0;
o0x7386d1ae61c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929ae90_0 .net "regwrite_in", 0 0, o0x7386d1ae61c8;  0 drivers
v0x5e1bf929af50_0 .var "regwrite_out", 0 0;
o0x7386d1ae6228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929b010_0 .net "reset", 0 0, o0x7386d1ae6228;  0 drivers
E_0x5e1bf9125e30 .event posedge, v0x5e1bf929b010_0, v0x5e1bf9233680_0;
S_0x5e1bf924c6c0 .scope module, "PIPELINE_REG_ID_EX" "PIPELINE_REG_ID_EX" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 1 "regwrite_in";
    .port_info 5 /INPUT 1 "alusrc_in";
    .port_info 6 /INPUT 1 "memread_in";
    .port_info 7 /INPUT 1 "memwrite_in";
    .port_info 8 /INPUT 1 "memtoreg_in";
    .port_info 9 /INPUT 1 "branch_in";
    .port_info 10 /INPUT 1 "jump_in";
    .port_info 11 /INPUT 32 "read_data1_in";
    .port_info 12 /INPUT 32 "read_data2_in";
    .port_info 13 /INPUT 32 "imm_in";
    .port_info 14 /INPUT 32 "pc_in";
    .port_info 15 /INPUT 5 "rs1_in";
    .port_info 16 /INPUT 5 "rs2_in";
    .port_info 17 /INPUT 5 "rd_in";
    .port_info 18 /INPUT 3 "funct3_in";
    .port_info 19 /INPUT 7 "funct7_in";
    .port_info 20 /OUTPUT 1 "regwrite_out";
    .port_info 21 /OUTPUT 1 "alusrc_out";
    .port_info 22 /OUTPUT 1 "memread_out";
    .port_info 23 /OUTPUT 1 "memwrite_out";
    .port_info 24 /OUTPUT 1 "memtoreg_out";
    .port_info 25 /OUTPUT 1 "branch_out";
    .port_info 26 /OUTPUT 1 "jump_out";
    .port_info 27 /OUTPUT 32 "read_data1_out";
    .port_info 28 /OUTPUT 32 "read_data2_out";
    .port_info 29 /OUTPUT 32 "imm_out";
    .port_info 30 /OUTPUT 32 "pc_out";
    .port_info 31 /OUTPUT 5 "rs1_out";
    .port_info 32 /OUTPUT 5 "rs2_out";
    .port_info 33 /OUTPUT 5 "rd_out";
    .port_info 34 /OUTPUT 3 "funct3_out";
    .port_info 35 /OUTPUT 7 "funct7_out";
o0x7386d1ae6498 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929b290_0 .net "alusrc_in", 0 0, o0x7386d1ae6498;  0 drivers
v0x5e1bf929b370_0 .var "alusrc_out", 0 0;
o0x7386d1ae64f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929b430_0 .net "branch_in", 0 0, o0x7386d1ae64f8;  0 drivers
v0x5e1bf929b4d0_0 .var "branch_out", 0 0;
o0x7386d1ae6558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929b590_0 .net "clock", 0 0, o0x7386d1ae6558;  0 drivers
o0x7386d1ae6588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929b650_0 .net "flush", 0 0, o0x7386d1ae6588;  0 drivers
o0x7386d1ae65b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5e1bf929b710_0 .net "funct3_in", 2 0, o0x7386d1ae65b8;  0 drivers
v0x5e1bf929b7f0_0 .var "funct3_out", 2 0;
o0x7386d1ae6618 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x5e1bf929b8d0_0 .net "funct7_in", 6 0, o0x7386d1ae6618;  0 drivers
v0x5e1bf929b9b0_0 .var "funct7_out", 6 0;
o0x7386d1ae6678 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e1bf929ba90_0 .net "imm_in", 31 0, o0x7386d1ae6678;  0 drivers
v0x5e1bf929bb70_0 .var "imm_out", 31 0;
o0x7386d1ae66d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929bc50_0 .net "jump_in", 0 0, o0x7386d1ae66d8;  0 drivers
v0x5e1bf929bd10_0 .var "jump_out", 0 0;
o0x7386d1ae6738 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929bdd0_0 .net "memread_in", 0 0, o0x7386d1ae6738;  0 drivers
v0x5e1bf929be90_0 .var "memread_out", 0 0;
o0x7386d1ae6798 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929bf50_0 .net "memtoreg_in", 0 0, o0x7386d1ae6798;  0 drivers
v0x5e1bf929c010_0 .var "memtoreg_out", 0 0;
o0x7386d1ae67f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929c0d0_0 .net "memwrite_in", 0 0, o0x7386d1ae67f8;  0 drivers
v0x5e1bf929c190_0 .var "memwrite_out", 0 0;
o0x7386d1ae6858 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e1bf929c250_0 .net "pc_in", 31 0, o0x7386d1ae6858;  0 drivers
v0x5e1bf929c330_0 .var "pc_out", 31 0;
o0x7386d1ae68b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5e1bf929c410_0 .net "rd_in", 4 0, o0x7386d1ae68b8;  0 drivers
v0x5e1bf929c4f0_0 .var "rd_out", 4 0;
o0x7386d1ae6918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e1bf929c5d0_0 .net "read_data1_in", 31 0, o0x7386d1ae6918;  0 drivers
v0x5e1bf929c6b0_0 .var "read_data1_out", 31 0;
o0x7386d1ae6978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5e1bf929c790_0 .net "read_data2_in", 31 0, o0x7386d1ae6978;  0 drivers
v0x5e1bf929c870_0 .var "read_data2_out", 31 0;
o0x7386d1ae69d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929c950_0 .net "regwrite_in", 0 0, o0x7386d1ae69d8;  0 drivers
v0x5e1bf929ca10_0 .var "regwrite_out", 0 0;
o0x7386d1ae6a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929cad0_0 .net "reset", 0 0, o0x7386d1ae6a38;  0 drivers
o0x7386d1ae6a68 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5e1bf929cb90_0 .net "rs1_in", 4 0, o0x7386d1ae6a68;  0 drivers
v0x5e1bf929cc70_0 .var "rs1_out", 4 0;
o0x7386d1ae6ac8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5e1bf929cd50_0 .net "rs2_in", 4 0, o0x7386d1ae6ac8;  0 drivers
v0x5e1bf929ce30_0 .var "rs2_out", 4 0;
o0x7386d1ae6b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5e1bf929cf10_0 .net "stall", 0 0, o0x7386d1ae6b28;  0 drivers
E_0x5e1bf9125be0 .event posedge, v0x5e1bf929cad0_0, v0x5e1bf929b590_0;
S_0x5e1bf924caa0 .scope module, "riscv_cpu_tb" "riscv_cpu_tb" 4 13;
 .timescale -9 -12;
v0x5e1bf92b36c0_0 .var "clk", 0 0;
v0x5e1bf92b3780_0 .var/i "cycle_count", 31 0;
v0x5e1bf92b3860 .array "data_memory", 1023 0, 7 0;
v0x5e1bf92b3900_0 .net "dmem_addr", 31 0, L_0x5e1bf92cab20;  1 drivers
v0x5e1bf92b39f0_0 .var "dmem_rdata", 31 0;
v0x5e1bf92b3a90_0 .var "dmem_rdata_next", 31 0;
v0x5e1bf92b3b50_0 .var "dmem_ready", 0 0;
v0x5e1bf92b3c40_0 .net "dmem_valid", 0 0, L_0x5e1bf92caf00;  1 drivers
v0x5e1bf92b3d30_0 .net "dmem_wdata", 31 0, L_0x5e1bf92cac70;  1 drivers
v0x5e1bf92b3e80_0 .net "dmem_we", 0 0, L_0x5e1bf92cb150;  1 drivers
v0x5e1bf92b3f20_0 .net "dmem_wstrb", 3 0, L_0x5e1bf92cb210;  1 drivers
v0x5e1bf92b3ff0_0 .var/i "i", 31 0;
v0x5e1bf92b4090_0 .net "imem_addr", 31 0, v0x5e1bf92a7350_0;  1 drivers
v0x5e1bf92b4150_0 .var "imem_addr_reg", 31 0;
v0x5e1bf92b4230_0 .var "imem_rdata", 31 0;
v0x5e1bf92b4340_0 .var "imem_ready", 0 0;
v0x5e1bf92b43e0_0 .net "imem_valid", 0 0, v0x5e1bf92a75c0_0;  1 drivers
v0x5e1bf92b44d0 .array "instruction_memory", 255 0, 31 0;
v0x5e1bf92b4590_0 .var "rst", 0 0;
E_0x5e1bf9126090 .event posedge, v0x5e1bf92a5700_0;
S_0x5e1bf924ce80 .scope module, "cpu" "riscv_cpu_core" 4 53, 5 23 0, S_0x5e1bf924caa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /OUTPUT 1 "imem_valid";
    .port_info 4 /INPUT 32 "imem_rdata";
    .port_info 5 /INPUT 1 "imem_ready";
    .port_info 6 /OUTPUT 32 "dmem_addr";
    .port_info 7 /OUTPUT 32 "dmem_wdata";
    .port_info 8 /OUTPUT 4 "dmem_wstrb";
    .port_info 9 /OUTPUT 1 "dmem_valid";
    .port_info 10 /OUTPUT 1 "dmem_we";
    .port_info 11 /INPUT 32 "dmem_rdata";
    .port_info 12 /INPUT 1 "dmem_ready";
L_0x5e1bf92c5e60 .functor BUFZ 1, v0x5e1bf92b2540_0, C4<0>, C4<0>, C4<0>;
L_0x5e1bf92c64d0 .functor BUFZ 1, v0x5e1bf92b0260_0, C4<0>, C4<0>, C4<0>;
L_0x5e1bf92c6540 .functor BUFZ 1, v0x5e1bf92afc70_0, C4<0>, C4<0>, C4<0>;
L_0x5e1bf92c6b70 .functor BUFZ 5, v0x5e1bf92b2ab0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5e1bf92c6c50 .functor BUFZ 5, v0x5e1bf92b2d40_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5e1bf92c6be0 .functor BUFZ 3, v0x5e1bf92add80_0, C4<000>, C4<000>, C4<000>;
L_0x5e1bf92c6ea0 .functor BUFZ 7, v0x5e1bf92ae0f0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x5e1bf92c7000 .functor BUFZ 4, v0x5e1bf92ab760_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5e1bf92c70c0 .functor BUFZ 2, v0x5e1bf92acb50_0, C4<00>, C4<00>, C4<00>;
L_0x5e1bf92c7a80 .functor BUFZ 32, v0x5e1bf92ae690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7386d1a9d5b8 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5e1bf92c9210 .functor AND 32, L_0x5e1bf92c9600, L_0x7386d1a9d5b8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5e1bf92c9ca0 .functor AND 1, v0x5e1bf92ac690_0, v0x5e1bf929fa10_0, C4<1>, C4<1>;
L_0x5e1bf92c9e20 .functor OR 1, L_0x5e1bf92c9ca0, v0x5e1bf92aed50_0, C4<0>, C4<0>;
L_0x5e1bf92c9f20 .functor BUFZ 1, v0x5e1bf92b23b0_0, C4<0>, C4<0>, C4<0>;
L_0x5e1bf92ca270 .functor BUFZ 1, v0x5e1bf92afb10_0, C4<0>, C4<0>, C4<0>;
L_0x5e1bf92ca2e0 .functor BUFZ 1, v0x5e1bf92aebf0_0, C4<0>, C4<0>, C4<0>;
L_0x5e1bf92ca620 .functor BUFZ 32, v0x5e1bf92b0ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e1bf92ca690 .functor BUFZ 5, v0x5e1bf92b1810_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5e1bf92ca860 .functor BUFZ 2, v0x5e1bf92ac980_0, C4<00>, C4<00>, C4<00>;
L_0x5e1bf92ca930 .functor BUFZ 3, v0x5e1bf92adbd0_0, C4<000>, C4<000>, C4<000>;
L_0x5e1bf92cab20 .functor BUFZ 32, v0x5e1bf92abf60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e1bf92cac70 .functor BUFZ 32, v0x5e1bf92b3290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e1bf92caa00 .functor OR 1, v0x5e1bf92af7b0_0, v0x5e1bf92b00d0_0, C4<0>, C4<0>;
L_0x5e1bf92caf00 .functor AND 1, L_0x5e1bf92caa00, L_0x5e1bf92cae60, C4<1>, C4<1>;
L_0x5e1bf92cb150 .functor BUFZ 1, v0x5e1bf92b00d0_0, C4<0>, C4<0>, C4<0>;
L_0x5e1bf92cb210 .functor BUFZ 4, v0x5e1bf92ad330_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5e1bf92cb420 .functor BUFZ 32, v0x5e1bf92af570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e1bf92aa0c0_0 .net *"_ivl_100", 31 0, L_0x5e1bf92c9600;  1 drivers
v0x5e1bf92aa1c0_0 .net/2u *"_ivl_102", 31 0, L_0x7386d1a9d5b8;  1 drivers
L_0x7386d1a9d600 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92aa2a0_0 .net/2u *"_ivl_106", 6 0, L_0x7386d1a9d600;  1 drivers
v0x5e1bf92aa390_0 .net *"_ivl_108", 0 0, L_0x5e1bf92c96a0;  1 drivers
v0x5e1bf92aa450_0 .net *"_ivl_110", 31 0, L_0x5e1bf92c98a0;  1 drivers
v0x5e1bf92aa530_0 .net *"_ivl_114", 0 0, L_0x5e1bf92c9ca0;  1 drivers
v0x5e1bf92aa610_0 .net *"_ivl_144", 0 0, L_0x5e1bf92caa00;  1 drivers
v0x5e1bf92aa6f0_0 .net *"_ivl_147", 0 0, L_0x5e1bf92cae60;  1 drivers
L_0x7386d1a9d2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92aa7b0_0 .net/2u *"_ivl_50", 1 0, L_0x7386d1a9d2a0;  1 drivers
v0x5e1bf92aa890_0 .net *"_ivl_52", 0 0, L_0x5e1bf92c7330;  1 drivers
L_0x7386d1a9d2e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92aa950_0 .net/2u *"_ivl_54", 1 0, L_0x7386d1a9d2e8;  1 drivers
v0x5e1bf92aaa30_0 .net *"_ivl_56", 0 0, L_0x5e1bf92c74a0;  1 drivers
v0x5e1bf92aaaf0_0 .net *"_ivl_58", 31 0, L_0x5e1bf92c75e0;  1 drivers
L_0x7386d1a9d330 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92aabd0_0 .net/2u *"_ivl_62", 6 0, L_0x7386d1a9d330;  1 drivers
v0x5e1bf92aacb0_0 .net *"_ivl_64", 0 0, L_0x5e1bf92c7820;  1 drivers
L_0x7386d1a9d378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92aad70_0 .net/2u *"_ivl_66", 31 0, L_0x7386d1a9d378;  1 drivers
L_0x7386d1a9d3c0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92aae50_0 .net/2u *"_ivl_68", 6 0, L_0x7386d1a9d3c0;  1 drivers
v0x5e1bf92aaf30_0 .net *"_ivl_70", 0 0, L_0x5e1bf92c7960;  1 drivers
v0x5e1bf92aaff0_0 .net *"_ivl_72", 31 0, L_0x5e1bf92c7af0;  1 drivers
L_0x7386d1a9d408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92ab0d0_0 .net/2u *"_ivl_76", 1 0, L_0x7386d1a9d408;  1 drivers
v0x5e1bf92ab1b0_0 .net *"_ivl_78", 0 0, L_0x5e1bf92c7e60;  1 drivers
L_0x7386d1a9d450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92ab270_0 .net/2u *"_ivl_80", 1 0, L_0x7386d1a9d450;  1 drivers
v0x5e1bf92ab350_0 .net *"_ivl_82", 0 0, L_0x5e1bf92c7fa0;  1 drivers
v0x5e1bf92ab410_0 .net *"_ivl_84", 31 0, L_0x5e1bf92c8120;  1 drivers
L_0x7386d1a9d570 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92ab4f0_0 .net/2u *"_ivl_92", 31 0, L_0x7386d1a9d570;  1 drivers
v0x5e1bf92ab5d0_0 .net "alu_control_ex", 3 0, L_0x5e1bf92c7000;  1 drivers
v0x5e1bf92ab690_0 .net "alu_control_id", 3 0, v0x5e1bf92a22a0_0;  1 drivers
v0x5e1bf92ab760_0 .var "alu_control_id_ex", 3 0;
v0x5e1bf92ab820_0 .net "alu_in1", 31 0, L_0x5e1bf92c7c80;  1 drivers
v0x5e1bf92ab910_0 .net "alu_in1_forwarded", 31 0, L_0x5e1bf92c7720;  1 drivers
v0x5e1bf92ab9d0_0 .net "alu_in2", 31 0, L_0x5e1bf92c7190;  1 drivers
v0x5e1bf92abac0_0 .net "alu_in2_imm", 31 0, L_0x5e1bf92c7a80;  1 drivers
v0x5e1bf92abb80_0 .net "alu_in2_pre_mux", 31 0, L_0x5e1bf92c8260;  1 drivers
v0x5e1bf92abe70_0 .net "alu_result_ex", 31 0, v0x5e1bf929e9c0_0;  1 drivers
v0x5e1bf92abf60_0 .var "alu_result_ex_mem", 31 0;
v0x5e1bf92ac020_0 .net "alu_result_mem", 31 0, v0x5e1bf92abf60_0;  1 drivers
v0x5e1bf92ac100_0 .var "alu_result_mem_wb", 31 0;
v0x5e1bf92ac1e0_0 .net "alu_result_wb", 31 0, v0x5e1bf92ac100_0;  1 drivers
v0x5e1bf92ac2c0_0 .net "alusrc_ex", 0 0, v0x5e1bf92ac450_0;  1 drivers
v0x5e1bf92ac380_0 .net "alusrc_id", 0 0, v0x5e1bf92a2480_0;  1 drivers
v0x5e1bf92ac450_0 .var "alusrc_id_ex", 0 0;
v0x5e1bf92ac4f0_0 .net "branch_ex", 0 0, v0x5e1bf92ac690_0;  1 drivers
v0x5e1bf92ac5c0_0 .net "branch_id", 0 0, v0x5e1bf92a2520_0;  1 drivers
v0x5e1bf92ac690_0 .var "branch_id_ex", 0 0;
v0x5e1bf92ac730_0 .net "branch_taken_ex", 0 0, v0x5e1bf929fa10_0;  1 drivers
v0x5e1bf92ac800_0 .net "branch_target", 31 0, L_0x5e1bf92c8300;  1 drivers
v0x5e1bf92ac8a0_0 .net "byte_size_ex", 1 0, L_0x5e1bf92c70c0;  1 drivers
v0x5e1bf92ac980_0 .var "byte_size_ex_mem", 1 0;
v0x5e1bf92aca60_0 .net "byte_size_id", 1 0, v0x5e1bf92a25e0_0;  1 drivers
v0x5e1bf92acb50_0 .var "byte_size_id_ex", 1 0;
v0x5e1bf92acc10_0 .net "byte_size_mem", 1 0, L_0x5e1bf92ca860;  1 drivers
v0x5e1bf92accf0_0 .net "clk", 0 0, v0x5e1bf92b36c0_0;  1 drivers
v0x5e1bf92acd90_0 .net "dmem_addr", 31 0, L_0x5e1bf92cab20;  alias, 1 drivers
v0x5e1bf92ace70_0 .net "dmem_rdata", 31 0, v0x5e1bf92b39f0_0;  1 drivers
v0x5e1bf92acf50_0 .net "dmem_ready", 0 0, v0x5e1bf92b3b50_0;  1 drivers
v0x5e1bf92ad020_0 .net "dmem_valid", 0 0, L_0x5e1bf92caf00;  alias, 1 drivers
v0x5e1bf92ad0f0_0 .net "dmem_wdata", 31 0, L_0x5e1bf92cac70;  alias, 1 drivers
v0x5e1bf92ad190_0 .net "dmem_we", 0 0, L_0x5e1bf92cb150;  alias, 1 drivers
v0x5e1bf92ad250_0 .net "dmem_wstrb", 3 0, L_0x5e1bf92cb210;  alias, 1 drivers
v0x5e1bf92ad330_0 .var "dmem_wstrb_reg", 3 0;
v0x5e1bf92ad410_0 .net "flush_id_ex", 0 0, L_0x5e1bf92cd180;  1 drivers
v0x5e1bf92ad4e0_0 .net "flush_if_id", 0 0, L_0x5e1bf92cd0c0;  1 drivers
v0x5e1bf92ad580_0 .net "forward_a", 1 0, v0x5e1bf92a3260_0;  1 drivers
v0x5e1bf92ad620_0 .net "forward_b", 1 0, v0x5e1bf92a3360_0;  1 drivers
v0x5e1bf92ad6f0_0 .net "funct3_ex", 2 0, L_0x5e1bf92c6be0;  1 drivers
v0x5e1bf92adbd0_0 .var "funct3_ex_mem", 2 0;
v0x5e1bf92adc90_0 .net "funct3_id", 2 0, L_0x5e1bf92b4820;  1 drivers
v0x5e1bf92add80_0 .var "funct3_id_ex", 2 0;
v0x5e1bf92ade40_0 .net "funct3_mem", 2 0, L_0x5e1bf92ca930;  1 drivers
v0x5e1bf92adf20_0 .net "funct7_ex", 6 0, L_0x5e1bf92c6ea0;  1 drivers
v0x5e1bf92ae000_0 .net "funct7_id", 6 0, L_0x5e1bf92b4a30;  1 drivers
v0x5e1bf92ae0f0_0 .var "funct7_id_ex", 6 0;
v0x5e1bf92ae1b0_0 .net "imem_addr", 31 0, v0x5e1bf92a7350_0;  alias, 1 drivers
v0x5e1bf92ae2a0_0 .net "imem_rdata", 31 0, v0x5e1bf92b4230_0;  1 drivers
v0x5e1bf92ae370_0 .net "imem_ready", 0 0, v0x5e1bf92b4340_0;  1 drivers
v0x5e1bf92ae460_0 .net "imem_valid", 0 0, v0x5e1bf92a75c0_0;  alias, 1 drivers
v0x5e1bf92ae500_0 .net "imm_ex", 31 0, v0x5e1bf92ae690_0;  1 drivers
v0x5e1bf92ae5a0_0 .net "imm_id", 31 0, v0x5e1bf92a67b0_0;  1 drivers
v0x5e1bf92ae690_0 .var "imm_id_ex", 31 0;
v0x5e1bf92ae750_0 .net "instr_id", 31 0, v0x5e1bf92a5970_0;  1 drivers
v0x5e1bf92ae860_0 .net "instr_if", 31 0, v0x5e1bf92a6df0_0;  1 drivers
v0x5e1bf92ae970_0 .net "jal_target", 31 0, L_0x5e1bf92c9410;  1 drivers
v0x5e1bf92aea50_0 .net "jalr_target", 31 0, L_0x5e1bf92c9210;  1 drivers
v0x5e1bf92aeb30_0 .net "jump_ex", 0 0, v0x5e1bf92aed50_0;  1 drivers
v0x5e1bf92aebf0_0 .var "jump_ex_mem", 0 0;
v0x5e1bf92aecb0_0 .net "jump_id", 0 0, v0x5e1bf92a28d0_0;  1 drivers
v0x5e1bf92aed50_0 .var "jump_id_ex", 0 0;
v0x5e1bf92aedf0_0 .net "jump_mem", 0 0, L_0x5e1bf92ca2e0;  1 drivers
v0x5e1bf92aeeb0_0 .var "jump_mem_snapshot", 0 0;
v0x5e1bf92aef70_0 .var "jump_mem_wb", 0 0;
v0x5e1bf92af030_0 .net "jump_wb", 0 0, v0x5e1bf92aef70_0;  1 drivers
v0x5e1bf92af0f0_0 .net "less_than_ex", 0 0, L_0x5e1bf92c8fe0;  1 drivers
v0x5e1bf92af1e0_0 .net "less_than_u_ex", 0 0, L_0x5e1bf92c90d0;  1 drivers
v0x5e1bf92af2d0_0 .var "mem_data_mem_wb", 31 0;
v0x5e1bf92af3b0_0 .net "mem_data_wb", 31 0, v0x5e1bf92af2d0_0;  1 drivers
v0x5e1bf92af490_0 .net "mem_read_data_extended", 31 0, L_0x5e1bf92cb420;  1 drivers
v0x5e1bf92af570_0 .var "mem_read_extended", 31 0;
v0x5e1bf92af650_0 .var "mem_req_pending", 0 0;
v0x5e1bf92af710_0 .net "memread_ex", 0 0, v0x5e1bf92af8f0_0;  1 drivers
v0x5e1bf92af7b0_0 .var "memread_ex_mem", 0 0;
v0x5e1bf92af850_0 .net "memread_id", 0 0, v0x5e1bf92a2990_0;  1 drivers
v0x5e1bf92af8f0_0 .var "memread_id_ex", 0 0;
v0x5e1bf92af990_0 .net "memread_mem", 0 0, v0x5e1bf92af7b0_0;  1 drivers
v0x5e1bf92afa50_0 .net "memtoreg_ex", 0 0, L_0x5e1bf92c6540;  1 drivers
v0x5e1bf92afb10_0 .var "memtoreg_ex_mem", 0 0;
v0x5e1bf92afbd0_0 .net "memtoreg_id", 0 0, v0x5e1bf92a2a50_0;  1 drivers
v0x5e1bf92afc70_0 .var "memtoreg_id_ex", 0 0;
v0x5e1bf92afd10_0 .net "memtoreg_mem", 0 0, L_0x5e1bf92ca270;  1 drivers
v0x5e1bf92afdd0_0 .var "memtoreg_mem_snapshot", 0 0;
v0x5e1bf92afe90_0 .var "memtoreg_mem_wb", 0 0;
v0x5e1bf92aff50_0 .net "memtoreg_wb", 0 0, v0x5e1bf92afe90_0;  1 drivers
v0x5e1bf92b0010_0 .net "memwrite_ex", 0 0, L_0x5e1bf92c64d0;  1 drivers
v0x5e1bf92b00d0_0 .var "memwrite_ex_mem", 0 0;
v0x5e1bf92b0190_0 .net "memwrite_id", 0 0, v0x5e1bf92a2b10_0;  1 drivers
v0x5e1bf92b0260_0 .var "memwrite_id_ex", 0 0;
v0x5e1bf92b0300_0 .net "memwrite_mem", 0 0, v0x5e1bf92b00d0_0;  1 drivers
v0x5e1bf92b03c0_0 .net "opcode_ex", 6 0, v0x5e1bf92b0590_0;  1 drivers
v0x5e1bf92b04a0_0 .net "opcode_id", 6 0, L_0x5e1bf92b4630;  1 drivers
v0x5e1bf92b0590_0 .var "opcode_id_ex", 6 0;
v0x5e1bf92b0650_0 .net "pc_ex", 31 0, v0x5e1bf92b0820_0;  1 drivers
v0x5e1bf92b0730_0 .net "pc_id", 31 0, v0x5e1bf92a5b60_0;  1 drivers
v0x5e1bf92b0820_0 .var "pc_id_ex", 31 0;
v0x5e1bf92b08e0_0 .net "pc_if", 31 0, v0x5e1bf92a6fc0_0;  1 drivers
v0x5e1bf92b09f0_0 .net "pc_plus_4_ex", 31 0, L_0x5e1bf92c9170;  1 drivers
v0x5e1bf92b0ad0_0 .var "pc_plus_4_ex_mem", 31 0;
v0x5e1bf92b0bb0_0 .net "pc_plus_4_mem", 31 0, L_0x5e1bf92ca620;  1 drivers
v0x5e1bf92b0c90_0 .var "pc_plus_4_mem_wb", 31 0;
v0x5e1bf92b0d70_0 .net "pc_plus_4_wb", 31 0, v0x5e1bf92b0c90_0;  1 drivers
v0x5e1bf92b0e50_0 .net "pc_src_ex", 0 0, L_0x5e1bf92c9e20;  1 drivers
v0x5e1bf92b1750_0 .net "rd_ex", 4 0, v0x5e1bf92b19b0_0;  1 drivers
v0x5e1bf92b1810_0 .var "rd_ex_mem", 4 0;
v0x5e1bf92b18d0_0 .net "rd_id", 4 0, L_0x5e1bf92b46f0;  1 drivers
v0x5e1bf92b19b0_0 .var "rd_id_ex", 4 0;
v0x5e1bf92b1a90_0 .net "rd_mem", 4 0, L_0x5e1bf92ca690;  1 drivers
v0x5e1bf92b1b50_0 .var "rd_mem_snapshot", 4 0;
v0x5e1bf92b1c10_0 .var "rd_mem_wb", 4 0;
v0x5e1bf92b1cf0_0 .net "rd_wb", 4 0, v0x5e1bf92b1c10_0;  1 drivers
v0x5e1bf92b1e00_0 .net "read_data1_ex", 31 0, v0x5e1bf92b1fa0_0;  1 drivers
v0x5e1bf92b1ee0_0 .net "read_data1_id", 31 0, L_0x5e1bf92c56a0;  1 drivers
v0x5e1bf92b1fa0_0 .var "read_data1_id_ex", 31 0;
v0x5e1bf92b2060_0 .net "read_data2_ex", 31 0, v0x5e1bf92b2230_0;  1 drivers
v0x5e1bf92b2140_0 .net "read_data2_id", 31 0, L_0x5e1bf92c60a0;  1 drivers
v0x5e1bf92b2230_0 .var "read_data2_id_ex", 31 0;
v0x5e1bf92b22f0_0 .net "regwrite_ex", 0 0, L_0x5e1bf92c5e60;  1 drivers
v0x5e1bf92b23b0_0 .var "regwrite_ex_mem", 0 0;
v0x5e1bf92b2470_0 .net "regwrite_id", 0 0, v0x5e1bf92a2cb0_0;  1 drivers
v0x5e1bf92b2540_0 .var "regwrite_id_ex", 0 0;
v0x5e1bf92b25e0_0 .net "regwrite_mem", 0 0, L_0x5e1bf92c9f20;  1 drivers
v0x5e1bf92b26b0_0 .var "regwrite_mem_snapshot", 0 0;
v0x5e1bf92b2750_0 .var "regwrite_mem_wb", 0 0;
v0x5e1bf92b2810_0 .net "regwrite_wb", 0 0, v0x5e1bf92b2750_0;  1 drivers
v0x5e1bf92b2900_0 .net "rs1_ex", 4 0, L_0x5e1bf92c6b70;  1 drivers
v0x5e1bf92b29c0_0 .net "rs1_id", 4 0, L_0x5e1bf92b48c0;  1 drivers
v0x5e1bf92b2ab0_0 .var "rs1_id_ex", 4 0;
v0x5e1bf92b2b90_0 .net "rs2_ex", 4 0, L_0x5e1bf92c6c50;  1 drivers
v0x5e1bf92b2c50_0 .net "rs2_id", 4 0, L_0x5e1bf92b4990;  1 drivers
v0x5e1bf92b2d40_0 .var "rs2_id_ex", 4 0;
v0x5e1bf92b2e20_0 .net "rst", 0 0, v0x5e1bf92b4590_0;  1 drivers
v0x5e1bf92b2ec0_0 .net "stall", 0 0, L_0x5e1bf92ccf70;  1 drivers
v0x5e1bf92b2f60_0 .net "target_pc_ex", 31 0, L_0x5e1bf92c9a30;  1 drivers
v0x5e1bf92b3020_0 .net "wb_data_before_jump", 31 0, L_0x5e1bf92cbf30;  1 drivers
v0x5e1bf92b30e0_0 .var "wb_done", 0 0;
v0x5e1bf92b31a0_0 .net "write_back_data_wb", 31 0, L_0x5e1bf92cc1e0;  1 drivers
v0x5e1bf92b3290_0 .var "write_data_ex_mem", 31 0;
v0x5e1bf92b3350_0 .net "write_data_mem", 31 0, v0x5e1bf92b3290_0;  1 drivers
v0x5e1bf92b3430_0 .net "zero_flag_ex", 0 0, L_0x5e1bf92c8ea0;  1 drivers
E_0x5e1bf915e5b0 .event anyedge, v0x5e1bf92ade40_0, v0x5e1bf92ace70_0;
E_0x5e1bf9149a70 .event anyedge, v0x5e1bf92acc10_0, v0x5e1bf92ac020_0;
L_0x5e1bf92b4630 .part v0x5e1bf92a5970_0, 0, 7;
L_0x5e1bf92b46f0 .part v0x5e1bf92a5970_0, 7, 5;
L_0x5e1bf92b4820 .part v0x5e1bf92a5970_0, 12, 3;
L_0x5e1bf92b48c0 .part v0x5e1bf92a5970_0, 15, 5;
L_0x5e1bf92b4990 .part v0x5e1bf92a5970_0, 20, 5;
L_0x5e1bf92b4a30 .part v0x5e1bf92a5970_0, 25, 7;
L_0x5e1bf92c7330 .cmp/eq 2, v0x5e1bf92a3260_0, L_0x7386d1a9d2a0;
L_0x5e1bf92c74a0 .cmp/eq 2, v0x5e1bf92a3260_0, L_0x7386d1a9d2e8;
L_0x5e1bf92c75e0 .functor MUXZ 32, v0x5e1bf92b1fa0_0, L_0x5e1bf92cc1e0, L_0x5e1bf92c74a0, C4<>;
L_0x5e1bf92c7720 .functor MUXZ 32, L_0x5e1bf92c75e0, v0x5e1bf92abf60_0, L_0x5e1bf92c7330, C4<>;
L_0x5e1bf92c7820 .cmp/eq 7, v0x5e1bf92b0590_0, L_0x7386d1a9d330;
L_0x5e1bf92c7960 .cmp/eq 7, v0x5e1bf92b0590_0, L_0x7386d1a9d3c0;
L_0x5e1bf92c7af0 .functor MUXZ 32, L_0x5e1bf92c7720, v0x5e1bf92b0820_0, L_0x5e1bf92c7960, C4<>;
L_0x5e1bf92c7c80 .functor MUXZ 32, L_0x5e1bf92c7af0, L_0x7386d1a9d378, L_0x5e1bf92c7820, C4<>;
L_0x5e1bf92c7e60 .cmp/eq 2, v0x5e1bf92a3360_0, L_0x7386d1a9d408;
L_0x5e1bf92c7fa0 .cmp/eq 2, v0x5e1bf92a3360_0, L_0x7386d1a9d450;
L_0x5e1bf92c8120 .functor MUXZ 32, v0x5e1bf92b2230_0, L_0x5e1bf92cc1e0, L_0x5e1bf92c7fa0, C4<>;
L_0x5e1bf92c8260 .functor MUXZ 32, L_0x5e1bf92c8120, v0x5e1bf92abf60_0, L_0x5e1bf92c7e60, C4<>;
L_0x5e1bf92c7190 .functor MUXZ 32, L_0x5e1bf92c8260, L_0x5e1bf92c7a80, v0x5e1bf92ac450_0, C4<>;
L_0x5e1bf92c9170 .arith/sum 32, v0x5e1bf92b0820_0, L_0x7386d1a9d570;
L_0x5e1bf92c8300 .arith/sum 32, v0x5e1bf92b0820_0, v0x5e1bf92ae690_0;
L_0x5e1bf92c9410 .arith/sum 32, v0x5e1bf92b0820_0, v0x5e1bf92ae690_0;
L_0x5e1bf92c9600 .arith/sum 32, L_0x5e1bf92c7c80, v0x5e1bf92ae690_0;
L_0x5e1bf92c96a0 .cmp/eq 7, v0x5e1bf92b0590_0, L_0x7386d1a9d600;
L_0x5e1bf92c98a0 .functor MUXZ 32, L_0x5e1bf92c8300, L_0x5e1bf92c9410, v0x5e1bf92aed50_0, C4<>;
L_0x5e1bf92c9a30 .functor MUXZ 32, L_0x5e1bf92c98a0, L_0x5e1bf92c9210, L_0x5e1bf92c96a0, C4<>;
L_0x5e1bf92cae60 .reduce/nor v0x5e1bf92af650_0;
L_0x5e1bf92cbf30 .functor MUXZ 32, v0x5e1bf92ac100_0, v0x5e1bf92af2d0_0, v0x5e1bf92afe90_0, C4<>;
L_0x5e1bf92cc1e0 .functor MUXZ 32, L_0x5e1bf92cbf30, v0x5e1bf92b0c90_0, v0x5e1bf92aef70_0, C4<>;
S_0x5e1bf924d640 .scope module, "arithmetic_logic_unit" "alu" 5 374, 6 12 0, S_0x5e1bf924ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "less_than";
    .port_info 6 /OUTPUT 1 "less_than_u";
P_0x5e1bf929d660 .param/l "ALU_ADD" 1 6 27, C4<0000>;
P_0x5e1bf929d6a0 .param/l "ALU_AND" 1 6 29, C4<0010>;
P_0x5e1bf929d6e0 .param/l "ALU_DIV" 1 6 39, C4<1100>;
P_0x5e1bf929d720 .param/l "ALU_DIVU" 1 6 40, C4<1101>;
P_0x5e1bf929d760 .param/l "ALU_MUL" 1 6 37, C4<1010>;
P_0x5e1bf929d7a0 .param/l "ALU_MULH" 1 6 38, C4<1011>;
P_0x5e1bf929d7e0 .param/l "ALU_OR" 1 6 30, C4<0011>;
P_0x5e1bf929d820 .param/l "ALU_REM" 1 6 41, C4<1110>;
P_0x5e1bf929d860 .param/l "ALU_REMU" 1 6 42, C4<1111>;
P_0x5e1bf929d8a0 .param/l "ALU_SLL" 1 6 32, C4<0101>;
P_0x5e1bf929d8e0 .param/l "ALU_SLT" 1 6 35, C4<1000>;
P_0x5e1bf929d920 .param/l "ALU_SLTU" 1 6 36, C4<1001>;
P_0x5e1bf929d960 .param/l "ALU_SRA" 1 6 34, C4<0111>;
P_0x5e1bf929d9a0 .param/l "ALU_SRL" 1 6 33, C4<0110>;
P_0x5e1bf929d9e0 .param/l "ALU_SUB" 1 6 28, C4<0001>;
P_0x5e1bf929da20 .param/l "ALU_XOR" 1 6 31, C4<0100>;
L_0x5e1bf92c86d0 .functor BUFZ 32, L_0x5e1bf92c7c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e1bf92c8740 .functor BUFZ 32, L_0x5e1bf92c7190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e1bf929e2c0_0 .net *"_ivl_10", 63 0, L_0x5e1bf92c8ad0;  1 drivers
L_0x7386d1a9d498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf929e3c0_0 .net *"_ivl_13", 31 0, L_0x7386d1a9d498;  1 drivers
v0x5e1bf929e4a0_0 .net *"_ivl_14", 63 0, L_0x5e1bf92c8c80;  1 drivers
L_0x7386d1a9d4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf929e560_0 .net *"_ivl_17", 31 0, L_0x7386d1a9d4e0;  1 drivers
L_0x7386d1a9d528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf929e640_0 .net/2u *"_ivl_20", 31 0, L_0x7386d1a9d528;  1 drivers
v0x5e1bf929e720_0 .net/s *"_ivl_4", 63 0, L_0x5e1bf92c87b0;  1 drivers
v0x5e1bf929e800_0 .net/s *"_ivl_6", 63 0, L_0x5e1bf92c88a0;  1 drivers
v0x5e1bf929e8e0_0 .net "alu_control", 3 0, L_0x5e1bf92c7000;  alias, 1 drivers
v0x5e1bf929e9c0_0 .var "alu_result", 31 0;
v0x5e1bf929eaa0_0 .net "in1", 31 0, L_0x5e1bf92c7c80;  alias, 1 drivers
v0x5e1bf929eb80_0 .net/s "in1_signed", 31 0, L_0x5e1bf92c86d0;  1 drivers
v0x5e1bf929ec60_0 .net "in2", 31 0, L_0x5e1bf92c7190;  alias, 1 drivers
v0x5e1bf929ed40_0 .net/s "in2_signed", 31 0, L_0x5e1bf92c8740;  1 drivers
v0x5e1bf929ee20_0 .net "less_than", 0 0, L_0x5e1bf92c8fe0;  alias, 1 drivers
v0x5e1bf929eee0_0 .net "less_than_u", 0 0, L_0x5e1bf92c90d0;  alias, 1 drivers
v0x5e1bf929efa0_0 .net/s "mul_result_signed", 63 0, L_0x5e1bf92c8990;  1 drivers
v0x5e1bf929f080_0 .net "mul_result_unsigned", 63 0, L_0x5e1bf92c8d20;  1 drivers
v0x5e1bf929f160_0 .net "zero_flag", 0 0, L_0x5e1bf92c8ea0;  alias, 1 drivers
E_0x5e1bf929e240/0 .event anyedge, v0x5e1bf929e8e0_0, v0x5e1bf929eaa0_0, v0x5e1bf929ec60_0, v0x5e1bf929eb80_0;
E_0x5e1bf929e240/1 .event anyedge, v0x5e1bf929ed40_0, v0x5e1bf929efa0_0;
E_0x5e1bf929e240 .event/or E_0x5e1bf929e240/0, E_0x5e1bf929e240/1;
L_0x5e1bf92c87b0 .extend/s 64, L_0x5e1bf92c86d0;
L_0x5e1bf92c88a0 .extend/s 64, L_0x5e1bf92c8740;
L_0x5e1bf92c8990 .arith/mult 64, L_0x5e1bf92c87b0, L_0x5e1bf92c88a0;
L_0x5e1bf92c8ad0 .concat [ 32 32 0 0], L_0x5e1bf92c7c80, L_0x7386d1a9d498;
L_0x5e1bf92c8c80 .concat [ 32 32 0 0], L_0x5e1bf92c7190, L_0x7386d1a9d4e0;
L_0x5e1bf92c8d20 .arith/mult 64, L_0x5e1bf92c8ad0, L_0x5e1bf92c8c80;
L_0x5e1bf92c8ea0 .cmp/eq 32, v0x5e1bf929e9c0_0, L_0x7386d1a9d528;
L_0x5e1bf92c8fe0 .cmp/gt.s 32, L_0x5e1bf92c8740, L_0x5e1bf92c86d0;
L_0x5e1bf92c90d0 .cmp/gt 32, L_0x5e1bf92c7190, L_0x5e1bf92c7c80;
S_0x5e1bf924da20 .scope module, "branch_unit" "branch_logic" 5 385, 7 1 0, S_0x5e1bf924ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "zero_flag";
    .port_info 3 /INPUT 1 "less_than";
    .port_info 4 /INPUT 1 "less_than_u";
    .port_info 5 /OUTPUT 1 "taken";
P_0x5e1bf924de00 .param/l "BEQ" 1 7 18, C4<000>;
P_0x5e1bf924de40 .param/l "BGE" 1 7 21, C4<101>;
P_0x5e1bf924de80 .param/l "BGEU" 1 7 23, C4<111>;
P_0x5e1bf924dec0 .param/l "BLT" 1 7 20, C4<100>;
P_0x5e1bf924df00 .param/l "BLTU" 1 7 22, C4<110>;
P_0x5e1bf924df40 .param/l "BNE" 1 7 19, C4<001>;
v0x5e1bf929f710_0 .net "branch", 0 0, v0x5e1bf92ac690_0;  alias, 1 drivers
v0x5e1bf929f7f0_0 .net "funct3", 2 0, L_0x5e1bf92c6be0;  alias, 1 drivers
v0x5e1bf929f8d0_0 .net "less_than", 0 0, L_0x5e1bf92c8fe0;  alias, 1 drivers
v0x5e1bf929f970_0 .net "less_than_u", 0 0, L_0x5e1bf92c90d0;  alias, 1 drivers
v0x5e1bf929fa10_0 .var "taken", 0 0;
v0x5e1bf929fb00_0 .net "zero_flag", 0 0, L_0x5e1bf92c8ea0;  alias, 1 drivers
E_0x5e1bf929f6a0/0 .event anyedge, v0x5e1bf929f710_0, v0x5e1bf929f7f0_0, v0x5e1bf929f160_0, v0x5e1bf929ee20_0;
E_0x5e1bf929f6a0/1 .event anyedge, v0x5e1bf929eee0_0;
E_0x5e1bf929f6a0 .event/or E_0x5e1bf929f6a0/0, E_0x5e1bf929f6a0/1;
S_0x5e1bf924e1e0 .scope module, "control_unit" "control" 5 214, 8 8 0, S_0x5e1bf924ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
    .port_info 4 /OUTPUT 1 "regwrite";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "memread";
    .port_info 7 /OUTPUT 1 "memwrite";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 2 "aluop";
    .port_info 12 /OUTPUT 2 "byte_size";
P_0x5e1bf929fc90 .param/l "ALU_ADD" 1 8 45, C4<0000>;
P_0x5e1bf929fcd0 .param/l "ALU_AND" 1 8 47, C4<0010>;
P_0x5e1bf929fd10 .param/l "ALU_DIV" 1 8 57, C4<1100>;
P_0x5e1bf929fd50 .param/l "ALU_DIVU" 1 8 58, C4<1101>;
P_0x5e1bf929fd90 .param/l "ALU_MUL" 1 8 55, C4<1010>;
P_0x5e1bf929fdd0 .param/l "ALU_MULH" 1 8 56, C4<1011>;
P_0x5e1bf929fe10 .param/l "ALU_OR" 1 8 48, C4<0011>;
P_0x5e1bf929fe50 .param/l "ALU_REM" 1 8 59, C4<1110>;
P_0x5e1bf929fe90 .param/l "ALU_REMU" 1 8 60, C4<1111>;
P_0x5e1bf929fed0 .param/l "ALU_SLL" 1 8 50, C4<0101>;
P_0x5e1bf929ff10 .param/l "ALU_SLT" 1 8 53, C4<1000>;
P_0x5e1bf929ff50 .param/l "ALU_SLTU" 1 8 54, C4<1001>;
P_0x5e1bf929ff90 .param/l "ALU_SRA" 1 8 52, C4<0111>;
P_0x5e1bf929ffd0 .param/l "ALU_SRL" 1 8 51, C4<0110>;
P_0x5e1bf92a0010 .param/l "ALU_SUB" 1 8 46, C4<0001>;
P_0x5e1bf92a0050 .param/l "ALU_XOR" 1 8 49, C4<0100>;
P_0x5e1bf92a0090 .param/l "F3_ADD_SUB" 1 8 66, C4<000>;
P_0x5e1bf92a00d0 .param/l "F3_AND" 1 8 73, C4<111>;
P_0x5e1bf92a0110 .param/l "F3_BEQ" 1 8 83, C4<000>;
P_0x5e1bf92a0150 .param/l "F3_BGE" 1 8 86, C4<101>;
P_0x5e1bf92a0190 .param/l "F3_BGEU" 1 8 88, C4<111>;
P_0x5e1bf92a01d0 .param/l "F3_BLT" 1 8 85, C4<100>;
P_0x5e1bf92a0210 .param/l "F3_BLTU" 1 8 87, C4<110>;
P_0x5e1bf92a0250 .param/l "F3_BNE" 1 8 84, C4<001>;
P_0x5e1bf92a0290 .param/l "F3_BYTE" 1 8 76, C4<000>;
P_0x5e1bf92a02d0 .param/l "F3_BYTE_U" 1 8 79, C4<100>;
P_0x5e1bf92a0310 .param/l "F3_DIV" 1 8 93, C4<100>;
P_0x5e1bf92a0350 .param/l "F3_DIVU" 1 8 94, C4<101>;
P_0x5e1bf92a0390 .param/l "F3_HALF" 1 8 77, C4<001>;
P_0x5e1bf92a03d0 .param/l "F3_HALF_U" 1 8 80, C4<101>;
P_0x5e1bf92a0410 .param/l "F3_MUL" 1 8 91, C4<000>;
P_0x5e1bf92a0450 .param/l "F3_MULH" 1 8 92, C4<001>;
P_0x5e1bf92a0490 .param/l "F3_OR" 1 8 72, C4<110>;
P_0x5e1bf92a04d0 .param/l "F3_REM" 1 8 95, C4<110>;
P_0x5e1bf92a0510 .param/l "F3_REMU" 1 8 96, C4<111>;
P_0x5e1bf92a0550 .param/l "F3_SLL" 1 8 67, C4<001>;
P_0x5e1bf92a0590 .param/l "F3_SLT" 1 8 68, C4<010>;
P_0x5e1bf92a05d0 .param/l "F3_SLTU" 1 8 69, C4<011>;
P_0x5e1bf92a0610 .param/l "F3_SRL_SRA" 1 8 71, C4<101>;
P_0x5e1bf92a0650 .param/l "F3_WORD" 1 8 78, C4<010>;
P_0x5e1bf92a0690 .param/l "F3_XOR" 1 8 70, C4<100>;
P_0x5e1bf92a06d0 .param/l "F7_DEFAULT" 1 8 102, C4<0000000>;
P_0x5e1bf92a0710 .param/l "F7_MULDIV" 1 8 104, C4<0000001>;
P_0x5e1bf92a0750 .param/l "F7_SUB_SRA" 1 8 103, C4<0100000>;
P_0x5e1bf92a0790 .param/l "OP_AUIPC" 1 8 39, C4<0010111>;
P_0x5e1bf92a07d0 .param/l "OP_BRANCH" 1 8 35, C4<1100011>;
P_0x5e1bf92a0810 .param/l "OP_I_TYPE" 1 8 32, C4<0010011>;
P_0x5e1bf92a0850 .param/l "OP_JAL" 1 8 36, C4<1101111>;
P_0x5e1bf92a0890 .param/l "OP_JALR" 1 8 37, C4<1100111>;
P_0x5e1bf92a08d0 .param/l "OP_LOAD" 1 8 33, C4<0000011>;
P_0x5e1bf92a0910 .param/l "OP_LUI" 1 8 38, C4<0110111>;
P_0x5e1bf92a0950 .param/l "OP_R_TYPE" 1 8 31, C4<0110011>;
P_0x5e1bf92a0990 .param/l "OP_STORE" 1 8 34, C4<0100011>;
v0x5e1bf92a22a0_0 .var "alu_control", 3 0;
v0x5e1bf92a23a0_0 .var "aluop", 1 0;
v0x5e1bf92a2480_0 .var "alusrc", 0 0;
v0x5e1bf92a2520_0 .var "branch", 0 0;
v0x5e1bf92a25e0_0 .var "byte_size", 1 0;
v0x5e1bf92a2710_0 .net "funct3", 2 0, L_0x5e1bf92b4820;  alias, 1 drivers
v0x5e1bf92a27f0_0 .net "funct7", 6 0, L_0x5e1bf92b4a30;  alias, 1 drivers
v0x5e1bf92a28d0_0 .var "jump", 0 0;
v0x5e1bf92a2990_0 .var "memread", 0 0;
v0x5e1bf92a2a50_0 .var "memtoreg", 0 0;
v0x5e1bf92a2b10_0 .var "memwrite", 0 0;
v0x5e1bf92a2bd0_0 .net "opcode", 6 0, L_0x5e1bf92b4630;  alias, 1 drivers
v0x5e1bf92a2cb0_0 .var "regwrite", 0 0;
E_0x5e1bf9149b30 .event anyedge, v0x5e1bf92a2bd0_0, v0x5e1bf92a27f0_0, v0x5e1bf92a2710_0;
S_0x5e1bf92a2f10 .scope module, "fwd_unit" "forwarding_unit" 5 341, 9 1 0, S_0x5e1bf924ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs1_ex";
    .port_info 1 /INPUT 5 "rs2_ex";
    .port_info 2 /INPUT 5 "rd_mem";
    .port_info 3 /INPUT 5 "rd_wb";
    .port_info 4 /INPUT 1 "regwrite_mem";
    .port_info 5 /INPUT 1 "regwrite_wb";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v0x5e1bf92a3260_0 .var "forward_a", 1 0;
v0x5e1bf92a3360_0 .var "forward_b", 1 0;
v0x5e1bf92a3440_0 .net "rd_mem", 4 0, L_0x5e1bf92ca690;  alias, 1 drivers
v0x5e1bf92a3500_0 .net "rd_wb", 4 0, v0x5e1bf92b1c10_0;  alias, 1 drivers
v0x5e1bf92a35e0_0 .net "regwrite_mem", 0 0, L_0x5e1bf92c9f20;  alias, 1 drivers
v0x5e1bf92a36f0_0 .net "regwrite_wb", 0 0, v0x5e1bf92b2750_0;  alias, 1 drivers
v0x5e1bf92a37b0_0 .net "rs1_ex", 4 0, L_0x5e1bf92c6b70;  alias, 1 drivers
v0x5e1bf92a3890_0 .net "rs2_ex", 4 0, L_0x5e1bf92c6c50;  alias, 1 drivers
E_0x5e1bf92a31c0/0 .event anyedge, v0x5e1bf92a35e0_0, v0x5e1bf92a3440_0, v0x5e1bf92a37b0_0, v0x5e1bf92a36f0_0;
E_0x5e1bf92a31c0/1 .event anyedge, v0x5e1bf92a3500_0, v0x5e1bf92a3890_0;
E_0x5e1bf92a31c0 .event/or E_0x5e1bf92a31c0/0, E_0x5e1bf92a31c0/1;
S_0x5e1bf92a3ac0 .scope module, "hazard_unit" "hazard_detection" 5 601, 10 16 0, S_0x5e1bf924ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "memread_id_ex";
    .port_info 1 /INPUT 5 "rd_id_ex";
    .port_info 2 /INPUT 5 "rs1_id";
    .port_info 3 /INPUT 5 "rs2_id";
    .port_info 4 /INPUT 1 "branch_taken";
    .port_info 5 /INPUT 1 "imem_ready";
    .port_info 6 /INPUT 1 "dmem_ready";
    .port_info 7 /INPUT 1 "dmem_valid";
    .port_info 8 /OUTPUT 1 "stall";
    .port_info 9 /OUTPUT 1 "flush_if_id";
    .port_info 10 /OUTPUT 1 "flush_id_ex";
L_0x5e1bf92cc460 .functor AND 1, v0x5e1bf92af8f0_0, L_0x5e1bf92cc370, C4<1>, C4<1>;
L_0x5e1bf92cc6f0 .functor OR 1, L_0x5e1bf92cc520, L_0x5e1bf92cc650, C4<0>, C4<0>;
L_0x5e1bf92cc7b0 .functor AND 1, L_0x5e1bf92cc460, L_0x5e1bf92cc6f0, C4<1>, C4<1>;
L_0x5e1bf92cc990 .functor AND 1, L_0x5e1bf92caf00, L_0x5e1bf92cc8c0, C4<1>, C4<1>;
L_0x5e1bf92cccd0 .functor OR 1, L_0x5e1bf92cc7b0, L_0x5e1bf92ccbf0, C4<0>, C4<0>;
L_0x5e1bf92ccec0 .functor AND 1, L_0x5e1bf92caf00, L_0x5e1bf92ccd90, C4<1>, C4<1>;
L_0x5e1bf92ccf70 .functor OR 1, L_0x5e1bf92cccd0, L_0x5e1bf92ccec0, C4<0>, C4<0>;
L_0x5e1bf92cd0c0 .functor BUFZ 1, L_0x5e1bf92c9e20, C4<0>, C4<0>, C4<0>;
L_0x5e1bf92cd180 .functor OR 1, L_0x5e1bf92cc7b0, L_0x5e1bf92c9e20, C4<0>, C4<0>;
L_0x7386d1a9d648 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a3ca0_0 .net/2u *"_ivl_0", 4 0, L_0x7386d1a9d648;  1 drivers
v0x5e1bf92a3da0_0 .net *"_ivl_11", 0 0, L_0x5e1bf92cc6f0;  1 drivers
v0x5e1bf92a3e60_0 .net *"_ivl_15", 0 0, L_0x5e1bf92cc8c0;  1 drivers
v0x5e1bf92a3f00_0 .net *"_ivl_2", 0 0, L_0x5e1bf92cc370;  1 drivers
v0x5e1bf92a3fc0_0 .net *"_ivl_21", 0 0, L_0x5e1bf92ccbf0;  1 drivers
v0x5e1bf92a40d0_0 .net *"_ivl_23", 0 0, L_0x5e1bf92cccd0;  1 drivers
v0x5e1bf92a4190_0 .net *"_ivl_25", 0 0, L_0x5e1bf92ccd90;  1 drivers
v0x5e1bf92a4250_0 .net *"_ivl_27", 0 0, L_0x5e1bf92ccec0;  1 drivers
v0x5e1bf92a4310_0 .net *"_ivl_5", 0 0, L_0x5e1bf92cc460;  1 drivers
v0x5e1bf92a4460_0 .net *"_ivl_6", 0 0, L_0x5e1bf92cc520;  1 drivers
v0x5e1bf92a4520_0 .net *"_ivl_8", 0 0, L_0x5e1bf92cc650;  1 drivers
v0x5e1bf92a45e0_0 .net "branch_taken", 0 0, L_0x5e1bf92c9e20;  alias, 1 drivers
v0x5e1bf92a46a0_0 .net "dmem_ready", 0 0, v0x5e1bf92b3b50_0;  alias, 1 drivers
v0x5e1bf92a4760_0 .net "dmem_stall", 0 0, L_0x5e1bf92cc990;  1 drivers
v0x5e1bf92a4820_0 .net "dmem_valid", 0 0, L_0x5e1bf92caf00;  alias, 1 drivers
v0x5e1bf92a48e0_0 .net "flush_id_ex", 0 0, L_0x5e1bf92cd180;  alias, 1 drivers
v0x5e1bf92a49a0_0 .net "flush_if_id", 0 0, L_0x5e1bf92cd0c0;  alias, 1 drivers
v0x5e1bf92a4b70_0 .net "imem_ready", 0 0, v0x5e1bf92b4340_0;  alias, 1 drivers
v0x5e1bf92a4c30_0 .net "imem_stall", 0 0, L_0x5e1bf92ccac0;  1 drivers
v0x5e1bf92a4cf0_0 .net "load_use_hazard", 0 0, L_0x5e1bf92cc7b0;  1 drivers
v0x5e1bf92a4db0_0 .net "memread_id_ex", 0 0, v0x5e1bf92af8f0_0;  alias, 1 drivers
v0x5e1bf92a4e70_0 .net "rd_id_ex", 4 0, v0x5e1bf92b19b0_0;  alias, 1 drivers
v0x5e1bf92a4f50_0 .net "rs1_id", 4 0, L_0x5e1bf92b48c0;  alias, 1 drivers
v0x5e1bf92a5030_0 .net "rs2_id", 4 0, L_0x5e1bf92b4990;  alias, 1 drivers
v0x5e1bf92a5110_0 .net "stall", 0 0, L_0x5e1bf92ccf70;  alias, 1 drivers
L_0x5e1bf92cc370 .cmp/ne 5, v0x5e1bf92b19b0_0, L_0x7386d1a9d648;
L_0x5e1bf92cc520 .cmp/eq 5, v0x5e1bf92b19b0_0, L_0x5e1bf92b48c0;
L_0x5e1bf92cc650 .cmp/eq 5, v0x5e1bf92b19b0_0, L_0x5e1bf92b4990;
L_0x5e1bf92cc8c0 .reduce/nor v0x5e1bf92b3b50_0;
L_0x5e1bf92ccac0 .reduce/nor v0x5e1bf92b4340_0;
L_0x5e1bf92ccbf0 .reduce/nor v0x5e1bf92b4340_0;
L_0x5e1bf92ccd90 .reduce/nor v0x5e1bf92b3b50_0;
S_0x5e1bf92a5330 .scope module, "if_id_reg" "PIPELINE_REG_IF_ID" 5 198, 11 1 0, S_0x5e1bf924ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "pc_out";
P_0x5e1bf92a54c0 .param/l "NOP" 1 11 13, C4<00000000000000000000000000010011>;
v0x5e1bf92a5700_0 .net "clock", 0 0, v0x5e1bf92b36c0_0;  alias, 1 drivers
v0x5e1bf92a57e0_0 .net "flush", 0 0, L_0x5e1bf92cd0c0;  alias, 1 drivers
v0x5e1bf92a58a0_0 .net "instr_in", 31 0, v0x5e1bf92a6df0_0;  alias, 1 drivers
v0x5e1bf92a5970_0 .var "instr_out", 31 0;
v0x5e1bf92a5a30_0 .net "pc_in", 31 0, v0x5e1bf92a6fc0_0;  alias, 1 drivers
v0x5e1bf92a5b60_0 .var "pc_out", 31 0;
v0x5e1bf92a5c40_0 .net "reset", 0 0, v0x5e1bf92b4590_0;  alias, 1 drivers
v0x5e1bf92a5d00_0 .net "stall", 0 0, L_0x5e1bf92ccf70;  alias, 1 drivers
E_0x5e1bf92a5680 .event posedge, v0x5e1bf92a5c40_0, v0x5e1bf92a5700_0;
S_0x5e1bf92a5ed0 .scope module, "immediate_generator" "imm_gen" 5 244, 12 1 0, S_0x5e1bf924ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
P_0x5e1bf92a6060 .param/l "OP_AUIPC" 1 12 17, C4<0010111>;
P_0x5e1bf92a60a0 .param/l "OP_BRANCH" 1 12 15, C4<1100011>;
P_0x5e1bf92a60e0 .param/l "OP_I_TYPE" 1 12 11, C4<0010011>;
P_0x5e1bf92a6120 .param/l "OP_JAL" 1 12 18, C4<1101111>;
P_0x5e1bf92a6160 .param/l "OP_JALR" 1 12 13, C4<1100111>;
P_0x5e1bf92a61a0 .param/l "OP_LOAD" 1 12 12, C4<0000011>;
P_0x5e1bf92a61e0 .param/l "OP_LUI" 1 12 16, C4<0110111>;
P_0x5e1bf92a6220 .param/l "OP_R_TYPE" 1 12 10, C4<0110011>;
P_0x5e1bf92a6260 .param/l "OP_STORE" 1 12 14, C4<0100011>;
v0x5e1bf92a67b0_0 .var "imm", 31 0;
v0x5e1bf92a68b0_0 .net "instr", 31 0, v0x5e1bf92a5970_0;  alias, 1 drivers
v0x5e1bf92a6970_0 .net "opcode", 6 0, L_0x5e1bf92c6300;  1 drivers
E_0x5e1bf92a6730 .event anyedge, v0x5e1bf92a6970_0, v0x5e1bf92a5970_0;
L_0x5e1bf92c6300 .part v0x5e1bf92a5970_0, 0, 7;
S_0x5e1bf92a6aa0 .scope module, "instruction_fetch" "IFU" 5 181, 13 1 0, S_0x5e1bf924ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "target_pc";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /OUTPUT 1 "imem_valid";
    .port_info 7 /INPUT 32 "imem_rdata";
    .port_info 8 /INPUT 1 "imem_ready";
    .port_info 9 /OUTPUT 32 "PC_out";
    .port_info 10 /OUTPUT 32 "Instruction_Code";
v0x5e1bf92a6df0_0 .var "Instruction_Code", 31 0;
v0x5e1bf92a6f00_0 .var "PC", 31 0;
v0x5e1bf92a6fc0_0 .var "PC_out", 31 0;
L_0x7386d1a9d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a70c0_0 .net/2u *"_ivl_0", 31 0, L_0x7386d1a9d018;  1 drivers
v0x5e1bf92a7180_0 .net *"_ivl_2", 31 0, L_0x5e1bf92c4c80;  1 drivers
v0x5e1bf92a72b0_0 .net "clock", 0 0, v0x5e1bf92b36c0_0;  alias, 1 drivers
v0x5e1bf92a7350_0 .var "imem_addr", 31 0;
v0x5e1bf92a7410_0 .net "imem_rdata", 31 0, v0x5e1bf92b4230_0;  alias, 1 drivers
v0x5e1bf92a74f0_0 .net "imem_ready", 0 0, v0x5e1bf92b4340_0;  alias, 1 drivers
v0x5e1bf92a75c0_0 .var "imem_valid", 0 0;
v0x5e1bf92a7660_0 .net "next_pc", 31 0, L_0x5e1bf92c4d70;  1 drivers
v0x5e1bf92a7740_0 .net "pc_src", 0 0, L_0x5e1bf92c9e20;  alias, 1 drivers
v0x5e1bf92a7810_0 .net "reset", 0 0, v0x5e1bf92b4590_0;  alias, 1 drivers
v0x5e1bf92a78e0_0 .net "stall", 0 0, L_0x5e1bf92ccf70;  alias, 1 drivers
v0x5e1bf92a7980_0 .net "target_pc", 31 0, L_0x5e1bf92c9a30;  alias, 1 drivers
E_0x5e1bf92a6d90 .event anyedge, v0x5e1bf92a6f00_0;
L_0x5e1bf92c4c80 .arith/sum 32, v0x5e1bf92a6f00_0, L_0x7386d1a9d018;
L_0x5e1bf92c4d70 .functor MUXZ 32, L_0x5e1bf92c4c80, L_0x5e1bf92c9a30, L_0x5e1bf92c9e20, C4<>;
S_0x5e1bf92a7be0 .scope module, "register_file" "reg_file" 5 231, 14 1 0, S_0x5e1bf924ce80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_reg_num1";
    .port_info 3 /INPUT 5 "read_reg_num2";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 5 "write_reg";
    .port_info 8 /INPUT 32 "write_data";
L_0x5e1bf9245ca0 .functor AND 1, v0x5e1bf92b2750_0, L_0x5e1bf92c4f50, C4<1>, C4<1>;
L_0x5e1bf91bc040 .functor AND 1, L_0x5e1bf9245ca0, L_0x5e1bf92c5070, C4<1>, C4<1>;
L_0x5e1bf9174b60 .functor AND 1, v0x5e1bf92b2750_0, L_0x5e1bf92c5a00, C4<1>, C4<1>;
L_0x5e1bf91b70c0 .functor AND 1, L_0x5e1bf9174b60, L_0x5e1bf92c5b30, C4<1>, C4<1>;
L_0x7386d1a9d060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a7f30_0 .net/2u *"_ivl_0", 4 0, L_0x7386d1a9d060;  1 drivers
L_0x7386d1a9d0f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a8030_0 .net/2u *"_ivl_10", 4 0, L_0x7386d1a9d0f0;  1 drivers
v0x5e1bf92a8110_0 .net *"_ivl_12", 0 0, L_0x5e1bf92c5070;  1 drivers
v0x5e1bf92a81b0_0 .net *"_ivl_15", 0 0, L_0x5e1bf91bc040;  1 drivers
v0x5e1bf92a8270_0 .net *"_ivl_16", 31 0, L_0x5e1bf92c5270;  1 drivers
v0x5e1bf92a83a0_0 .net *"_ivl_18", 6 0, L_0x5e1bf92c5340;  1 drivers
v0x5e1bf92a8480_0 .net *"_ivl_2", 0 0, L_0x5e1bf92c4eb0;  1 drivers
L_0x7386d1a9d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a8540_0 .net *"_ivl_21", 1 0, L_0x7386d1a9d138;  1 drivers
v0x5e1bf92a8620_0 .net *"_ivl_22", 31 0, L_0x5e1bf92c54d0;  1 drivers
L_0x7386d1a9d180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a8790_0 .net/2u *"_ivl_26", 4 0, L_0x7386d1a9d180;  1 drivers
v0x5e1bf92a8870_0 .net *"_ivl_28", 0 0, L_0x5e1bf92c5880;  1 drivers
L_0x7386d1a9d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a8930_0 .net/2u *"_ivl_30", 31 0, L_0x7386d1a9d1c8;  1 drivers
v0x5e1bf92a8a10_0 .net *"_ivl_32", 0 0, L_0x5e1bf92c5a00;  1 drivers
v0x5e1bf92a8ad0_0 .net *"_ivl_35", 0 0, L_0x5e1bf9174b60;  1 drivers
L_0x7386d1a9d210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a8b90_0 .net/2u *"_ivl_36", 4 0, L_0x7386d1a9d210;  1 drivers
v0x5e1bf92a8c70_0 .net *"_ivl_38", 0 0, L_0x5e1bf92c5b30;  1 drivers
L_0x7386d1a9d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a8d30_0 .net/2u *"_ivl_4", 31 0, L_0x7386d1a9d0a8;  1 drivers
v0x5e1bf92a8f20_0 .net *"_ivl_41", 0 0, L_0x5e1bf91b70c0;  1 drivers
v0x5e1bf92a8fe0_0 .net *"_ivl_42", 31 0, L_0x5e1bf92c5cd0;  1 drivers
v0x5e1bf92a90c0_0 .net *"_ivl_44", 6 0, L_0x5e1bf92c5d70;  1 drivers
L_0x7386d1a9d258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e1bf92a91a0_0 .net *"_ivl_47", 1 0, L_0x7386d1a9d258;  1 drivers
v0x5e1bf92a9280_0 .net *"_ivl_48", 31 0, L_0x5e1bf92c5fb0;  1 drivers
v0x5e1bf92a9360_0 .net *"_ivl_6", 0 0, L_0x5e1bf92c4f50;  1 drivers
v0x5e1bf92a9420_0 .net *"_ivl_9", 0 0, L_0x5e1bf9245ca0;  1 drivers
v0x5e1bf92a94e0_0 .net "clock", 0 0, v0x5e1bf92b36c0_0;  alias, 1 drivers
v0x5e1bf92a9580_0 .var/i "i", 31 0;
v0x5e1bf92a9660_0 .net "read_data1", 31 0, L_0x5e1bf92c56a0;  alias, 1 drivers
v0x5e1bf92a9740_0 .net "read_data2", 31 0, L_0x5e1bf92c60a0;  alias, 1 drivers
v0x5e1bf92a9820_0 .net "read_reg_num1", 4 0, L_0x5e1bf92b48c0;  alias, 1 drivers
v0x5e1bf92a98e0_0 .net "read_reg_num2", 4 0, L_0x5e1bf92b4990;  alias, 1 drivers
v0x5e1bf92a9980 .array "registers", 0 31, 31 0;
v0x5e1bf92a9a20_0 .net "regwrite", 0 0, v0x5e1bf92b2750_0;  alias, 1 drivers
v0x5e1bf92a9af0_0 .net "reset", 0 0, v0x5e1bf92b4590_0;  alias, 1 drivers
v0x5e1bf92a9df0_0 .net "write_data", 31 0, L_0x5e1bf92cc1e0;  alias, 1 drivers
v0x5e1bf92a9eb0_0 .net "write_reg", 4 0, v0x5e1bf92b1c10_0;  alias, 1 drivers
L_0x5e1bf92c4eb0 .cmp/eq 5, L_0x5e1bf92b48c0, L_0x7386d1a9d060;
L_0x5e1bf92c4f50 .cmp/eq 5, v0x5e1bf92b1c10_0, L_0x5e1bf92b48c0;
L_0x5e1bf92c5070 .cmp/ne 5, v0x5e1bf92b1c10_0, L_0x7386d1a9d0f0;
L_0x5e1bf92c5270 .array/port v0x5e1bf92a9980, L_0x5e1bf92c5340;
L_0x5e1bf92c5340 .concat [ 5 2 0 0], L_0x5e1bf92b48c0, L_0x7386d1a9d138;
L_0x5e1bf92c54d0 .functor MUXZ 32, L_0x5e1bf92c5270, L_0x5e1bf92cc1e0, L_0x5e1bf91bc040, C4<>;
L_0x5e1bf92c56a0 .functor MUXZ 32, L_0x5e1bf92c54d0, L_0x7386d1a9d0a8, L_0x5e1bf92c4eb0, C4<>;
L_0x5e1bf92c5880 .cmp/eq 5, L_0x5e1bf92b4990, L_0x7386d1a9d180;
L_0x5e1bf92c5a00 .cmp/eq 5, v0x5e1bf92b1c10_0, L_0x5e1bf92b4990;
L_0x5e1bf92c5b30 .cmp/ne 5, v0x5e1bf92b1c10_0, L_0x7386d1a9d210;
L_0x5e1bf92c5cd0 .array/port v0x5e1bf92a9980, L_0x5e1bf92c5d70;
L_0x5e1bf92c5d70 .concat [ 5 2 0 0], L_0x5e1bf92b4990, L_0x7386d1a9d258;
L_0x5e1bf92c5fb0 .functor MUXZ 32, L_0x5e1bf92c5cd0, L_0x5e1bf92cc1e0, L_0x5e1bf91b70c0, C4<>;
L_0x5e1bf92c60a0 .functor MUXZ 32, L_0x5e1bf92c5fb0, L_0x7386d1a9d1c8, L_0x5e1bf92c5880, C4<>;
    .scope S_0x5e1bf924e5c0;
T_0 ;
    %wait E_0x5e1bf9125e30;
    %load/vec4 v0x5e1bf929b010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92349e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf9245ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf9234040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf929adb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5e1bf929ae90_0;
    %assign/vec4 v0x5e1bf929af50_0, 0;
    %load/vec4 v0x5e1bf9234910_0;
    %assign/vec4 v0x5e1bf92349e0_0, 0;
    %load/vec4 v0x5e1bf9245e40_0;
    %assign/vec4 v0x5e1bf9245ee0_0, 0;
    %load/vec4 v0x5e1bf9233f40_0;
    %assign/vec4 v0x5e1bf9234040_0, 0;
    %load/vec4 v0x5e1bf929acd0_0;
    %assign/vec4 v0x5e1bf929adb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e1bf924c6c0;
T_1 ;
    %wait E_0x5e1bf9125be0;
    %load/vec4 v0x5e1bf929cad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929b370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929c010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929b4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929bd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf929c6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf929c870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf929bb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf929c330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf929cc70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf929ce30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf929c4f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e1bf929b7f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5e1bf929b9b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5e1bf929b650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929b370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929c010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929b4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf929bd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf929c6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf929c870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf929bb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf929c330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf929cc70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf929ce30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf929c4f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e1bf929b7f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5e1bf929b9b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5e1bf929cf10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5e1bf929c950_0;
    %assign/vec4 v0x5e1bf929ca10_0, 0;
    %load/vec4 v0x5e1bf929b290_0;
    %assign/vec4 v0x5e1bf929b370_0, 0;
    %load/vec4 v0x5e1bf929bdd0_0;
    %assign/vec4 v0x5e1bf929be90_0, 0;
    %load/vec4 v0x5e1bf929c0d0_0;
    %assign/vec4 v0x5e1bf929c190_0, 0;
    %load/vec4 v0x5e1bf929bf50_0;
    %assign/vec4 v0x5e1bf929c010_0, 0;
    %load/vec4 v0x5e1bf929b430_0;
    %assign/vec4 v0x5e1bf929b4d0_0, 0;
    %load/vec4 v0x5e1bf929bc50_0;
    %assign/vec4 v0x5e1bf929bd10_0, 0;
    %load/vec4 v0x5e1bf929c5d0_0;
    %assign/vec4 v0x5e1bf929c6b0_0, 0;
    %load/vec4 v0x5e1bf929c790_0;
    %assign/vec4 v0x5e1bf929c870_0, 0;
    %load/vec4 v0x5e1bf929ba90_0;
    %assign/vec4 v0x5e1bf929bb70_0, 0;
    %load/vec4 v0x5e1bf929c250_0;
    %assign/vec4 v0x5e1bf929c330_0, 0;
    %load/vec4 v0x5e1bf929cb90_0;
    %assign/vec4 v0x5e1bf929cc70_0, 0;
    %load/vec4 v0x5e1bf929cd50_0;
    %assign/vec4 v0x5e1bf929ce30_0, 0;
    %load/vec4 v0x5e1bf929c410_0;
    %assign/vec4 v0x5e1bf929c4f0_0, 0;
    %load/vec4 v0x5e1bf929b710_0;
    %assign/vec4 v0x5e1bf929b7f0_0, 0;
    %load/vec4 v0x5e1bf929b8d0_0;
    %assign/vec4 v0x5e1bf929b9b0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5e1bf92a6aa0;
T_2 ;
    %wait E_0x5e1bf92a6d90;
    %load/vec4 v0x5e1bf92a6f00_0;
    %store/vec4 v0x5e1bf92a7350_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a75c0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5e1bf92a6aa0;
T_3 ;
    %wait E_0x5e1bf92a5680;
    %load/vec4 v0x5e1bf92a7810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92a6f00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e1bf92a78e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x5e1bf92a74f0_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5e1bf92a7660_0;
    %assign/vec4 v0x5e1bf92a6f00_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e1bf92a6aa0;
T_4 ;
    %wait E_0x5e1bf92a5680;
    %load/vec4 v0x5e1bf92a7810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5e1bf92a6df0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5e1bf92a78e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5e1bf92a6df0_0;
    %assign/vec4 v0x5e1bf92a6df0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5e1bf92a74f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5e1bf92a7410_0;
    %assign/vec4 v0x5e1bf92a6df0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e1bf92a6aa0;
T_5 ;
    %wait E_0x5e1bf92a6d90;
    %load/vec4 v0x5e1bf92a6f00_0;
    %store/vec4 v0x5e1bf92a6fc0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5e1bf92a5330;
T_6 ;
    %wait E_0x5e1bf92a5680;
    %load/vec4 v0x5e1bf92a5c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5e1bf92a5970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92a5b60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5e1bf92a57e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5e1bf92a5970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92a5b60_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5e1bf92a5d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5e1bf92a58a0_0;
    %assign/vec4 v0x5e1bf92a5970_0, 0;
    %load/vec4 v0x5e1bf92a5a30_0;
    %assign/vec4 v0x5e1bf92a5b60_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e1bf924e1e0;
T_7 ;
    %wait E_0x5e1bf9149b30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a28d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e1bf92a23a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %load/vec4 v0x5e1bf92a2bd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a28d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.10;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e1bf92a23a0_0, 0, 2;
    %load/vec4 v0x5e1bf92a27f0_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x5e1bf92a2710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.20;
T_7.13 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.20;
T_7.14 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.20;
T_7.15 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.20;
T_7.16 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x5e1bf92a2710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.30;
T_7.21 ;
    %load/vec4 v0x5e1bf92a27f0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.31, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
T_7.32 ;
    %jmp T_7.30;
T_7.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.30;
T_7.23 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.30;
T_7.24 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.30;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.30;
T_7.26 ;
    %load/vec4 v0x5e1bf92a27f0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.33, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.34;
T_7.33 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
T_7.34 ;
    %jmp T_7.30;
T_7.27 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.30;
T_7.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.30;
T_7.30 ;
    %pop/vec4 1;
T_7.12 ;
    %jmp T_7.10;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e1bf92a23a0_0, 0, 2;
    %load/vec4 v0x5e1bf92a2710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.44;
T_7.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.44;
T_7.36 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.44;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.44;
T_7.38 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.44;
T_7.39 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.44;
T_7.40 ;
    %load/vec4 v0x5e1bf92a27f0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.45, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
T_7.46 ;
    %jmp T_7.44;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.44;
T_7.42 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.44;
T_7.44 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2a50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %load/vec4 v0x5e1bf92a2710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.53;
T_7.47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.53;
T_7.48 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2b10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %load/vec4 v0x5e1bf92a2710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.54, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.56, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.58;
T_7.54 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.58;
T_7.55 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.58;
T_7.56 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e1bf92a25e0_0, 0, 2;
    %jmp T_7.58;
T_7.58 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a28d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a28d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92a2480_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92a22a0_0, 0, 4;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5e1bf92a7be0;
T_8 ;
    %wait E_0x5e1bf92a5680;
    %load/vec4 v0x5e1bf92a9af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e1bf92a9580_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5e1bf92a9580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5e1bf92a9580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e1bf92a9980, 0, 4;
    %load/vec4 v0x5e1bf92a9580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e1bf92a9580_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5e1bf92a9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5e1bf92a9eb0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x5e1bf92a9df0_0;
    %load/vec4 v0x5e1bf92a9eb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e1bf92a9980, 0, 4;
T_8.6 ;
T_8.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e1bf92a9980, 0, 4;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e1bf92a5ed0;
T_9 ;
    %wait E_0x5e1bf92a6730;
    %load/vec4 v0x5e1bf92a6970_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e1bf92a67b0_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e1bf92a67b0_0, 0, 32;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e1bf92a67b0_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e1bf92a67b0_0, 0, 32;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e1bf92a67b0_0, 0, 32;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a67b0_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5e1bf92a67b0_0, 0, 32;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5e1bf92a67b0_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e1bf92a68b0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92a67b0_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5e1bf92a2f10;
T_10 ;
    %wait E_0x5e1bf92a31c0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e1bf92a3260_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e1bf92a3360_0, 0, 2;
    %load/vec4 v0x5e1bf92a35e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %load/vec4 v0x5e1bf92a3440_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x5e1bf92a3440_0;
    %load/vec4 v0x5e1bf92a37b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e1bf92a3260_0, 0, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5e1bf92a36f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.7, 10;
    %load/vec4 v0x5e1bf92a3500_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v0x5e1bf92a3500_0;
    %load/vec4 v0x5e1bf92a37b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e1bf92a3260_0, 0, 2;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e1bf92a3260_0, 0, 2;
T_10.5 ;
T_10.1 ;
    %load/vec4 v0x5e1bf92a35e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.11, 10;
    %load/vec4 v0x5e1bf92a3440_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.10, 9;
    %load/vec4 v0x5e1bf92a3440_0;
    %load/vec4 v0x5e1bf92a3890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5e1bf92a3360_0, 0, 2;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x5e1bf92a36f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.15, 10;
    %load/vec4 v0x5e1bf92a3500_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.14, 9;
    %load/vec4 v0x5e1bf92a3500_0;
    %load/vec4 v0x5e1bf92a3890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5e1bf92a3360_0, 0, 2;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5e1bf92a3360_0, 0, 2;
T_10.13 ;
T_10.9 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5e1bf924d640;
T_11 ;
    %wait E_0x5e1bf929e240;
    %load/vec4 v0x5e1bf929e8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.0 ;
    %load/vec4 v0x5e1bf929eaa0_0;
    %load/vec4 v0x5e1bf929ec60_0;
    %add;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.1 ;
    %load/vec4 v0x5e1bf929eaa0_0;
    %load/vec4 v0x5e1bf929ec60_0;
    %sub;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x5e1bf929eaa0_0;
    %load/vec4 v0x5e1bf929ec60_0;
    %and;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.3 ;
    %load/vec4 v0x5e1bf929eaa0_0;
    %load/vec4 v0x5e1bf929ec60_0;
    %or;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.4 ;
    %load/vec4 v0x5e1bf929eaa0_0;
    %load/vec4 v0x5e1bf929ec60_0;
    %xor;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.5 ;
    %load/vec4 v0x5e1bf929eaa0_0;
    %load/vec4 v0x5e1bf929ec60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.6 ;
    %load/vec4 v0x5e1bf929eaa0_0;
    %load/vec4 v0x5e1bf929ec60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.7 ;
    %load/vec4 v0x5e1bf929eaa0_0;
    %load/vec4 v0x5e1bf929ec60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x5e1bf929eb80_0;
    %load/vec4 v0x5e1bf929ed40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x5e1bf929eaa0_0;
    %load/vec4 v0x5e1bf929ec60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x5e1bf929efa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x5e1bf929efa0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5e1bf929e9c0_0, 0, 32;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5e1bf924da20;
T_12 ;
    %wait E_0x5e1bf929f6a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf929fa10_0, 0, 1;
    %load/vec4 v0x5e1bf929f710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5e1bf929f7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf929fa10_0, 0, 1;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x5e1bf929fb00_0;
    %store/vec4 v0x5e1bf929fa10_0, 0, 1;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x5e1bf929fb00_0;
    %inv;
    %store/vec4 v0x5e1bf929fa10_0, 0, 1;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x5e1bf929f8d0_0;
    %store/vec4 v0x5e1bf929fa10_0, 0, 1;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x5e1bf929f8d0_0;
    %inv;
    %store/vec4 v0x5e1bf929fa10_0, 0, 1;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x5e1bf929f970_0;
    %store/vec4 v0x5e1bf929fa10_0, 0, 1;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x5e1bf929f970_0;
    %inv;
    %store/vec4 v0x5e1bf929fa10_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5e1bf924ce80;
T_13 ;
    %wait E_0x5e1bf92a5680;
    %load/vec4 v0x5e1bf92b2e20_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0x5e1bf92ad410_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b2540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92ac450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92af8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b0260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92afc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92ac690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92aed50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92b1fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92b2230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92ae690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92b0820_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf92b2ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf92b2d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf92b19b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e1bf92add80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5e1bf92ae0f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5e1bf92ab760_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e1bf92acb50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5e1bf92b0590_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5e1bf92b2ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.3, 8;
    %load/vec4 v0x5e1bf92b2470_0;
    %assign/vec4 v0x5e1bf92b2540_0, 0;
    %load/vec4 v0x5e1bf92ac380_0;
    %assign/vec4 v0x5e1bf92ac450_0, 0;
    %load/vec4 v0x5e1bf92af850_0;
    %assign/vec4 v0x5e1bf92af8f0_0, 0;
    %load/vec4 v0x5e1bf92b0190_0;
    %assign/vec4 v0x5e1bf92b0260_0, 0;
    %load/vec4 v0x5e1bf92afbd0_0;
    %assign/vec4 v0x5e1bf92afc70_0, 0;
    %load/vec4 v0x5e1bf92ac5c0_0;
    %assign/vec4 v0x5e1bf92ac690_0, 0;
    %load/vec4 v0x5e1bf92aecb0_0;
    %assign/vec4 v0x5e1bf92aed50_0, 0;
    %load/vec4 v0x5e1bf92b1ee0_0;
    %assign/vec4 v0x5e1bf92b1fa0_0, 0;
    %load/vec4 v0x5e1bf92b2140_0;
    %assign/vec4 v0x5e1bf92b2230_0, 0;
    %load/vec4 v0x5e1bf92ae5a0_0;
    %assign/vec4 v0x5e1bf92ae690_0, 0;
    %load/vec4 v0x5e1bf92b0730_0;
    %assign/vec4 v0x5e1bf92b0820_0, 0;
    %load/vec4 v0x5e1bf92b29c0_0;
    %assign/vec4 v0x5e1bf92b2ab0_0, 0;
    %load/vec4 v0x5e1bf92b2c50_0;
    %assign/vec4 v0x5e1bf92b2d40_0, 0;
    %load/vec4 v0x5e1bf92b18d0_0;
    %assign/vec4 v0x5e1bf92b19b0_0, 0;
    %load/vec4 v0x5e1bf92adc90_0;
    %assign/vec4 v0x5e1bf92add80_0, 0;
    %load/vec4 v0x5e1bf92ae000_0;
    %assign/vec4 v0x5e1bf92ae0f0_0, 0;
    %load/vec4 v0x5e1bf92ab690_0;
    %assign/vec4 v0x5e1bf92ab760_0, 0;
    %load/vec4 v0x5e1bf92aca60_0;
    %assign/vec4 v0x5e1bf92acb50_0, 0;
    %load/vec4 v0x5e1bf92b04a0_0;
    %assign/vec4 v0x5e1bf92b0590_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5e1bf924ce80;
T_14 ;
    %wait E_0x5e1bf92a5680;
    %load/vec4 v0x5e1bf92b2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b23b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92af7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b00d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92afb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92aebf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92abf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92b3290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92b0ad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf92b1810_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e1bf92ac980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5e1bf92adbd0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5e1bf92b2ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5e1bf92b22f0_0;
    %assign/vec4 v0x5e1bf92b23b0_0, 0;
    %load/vec4 v0x5e1bf92af710_0;
    %assign/vec4 v0x5e1bf92af7b0_0, 0;
    %load/vec4 v0x5e1bf92b0010_0;
    %assign/vec4 v0x5e1bf92b00d0_0, 0;
    %load/vec4 v0x5e1bf92afa50_0;
    %assign/vec4 v0x5e1bf92afb10_0, 0;
    %load/vec4 v0x5e1bf92aeb30_0;
    %assign/vec4 v0x5e1bf92aebf0_0, 0;
    %load/vec4 v0x5e1bf92b1750_0;
    %assign/vec4 v0x5e1bf92b1810_0, 0;
    %load/vec4 v0x5e1bf92ac8a0_0;
    %assign/vec4 v0x5e1bf92ac980_0, 0;
    %load/vec4 v0x5e1bf92ad6f0_0;
    %assign/vec4 v0x5e1bf92adbd0_0, 0;
T_14.2 ;
    %load/vec4 v0x5e1bf92abe70_0;
    %assign/vec4 v0x5e1bf92abf60_0, 0;
    %load/vec4 v0x5e1bf92abb80_0;
    %assign/vec4 v0x5e1bf92b3290_0, 0;
    %load/vec4 v0x5e1bf92b09f0_0;
    %assign/vec4 v0x5e1bf92b0ad0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5e1bf924ce80;
T_15 ;
    %wait E_0x5e1bf9149a70;
    %load/vec4 v0x5e1bf92acc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e1bf92ad330_0, 0, 4;
    %jmp T_15.4;
T_15.0 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x5e1bf92ac020_0;
    %parti/s 2, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5e1bf92ad330_0, 0, 4;
    %jmp T_15.4;
T_15.1 ;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x5e1bf92ac020_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5e1bf92ad330_0, 0, 4;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5e1bf92ad330_0, 0, 4;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5e1bf924ce80;
T_16 ;
    %wait E_0x5e1bf915e5b0;
    %load/vec4 v0x5e1bf92ade40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %load/vec4 v0x5e1bf92ace70_0;
    %store/vec4 v0x5e1bf92af570_0, 0, 32;
    %jmp T_16.6;
T_16.0 ;
    %load/vec4 v0x5e1bf92ace70_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5e1bf92ace70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e1bf92af570_0, 0, 32;
    %jmp T_16.6;
T_16.1 ;
    %load/vec4 v0x5e1bf92ace70_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5e1bf92ace70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e1bf92af570_0, 0, 32;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x5e1bf92ace70_0;
    %store/vec4 v0x5e1bf92af570_0, 0, 32;
    %jmp T_16.6;
T_16.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e1bf92ace70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e1bf92af570_0, 0, 32;
    %jmp T_16.6;
T_16.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5e1bf92ace70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e1bf92af570_0, 0, 32;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5e1bf924ce80;
T_17 ;
    %wait E_0x5e1bf92a5680;
    %load/vec4 v0x5e1bf92b2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92af650_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf92b1b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b26b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92afdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92aeeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b30e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b2750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92afe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92aef70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92ac100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92af2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92b0c90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf92b1c10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5e1bf92ac020_0;
    %assign/vec4 v0x5e1bf92ac100_0, 0;
    %load/vec4 v0x5e1bf92af490_0;
    %assign/vec4 v0x5e1bf92af2d0_0, 0;
    %load/vec4 v0x5e1bf92b0bb0_0;
    %assign/vec4 v0x5e1bf92b0c90_0, 0;
    %load/vec4 v0x5e1bf92b2ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92af650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b30e0_0, 0;
    %load/vec4 v0x5e1bf92b25e0_0;
    %assign/vec4 v0x5e1bf92b2750_0, 0;
    %load/vec4 v0x5e1bf92afd10_0;
    %assign/vec4 v0x5e1bf92afe90_0, 0;
    %load/vec4 v0x5e1bf92aedf0_0;
    %assign/vec4 v0x5e1bf92aef70_0, 0;
    %load/vec4 v0x5e1bf92b1a90_0;
    %assign/vec4 v0x5e1bf92b1c10_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5e1bf92ad020_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.7, 10;
    %load/vec4 v0x5e1bf92acf50_0;
    %and;
T_17.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.6, 9;
    %load/vec4 v0x5e1bf92af650_0;
    %nor/r;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e1bf92af650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b30e0_0, 0;
    %load/vec4 v0x5e1bf92b1a90_0;
    %assign/vec4 v0x5e1bf92b1b50_0, 0;
    %load/vec4 v0x5e1bf92b25e0_0;
    %assign/vec4 v0x5e1bf92b26b0_0, 0;
    %load/vec4 v0x5e1bf92afd10_0;
    %assign/vec4 v0x5e1bf92afdd0_0, 0;
    %load/vec4 v0x5e1bf92aedf0_0;
    %assign/vec4 v0x5e1bf92aeeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b2750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92afe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92aef70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf92b1c10_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5e1bf92af650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.10, 9;
    %load/vec4 v0x5e1bf92b30e0_0;
    %nor/r;
    %and;
T_17.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x5e1bf92b26b0_0;
    %assign/vec4 v0x5e1bf92b2750_0, 0;
    %load/vec4 v0x5e1bf92afdd0_0;
    %assign/vec4 v0x5e1bf92afe90_0, 0;
    %load/vec4 v0x5e1bf92aeeb0_0;
    %assign/vec4 v0x5e1bf92aef70_0, 0;
    %load/vec4 v0x5e1bf92b1b50_0;
    %assign/vec4 v0x5e1bf92b1c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e1bf92b30e0_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b2750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92afe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92aef70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5e1bf92b1c10_0, 0;
T_17.9 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e1bf924caa0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92b36c0_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5e1bf92b36c0_0;
    %inv;
    %store/vec4 v0x5e1bf92b36c0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x5e1bf924caa0;
T_19 ;
    %wait E_0x5e1bf9126090;
    %load/vec4 v0x5e1bf92b4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b4340_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5e1bf92b4230_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5e1bf92b43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5e1bf92b4090_0;
    %assign/vec4 v0x5e1bf92b4150_0, 0;
    %load/vec4 v0x5e1bf92b4090_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5e1bf92b44d0, 4;
    %assign/vec4 v0x5e1bf92b4230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e1bf92b4340_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b4340_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5e1bf924caa0;
T_20 ;
    %wait E_0x5e1bf9126090;
    %load/vec4 v0x5e1bf92b4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b3b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e1bf92b39f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5e1bf92b3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5e1bf92b3e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5e1bf92b3f20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x5e1bf92b3d30_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5e1bf92b3900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e1bf92b3860, 0, 4;
T_20.6 ;
    %load/vec4 v0x5e1bf92b3f20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x5e1bf92b3d30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5e1bf92b3900_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e1bf92b3860, 0, 4;
T_20.8 ;
    %load/vec4 v0x5e1bf92b3f20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0x5e1bf92b3d30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5e1bf92b3900_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e1bf92b3860, 0, 4;
T_20.10 ;
    %load/vec4 v0x5e1bf92b3f20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %load/vec4 v0x5e1bf92b3d30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5e1bf92b3900_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e1bf92b3860, 0, 4;
T_20.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e1bf92b3b50_0, 0;
    %vpi_call 4 113 "$display", "[DMEM WRITE] Addr=0x%h, Data=0x%h, Strb=%b", v0x5e1bf92b3900_0, v0x5e1bf92b3d30_0, v0x5e1bf92b3f20_0 {0 0 0};
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x5e1bf92b3900_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5e1bf92b3860, 4;
    %load/vec4 v0x5e1bf92b3900_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5e1bf92b3860, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e1bf92b3900_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5e1bf92b3860, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x5e1bf92b3900_0;
    %load/vec4a v0x5e1bf92b3860, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e1bf92b3a90_0, 0, 32;
    %load/vec4 v0x5e1bf92b3a90_0;
    %assign/vec4 v0x5e1bf92b39f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e1bf92b3b50_0, 0;
    %vpi_call 4 122 "$display", "[DMEM READ]  Addr=0x%h, Data=0x%h", v0x5e1bf92b3900_0, v0x5e1bf92b3a90_0 {0 0 0};
T_20.5 ;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e1bf92b3b50_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5e1bf924caa0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e1bf92b3ff0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5e1bf92b3ff0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x5e1bf92b3ff0_0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %load/vec4 v0x5e1bf92b3ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e1bf92b3ff0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e1bf92b3ff0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x5e1bf92b3ff0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5e1bf92b3ff0_0;
    %store/vec4a v0x5e1bf92b3860, 4, 0;
    %load/vec4 v0x5e1bf92b3ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e1bf92b3ff0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 3146003, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 2159283, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 2155315, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 2147251, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 2135059, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 2151571, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 2139443, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 1123731, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 2101795, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 3146787, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 9731, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 4200067, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 8390403, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 10487699, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 5244947, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 16254051, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 1050771, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 8388847, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 2099475, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 3148179, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 305420855, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 6807, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %pushi/vec4 4261416675, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5e1bf92b44d0, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x5e1bf924caa0;
T_22 ;
    %wait E_0x5e1bf9126090;
    %load/vec4 v0x5e1bf92b4590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5e1bf92b3780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5e1bf92b3780_0, 0, 32;
    %load/vec4 v0x5e1bf92b2810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x5e1bf92b1cf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call 4 222 "$display", "[CYCLE %0d] WB: x%0d <= 0x%h", v0x5e1bf92b3780_0, v0x5e1bf92b1cf0_0, v0x5e1bf92b31a0_0 {0 0 0};
T_22.2 ;
    %vpi_call 4 227 "$display", "[CYCLE %0d] PC = 0x%h, Instr = 0x%h", v0x5e1bf92b3780_0, v0x5e1bf92b08e0_0, v0x5e1bf92ae860_0 {0 0 0};
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5e1bf924caa0;
T_23 ;
    %vpi_call 4 237 "$dumpfile", "riscv_cpu_tb.vcd" {0 0 0};
    %vpi_call 4 238 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e1bf924caa0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e1bf92b4590_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e1bf92b3780_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_23.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.1, 5;
    %jmp/1 T_23.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e1bf9126090;
    %jmp T_23.0;
T_23.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e1bf92b4590_0, 0, 1;
    %vpi_call 4 248 "$display", "========================================" {0 0 0};
    %vpi_call 4 249 "$display", "RISC-V CPU Core Testbench Started" {0 0 0};
    %vpi_call 4 250 "$display", "========================================" {0 0 0};
    %pushi/vec4 100, 0, 32;
T_23.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.3, 5;
    %jmp/1 T_23.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e1bf9126090;
    %jmp T_23.2;
T_23.3 ;
    %pop/vec4 1;
    %vpi_call 4 255 "$display", "========================================" {0 0 0};
    %vpi_call 4 256 "$display", "Register File Final State:" {0 0 0};
    %vpi_call 4 257 "$display", "========================================" {0 0 0};
    %vpi_call 4 258 "$display", "x1  = 0x%h", &A<v0x5e1bf92a9980, 1> {0 0 0};
    %vpi_call 4 259 "$display", "x2  = 0x%h", &A<v0x5e1bf92a9980, 2> {0 0 0};
    %vpi_call 4 260 "$display", "x3  = 0x%h", &A<v0x5e1bf92a9980, 3> {0 0 0};
    %vpi_call 4 261 "$display", "x4  = 0x%h", &A<v0x5e1bf92a9980, 4> {0 0 0};
    %vpi_call 4 262 "$display", "x5  = 0x%h", &A<v0x5e1bf92a9980, 5> {0 0 0};
    %vpi_call 4 263 "$display", "x6  = 0x%h", &A<v0x5e1bf92a9980, 6> {0 0 0};
    %vpi_call 4 264 "$display", "x7  = 0x%h", &A<v0x5e1bf92a9980, 7> {0 0 0};
    %vpi_call 4 265 "$display", "x8  = 0x%h", &A<v0x5e1bf92a9980, 8> {0 0 0};
    %vpi_call 4 266 "$display", "x9  = 0x%h", &A<v0x5e1bf92a9980, 9> {0 0 0};
    %vpi_call 4 267 "$display", "x10 = 0x%h", &A<v0x5e1bf92a9980, 10> {0 0 0};
    %vpi_call 4 268 "$display", "x12 = 0x%h", &A<v0x5e1bf92a9980, 12> {0 0 0};
    %vpi_call 4 269 "$display", "x13 = 0x%h", &A<v0x5e1bf92a9980, 13> {0 0 0};
    %vpi_call 4 270 "$display", "x14 = 0x%h", &A<v0x5e1bf92a9980, 14> {0 0 0};
    %vpi_call 4 271 "$display", "x15 = 0x0000000a" {0 0 0};
    %vpi_call 4 272 "$display", "x16 = 0x%h", &A<v0x5e1bf92a9980, 16> {0 0 0};
    %vpi_call 4 273 "$display", "x17 = 0x%h", &A<v0x5e1bf92a9980, 17> {0 0 0};
    %vpi_call 4 274 "$display", "x20 = 0x%h", &A<v0x5e1bf92a9980, 20> {0 0 0};
    %vpi_call 4 275 "$display", "x21 = 0x%h", &A<v0x5e1bf92a9980, 21> {0 0 0};
    %vpi_call 4 277 "$display", "========================================" {0 0 0};
    %vpi_call 4 278 "$display", "Expected Results:" {0 0 0};
    %vpi_call 4 279 "$display", "========================================" {0 0 0};
    %vpi_call 4 280 "$display", "x1  = 0x00000005 (ADDI)" {0 0 0};
    %vpi_call 4 281 "$display", "x2  = 0x00000003 (ADDI)" {0 0 0};
    %vpi_call 4 282 "$display", "x3  = 0x00000008 (ADD: 5+3)" {0 0 0};
    %vpi_call 4 283 "$display", "x4  = 0x00000002 (SUB: 5-3)" {0 0 0};
    %vpi_call 4 284 "$display", "x5  = 0x00000001 (AND: 5&3)" {0 0 0};
    %vpi_call 4 285 "$display", "x6  = 0x00000007 (OR:  5|3)" {0 0 0};
    %vpi_call 4 286 "$display", "x7  = 0x00000006 (XOR: 5^3)" {0 0 0};
    %vpi_call 4 287 "$display", "x8  = 0x00000014 (SLLI: 5<<2)" {0 0 0};
    %vpi_call 4 288 "$display", "x9  = 0x00000001 (SRLI: 5>>2)" {0 0 0};
    %vpi_call 4 289 "$display", "x10 = 0x00000000 (SLT: 5<3 false)" {0 0 0};
    %vpi_call 4 290 "$display", "x12 = 0x00000005 (LW from memory)" {0 0 0};
    %vpi_call 4 291 "$display", "x13 = 0x00000003 (LH from memory)" {0 0 0};
    %vpi_call 4 292 "$display", "x14 = 0x00000008 (LB from memory)" {0 0 0};
    %vpi_call 4 293 "$display", "x15 = 0x0000000A (ADDI 10)" {0 0 0};
    %vpi_call 4 294 "$display", "x17 = 0x00000001 (Branch not taken)" {0 0 0};
    %vpi_call 4 295 "$display", "x20 = 0x12345000 (LUI)" {0 0 0};
    %vpi_call 4 296 "$display", "x21 = 0x00001094 (AUIPC: 0x94+0x1000)" {0 0 0};
    %vpi_call 4 298 "$display", "========================================" {0 0 0};
    %vpi_call 4 299 "$display", "Simulation Completed" {0 0 0};
    %vpi_call 4 300 "$display", "========================================" {0 0 0};
    %vpi_call 4 302 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x5e1bf924caa0;
T_24 ;
    %delay 10000000, 0;
    %vpi_call 4 310 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call 4 311 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "./core/PIPELINE_REG_EX_WB.v";
    "./core/PIPELINE_REG_ID_EX.v";
    "tb_riscv_cpu_core.v";
    "./riscv_cpu_core.v";
    "./core/alu.v";
    "./core/branch_logic.v";
    "./core/control.v";
    "./core/forwarding_unit.v";
    "./core/hazard_detection.v";
    "./core/PIPELINE_REG_IF_ID.v";
    "./core/imm_gen.v";
    "./core/IFU.v";
    "./core/reg_file.v";
