{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619272364635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619272364642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 15:52:44 2021 " "Processing started: Sat Apr 24 15:52:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619272364642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619272364642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TX -c UART_TX " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619272364642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619272364989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619272364989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619272375612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/clk_div.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619272375612 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619272375612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619272375612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-bhv " "Found design unit 1: uart_tx-bhv" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619272375638 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619272375638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619272375638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_tb-tb " "Found design unit 1: uart_tx_tb-tb" {  } { { "uart_tx_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/uart_tx_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619272375644 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "uart_tx_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/uart_tx_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619272375644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619272375644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_TX " "Elaborating entity \"UART_TX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619272375792 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_data UART_TX.vhd(37) " "VHDL Process Statement warning at UART_TX.vhd(37): signal \"tx_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619272375896 "|UART_TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK0 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK0\"" {  } { { "UART_TX.vhd" "CLK0" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619272375910 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619272375930 "|UART_TX|clk_div:CLK0"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1619272377578 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1619272377578 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_data_int\[2\] tx_data_int\[2\]~_emulated tx_data_int\[2\]~1 " "Register \"tx_data_int\[2\]\" is converted into an equivalent circuit using register \"tx_data_int\[2\]~_emulated\" and latch \"tx_data_int\[2\]~1\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619272377587 "|uart_tx|tx_data_int[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_data_int\[1\] tx_data_int\[1\]~_emulated tx_data_int\[1\]~5 " "Register \"tx_data_int\[1\]\" is converted into an equivalent circuit using register \"tx_data_int\[1\]~_emulated\" and latch \"tx_data_int\[1\]~5\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619272377587 "|uart_tx|tx_data_int[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_data_int\[0\] tx_data_int\[0\]~_emulated tx_data_int\[0\]~9 " "Register \"tx_data_int\[0\]\" is converted into an equivalent circuit using register \"tx_data_int\[0\]~_emulated\" and latch \"tx_data_int\[0\]~9\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619272377587 "|uart_tx|tx_data_int[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_data_int\[3\] tx_data_int\[3\]~_emulated tx_data_int\[3\]~13 " "Register \"tx_data_int\[3\]\" is converted into an equivalent circuit using register \"tx_data_int\[3\]~_emulated\" and latch \"tx_data_int\[3\]~13\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619272377587 "|uart_tx|tx_data_int[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_data_int\[6\] tx_data_int\[6\]~_emulated tx_data_int\[6\]~17 " "Register \"tx_data_int\[6\]\" is converted into an equivalent circuit using register \"tx_data_int\[6\]~_emulated\" and latch \"tx_data_int\[6\]~17\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619272377587 "|uart_tx|tx_data_int[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_data_int\[5\] tx_data_int\[5\]~_emulated tx_data_int\[5\]~21 " "Register \"tx_data_int\[5\]\" is converted into an equivalent circuit using register \"tx_data_int\[5\]~_emulated\" and latch \"tx_data_int\[5\]~21\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619272377587 "|uart_tx|tx_data_int[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_data_int\[4\] tx_data_int\[4\]~_emulated tx_data_int\[4\]~25 " "Register \"tx_data_int\[4\]\" is converted into an equivalent circuit using register \"tx_data_int\[4\]~_emulated\" and latch \"tx_data_int\[4\]~25\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619272377587 "|uart_tx|tx_data_int[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_data_int\[7\] tx_data_int\[7\]~_emulated tx_data_int\[7\]~29 " "Register \"tx_data_int\[7\]\" is converted into an equivalent circuit using register \"tx_data_int\[7\]~_emulated\" and latch \"tx_data_int\[7\]~29\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1619272377587 "|uart_tx|tx_data_int[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1619272377587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619272377835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619272379205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619272379205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619272379978 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619272379978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619272379978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619272379978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619272379996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 15:52:59 2021 " "Processing ended: Sat Apr 24 15:52:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619272379996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619272379996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619272379996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619272379996 ""}
