{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 15 14:25:44 2007 " "Info: Processing started: Tue May 15 14:25:44 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file part6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part6-Structure " "Info: Found design unit 1: part6-Structure" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_3bit_8to1-Behavior " "Info: Found design unit 2: mux_3bit_8to1-Behavior" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 96 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 char_7seg-Behavior " "Info: Found design unit 3: char_7seg-Behavior" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Info: Found entity 1: part6" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 mux_3bit_8to1 " "Info: Found entity 2: mux_3bit_8to1" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Info: Found entity 3: char_7seg" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 145 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Info: Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_8to1 mux_3bit_8to1:M7 " "Info: Elaborating entity \"mux_3bit_8to1\" for hierarchy \"mux_3bit_8to1:M7\"" {  } { { "part6.vhd" "M7" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:H7 " "Info: Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:H7\"" {  } { { "part6.vhd" "H7" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Info: Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Info: Implemented 94 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "148 " "Info: Allocated 148 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 15 14:25:49 2007 " "Info: Processing ended: Tue May 15 14:25:49 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
