# DSD LAB 2

**Iram Shehzadi**

**2023-EE-153**

### Simulation

* 1 code file (.sv)
* 1 constraint file (.xdc)
* 1 docs (.io)
### Report
### Task 1
Truth table 
### Task 2
The maximum combinational delay
### Task 3
Summary of utilization report
### Task 4
System Verilog code

