# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TessiaX32_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Fetch {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Fetch/Fetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:15 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Fetch" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Fetch/Fetch.sv 
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 14:27:15 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode/ControlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:15 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode/ControlUnit.sv 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 14:27:15 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode/ExtendImmediate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:15 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode/ExtendImmediate.sv 
# -- Compiling module ExtendImmediate
# 
# Top level modules:
# 	ExtendImmediate
# End time: 14:27:15 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode/RegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:15 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode/RegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 14:27:16 on Nov 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode/Decode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:16 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Decode/Decode.sv 
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 14:27:16 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:16 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:27:16 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/ConditionalUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:16 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/ConditionalUnit.sv 
# -- Compiling module ConditionalUnit
# 
# Top level modules:
# 	ConditionalUnit
# End time: 14:27:16 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/ConditionCheck.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:16 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/ConditionCheck.sv 
# -- Compiling module ConditionCheck
# 
# Top level modules:
# 	ConditionCheck
# End time: 14:27:16 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/Execute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:16 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/Execute.sv 
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 14:27:16 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Memory {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Memory/InstructionMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:16 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Memory" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Memory/InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 14:27:16 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/WriteBack {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/WriteBack/WriteBack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:16 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/WriteBack" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/WriteBack/WriteBack.sv 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 14:27:16 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:16 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 14:27:17 on Nov 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils/flopenrc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:17 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils/flopenrc.sv 
# -- Compiling module flopenrc
# 
# Top level modules:
# 	flopenrc
# End time: 14:27:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils/mux2to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:17 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils/mux2to1.sv 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 14:27:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils/mux3to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:17 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/utils/mux3to1.sv 
# -- Compiling module mux3to1
# 
# Top level modules:
# 	mux3to1
# End time: 14:27:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/TessiaX32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:17 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/TessiaX32.sv 
# -- Compiling module TessiaX32
# 
# Top level modules:
# 	TessiaX32
# End time: 14:27:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Hazards {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Hazards/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:17 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Hazards" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Hazards/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 14:27:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/CPU/Memory {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Memory/DataMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:17 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Memory" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Memory/DataMemory.sv 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:27:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui\ 2/CE4302-P2-2023-S2/TessiaX32/Testbenches {C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/Testbenches/TessiaX32_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:17 on Nov 21,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/Testbenches" C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/Testbenches/TessiaX32_tb.sv 
# -- Compiling module TessiaX32_tb
# 
# Top level modules:
# 	TessiaX32_tb
# End time: 14:27:17 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  TessiaX32_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" TessiaX32_tb 
# Start time: 14:27:17 on Nov 21,2023
# Loading sv_std.std
# Loading work.TessiaX32_tb
# Loading work.TessiaX32
# Loading work.InstructionMemory
# Loading work.Fetch
# Loading work.mux2to1
# Loading work.flopenrc
# Loading work.adder
# Loading work.ControlUnit
# Loading work.Decode
# Loading work.RegisterFile
# Loading work.ExtendImmediate
# Loading work.ConditionalUnit
# Loading work.ConditionCheck
# Loading work.mux3to1
# Loading work.HazardUnit
# Loading work.Execute
# Loading work.ALU
# Loading work.DataMemory
# Loading work.WriteBack
# ** Warning: (vsim-3839) C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/Testbenches/TessiaX32_tb.sv(12): Variable '/TessiaX32_tb/EnableRegisterWrite', driven via a port connection, is multiply driven. See C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/Testbenches/TessiaX32_tb.sv(12).
#    Time: 0 ps  Iteration: 0  Instance: /TessiaX32_tb/DUT File: C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/TessiaX32.sv
# ** Warning: (vsim-3015) C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/TessiaX32.sv(214): [PCDPC] - Port size (32) does not match connection size (1) for port 'SrcBE'. The port definition is at: C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/Execute.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /TessiaX32_tb/DUT/ExecuteStage File: C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/CPU/Execute/Execute.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kevii  Hostname: ACEVEDO-001-PRI  ProcessID: 27368
#           Attempting to use alternate WLF file "./wlftajhd67".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftajhd67
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Writing a the value  0 into the register          0
# 
# Writing a the value  2 into the register          0
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register          1
# 
# Writing a the value  2 into the register          1
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register          2
# 
# Writing a the value  2 into the register          2
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register          3
# 
# Writing a the value  2 into the register          3
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register          4
# 
# Writing a the value  2 into the register          4
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register          5
# 
# Writing a the value  2 into the register          5
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register          6
# 
# Writing a the value  2 into the register          6
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register          7
# 
# Writing a the value  2 into the register          7
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register          8
# 
# Writing a the value  2 into the register          8
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register          9
# 
# Writing a the value  2 into the register          9
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         10
# 
# Writing a the value  2 into the register         10
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         11
# 
# Writing a the value  2 into the register         11
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         12
# 
# Writing a the value  2 into the register         12
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         13
# 
# Writing a the value  2 into the register         13
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         14
# 
# Writing a the value  2 into the register         14
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         15
# 
# Writing a the value  2 into the register         15
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         16
# 
# Writing a the value  2 into the register         16
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         17
# 
# Writing a the value  2 into the register         17
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         18
# 
# Writing a the value  2 into the register         18
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         19
# 
# Writing a the value  2 into the register         19
# 
# Writing a the value  0 into the register          0
# 
# Writing a the value  1 into the register         20
# 
# Writing a the value  1 into the register        120
# 
# ** Note: $stop    : C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/Testbenches/TessiaX32_tb.sv(38)
#    Time: 4001 ps  Iteration: 0  Instance: /TessiaX32_tb
# Break in Module TessiaX32_tb at C:/Users/kevii/OneDrive/Escritorio/Arqui 2/CE4302-P2-2023-S2/TessiaX32/Testbenches/TessiaX32_tb.sv line 38
