--Definicion de las bibliotecas 
library IEEE; 
use IEEE.std_logic_1164.all; 
library ALTERA;
use ALTERA.altera_primitives_components.all;

--******************************************************--
--             						                       --
--       												           --
--                                                      --
--******************************************************--

entity DirRdRAM is
	port(
		clk    			    					: in std_logic;
		n_memorias				     				: in std_logic;
		RESET								: in std_logic;
		rdaddress                       	: out std_logic_vector(3 downto 0);
		DirRAM						     			: out std_logic
				);
	end entity DirRdRAM;     

architecture DirRdRAMArch of DirRdRAM is
component dffe is
	port(d, clk, clrn, prn, ena: in std_logic;
		q: out std_logic
			);
end component;
signal Q : std_logic_vector (3 downto 0);
signal D : std_logic_vector (3 downto 0);
signal Max_Count:  std_logic;
signal Mid_Count:  std_logic;


signal E : std_logic_vector (3 downto 0);


begin 

D(0)		<= not Q(0)  and not Max_Count;
D(1)		<= not Q(1)  and not Max_Count;
D(2)		<= not Q(2)  and not Max_Count;
D(3)		<= not Q(3)  and not Max_Count;
D(3)		<= not Q(4)  and not Max_Count;

E(0)  	<= n_memorias;
E(1)  	<= Q(0) and n_memorias;
E(2)  	<= (Q(0) and Q(1)) and n_memorias;
E(3) 		<= (Q(0)and Q(1) and Q(2)) and n_memorias;
E(4) 		<= (Q(0)and Q(1) and Q(2)and Q(4)) and n_memorias;

rdaddress(0) 	<= Q(0);
rdaddress(1) 	<= Q(1);
rdaddress(2) 	<= Q(2);
rdaddress(3) 	<= Q(3);
rdaddress(4) 	<= Q(4);

Max_Count <= Q(4) and Q(3) and not Q(2) and Q(1)and not Q(0); --27 cuentas

FF1: 	dffe port map (D(0),  clk, RESET, '1',  E(0)  ,Q(0));
FF2: 	dffe port map (D(1),  clk, RESET, '1',  E(1)  ,Q(1));
FF3: 	dffe port map (D(2),  clk, RESET, '1',  E(2)  ,Q(2));
FF4: 	dffe port map (D(3),  clk, RESET, '1',  E(3)  ,Q(3));
FF5: 	dffe port map (D(4),  clk, RESET, '1',  E(4)  ,Q(4));

DirRAM <= Max_Count;

End DirRdRAMArch;
