arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
timing/k6_N10_40nm.xml	clock_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/clk.sdc	0.31	vpr	58.46 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	4	1	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	59868	1	4	28	32	2	10	9	4	4	16	clb	auto	19.8 MiB	0.01	22	21	27	10	10	7	58.5 MiB	0.00	0.00	2.44626	2.44626	0	0	2.44626	0.00	6.53e-05	5.4819e-05	0.000394918	0.000361284	-1	-1	-1	-1	8	11	5	72000	72000	5593.62	349.601	0.02	0.0059078	0.00495365	672	1128	-1	21	6	21	21	561	284	2.37141	2.37141	0	0	0	0	6492.02	405.751	0.00	0.00	0.00	-1	-1	0.00	0.0017688	0.00164015	
timing/k6_N10_40nm.xml	clock_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/clk_assign.sdc	0.31	vpr	57.82 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	4	1	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	59208	1	4	28	32	2	10	9	4	4	16	clb	auto	19.2 MiB	0.00	22	21	27	10	10	7	57.8 MiB	0.00	0.00	2.44626	2.44626	0	0	2.44626	0.01	4.7045e-05	4.1525e-05	0.000356415	0.000327846	-1	-1	-1	-1	8	11	5	72000	72000	5593.62	349.601	0.02	0.00503283	0.0042397	672	1128	-1	21	6	21	21	561	284	2.37141	2.37141	0	0	0	0	6492.02	405.751	0.00	0.00	0.00	-1	-1	0.00	0.00176555	0.00162958	
timing/k6_N10_40nm.xml	clock_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/counter_clk.sdc	0.31	vpr	57.73 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	4	1	-1	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	59112	1	4	28	32	2	10	9	4	4	16	clb	auto	19.1 MiB	0.00	22	21	27	10	10	7	57.7 MiB	0.00	0.00	2.44626	2.44626	0	0	2.44626	0.00	4.1269e-05	3.581e-05	0.000380089	0.000351263	-1	-1	-1	-1	8	11	5	72000	72000	5593.62	349.601	0.02	0.00490459	0.00412987	672	1128	-1	21	6	21	21	561	284	2.37141	2.37141	0	0	0	0	6492.02	405.751	0.00	0.00	0.00	-1	-1	0.00	0.00176255	0.0016337	
