vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\tri_buff.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\T_flipflop.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\sixteen_x_7_decoder_rom.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\nbit_tristate_buffer.vhd"
vhdl work "C:\Users\MicSeltene\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\MICHAEL\tdm_display_circuit.vhd"
