{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755304640292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755304640292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 16 07:37:20 2025 " "Processing started: Sat Aug 16 07:37:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755304640292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304640292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dong_ho_the_ky -c Dong_ho_the_ky " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dong_ho_the_ky -c Dong_ho_the_ky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304640293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755304640563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755304640563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file top_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_de2 " "Found entity 1: top_de2" {  } { { "top_de2.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/top_de2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file display_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_mux " "Found entity 1: display_mux" {  } { { "display_mux.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/display_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648959 ""} { "Info" "ISGN_ENTITY_NAME" "2 onepulse " "Found entity 2: onepulse" {  } { { "debounce.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/debounce.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648959 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_date_counter.v(46) " "Verilog HDL information at time_date_counter.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "time_date_counter.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/time_date_counter.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1755304648960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_date_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file time_date_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_date_counter " "Found entity 1: time_date_counter" {  } { { "time_date_counter.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/time_date_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_7_thanh " "Found entity 1: led_7_thanh" {  } { { "bcd7seg.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/bcd7seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/clk_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_day.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_day.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_day " "Found entity 1: cnt_day" {  } { { "cnt_day.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_day.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_month.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_month.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_month " "Found entity 1: cnt_month" {  } { { "cnt_month.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_month.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_year.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_year.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_year " "Found entity 1: cnt_year" {  } { { "cnt_year.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_year.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_60s.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_60s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_60s " "Found entity 1: cnt_60s" {  } { { "cnt_60s.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_60s.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_60m.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_60m.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_60m " "Found entity 1: cnt_60m" {  } { { "cnt_60m.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_60m.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_24h.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_24h.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_24h " "Found entity 1: cnt_24h" {  } { { "cnt_24h.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_24h.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304648972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304648972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755304649007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_1s.v 1 1 " "Using design file clk_1s.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1s " "Found entity 1: clk_1s" {  } { { "clk_1s.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/clk_1s.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304649016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1755304649016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1s clk_1s:my_1s " "Elaborating entity \"clk_1s\" for hierarchy \"clk_1s:my_1s\"" {  } { { "top.v" "my_1s" { Text "E:/Bai_tap_verilog/verilog/BTVN/top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304649017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_1s.v(18) " "Verilog HDL assignment warning at clk_1s.v(18): truncated value with size 32 to match size of target (2)" {  } { { "clk_1s.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/clk_1s.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755304649018 "|top|clk_1s:my_1s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_60s cnt_60s:my_60s " "Elaborating entity \"cnt_60s\" for hierarchy \"cnt_60s:my_60s\"" {  } { { "top.v" "my_60s" { Text "E:/Bai_tap_verilog/verilog/BTVN/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304649019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_60s.v(18) " "Verilog HDL assignment warning at cnt_60s.v(18): truncated value with size 32 to match size of target (6)" {  } { { "cnt_60s.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_60s.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755304649020 "|top|cnt_60s:my_60s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_60m cnt_60m:my_60m " "Elaborating entity \"cnt_60m\" for hierarchy \"cnt_60m:my_60m\"" {  } { { "top.v" "my_60m" { Text "E:/Bai_tap_verilog/verilog/BTVN/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304649021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_60m.v(18) " "Verilog HDL assignment warning at cnt_60m.v(18): truncated value with size 32 to match size of target (6)" {  } { { "cnt_60m.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_60m.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755304649022 "|top|cnt_60m:my_60m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_24h cnt_24h:my_24h " "Elaborating entity \"cnt_24h\" for hierarchy \"cnt_24h:my_24h\"" {  } { { "top.v" "my_24h" { Text "E:/Bai_tap_verilog/verilog/BTVN/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304649023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnt_24h.v(17) " "Verilog HDL assignment warning at cnt_24h.v(17): truncated value with size 32 to match size of target (5)" {  } { { "cnt_24h.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_24h.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755304649024 "|top|cnt_24h:my_24h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_day cnt_day:my_day " "Elaborating entity \"cnt_day\" for hierarchy \"cnt_day:my_day\"" {  } { { "top.v" "my_day" { Text "E:/Bai_tap_verilog/verilog/BTVN/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304649025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnt_day.v(39) " "Verilog HDL assignment warning at cnt_day.v(39): truncated value with size 32 to match size of target (5)" {  } { { "cnt_day.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_day.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755304649026 "|top|cnt_day:my_day"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_month cnt_month:my_month " "Elaborating entity \"cnt_month\" for hierarchy \"cnt_month:my_month\"" {  } { { "top.v" "my_month" { Text "E:/Bai_tap_verilog/verilog/BTVN/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304649027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt_month.v(18) " "Verilog HDL assignment warning at cnt_month.v(18): truncated value with size 32 to match size of target (4)" {  } { { "cnt_month.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_month.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755304649028 "|top|cnt_month:my_month"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_year cnt_year:my_year " "Elaborating entity \"cnt_year\" for hierarchy \"cnt_year:my_year\"" {  } { { "top.v" "my_year" { Text "E:/Bai_tap_verilog/verilog/BTVN/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304649029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cnt_year.v(12) " "Verilog HDL assignment warning at cnt_year.v(12): truncated value with size 32 to match size of target (16)" {  } { { "cnt_year.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_year.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755304649030 "|top|cnt_year:my_year"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cnt_day:my_day\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cnt_day:my_day\|Mod1\"" {  } { { "cnt_day.v" "Mod1" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_day.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304649292 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cnt_day:my_day\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cnt_day:my_day\|Mod0\"" {  } { { "cnt_day.v" "Mod0" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_day.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304649292 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755304649292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt_day:my_day\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"cnt_day:my_day\|lpm_divide:Mod1\"" {  } { { "cnt_day.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_day.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304649333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt_day:my_day\|lpm_divide:Mod1 " "Instantiated megafunction \"cnt_day:my_day\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755304649333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755304649333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755304649333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755304649333 ""}  } { { "cnt_day.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_day.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755304649333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2fm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2fm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2fm " "Found entity 1: lpm_divide_2fm" {  } { { "db/lpm_divide_2fm.tdf" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/lpm_divide_2fm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304649384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304649384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304649391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304649391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8bf " "Found entity 1: alt_u_div_8bf" {  } { { "db/alt_u_div_8bf.tdf" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_8bf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304649411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304649411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304649468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304649468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304649521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304649521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt_day:my_day\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"cnt_day:my_day\|lpm_divide:Mod0\"" {  } { { "cnt_day.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_day.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304649531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt_day:my_day\|lpm_divide:Mod0 " "Instantiated megafunction \"cnt_day:my_day\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755304649531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755304649531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755304649531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755304649531 ""}  } { { "cnt_day.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_day.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755304649531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4fm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4fm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4fm " "Found entity 1: lpm_divide_4fm" {  } { { "db/lpm_divide_4fm.tdf" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/lpm_divide_4fm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304649578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304649578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/sign_div_unsign_vlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304649587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304649587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cbf " "Found entity 1: alt_u_div_cbf" {  } { { "db/alt_u_div_cbf.tdf" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_cbf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755304649613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304649613 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cnt_month.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_month.v" 14 -1 0 } } { "cnt_year.v" "" { Text "E:/Bai_tap_verilog/verilog/BTVN/cnt_year.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755304649914 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755304649914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755304650166 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_8_result_int\[3\]~12 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_8_result_int\[3\]~12\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_8_result_int\[3\]~12" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_cbf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_8_result_int\[2\]~14 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_8_result_int\[2\]~14\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_8_result_int\[2\]~14" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_cbf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_8_result_int\[1\]~16 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_8_result_int\[1\]~16\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_8_result_int\[1\]~16" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_cbf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_8_result_int\[0\]~18" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_cbf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_9_result_int\[0\]~20" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_cbf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_10_result_int\[0\]~20 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_10_result_int\[0\]~20\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_10_result_int\[0\]~20" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_cbf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_12_result_int\[0\]~20 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod0\|lpm_divide_4fm:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_cbf:divider\|add_sub_12_result_int\[0\]~20\"" {  } { { "db/alt_u_div_cbf.tdf" "add_sub_12_result_int\[0\]~20" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_cbf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_6_result_int\[0\]~12 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_6_result_int\[0\]~12\"" {  } { { "db/alt_u_div_8bf.tdf" "add_sub_6_result_int\[0\]~12" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_8bf.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_7_result_int\[0\]~14 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_7_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8bf.tdf" "add_sub_7_result_int\[0\]~14" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_8bf.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_8_result_int\[0\]~14 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_8_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8bf.tdf" "add_sub_8_result_int\[0\]~14" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_8bf.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_9_result_int\[0\]~14 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_9_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8bf.tdf" "add_sub_9_result_int\[0\]~14" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_8bf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_10_result_int\[0\]~14 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_10_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8bf.tdf" "add_sub_10_result_int\[0\]~14" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_8bf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""} { "Info" "ISCL_SCL_CELL_NAME" "cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_12_result_int\[0\]~14 " "Logic cell \"cnt_day:my_day\|lpm_divide:Mod1\|lpm_divide_2fm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_8bf:divider\|add_sub_12_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8bf.tdf" "add_sub_12_result_int\[0\]~14" { Text "E:/Bai_tap_verilog/verilog/BTVN/db/alt_u_div_8bf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755304650789 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1755304650789 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Bai_tap_verilog/verilog/BTVN/output_files/Dong_ho_the_ky.map.smsg " "Generated suppressed messages file E:/Bai_tap_verilog/verilog/BTVN/output_files/Dong_ho_the_ky.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304650828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755304650982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755304650982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "525 " "Implemented 525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755304651040 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755304651040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "481 " "Implemented 481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755304651040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755304651040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755304651063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 16 07:37:31 2025 " "Processing ended: Sat Aug 16 07:37:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755304651063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755304651063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755304651063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755304651063 ""}
