--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Dec 11 17:42:09 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     flashled
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk1h]
            8 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 998.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             led_i2  (from clk1h +)
   Destination:    FD1S3AX    D              led_i1  (to clk1h +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path led_i2 to led_i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.198ns

 Path Details: led_i2 to led_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              led_i2 (from clk1h)
Route         2   e 1.198                                  led_c_1
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 998.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             led_i3  (from clk1h +)
   Destination:    FD1S3AY    D              led_i2  (to clk1h +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path led_i3 to led_i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.198ns

 Path Details: led_i3 to led_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              led_i3 (from clk1h)
Route         2   e 1.198                                  led_c_2
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.


Passed:  The following path meets requirements by 998.198ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             led_i4  (from clk1h +)
   Destination:    FD1S3AY    D              led_i3  (to clk1h +)

   Delay:                   1.642ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      1.642ns data_path led_i4 to led_i3 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 998.198ns

 Path Details: led_i4 to led_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              led_i4 (from clk1h)
Route         2   e 1.198                                  led_c_3
                  --------
                    1.642  (27.0% logic, 73.0% route), 1 logic levels.

Report: 1.802 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            1592 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u2/cnt_p_16__i31  (from clk_c +)
   Destination:    FD1S3IX    CD             \u2/cnt_p_16__i31  (to clk_c +)

   Delay:                   8.593ns  (28.1% logic, 71.9% route), 5 logic levels.

 Constraint Details:

      8.593ns data_path \u2/cnt_p_16__i31 to \u2/cnt_p_16__i31 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.247ns

 Path Details: \u2/cnt_p_16__i31 to \u2/cnt_p_16__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u2/cnt_p_16__i31 (from clk_c)
Route         3   e 1.315                                  \u2/cnt_p[31]
LUT4        ---     0.493              C to Z              \u2/i11_4_lut_adj_1
Route         1   e 0.941                                  \u2/n26_adj_79
LUT4        ---     0.493              B to Z              \u2/i13_4_lut
Route         1   e 0.941                                  \u2/n28_adj_78
LUT4        ---     0.493              B to Z              \u2/i174_4_lut
Route         1   e 0.941                                  \u2/n291
LUT4        ---     0.493              A to Z              \u2/i175_4_lut
Route        32   e 2.039                                  \u2/n107
                  --------
                    8.593  (28.1% logic, 71.9% route), 5 logic levels.


Passed:  The following path meets requirements by 991.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u2/cnt_p_16__i31  (from clk_c +)
   Destination:    FD1S3IX    CD             \u2/cnt_p_16__i0  (to clk_c +)

   Delay:                   8.593ns  (28.1% logic, 71.9% route), 5 logic levels.

 Constraint Details:

      8.593ns data_path \u2/cnt_p_16__i31 to \u2/cnt_p_16__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.247ns

 Path Details: \u2/cnt_p_16__i31 to \u2/cnt_p_16__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u2/cnt_p_16__i31 (from clk_c)
Route         3   e 1.315                                  \u2/cnt_p[31]
LUT4        ---     0.493              C to Z              \u2/i11_4_lut_adj_1
Route         1   e 0.941                                  \u2/n26_adj_79
LUT4        ---     0.493              B to Z              \u2/i13_4_lut
Route         1   e 0.941                                  \u2/n28_adj_78
LUT4        ---     0.493              B to Z              \u2/i174_4_lut
Route         1   e 0.941                                  \u2/n291
LUT4        ---     0.493              A to Z              \u2/i175_4_lut
Route        32   e 2.039                                  \u2/n107
                  --------
                    8.593  (28.1% logic, 71.9% route), 5 logic levels.


Passed:  The following path meets requirements by 991.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u2/cnt_p_16__i31  (from clk_c +)
   Destination:    FD1S3IX    CD             \u2/cnt_p_16__i30  (to clk_c +)

   Delay:                   8.593ns  (28.1% logic, 71.9% route), 5 logic levels.

 Constraint Details:

      8.593ns data_path \u2/cnt_p_16__i31 to \u2/cnt_p_16__i30 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.247ns

 Path Details: \u2/cnt_p_16__i31 to \u2/cnt_p_16__i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u2/cnt_p_16__i31 (from clk_c)
Route         3   e 1.315                                  \u2/cnt_p[31]
LUT4        ---     0.493              C to Z              \u2/i11_4_lut_adj_1
Route         1   e 0.941                                  \u2/n26_adj_79
LUT4        ---     0.493              B to Z              \u2/i13_4_lut
Route         1   e 0.941                                  \u2/n28_adj_78
LUT4        ---     0.493              B to Z              \u2/i174_4_lut
Route         1   e 0.941                                  \u2/n291
LUT4        ---     0.493              A to Z              \u2/i175_4_lut
Route        32   e 2.039                                  \u2/n107
                  --------
                    8.593  (28.1% logic, 71.9% route), 5 logic levels.

Report: 8.753 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk1h]                   |  1000.000 ns|     1.802 ns|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     8.753 ns|     5  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1600 paths, 115 nets, and 242 connections (96.4% coverage)


Peak memory: 59457536 bytes, TRCE: 1085440 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
