# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../project/final_project_simulate.vhd"
vhdl xil_defaultlib  "../../../../../project/display_tb.vhd"

# Do not sort compile order
nosort
