Using HLS to create a Verilog core for moving average filter
For further description refer to this book

Ehgu Proposal: An experiment towards an efficient HW design ecosystem
by Thrivikraman Murali

https://www.amazon.com/dp/B07TZGPKC8

If you would like designs, models like these contact@valsid.in


