
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.37

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: data_out[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v direction (in)
                                         direction (net)
                  0.00    0.00    0.20 v _176_/A (BUF_X4)
     9   13.78    0.01    0.02    0.22 v _176_/Z (BUF_X4)
                                         _099_ (net)
                  0.01    0.00    0.22 v _288_/A1 (NAND2_X1)
     1    1.68    0.01    0.01    0.24 ^ _288_/ZN (NAND2_X1)
                                         _057_ (net)
                  0.01    0.00    0.24 ^ _289_/B2 (AOI21_X1)
     1    0.00    0.00    0.01    0.25 v _289_/ZN (AOI21_X1)
                                         data_out[6] (net)
                  0.00    0.00    0.25 v data_out[6] (out)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rotate_amount[0] (input port clocked by core_clock)
Endpoint: data_out[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ rotate_amount[0] (in)
                                         rotate_amount[0] (net)
                  0.00    0.00    0.20 ^ _154_/A (BUF_X4)
     5   15.33    0.01    0.02    0.22 ^ _154_/Z (BUF_X4)
                                         _077_ (net)
                  0.01    0.00    0.22 ^ _164_/A (BUF_X8)
    10   20.28    0.01    0.02    0.25 ^ _164_/Z (BUF_X8)
                                         _087_ (net)
                  0.01    0.00    0.25 ^ _234_/S (MUX2_X1)
     2    2.99    0.01    0.06    0.31 v _234_/Z (MUX2_X1)
                                         _006_ (net)
                  0.01    0.00    0.31 v _270_/A3 (NAND3_X1)
     1    1.66    0.01    0.02    0.33 ^ _270_/ZN (NAND3_X1)
                                         _040_ (net)
                  0.01    0.00    0.33 ^ _271_/A2 (NAND2_X1)
     1    1.55    0.01    0.01    0.34 v _271_/ZN (NAND2_X1)
                                         _041_ (net)
                  0.01    0.00    0.34 v _272_/B3 (OAI33_X1)
     1    1.65    0.06    0.08    0.42 ^ _272_/ZN (OAI33_X1)
                                         _042_ (net)
                  0.06    0.00    0.42 ^ _273_/A2 (NOR2_X1)
     1    0.00    0.01    0.01    0.43 v _273_/ZN (NOR2_X1)
                                         data_out[5] (net)
                  0.01    0.00    0.43 v data_out[5] (out)
                                  0.43   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rotate_amount[0] (input port clocked by core_clock)
Endpoint: data_out[5] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ rotate_amount[0] (in)
                                         rotate_amount[0] (net)
                  0.00    0.00    0.20 ^ _154_/A (BUF_X4)
     5   15.33    0.01    0.02    0.22 ^ _154_/Z (BUF_X4)
                                         _077_ (net)
                  0.01    0.00    0.22 ^ _164_/A (BUF_X8)
    10   20.28    0.01    0.02    0.25 ^ _164_/Z (BUF_X8)
                                         _087_ (net)
                  0.01    0.00    0.25 ^ _234_/S (MUX2_X1)
     2    2.99    0.01    0.06    0.31 v _234_/Z (MUX2_X1)
                                         _006_ (net)
                  0.01    0.00    0.31 v _270_/A3 (NAND3_X1)
     1    1.66    0.01    0.02    0.33 ^ _270_/ZN (NAND3_X1)
                                         _040_ (net)
                  0.01    0.00    0.33 ^ _271_/A2 (NAND2_X1)
     1    1.55    0.01    0.01    0.34 v _271_/ZN (NAND2_X1)
                                         _041_ (net)
                  0.01    0.00    0.34 v _272_/B3 (OAI33_X1)
     1    1.65    0.06    0.08    0.42 ^ _272_/ZN (OAI33_X1)
                                         _042_ (net)
                  0.06    0.00    0.42 ^ _273_/A2 (NOR2_X1)
     1    0.00    0.01    0.01    0.43 v _273_/ZN (NOR2_X1)
                                         data_out[5] (net)
                  0.01    0.00    0.43 v data_out[5] (out)
                                  0.43   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          5.85e-05   4.53e-05   5.09e-06   1.09e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.85e-05   4.53e-05   5.09e-06   1.09e-04 100.0%
                          53.7%      41.6%       4.7%
