Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/verilog/wb_async_reg.v" into library work
Parsing module <wb_async_reg>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2097: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2098: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2099: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2100: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2101: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2102: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2103: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2104: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2105: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2106: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2107: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2108: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2109: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2110: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2111: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2979: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2980: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2981: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2982: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2983: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2984: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2985: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2986: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2987: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2988: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2989: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2990: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2991: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2992: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2993: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3765: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3790: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3815: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3974: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3975: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3976: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3977: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3978: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3979: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3980: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3981: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3982: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3983: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4492: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4517: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4542: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4701: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4702: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4703: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4704: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4705: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4706: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4707: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4708: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4709: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4710: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16028: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16029: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16030: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16031: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16032: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16033: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16034: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16035: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16036: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16037: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16038: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16039: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16040: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16041: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16042: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17066: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17067: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17068: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17069: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17070: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17071: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17072: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17073: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17074: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17075: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17076: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17077: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17078: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17079: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17080: Constant value is truncated to fit in <12> bits.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" into library work
Parsing entity <fx2_jpeg_streamer>.
Parsing architecture <rtl> of entity <fx2_jpeg_streamer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23673: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23778: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23787: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23843: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23884: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23990: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24021: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24049: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24080: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24108: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24139: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24167: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24198: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24226: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24257: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24285: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24316: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24344: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24375: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24403: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24434: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24462: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24493: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24521: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24552: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24580: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24611: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24639: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24670: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24698: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24729: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24757: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24788: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24816: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24847: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24875: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24906: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24934: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24960: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25161: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25213: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25232: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25251: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25275: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25300: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25319: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25338: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25362: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25387: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25406: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25425: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25449: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25569: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25621: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25640: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25659: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25683: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25708: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25727: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25746: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25770: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25795: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25814: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25833: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25857: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26027: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26047: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26114: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26146: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26183: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26215: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26252: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26284: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26452: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26483: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26515: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26552: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26584: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26621: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26653: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26835: Port wbm_rty_o is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 76: Using initial value of hdmi2usbsoc_hdmi2usbsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 120: Using initial value of hdmi2usbsoc_hdmi2usbsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 133: Using initial value of hdmi2usbsoc_hdmi2usbsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 152: Using initial value of hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 169: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 170: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 206: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 207: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 221: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 254: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 270: Using initial value of hdmi2usbsoc_hdmi2usbsoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 282: Using initial value of hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 310: Using initial value of hdmi2usbsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 314: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 321: Using initial value of hdmi2usbsoc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 356: Using initial value of hdmi2usbsoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 559: Using initial value of hdmi2usbsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 575: Using initial value of hdmi2usbsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 683: Using initial value of hdmi2usbsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 684: Using initial value of hdmi2usbsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 713: Using initial value of hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 714: Using initial value of hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 730: Using initial value of hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 774: Using initial value of hdmi2usbsoc_sdram_bankmachine0_precharge_allowed since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 797: Using initial value of hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 798: Using initial value of hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 814: Using initial value of hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 858: Using initial value of hdmi2usbsoc_sdram_bankmachine1_precharge_allowed since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 881: Using initial value of hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 882: Using initial value of hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 898: Using initial value of hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 942: Using initial value of hdmi2usbsoc_sdram_bankmachine2_precharge_allowed since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 965: Using initial value of hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 966: Using initial value of hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 982: Using initial value of hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1026: Using initial value of hdmi2usbsoc_sdram_bankmachine3_precharge_allowed since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1049: Using initial value of hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1050: Using initial value of hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1066: Using initial value of hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1110: Using initial value of hdmi2usbsoc_sdram_bankmachine4_precharge_allowed since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1133: Using initial value of hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1134: Using initial value of hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1150: Using initial value of hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1194: Using initial value of hdmi2usbsoc_sdram_bankmachine5_precharge_allowed since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1217: Using initial value of hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1218: Using initial value of hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1234: Using initial value of hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1278: Using initial value of hdmi2usbsoc_sdram_bankmachine6_precharge_allowed since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1301: Using initial value of hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1302: Using initial value of hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1318: Using initial value of hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1362: Using initial value of hdmi2usbsoc_sdram_bankmachine7_precharge_allowed since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1365: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1366: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1367: Using initial value of hdmi2usbsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1385: Using initial value of hdmi2usbsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1386: Using initial value of hdmi2usbsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1401: Using initial value of hdmi2usbsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1402: Using initial value of hdmi2usbsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1405: Using initial value of hdmi2usbsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1406: Using initial value of hdmi2usbsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1407: Using initial value of hdmi2usbsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1408: Using initial value of hdmi2usbsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1410: Using initial value of hdmi2usbsoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1412: Using initial value of hdmi2usbsoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1430: Using initial value of hdmi2usbsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1433: Using initial value of hdmi2usbsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1547: Using initial value of hdmi2usbsoc_hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1550: Using initial value of hdmi2usbsoc_hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1557: Using initial value of hdmi_in0_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1573: Using initial value of hdmi2usbsoc_hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1578: Using initial value of hdmi2usbsoc_hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1664: Using initial value of hdmi2usbsoc_hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1693: Using initial value of hdmi2usbsoc_hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1698: Using initial value of hdmi2usbsoc_hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1784: Using initial value of hdmi2usbsoc_hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1813: Using initial value of hdmi2usbsoc_hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1818: Using initial value of hdmi2usbsoc_hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1904: Using initial value of hdmi2usbsoc_hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2055: Using initial value of hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2056: Using initial value of hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2212: Using initial value of hdmi2usbsoc_hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2213: Using initial value of hdmi2usbsoc_hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2341: Using initial value of hdmi2usbsoc_hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2342: Using initial value of hdmi2usbsoc_hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2356: Using initial value of hdmi2usbsoc_hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2429: Using initial value of hdmi2usbsoc_hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2432: Using initial value of hdmi2usbsoc_hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2439: Using initial value of hdmi_in1_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2455: Using initial value of hdmi2usbsoc_hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2460: Using initial value of hdmi2usbsoc_hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2546: Using initial value of hdmi2usbsoc_hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2575: Using initial value of hdmi2usbsoc_hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2580: Using initial value of hdmi2usbsoc_hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2666: Using initial value of hdmi2usbsoc_hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2695: Using initial value of hdmi2usbsoc_hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2700: Using initial value of hdmi2usbsoc_hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2786: Using initial value of hdmi2usbsoc_hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2937: Using initial value of hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2938: Using initial value of hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3094: Using initial value of hdmi2usbsoc_hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3095: Using initial value of hdmi2usbsoc_hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3223: Using initial value of hdmi2usbsoc_hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3224: Using initial value of hdmi2usbsoc_hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3238: Using initial value of hdmi2usbsoc_hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3261: Using initial value of hdmi2usbsoc_litedramnativeport2_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3262: Using initial value of hdmi2usbsoc_litedramnativeport2_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3265: Using initial value of hdmi2usbsoc_litedramnativeport2_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3266: Using initial value of hdmi2usbsoc_litedramnativeport2_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3270: Using initial value of hdmi2usbsoc_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3271: Using initial value of hdmi2usbsoc_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3272: Using initial value of hdmi2usbsoc_litedramnativeport0_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3369: Using initial value of hdmi2usbsoc_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3370: Using initial value of hdmi2usbsoc_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3375: Using initial value of hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3376: Using initial value of hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3390: Using initial value of hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3465: Using initial value of hdmi2usbsoc_hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3483: Using initial value of hdmi2usbsoc_hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3484: Using initial value of hdmi2usbsoc_hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3651: Using initial value of hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3698: Using initial value of hdmi2usbsoc_hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3701: Using initial value of hdmi2usbsoc_hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3716: Using initial value of hdmi2usbsoc_hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3719: Using initial value of hdmi2usbsoc_hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3835: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3836: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3842: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3843: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3857: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3875: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3876: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3890: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3908: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3909: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3923: Using initial value of hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4033: Using initial value of hdmi2usbsoc_litedramnativeport3_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4034: Using initial value of hdmi2usbsoc_litedramnativeport3_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4037: Using initial value of hdmi2usbsoc_litedramnativeport3_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4038: Using initial value of hdmi2usbsoc_litedramnativeport3_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4042: Using initial value of hdmi2usbsoc_litedramnativeport2_cmd_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4043: Using initial value of hdmi2usbsoc_litedramnativeport2_cmd_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4044: Using initial value of hdmi2usbsoc_litedramnativeport2_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4141: Using initial value of hdmi2usbsoc_litedramnativeport3_rdata_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4142: Using initial value of hdmi2usbsoc_litedramnativeport3_rdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4147: Using initial value of hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4148: Using initial value of hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4162: Using initial value of hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4237: Using initial value of hdmi2usbsoc_hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4255: Using initial value of hdmi2usbsoc_hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4256: Using initial value of hdmi2usbsoc_hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4423: Using initial value of hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4562: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4563: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4569: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4570: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4584: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4602: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4603: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4617: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4635: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4636: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4650: Using initial value of hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4758: Using initial value of encoder_port_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4759: Using initial value of encoder_port_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4762: Using initial value of encoder_port_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4763: Using initial value of encoder_port_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4822: Using initial value of encoder_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4853: Using initial value of encoder_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4927: Using initial value of encoderbuffer_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4983: Using initial value of encoder_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4984: Using initial value of encoder_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4998: Using initial value of encoder_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5016: Using initial value of encoder_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5017: Using initial value of encoder_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5031: Using initial value of encoder_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5049: Using initial value of encoder_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5050: Using initial value of encoder_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5064: Using initial value of encoder_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5082: Using initial value of encoder_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5094: Using initial value of encoder_output_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5095: Using initial value of encoder_output_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5111: Using initial value of encoder_output_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5246: Using initial value of controllerinjector_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5247: Using initial value of controllerinjector_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5248: Using initial value of controllerinjector_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5249: Using initial value of controllerinjector_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5250: Using initial value of controllerinjector_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5251: Using initial value of controllerinjector_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5252: Using initial value of controllerinjector_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5253: Using initial value of controllerinjector_locked7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5254: Using initial value of controllerinjector_locked8 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5255: Using initial value of controllerinjector_locked9 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5256: Using initial value of controllerinjector_locked10 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5257: Using initial value of controllerinjector_locked11 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5258: Using initial value of controllerinjector_locked12 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5259: Using initial value of controllerinjector_locked13 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5260: Using initial value of controllerinjector_locked14 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5261: Using initial value of controllerinjector_locked15 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5262: Using initial value of controllerinjector_locked16 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5263: Using initial value of controllerinjector_locked17 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5264: Using initial value of controllerinjector_locked18 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5265: Using initial value of controllerinjector_locked19 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5266: Using initial value of controllerinjector_locked20 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5267: Using initial value of controllerinjector_locked21 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5268: Using initial value of controllerinjector_locked22 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5269: Using initial value of controllerinjector_locked23 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5270: Using initial value of controllerinjector_locked24 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5271: Using initial value of controllerinjector_locked25 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5272: Using initial value of controllerinjector_locked26 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5273: Using initial value of controllerinjector_locked27 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5274: Using initial value of controllerinjector_locked28 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5275: Using initial value of controllerinjector_locked29 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5276: Using initial value of controllerinjector_locked30 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5277: Using initial value of controllerinjector_locked31 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5278: Using initial value of controllerinjector_locked32 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5279: Using initial value of controllerinjector_locked33 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5280: Using initial value of controllerinjector_locked34 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5281: Using initial value of controllerinjector_locked35 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5282: Using initial value of controllerinjector_locked36 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5283: Using initial value of controllerinjector_locked37 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5284: Using initial value of controllerinjector_locked38 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5285: Using initial value of controllerinjector_locked39 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5286: Using initial value of controllerinjector_locked40 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5287: Using initial value of controllerinjector_locked41 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5288: Using initial value of controllerinjector_locked42 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5289: Using initial value of controllerinjector_locked43 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5290: Using initial value of controllerinjector_locked44 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5291: Using initial value of controllerinjector_locked45 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5292: Using initial value of controllerinjector_locked46 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5293: Using initial value of controllerinjector_locked47 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23714: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6825: Assignment to encoderbuffer_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6826: Assignment to encoderbuffer_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6867: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6868: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6872: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6940: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6941: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7005: Assignment to hdmi2usbsoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7006: Assignment to hdmi2usbsoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7009: Assignment to hdmi2usbsoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7010: Assignment to hdmi2usbsoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7066: Assignment to hdmi2usbsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7081: Assignment to hdmi2usbsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7383: Assignment to hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7384: Assignment to hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7385: Assignment to hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7542: Assignment to hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7543: Assignment to hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7544: Assignment to hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7701: Assignment to hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7702: Assignment to hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7703: Assignment to hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7860: Assignment to hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7861: Assignment to hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7862: Assignment to hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8019: Assignment to hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8020: Assignment to hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8021: Assignment to hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8178: Assignment to hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8179: Assignment to hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8180: Assignment to hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8337: Assignment to hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8338: Assignment to hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8339: Assignment to hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8496: Assignment to hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8497: Assignment to hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8498: Assignment to hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8592: Assignment to hdmi2usbsoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8593: Assignment to hdmi2usbsoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8631: Assignment to hdmi2usbsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8668: Assignment to hdmi2usbsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8901: Assignment to hdmi2usbsoc_litedramnativeport2_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8902: Assignment to hdmi2usbsoc_litedramnativeport3_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8903: Assignment to encoder_port_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8905: Assignment to hdmi2usbsoc_litedramnativeport0_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8906: Assignment to hdmi2usbsoc_litedramnativeport1_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8945: Assignment to hdmi2usbsoc_litedramnativeport0_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8946: Assignment to hdmi2usbsoc_litedramnativeport1_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8999: Assignment to hdmi2usbsoc_litedramnativeport2_cmd_first0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9000: Assignment to hdmi2usbsoc_litedramnativeport2_cmd_last0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9043: Assignment to hdmi2usbsoc_litedramnativeport2_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9109: Assignment to hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9115: Assignment to hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9116: Assignment to hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9137: Assignment to hdmi2usbsoc_litedramnativeportconverter0_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9152: Assignment to hdmi2usbsoc_litedramnativeportconverter0_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9153: Assignment to hdmi2usbsoc_litedramnativeportconverter0_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9184: Assignment to hdmi2usbsoc_litedramnativeportconverter0_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9234: Assignment to hdmi2usbsoc_litedramnativeport3_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9235: Assignment to hdmi2usbsoc_litedramnativeport3_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9278: Assignment to hdmi2usbsoc_litedramnativeport3_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9344: Assignment to hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9350: Assignment to hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9351: Assignment to hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9372: Assignment to hdmi2usbsoc_litedramnativeportconverter1_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9387: Assignment to hdmi2usbsoc_litedramnativeportconverter1_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9388: Assignment to hdmi2usbsoc_litedramnativeportconverter1_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9419: Assignment to hdmi2usbsoc_litedramnativeportconverter1_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9473: Assignment to encoder_port_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9513: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9514: Assignment to hdmi2usbsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9581: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9585: Assignment to hdmi2usbsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9661: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9662: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9665: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9666: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9678: Assignment to hdmi2usbsoc_hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9679: Assignment to hdmi2usbsoc_hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9683: Assignment to hdmi2usbsoc_hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9685: Assignment to hdmi2usbsoc_hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9972: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10000: Assignment to hdmi2usbsoc_hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10006: Assignment to hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10008: Assignment to hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10021: Assignment to hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10022: Assignment to hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10023: Assignment to hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10077: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10087: Assignment to hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10098: Assignment to hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10146: Assignment to hdmi2usbsoc_hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10147: Assignment to hdmi2usbsoc_hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10236: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10237: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10240: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10241: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10253: Assignment to hdmi2usbsoc_hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10254: Assignment to hdmi2usbsoc_hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10258: Assignment to hdmi2usbsoc_hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10260: Assignment to hdmi2usbsoc_hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10547: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10575: Assignment to hdmi2usbsoc_hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10581: Assignment to hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10583: Assignment to hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10596: Assignment to hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10597: Assignment to hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10598: Assignment to hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10652: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10662: Assignment to hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10673: Assignment to hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10721: Assignment to hdmi2usbsoc_hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10722: Assignment to hdmi2usbsoc_hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10847: Assignment to hdmi2usbsoc_hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10848: Assignment to hdmi2usbsoc_hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10861: Assignment to hdmi2usbsoc_hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10929: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10930: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10934: Assignment to hdmi2usbsoc_hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10935: Assignment to hdmi2usbsoc_hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10937: Assignment to hdmi2usbsoc_litedramnativeport1_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10967: Assignment to hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10984: Assignment to hdmi2usbsoc_hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11017: Assignment to hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11019: Assignment to hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11020: Assignment to hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11085: Assignment to hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11086: Assignment to hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11112: Assignment to hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11113: Assignment to hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11139: Assignment to hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11140: Assignment to hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11161: Assignment to hdmi2usbsoc_hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11245: Assignment to hdmi2usbsoc_hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11246: Assignment to hdmi2usbsoc_hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11259: Assignment to hdmi2usbsoc_hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11327: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11328: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11332: Assignment to hdmi2usbsoc_hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11333: Assignment to hdmi2usbsoc_hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11335: Assignment to hdmi2usbsoc_litedramnativeport3_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11365: Assignment to hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11382: Assignment to hdmi2usbsoc_hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11415: Assignment to hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11417: Assignment to hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11418: Assignment to hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11478: Assignment to hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11479: Assignment to hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11505: Assignment to hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11506: Assignment to hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11532: Assignment to hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11533: Assignment to hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11554: Assignment to hdmi2usbsoc_hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11574: Result of 28-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11812: Assignment to encoder_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11813: Assignment to encoder_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11862: Assignment to encoder_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11863: Assignment to encoder_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11889: Assignment to encoder_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11890: Assignment to encoder_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11916: Assignment to encoder_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11917: Assignment to encoder_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11937: Assignment to encoder_output_fifo_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11978: Assignment to encoder_streamer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11979: Assignment to encoder_streamer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12015: Assignment to hdmi2usbsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12016: Assignment to hdmi2usbsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12020: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12047: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12048: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12050: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12051: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12052: Assignment to hdmi2usbsoc_hdmi2usbsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12058: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12059: Assignment to hdmi2usbsoc_hdmi2usbsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12062: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12065: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12066: Assignment to hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12068: Assignment to hdmi2usbsoc_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12069: Assignment to hdmi2usbsoc_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12071: Assignment to hdmi2usbsoc_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12072: Assignment to hdmi2usbsoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12073: Assignment to hdmi2usbsoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12086: Assignment to encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12087: Assignment to encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12110: Assignment to hdmi2usbsoc_hdmi2usbsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12120: Assignment to hdmi2usbsoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12121: Assignment to hdmi2usbsoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12122: Assignment to hdmi2usbsoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12123: Assignment to hdmi2usbsoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12124: Assignment to hdmi2usbsoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12125: Assignment to hdmi2usbsoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12126: Assignment to hdmi2usbsoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12127: Assignment to hdmi2usbsoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12128: Assignment to hdmi2usbsoc_hdmi2usbsoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12156: Assignment to hdmi2usbsoc_csrbank1_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12157: Assignment to hdmi2usbsoc_csrbank1_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12181: Assignment to hdmi2usbsoc_csrbank2_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12182: Assignment to hdmi2usbsoc_csrbank2_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12187: Assignment to hdmi2usbsoc_csrbank2_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12188: Assignment to hdmi2usbsoc_csrbank2_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12191: Assignment to hdmi2usbsoc_csrbank2_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12192: Assignment to hdmi2usbsoc_csrbank2_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12193: Assignment to hdmi2usbsoc_csrbank2_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12194: Assignment to hdmi2usbsoc_csrbank2_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12199: Assignment to hdmi2usbsoc_hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12201: Assignment to hdmi2usbsoc_hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12203: Assignment to hdmi2usbsoc_csrbank2_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12204: Assignment to hdmi2usbsoc_csrbank2_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12207: Assignment to hdmi2usbsoc_csrbank2_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12208: Assignment to hdmi2usbsoc_csrbank2_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12209: Assignment to hdmi2usbsoc_csrbank2_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12210: Assignment to hdmi2usbsoc_csrbank2_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12211: Assignment to hdmi2usbsoc_hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12213: Assignment to hdmi2usbsoc_csrbank2_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12214: Assignment to hdmi2usbsoc_csrbank2_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12215: Assignment to hdmi2usbsoc_csrbank2_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12216: Assignment to hdmi2usbsoc_csrbank2_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12217: Assignment to hdmi2usbsoc_hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12219: Assignment to hdmi2usbsoc_csrbank2_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12220: Assignment to hdmi2usbsoc_csrbank2_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12221: Assignment to hdmi2usbsoc_csrbank2_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12222: Assignment to hdmi2usbsoc_csrbank2_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12223: Assignment to hdmi2usbsoc_csrbank2_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12224: Assignment to hdmi2usbsoc_csrbank2_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12227: Assignment to hdmi2usbsoc_csrbank2_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12228: Assignment to hdmi2usbsoc_csrbank2_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12229: Assignment to hdmi2usbsoc_csrbank2_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12230: Assignment to hdmi2usbsoc_csrbank2_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12231: Assignment to hdmi2usbsoc_hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12233: Assignment to hdmi2usbsoc_csrbank2_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12234: Assignment to hdmi2usbsoc_csrbank2_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12235: Assignment to hdmi2usbsoc_csrbank2_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12236: Assignment to hdmi2usbsoc_csrbank2_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12237: Assignment to hdmi2usbsoc_hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12239: Assignment to hdmi2usbsoc_csrbank2_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12240: Assignment to hdmi2usbsoc_csrbank2_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12241: Assignment to hdmi2usbsoc_csrbank2_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12242: Assignment to hdmi2usbsoc_csrbank2_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12243: Assignment to hdmi2usbsoc_csrbank2_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12244: Assignment to hdmi2usbsoc_csrbank2_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12247: Assignment to hdmi2usbsoc_csrbank2_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12248: Assignment to hdmi2usbsoc_csrbank2_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12249: Assignment to hdmi2usbsoc_csrbank2_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12250: Assignment to hdmi2usbsoc_csrbank2_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12251: Assignment to hdmi2usbsoc_hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12253: Assignment to hdmi2usbsoc_csrbank2_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12254: Assignment to hdmi2usbsoc_csrbank2_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12255: Assignment to hdmi2usbsoc_csrbank2_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12256: Assignment to hdmi2usbsoc_csrbank2_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12257: Assignment to hdmi2usbsoc_hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12259: Assignment to hdmi2usbsoc_csrbank2_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12260: Assignment to hdmi2usbsoc_csrbank2_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12261: Assignment to hdmi2usbsoc_csrbank2_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12262: Assignment to hdmi2usbsoc_csrbank2_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12263: Assignment to hdmi2usbsoc_csrbank2_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12264: Assignment to hdmi2usbsoc_csrbank2_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12265: Assignment to hdmi2usbsoc_csrbank2_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12266: Assignment to hdmi2usbsoc_csrbank2_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12267: Assignment to hdmi2usbsoc_csrbank2_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12268: Assignment to hdmi2usbsoc_csrbank2_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12269: Assignment to hdmi2usbsoc_csrbank2_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12270: Assignment to hdmi2usbsoc_csrbank2_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12271: Assignment to hdmi2usbsoc_csrbank2_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12272: Assignment to hdmi2usbsoc_csrbank2_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12273: Assignment to hdmi2usbsoc_csrbank2_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12274: Assignment to hdmi2usbsoc_csrbank2_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12275: Assignment to hdmi2usbsoc_hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12305: Assignment to hdmi2usbsoc_hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12306: Assignment to hdmi2usbsoc_hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12312: Assignment to hdmi2usbsoc_hdmi_in0_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12355: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12362: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12369: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12383: Assignment to hdmi2usbsoc_csrbank3_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12384: Assignment to hdmi2usbsoc_csrbank3_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12389: Assignment to hdmi2usbsoc_csrbank3_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12390: Assignment to hdmi2usbsoc_csrbank3_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12393: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12394: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12395: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12396: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12401: Assignment to hdmi2usbsoc_hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12403: Assignment to hdmi2usbsoc_hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12405: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12406: Assignment to hdmi2usbsoc_csrbank3_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12409: Assignment to hdmi2usbsoc_csrbank3_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12410: Assignment to hdmi2usbsoc_csrbank3_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12411: Assignment to hdmi2usbsoc_csrbank3_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12412: Assignment to hdmi2usbsoc_csrbank3_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12413: Assignment to hdmi2usbsoc_hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12415: Assignment to hdmi2usbsoc_csrbank3_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12416: Assignment to hdmi2usbsoc_csrbank3_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12417: Assignment to hdmi2usbsoc_csrbank3_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12418: Assignment to hdmi2usbsoc_csrbank3_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12419: Assignment to hdmi2usbsoc_hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12421: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12422: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12423: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12424: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12425: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12426: Assignment to hdmi2usbsoc_csrbank3_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12429: Assignment to hdmi2usbsoc_csrbank3_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12430: Assignment to hdmi2usbsoc_csrbank3_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12431: Assignment to hdmi2usbsoc_csrbank3_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12432: Assignment to hdmi2usbsoc_csrbank3_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12433: Assignment to hdmi2usbsoc_hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12435: Assignment to hdmi2usbsoc_csrbank3_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12436: Assignment to hdmi2usbsoc_csrbank3_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12437: Assignment to hdmi2usbsoc_csrbank3_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12438: Assignment to hdmi2usbsoc_csrbank3_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12439: Assignment to hdmi2usbsoc_hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12441: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12442: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12443: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12444: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12445: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12446: Assignment to hdmi2usbsoc_csrbank3_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12449: Assignment to hdmi2usbsoc_csrbank3_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12450: Assignment to hdmi2usbsoc_csrbank3_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12451: Assignment to hdmi2usbsoc_csrbank3_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12452: Assignment to hdmi2usbsoc_csrbank3_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12453: Assignment to hdmi2usbsoc_hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12455: Assignment to hdmi2usbsoc_csrbank3_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12456: Assignment to hdmi2usbsoc_csrbank3_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12457: Assignment to hdmi2usbsoc_csrbank3_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12458: Assignment to hdmi2usbsoc_csrbank3_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12459: Assignment to hdmi2usbsoc_hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12461: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12462: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12463: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12464: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12465: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12466: Assignment to hdmi2usbsoc_csrbank3_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12467: Assignment to hdmi2usbsoc_csrbank3_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12468: Assignment to hdmi2usbsoc_csrbank3_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12469: Assignment to hdmi2usbsoc_csrbank3_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12470: Assignment to hdmi2usbsoc_csrbank3_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12471: Assignment to hdmi2usbsoc_csrbank3_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12472: Assignment to hdmi2usbsoc_csrbank3_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12473: Assignment to hdmi2usbsoc_csrbank3_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12474: Assignment to hdmi2usbsoc_csrbank3_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12475: Assignment to hdmi2usbsoc_csrbank3_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12476: Assignment to hdmi2usbsoc_csrbank3_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12477: Assignment to hdmi2usbsoc_hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12507: Assignment to hdmi2usbsoc_hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12508: Assignment to hdmi2usbsoc_hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12514: Assignment to hdmi2usbsoc_hdmi_in1_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12557: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12564: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12571: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12577: Assignment to hdmi2usbsoc_hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12579: Assignment to hdmi2usbsoc_csrbank4_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12580: Assignment to hdmi2usbsoc_csrbank4_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12581: Assignment to hdmi2usbsoc_csrbank4_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12582: Assignment to hdmi2usbsoc_csrbank4_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12583: Assignment to hdmi2usbsoc_csrbank4_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12584: Assignment to hdmi2usbsoc_csrbank4_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12585: Assignment to hdmi2usbsoc_csrbank4_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12586: Assignment to hdmi2usbsoc_csrbank4_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12649: Assignment to hdmi2usbsoc_hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12651: Assignment to hdmi2usbsoc_hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12653: Assignment to hdmi2usbsoc_csrbank4_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12654: Assignment to hdmi2usbsoc_csrbank4_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12659: Assignment to hdmi2usbsoc_csrbank4_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12660: Assignment to hdmi2usbsoc_csrbank4_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12661: Assignment to hdmi2usbsoc_csrbank4_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12662: Assignment to hdmi2usbsoc_csrbank4_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12667: Assignment to hdmi2usbsoc_hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12669: Assignment to hdmi2usbsoc_hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12671: Assignment to hdmi2usbsoc_csrbank4_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12672: Assignment to hdmi2usbsoc_csrbank4_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12715: Assignment to hdmi2usbsoc_hdmi_out0_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12737: Assignment to hdmi2usbsoc_hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12739: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12740: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12741: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12742: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12743: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12744: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12745: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12746: Assignment to hdmi2usbsoc_csrbank5_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12847: Assignment to hdmi2usbsoc_hdmi_out1_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12861: Assignment to hdmi2usbsoc_csrbank6_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12862: Assignment to hdmi2usbsoc_csrbank6_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12863: Assignment to hdmi2usbsoc_csrbank6_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12864: Assignment to hdmi2usbsoc_csrbank6_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12865: Assignment to hdmi2usbsoc_csrbank6_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12866: Assignment to hdmi2usbsoc_csrbank6_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12867: Assignment to hdmi2usbsoc_csrbank6_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12868: Assignment to hdmi2usbsoc_csrbank6_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12869: Assignment to hdmi2usbsoc_csrbank6_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12870: Assignment to hdmi2usbsoc_csrbank6_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12871: Assignment to hdmi2usbsoc_csrbank6_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12872: Assignment to hdmi2usbsoc_csrbank6_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12873: Assignment to hdmi2usbsoc_csrbank6_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12874: Assignment to hdmi2usbsoc_csrbank6_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12875: Assignment to hdmi2usbsoc_csrbank6_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12876: Assignment to hdmi2usbsoc_csrbank6_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12877: Assignment to hdmi2usbsoc_csrbank6_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12878: Assignment to hdmi2usbsoc_csrbank6_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12879: Assignment to hdmi2usbsoc_csrbank6_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12880: Assignment to hdmi2usbsoc_csrbank6_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12881: Assignment to hdmi2usbsoc_csrbank6_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12882: Assignment to hdmi2usbsoc_csrbank6_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12883: Assignment to hdmi2usbsoc_csrbank6_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12884: Assignment to hdmi2usbsoc_csrbank6_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12885: Assignment to hdmi2usbsoc_csrbank6_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12886: Assignment to hdmi2usbsoc_csrbank6_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12887: Assignment to hdmi2usbsoc_csrbank6_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12888: Assignment to hdmi2usbsoc_csrbank6_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12889: Assignment to hdmi2usbsoc_csrbank6_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12890: Assignment to hdmi2usbsoc_csrbank6_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12891: Assignment to hdmi2usbsoc_csrbank6_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12892: Assignment to hdmi2usbsoc_csrbank6_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12893: Assignment to hdmi2usbsoc_csrbank6_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12894: Assignment to hdmi2usbsoc_csrbank6_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12895: Assignment to hdmi2usbsoc_csrbank6_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12896: Assignment to hdmi2usbsoc_csrbank6_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12897: Assignment to hdmi2usbsoc_csrbank6_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12898: Assignment to hdmi2usbsoc_csrbank6_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12899: Assignment to hdmi2usbsoc_csrbank6_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12900: Assignment to hdmi2usbsoc_csrbank6_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12901: Assignment to hdmi2usbsoc_csrbank6_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12902: Assignment to hdmi2usbsoc_csrbank6_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12903: Assignment to hdmi2usbsoc_csrbank6_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12904: Assignment to hdmi2usbsoc_csrbank6_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12905: Assignment to hdmi2usbsoc_csrbank6_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12906: Assignment to hdmi2usbsoc_csrbank6_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12907: Assignment to hdmi2usbsoc_csrbank6_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12908: Assignment to hdmi2usbsoc_csrbank6_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12909: Assignment to hdmi2usbsoc_csrbank6_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12910: Assignment to hdmi2usbsoc_csrbank6_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12911: Assignment to hdmi2usbsoc_csrbank6_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12912: Assignment to hdmi2usbsoc_csrbank6_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12913: Assignment to hdmi2usbsoc_csrbank6_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12914: Assignment to hdmi2usbsoc_csrbank6_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12915: Assignment to hdmi2usbsoc_csrbank6_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12916: Assignment to hdmi2usbsoc_csrbank6_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12917: Assignment to hdmi2usbsoc_csrbank6_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12918: Assignment to hdmi2usbsoc_csrbank6_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12919: Assignment to hdmi2usbsoc_csrbank6_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12920: Assignment to hdmi2usbsoc_csrbank6_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12921: Assignment to hdmi2usbsoc_csrbank6_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12922: Assignment to hdmi2usbsoc_csrbank6_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12923: Assignment to hdmi2usbsoc_csrbank6_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12924: Assignment to hdmi2usbsoc_csrbank6_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12925: Assignment to hdmi2usbsoc_csrbank6_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12926: Assignment to hdmi2usbsoc_csrbank6_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12927: Assignment to hdmi2usbsoc_csrbank6_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12928: Assignment to hdmi2usbsoc_csrbank6_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12929: Assignment to hdmi2usbsoc_csrbank6_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12930: Assignment to hdmi2usbsoc_csrbank6_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12931: Assignment to hdmi2usbsoc_csrbank6_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12932: Assignment to hdmi2usbsoc_csrbank6_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12933: Assignment to hdmi2usbsoc_csrbank6_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12934: Assignment to hdmi2usbsoc_csrbank6_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12935: Assignment to hdmi2usbsoc_csrbank6_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12936: Assignment to hdmi2usbsoc_csrbank6_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12937: Assignment to hdmi2usbsoc_csrbank6_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12938: Assignment to hdmi2usbsoc_csrbank6_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12939: Assignment to hdmi2usbsoc_csrbank6_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12940: Assignment to hdmi2usbsoc_csrbank6_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12941: Assignment to hdmi2usbsoc_csrbank6_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12942: Assignment to hdmi2usbsoc_csrbank6_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12943: Assignment to hdmi2usbsoc_csrbank6_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12944: Assignment to hdmi2usbsoc_csrbank6_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12945: Assignment to hdmi2usbsoc_csrbank6_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12946: Assignment to hdmi2usbsoc_csrbank6_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12947: Assignment to hdmi2usbsoc_csrbank6_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12948: Assignment to hdmi2usbsoc_csrbank6_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12998: Assignment to hdmi2usbsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13014: Assignment to hdmi2usbsoc_csrbank7_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13015: Assignment to hdmi2usbsoc_csrbank7_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13016: Assignment to hdmi2usbsoc_csrbank7_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13017: Assignment to hdmi2usbsoc_csrbank7_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13018: Assignment to hdmi2usbsoc_csrbank7_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13019: Assignment to hdmi2usbsoc_csrbank7_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13020: Assignment to hdmi2usbsoc_csrbank7_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13021: Assignment to hdmi2usbsoc_csrbank7_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13024: Assignment to hdmi2usbsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13040: Assignment to hdmi2usbsoc_csrbank7_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13041: Assignment to hdmi2usbsoc_csrbank7_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13042: Assignment to hdmi2usbsoc_csrbank7_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13043: Assignment to hdmi2usbsoc_csrbank7_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13044: Assignment to hdmi2usbsoc_csrbank7_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13045: Assignment to hdmi2usbsoc_csrbank7_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13046: Assignment to hdmi2usbsoc_csrbank7_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13047: Assignment to hdmi2usbsoc_csrbank7_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13048: Assignment to hdmi2usbsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13050: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13051: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13052: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13053: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13054: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13055: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13056: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13057: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13058: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13059: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13060: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13061: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13062: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13063: Assignment to hdmi2usbsoc_csrbank7_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13108: Assignment to hdmi2usbsoc_csrbank8_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13109: Assignment to hdmi2usbsoc_csrbank8_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13136: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13138: Assignment to hdmi2usbsoc_csrbank9_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13139: Assignment to hdmi2usbsoc_csrbank9_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13140: Assignment to hdmi2usbsoc_csrbank9_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13141: Assignment to hdmi2usbsoc_csrbank9_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13142: Assignment to hdmi2usbsoc_csrbank9_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13143: Assignment to hdmi2usbsoc_csrbank9_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13144: Assignment to hdmi2usbsoc_csrbank9_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13145: Assignment to hdmi2usbsoc_csrbank9_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13146: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13147: Assignment to hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13173: Assignment to hdmi2usbsoc_csrbank10_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13174: Assignment to hdmi2usbsoc_csrbank10_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13175: Assignment to hdmi2usbsoc_csrbank10_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13176: Assignment to hdmi2usbsoc_csrbank10_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13177: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13178: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13230: Assignment to hdmi2usbsoc_interface2_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13245: Assignment to hdmi2usbsoc_interface2_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15024: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15024: Assignment to xilinxmultiregimpl12 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15038: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15038: Assignment to xilinxmultiregimpl25 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15052: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15052: Assignment to xilinxmultiregimpl38 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15079: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15079: Assignment to xilinxmultiregimpl62 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15093: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15093: Assignment to xilinxmultiregimpl75 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15107: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15107: Assignment to xilinxmultiregimpl88 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15142: Assignment to encoder_fdct_data_d5 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15364: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15464: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15564: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15817: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15833: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15842: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15851: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15308: Assignment to hdmi2usbsoc_hdmi_in0_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16335: Assignment to hdmi2usbsoc_hdmi_in0_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16402: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16502: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16602: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16855: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16871: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16880: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16889: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16346: Assignment to hdmi2usbsoc_hdmi_in1_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17373: Assignment to hdmi2usbsoc_hdmi_in1_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17634: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17635: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17636: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17643: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17652: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17661: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17384: Assignment to hdmi2usbsoc_hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18093: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18094: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18095: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18102: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18111: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18120: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17843: Assignment to hdmi2usbsoc_hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18344: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18311: Assignment to hdmi2usbsoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18393: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18394: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18550: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18570: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18378: Assignment to controllerinjector_wbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23744: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23758: Assignment to hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23821: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23824: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23833: Assignment to hdmi2usbsoc_crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24997: Assignment to hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25011: Assignment to hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25025: Assignment to hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25039: Assignment to hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25053: Assignment to hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25067: Assignment to hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25081: Assignment to hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25095: Assignment to hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25479: Assignment to hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25493: Assignment to hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25507: Assignment to hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25523: Assignment to hdmi2usbsoc_hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25537: Assignment to hdmi2usbsoc_hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25887: Assignment to hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25901: Assignment to hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25915: Assignment to hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25931: Assignment to hdmi2usbsoc_hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25945: Assignment to hdmi2usbsoc_hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25961: Assignment to hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25977: Assignment to hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25991: Assignment to hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26007: Assignment to hdmi2usbsoc_hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26024: Assignment to hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26332: Assignment to hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26346: Assignment to hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26360: Assignment to hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26376: Assignment to hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26392: Assignment to hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26406: Assignment to hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26422: Assignment to hdmi2usbsoc_hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26439: Assignment to hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26701: Assignment to hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26715: Assignment to hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26729: Assignment to hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26743: Assignment to encoder_reader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26759: Assignment to encoder_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26773: Assignment to encoderbuffer_write_port_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26787: Assignment to encoder_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26801: Assignment to encoder_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26815: Assignment to encoder_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26832: Assignment to encoder_output_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <wb_async_reg>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26836: Size mismatch in connection of port <wbm_adr_i>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26853: Size mismatch in connection of port <wbs_adr_o>. Formal port size is 32-bit while actual signal size is 30-bit.
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 213: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 232: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26863: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26898: Assignment to encoder_streamer_fifo_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module fx2_jpeg_streamer

Elaborating entity <fx2_jpeg_streamer> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 155. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 83: Assignment to packet_sent ignored, since the identifier is never used
Back to verilog to continue elaboration

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26975: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5138: Net <encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <encoder_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <encoder_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <encoder_streamer_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <encoder_streamer_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "KEEP = TRUE" for signal <encoder_clk>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <hdmi2usbsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <usb_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs1>.
WARNING:Xst:647 - Input <hdmi_out0_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fx2_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23675: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23675: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23675: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23675: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23675: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23675: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 26835: Output port <wbm_rty_o> of the instance <wb_async_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 26861: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 26861: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 26861: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 26861: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 26861: Output port <fdct_fifo_dval_o> of the instance <JpegEnc> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 12x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 8x21-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x21-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x21-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 512x67-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 16x66-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x21-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x21-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x21-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x67-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x66-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 4x27-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 16x66-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 4x6-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 2x162-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 4096x18-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x10-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 4x10-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x10-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 4x27-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 16x66-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x6-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 2x162-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4096x18-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x10-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 4x10-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x10-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Found 16x130-bit dual-port RAM <Mram_storage_36> for signal <storage_36>.
    Found 4x130-bit dual-port RAM <Mram_storage_37> for signal <storage_37>.
    Found 16x128-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 4x10-bit dual-port RAM <Mram_storage_38> for signal <storage_38>.
    Found 4x10-bit dual-port RAM <Mram_storage_39> for signal <storage_39>.
    Found 4x10-bit dual-port RAM <Mram_storage_40> for signal <storage_40>.
    Found 1024x10-bit dual-port RAM <Mram_storage_41> for signal <storage_41>.
    Found 4x10-bit dual-port RAM <Mram_storage_42> for signal <storage_42>.
    Register <hdmi2usbsoc_hdmi_in1_frame_vsync_r> equivalent to <hdmi2usbsoc_hdmi_in1_resdetection_vsync_r> has been removed
    Register <hdmi2usbsoc_ddrphy_record1_cke> equivalent to <hdmi2usbsoc_ddrphy_record0_cke> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <hdmi2usbsoc_ddrphy_record1_odt> equivalent to <hdmi2usbsoc_ddrphy_record0_odt> has been removed
    Register <hdmi2usbsoc_hdmi_in0_frame_next_de0> equivalent to <hdmi2usbsoc_hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_hdmi_in0_frame_de_r> equivalent to <hdmi2usbsoc_hdmi_in0_resdetection_de_r> has been removed
    Register <memadr_13> equivalent to <memadr_6> has been removed
    Register <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2usbsoc_hdmi_out1_next_s12> equivalent to <hdmi2usbsoc_hdmi_out1_de_r> has been removed
    Register <hdmi2usbsoc_hdmi_out0_next_s12> equivalent to <hdmi2usbsoc_hdmi_out0_de_r> has been removed
    Register <hdmi2usbsoc_hdmi_in0_frame_vsync_r> equivalent to <hdmi2usbsoc_hdmi_in0_resdetection_vsync_r> has been removed
    Register <hdmi2usbsoc_hdmi_in1_frame_next_de0> equivalent to <hdmi2usbsoc_hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_hdmi_in1_frame_de_r> equivalent to <hdmi2usbsoc_hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Found 3-bit register for signal <encoder_cdc_graycounter1_q>.
    Found 1-bit register for signal <encoderbuffer_write_sel>.
    Found 1-bit register for signal <encoderbuffer_read_sel>.
    Found 3-bit register for signal <encoderbuffer_v_write>.
    Found 3-bit register for signal <encoderbuffer_h_read>.
    Found 3-bit register for signal <encoderbuffer_v_read>.
    Found 1-bit register for signal <encoderbuffer_sink_ready>.
    Found 1-bit register for signal <encoderbuffer_source_valid>.
    Found 24-bit register for signal <encoder_fdct_data_d1>.
    Found 24-bit register for signal <encoder_fdct_data_d2>.
    Found 24-bit register for signal <encoder_fdct_data_d3>.
    Found 24-bit register for signal <encoder_fdct_data_d4>.
    Found 1-bit register for signal <encoder_parity_in>.
    Found 1-bit register for signal <encoder_parity_out>.
    Found 2-bit register for signal <encoder_y_fifo_produce>.
    Found 2-bit register for signal <encoder_y_fifo_consume>.
    Found 3-bit register for signal <encoder_y_fifo_level>.
    Found 2-bit register for signal <encoder_cb_fifo_produce>.
    Found 2-bit register for signal <encoder_cb_fifo_consume>.
    Found 3-bit register for signal <encoder_cb_fifo_level>.
    Found 2-bit register for signal <encoder_cr_fifo_produce>.
    Found 2-bit register for signal <encoder_cr_fifo_consume>.
    Found 3-bit register for signal <encoder_cr_fifo_level>.
    Found 1-bit register for signal <encoder_output_fifo_readable>.
    Found 10-bit register for signal <encoder_output_fifo_produce>.
    Found 10-bit register for signal <encoder_output_fifo_consume>.
    Found 11-bit register for signal <encoder_output_fifo_level0>.
    Found 3-bit register for signal <encoder_streamer_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <encoder_streamer_fifo_graycounter0_q>.
    Found 3-bit register for signal <xilinxmultiregimpl118_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl118_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl121_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl121_regs1>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_d>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding0_output_c>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding0_output_raw>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding1_output_c>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding1_output_raw>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding2_output_c>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding2_output_raw>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_pack_counter>.
    Found 64-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding0_output_c>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding0_output_raw>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding1_output_c>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding1_output_raw>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding2_output_c>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding2_output_raw>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_pack_counter>.
    Found 64-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q>.
    Found 2-bit register for signal <hdmi2usbsoc_litedramnativeportconverter0_counter>.
    Found 4-bit register for signal <hdmi2usbsoc_litedramnativeportconverter0_rdata_chunk>.
    Found 2-bit register for signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_produce>.
    Found 2-bit register for signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_level>.
    Found 1-bit register for signal <hdmi2usbsoc_litedramnativeportconverter0_rdata_buffer_valid_n>.
    Found 64-bit register for signal <hdmi2usbsoc_litedramnativeportconverter0_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <hdmi2usbsoc_litedramnativeportconverter0_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <hdmi2usbsoc_hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_r>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_g>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_source_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_source_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_source_b>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s8>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s9>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s10>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s11>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s13>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s14>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s15>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s16>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_next_s17>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q>.
    Found 5-bit register for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary>.
    Found 5-bit register for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q>.
    Found 2-bit register for signal <hdmi2usbsoc_litedramnativeportconverter1_counter>.
    Found 4-bit register for signal <hdmi2usbsoc_litedramnativeportconverter1_rdata_chunk>.
    Found 2-bit register for signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_produce>.
    Found 2-bit register for signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_level>.
    Found 1-bit register for signal <hdmi2usbsoc_litedramnativeportconverter1_rdata_buffer_valid_n>.
    Found 64-bit register for signal <hdmi2usbsoc_litedramnativeportconverter1_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <hdmi2usbsoc_litedramnativeportconverter1_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <hdmi2usbsoc_hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi2usbsoc_hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_r>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_g>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_b>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_source_r>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_source_g>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_source_b>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s3>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s4>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s5>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s6>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s7>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s8>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s9>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s10>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s11>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s13>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s14>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s15>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s16>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_next_s17>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl111_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl111_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl112_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl112_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl114_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl114_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl117_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl117_regs1>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <hdmi2usbsoc_crg_por>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_half>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <hdmi2usbsoc_ddrphy_record0_address>.
    Found 3-bit register for signal <hdmi2usbsoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <hdmi2usbsoc_ddrphy_record1_address>.
    Found 3-bit register for signal <hdmi2usbsoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_postamble>.
    Found 2-bit register for signal <hdmi2usbsoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_rom_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_ack>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_we>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w>.
    Found 14-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_valid>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_old_trigger>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <hdmi2usbsoc_dna_cnt>.
    Found 57-bit register for signal <hdmi2usbsoc_dna_status>.
    Found 1-bit register for signal <hdmi2usbsoc_clk>.
    Found 4-bit register for signal <hdmi2usbsoc_dqi>.
    Found 2-bit register for signal <hdmi2usbsoc_i1>.
    Found 32-bit register for signal <hdmi2usbsoc_sr>.
    Found 1-bit register for signal <hdmi2usbsoc_dq_oe>.
    Found 1-bit register for signal <hdmi2usbsoc_cs_n>.
    Found 1-bit register for signal <hdmi2usbsoc_bus_ack>.
    Found 8-bit register for signal <hdmi2usbsoc_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_phase_sys>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_bitslip_cnt>.
    Found 32-bit register for signal <hdmi2usbsoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <hdmi2usbsoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <hdmi2usbsoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <hdmi2usbsoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <hdmi2usbsoc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_seq_done>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_counter>.
    Found 10-bit register for signal <hdmi2usbsoc_sdram_count>.
    Found 2-bit register for signal <controllerinjector_refresher_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine0_count>.
    Found 3-bit register for signal <controllerinjector_bankmachine0_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine1_count>.
    Found 3-bit register for signal <controllerinjector_bankmachine1_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine2_count>.
    Found 3-bit register for signal <controllerinjector_bankmachine2_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine3_count>.
    Found 3-bit register for signal <controllerinjector_bankmachine3_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine4_count>.
    Found 3-bit register for signal <controllerinjector_bankmachine4_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine5_count>.
    Found 3-bit register for signal <controllerinjector_bankmachine5_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine6_count>.
    Found 3-bit register for signal <controllerinjector_bankmachine6_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_openrow>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_bankmachine7_count>.
    Found 3-bit register for signal <controllerinjector_bankmachine7_state>.
    Found 5-bit register for signal <hdmi2usbsoc_sdram_time0>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_time1>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_bank>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p0_wrdata_en>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_bank>.
    Found 13-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_dfi_p1_wrdata_en>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <controllerinjector_multiplexer_state>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <hdmi2usbsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready0>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready1>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready2>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready3>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready4>.
    Found 1-bit register for signal <controllerinjector_new_master_wdata_ready5>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid0>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid1>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid2>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid3>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid4>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid5>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid18>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid19>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid20>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid21>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid22>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid23>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid24>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid25>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid26>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid27>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid28>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid29>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid30>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid31>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid32>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid33>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid34>.
    Found 1-bit register for signal <controllerinjector_new_master_rdata_valid35>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary>.
    Found 3-bit register for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter3_q>.
    Found 5-bit register for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary>.
    Found 5-bit register for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q>.
    Found 1-bit register for signal <encoder_port_counter>.
    Found 1-bit register for signal <encoder_port_port_cmd_valid>.
    Found 1-bit register for signal <encoder_port_converter_strobe_all>.
    Found 1-bit register for signal <encoder_port_converter_demux>.
    Found 1-bit register for signal <encoder_port_converter_source_first>.
    Found 1-bit register for signal <encoder_port_converter_source_last>.
    Found 128-bit register for signal <encoder_port_converter_source_payload_data>.
    Found 3-bit register for signal <controllerinjector_roundrobin0_grant>.
    Found 3-bit register for signal <controllerinjector_roundrobin1_grant>.
    Found 3-bit register for signal <controllerinjector_roundrobin2_grant>.
    Found 3-bit register for signal <controllerinjector_roundrobin3_grant>.
    Found 3-bit register for signal <controllerinjector_roundrobin4_grant>.
    Found 3-bit register for signal <controllerinjector_roundrobin5_grant>.
    Found 3-bit register for signal <controllerinjector_roundrobin6_grant>.
    Found 3-bit register for signal <controllerinjector_roundrobin7_grant>.
    Found 1-bit register for signal <hdmi2usbsoc_adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_counter>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_din>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_is_read>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <edid0_state>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <dma0_state>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_counter>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_din>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_is_read>.
    Found 8-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <edid1_state>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_status>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <dma1_state>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_toggle_i>.
    Found 32-bit register for signal <encoder_reader_base>.
    Found 16-bit register for signal <encoder_reader_h>.
    Found 16-bit register for signal <encoder_reader_v>.
    Found 5-bit register for signal <encoder_reader_rsv_level>.
    Found 4-bit register for signal <encoder_reader_fifo_produce>.
    Found 4-bit register for signal <encoder_reader_fifo_consume>.
    Found 5-bit register for signal <encoder_reader_fifo_level>.
    Found 1-bit register for signal <encoder_reader_sink_sink_valid>.
    Found 3-bit register for signal <encoder_cdc_graycounter0_q_binary>.
    Found 3-bit register for signal <encoder_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi2usbsoc_grant>.
    Found 6-bit register for signal <hdmi2usbsoc_slave_sel_r>.
    Found 17-bit register for signal <hdmi2usbsoc_count>.
    Found 8-bit register for signal <hdmi2usbsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<31>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<30>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<29>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<28>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<27>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<26>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<25>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<24>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<23>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<22>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<21>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<20>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<19>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<18>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<17>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<16>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_base_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_h_width_storage_full<0>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<15>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<14>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<13>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<12>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<11>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<10>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<9>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<8>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<7>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<6>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<5>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<4>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<3>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<2>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<1>>.
    Found 1-bit register for signal <encoder_reader_v_width_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_sram0_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sram1_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi_in1_dma_slot_array_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank4_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_csrbank5_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_sram2_sel_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface6_bank_bus_dat_r>.
    Found 8-bit register for signal <hdmi2usbsoc_interface7_bank_bus_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_sdram_storage_full>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <hdmi2usbsoc_interface8_bank_bus_dat_r>.
    Found 4-bit register for signal <hdmi2usbsoc_bitbang_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_bitbang_en_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_en_storage_full>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface10_bank_bus_dat_r>.
    Found 2-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_storage_full>.
    Found 8-bit register for signal <hdmi2usbsoc_interface11_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl110_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl110_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl113_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl113_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl115_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl115_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl116_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl116_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl119_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl119_regs1>.
    Found 3-bit register for signal <encoder_streamer_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <encoder_streamer_fifo_graycounter1_q>.
    Found 3-bit register for signal <xilinxmultiregimpl120_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl120_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 4-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memadr_3>.
    Found 8-bit register for signal <memadr_5>.
    Found 8-bit register for signal <memadr_6>.
    Found 9-bit register for signal <memadr_11>.
    Found 8-bit register for signal <memadr_12>.
    Found 9-bit register for signal <memadr_18>.
    Found 2-bit register for signal <memadr_20>.
    Found 4-bit register for signal <memadr_22>.
    Found 1-bit register for signal <memadr_24>.
    Found 18-bit register for signal <memdat_14>.
    Found 2-bit register for signal <memadr_26>.
    Found 4-bit register for signal <memadr_28>.
    Found 1-bit register for signal <memadr_30>.
    Found 18-bit register for signal <memdat_20>.
    Found 2-bit register for signal <memadr_32>.
    Found 10-bit register for signal <encoder_streamer_fifo_asyncfifo_din>.
    Found 2-bit register for signal <memadr_35>.
    Found 3-bit register for signal <encoder_cdc_graycounter1_q_binary>.
    Found finite state machine <FSM_0> for signal <controllerinjector_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <controllerinjector_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <controllerinjector_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <controllerinjector_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <controllerinjector_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <controllerinjector_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <controllerinjector_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <controllerinjector_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <controllerinjector_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <hdmi2usbsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <hdmi2usbsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <controllerinjector_roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <controllerinjector_roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <controllerinjector_roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <controllerinjector_roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <controllerinjector_roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <controllerinjector_roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <controllerinjector_roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <controllerinjector_roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <controllerinjector_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_length[25]_GND_1_o_sub_2031_OUT> created at line 10998.
    Found 26-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_length[25]_GND_1_o_sub_2191_OUT> created at line 11396.
    Found 16-bit subtractor for signal <encoder_reader_h_width_storage[15]_GND_1_o_sub_2277_OUT> created at line 11636.
    Found 16-bit subtractor for signal <encoder_reader_v_width_storage[15]_GND_1_o_sub_2279_OUT> created at line 11639.
    Found 3-bit subtractor for signal <encoder_y_fifo_level[2]_GND_1_o_sub_4069_OUT> created at line 15199.
    Found 3-bit subtractor for signal <encoder_cb_fifo_level[2]_GND_1_o_sub_4078_OUT> created at line 15214.
    Found 3-bit subtractor for signal <encoder_cr_fifo_level[2]_GND_1_o_sub_4087_OUT> created at line 15229.
    Found 11-bit subtractor for signal <encoder_output_fifo_level0[10]_GND_1_o_sub_4096_OUT> created at line 15264.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4475_OUT> created at line 15812.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4476_OUT> created at line 15813.
    Found 12-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4481_OUT> created at line 15818.
    Found 12-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4482_OUT> created at line 15819.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_4753_OUT> created at line 16132.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_4759_OUT> created at line 16180.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_4765_OUT> created at line 16228.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5111_OUT> created at line 16850.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5112_OUT> created at line 16851.
    Found 12-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5117_OUT> created at line 16856.
    Found 12-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5118_OUT> created at line 16857.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_5389_OUT> created at line 17170.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_5395_OUT> created at line 17218.
    Found 8-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_5401_OUT> created at line 17266.
    Found 3-bit subtractor for signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_level[2]_GND_1_o_sub_5433_OUT> created at line 17407.
    Found 13-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_5465_OUT> created at line 17492.
    Found 13-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_5474_OUT> created at line 17514.
    Found 3-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_5484_OUT> created at line 17540.
    Found 3-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5493_OUT> created at line 17555.
    Found 3-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5502_OUT> created at line 17570.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_5548_OUT> created at line 17627.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_5549_OUT> created at line 17628.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_5550_OUT> created at line 17629.
    Found 3-bit subtractor for signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_level[2]_GND_1_o_sub_5846_OUT> created at line 17866.
    Found 13-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_5878_OUT> created at line 17951.
    Found 13-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_5887_OUT> created at line 17973.
    Found 3-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_5897_OUT> created at line 17999.
    Found 3-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5906_OUT> created at line 18014.
    Found 3-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5915_OUT> created at line 18029.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_5961_OUT> created at line 18086.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_5962_OUT> created at line 18087.
    Found 9-bit subtractor for signal <hdmi2usbsoc_hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_5963_OUT> created at line 18088.
    Found 11-bit subtractor for signal <hdmi2usbsoc_crg_por[10]_GND_1_o_sub_6251_OUT> created at line 18304.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_sub_6312_OUT> created at line 18498.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_sub_6321_OUT> created at line 18513.
    Found 32-bit subtractor for signal <hdmi2usbsoc_hdmi2usbsoc_timer0_value[31]_GND_1_o_sub_6325_OUT> created at line 18532.
    Found 10-bit subtractor for signal <hdmi2usbsoc_sdram_count[9]_GND_1_o_sub_6369_OUT> created at line 18645.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6380_OUT> created at line 18671.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine0_count[2]_GND_1_o_sub_6384_OUT> created at line 18687.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6395_OUT> created at line 18713.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine1_count[2]_GND_1_o_sub_6399_OUT> created at line 18729.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6410_OUT> created at line 18755.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine2_count[2]_GND_1_o_sub_6414_OUT> created at line 18771.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6425_OUT> created at line 18797.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine3_count[2]_GND_1_o_sub_6429_OUT> created at line 18813.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6440_OUT> created at line 18839.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine4_count[2]_GND_1_o_sub_6444_OUT> created at line 18855.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6455_OUT> created at line 18881.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine5_count[2]_GND_1_o_sub_6459_OUT> created at line 18897.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6470_OUT> created at line 18923.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine6_count[2]_GND_1_o_sub_6474_OUT> created at line 18939.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6485_OUT> created at line 18965.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_bankmachine7_count[2]_GND_1_o_sub_6489_OUT> created at line 18981.
    Found 5-bit subtractor for signal <hdmi2usbsoc_sdram_time0[4]_GND_1_o_sub_6492_OUT> created at line 18991.
    Found 4-bit subtractor for signal <hdmi2usbsoc_sdram_time1[3]_GND_1_o_sub_6495_OUT> created at line 18998.
    Found 3-bit subtractor for signal <hdmi2usbsoc_sdram_twtrcon_count[2]_GND_1_o_sub_6616_OUT> created at line 19513.
    Found 24-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_7051_OUT> created at line 20959.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_7062_OUT> created at line 20982.
    Found 24-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_7092_OUT> created at line 21209.
    Found 5-bit subtractor for signal <hdmi2usbsoc_hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_7103_OUT> created at line 21232.
    Found 4-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_7106_OUT> created at line 21246.
    Found 4-bit subtractor for signal <hdmi2usbsoc_hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_7111_OUT> created at line 21254.
    Found 16-bit subtractor for signal <encoder_reader_v[15]_GND_1_o_sub_7119_OUT> created at line 21291.
    Found 5-bit subtractor for signal <encoder_reader_rsv_level[4]_GND_1_o_sub_7125_OUT> created at line 21301.
    Found 5-bit subtractor for signal <encoder_reader_fifo_level[4]_GND_1_o_sub_7134_OUT> created at line 21316.
    Found 17-bit subtractor for signal <hdmi2usbsoc_count[16]_GND_1_o_sub_7137_OUT> created at line 21341.
    Found 3-bit adder for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1393_OUT> created at line 8976.
    Found 3-bit adder for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1396_OUT> created at line 8985.
    Found 5-bit adder for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1413_OUT> created at line 9027.
    Found 5-bit adder for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1416_OUT> created at line 9036.
    Found 3-bit adder for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary[2]_GND_1_o_add_1460_OUT> created at line 9211.
    Found 3-bit adder for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary[2]_GND_1_o_add_1463_OUT> created at line 9220.
    Found 5-bit adder for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary[4]_GND_1_o_add_1480_OUT> created at line 9262.
    Found 5-bit adder for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary[4]_GND_1_o_add_1483_OUT> created at line 9271.
    Found 24-bit adder for signal <encoder_port_new_port_cmd_payload_addr[22]_GND_1_o_add_1515_OUT> created at line 9433.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1710_OUT> created at line 10058.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1713_OUT> created at line 10067.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1890_OUT> created at line 10633.
    Found 10-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1893_OUT> created at line 10642.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2004_OUT> created at line 10901.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2007_OUT> created at line 10910.
    Found 26-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 10931.
    Found 26-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_offset[25]_GND_1_o_add_2029_OUT> created at line 10996.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2164_OUT> created at line 11299.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2167_OUT> created at line 11308.
    Found 26-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 11329.
    Found 26-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_offset[25]_GND_1_o_add_2189_OUT> created at line 11394.
    Found 16-bit adder for signal <encoder_reader_h_next> created at line 11572.
    Found 27-bit adder for signal <encoder_reader_read_address> created at line 11573.
    Found 28-bit adder for signal <n13990> created at line 11574.
    Found 3-bit adder for signal <encoder_cdc_graycounter0_q_binary[2]_GND_1_o_add_2293_OUT> created at line 11690.
    Found 3-bit adder for signal <encoder_cdc_graycounter1_q_binary[2]_GND_1_o_add_2296_OUT> created at line 11699.
    Found 11-bit adder for signal <encoder_output_fifo_level1> created at line 11948.
    Found 3-bit adder for signal <encoder_streamer_fifo_graycounter0_q_binary[2]_GND_1_o_add_2377_OUT> created at line 11994.
    Found 3-bit adder for signal <encoder_streamer_fifo_graycounter1_q_binary[2]_GND_1_o_add_2380_OUT> created at line 12003.
    Found 3-bit adder for signal <encoderbuffer_v_write[2]_GND_1_o_add_4052_OUT> created at line 15155.
    Found 3-bit adder for signal <encoderbuffer_h_read[2]_GND_1_o_add_4055_OUT> created at line 15162.
    Found 3-bit adder for signal <encoderbuffer_v_read[2]_GND_1_o_add_4058_OUT> created at line 15169.
    Found 2-bit adder for signal <encoder_y_fifo_produce[1]_GND_1_o_add_4062_OUT> created at line 15188.
    Found 2-bit adder for signal <encoder_y_fifo_consume[1]_GND_1_o_add_4064_OUT> created at line 15191.
    Found 3-bit adder for signal <encoder_y_fifo_level[2]_GND_1_o_add_4066_OUT> created at line 15195.
    Found 2-bit adder for signal <encoder_cb_fifo_produce[1]_GND_1_o_add_4071_OUT> created at line 15203.
    Found 2-bit adder for signal <encoder_cb_fifo_consume[1]_GND_1_o_add_4073_OUT> created at line 15206.
    Found 3-bit adder for signal <encoder_cb_fifo_level[2]_GND_1_o_add_4075_OUT> created at line 15210.
    Found 2-bit adder for signal <encoder_cr_fifo_produce[1]_GND_1_o_add_4080_OUT> created at line 15218.
    Found 2-bit adder for signal <encoder_cr_fifo_consume[1]_GND_1_o_add_4082_OUT> created at line 15221.
    Found 3-bit adder for signal <encoder_cr_fifo_level[2]_GND_1_o_add_4084_OUT> created at line 15225.
    Found 10-bit adder for signal <encoder_output_fifo_produce[9]_GND_1_o_add_4089_OUT> created at line 15253.
    Found 10-bit adder for signal <encoder_output_fifo_consume[9]_GND_1_o_add_4091_OUT> created at line 15256.
    Found 11-bit adder for signal <encoder_output_fifo_level0[10]_GND_1_o_add_4093_OUT> created at line 15260.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4203_OUT> created at line 15358.
    Found 2-bit adder for signal <n18211[1:0]> created at line 15366.
    Found 3-bit adder for signal <n18214[2:0]> created at line 15366.
    Found 25-bit adder for signal <n18231> created at line 15369.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4220_OUT> created at line 15376.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4284_OUT> created at line 15458.
    Found 2-bit adder for signal <n18238[1:0]> created at line 15466.
    Found 3-bit adder for signal <n18241[2:0]> created at line 15466.
    Found 25-bit adder for signal <n18258> created at line 15469.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4301_OUT> created at line 15476.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4365_OUT> created at line 15558.
    Found 2-bit adder for signal <n18265[1:0]> created at line 15566.
    Found 3-bit adder for signal <n18268[2:0]> created at line 15566.
    Found 25-bit adder for signal <n18285> created at line 15569.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4382_OUT> created at line 15576.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4394_OUT> created at line 15620.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4395_OUT> created at line 15622.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4397_OUT> created at line 15624.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4398_OUT> created at line 15626.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4400_OUT> created at line 15628.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4401_OUT> created at line 15630.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4406_OUT> created at line 15645.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4410_OUT> created at line 15661.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_pack_counter[1]_GND_1_o_add_4421_OUT> created at line 15714.
    Found 18-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4430_OUT> created at line 15816.
    Found 17-bit adder for signal <n15051> created at line 15817.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4487_OUT> created at line 15824.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4488_OUT> created at line 15825.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4489_OUT> created at line 15826.
    Found 9-bit adder for signal <n17444> created at line 15892.
    Found 9-bit adder for signal <n17445> created at line 15893.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_4754_OUT> created at line 16135.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_4760_OUT> created at line 16183.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_4766_OUT> created at line 16231.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4839_OUT> created at line 16396.
    Found 2-bit adder for signal <n18334[1:0]> created at line 16404.
    Found 3-bit adder for signal <n18337[2:0]> created at line 16404.
    Found 25-bit adder for signal <n18354> created at line 16407.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4856_OUT> created at line 16414.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4920_OUT> created at line 16496.
    Found 2-bit adder for signal <n18361[1:0]> created at line 16504.
    Found 3-bit adder for signal <n18364[2:0]> created at line 16504.
    Found 25-bit adder for signal <n18381> created at line 16507.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4937_OUT> created at line 16514.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_5001_OUT> created at line 16596.
    Found 2-bit adder for signal <n18388[1:0]> created at line 16604.
    Found 3-bit adder for signal <n18391[2:0]> created at line 16604.
    Found 25-bit adder for signal <n18408> created at line 16607.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_5018_OUT> created at line 16614.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_5030_OUT> created at line 16658.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5031_OUT> created at line 16660.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5033_OUT> created at line 16662.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5034_OUT> created at line 16664.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5036_OUT> created at line 16666.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5037_OUT> created at line 16668.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5042_OUT> created at line 16683.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5046_OUT> created at line 16699.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_pack_counter[1]_GND_1_o_add_5057_OUT> created at line 16752.
    Found 18-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5066_OUT> created at line 16854.
    Found 17-bit adder for signal <n15359> created at line 16855.
    Found 11-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5123_OUT> created at line 16862.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5124_OUT> created at line 16863.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5125_OUT> created at line 16864.
    Found 9-bit adder for signal <n17506> created at line 16930.
    Found 9-bit adder for signal <n17507> created at line 16931.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_5390_OUT> created at line 17173.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_5396_OUT> created at line 17221.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_5402_OUT> created at line 17269.
    Found 2-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter0_counter[1]_GND_1_o_add_5423_OUT> created at line 17390.
    Found 2-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_produce[1]_GND_1_o_add_5426_OUT> created at line 17396.
    Found 2-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_consume[1]_GND_1_o_add_5428_OUT> created at line 17399.
    Found 3-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_level[2]_GND_1_o_add_5430_OUT> created at line 17403.
    Found 2-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter0_rdata_converter_converter_mux[1]_GND_1_o_add_5436_OUT> created at line 17424.
    Found 32-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_underflow_counter[31]_GND_1_o_add_5439_OUT> created at line 17432.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_5443_OUT> created at line 17450.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_5450_OUT> created at line 17469.
    Found 13-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_5462_OUT> created at line 17488.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_5467_OUT> created at line 17503.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_5469_OUT> created at line 17506.
    Found 13-bit adder for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_5471_OUT> created at line 17510.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_5477_OUT> created at line 17529.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_5479_OUT> created at line 17532.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_5481_OUT> created at line 17536.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5486_OUT> created at line 17544.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5488_OUT> created at line 17547.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_5490_OUT> created at line 17551.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5495_OUT> created at line 17559.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5497_OUT> created at line 17562.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_5499_OUT> created at line 17566.
    Found 14-bit adder for signal <n15627> created at line 17634.
    Found 14-bit adder for signal <n18501> created at line 17635.
    Found 14-bit adder for signal <n15629> created at line 17635.
    Found 14-bit adder for signal <n15630> created at line 17636.
    Found 2-bit adder for signal <n18509[1:0]> created at line 17683.
    Found 3-bit adder for signal <n18512[2:0]> created at line 17683.
    Found 4-bit adder for signal <n18531> created at line 17694.
    Found 4-bit adder for signal <n18534> created at line 17694.
    Found 4-bit adder for signal <n18537> created at line 17694.
    Found 4-bit adder for signal <n18540> created at line 17694.
    Found 4-bit adder for signal <n18543> created at line 17694.
    Found 4-bit adder for signal <n18546> created at line 17694.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5582_OUT> created at line 17694.
    Found 2-bit adder for signal <n18551[1:0]> created at line 17695.
    Found 3-bit adder for signal <n18554[2:0]> created at line 17695.
    Found 2-bit adder for signal <n18587[1:0]> created at line 17731.
    Found 3-bit adder for signal <n18590[2:0]> created at line 17731.
    Found 4-bit adder for signal <n18609> created at line 17742.
    Found 4-bit adder for signal <n18612> created at line 17742.
    Found 4-bit adder for signal <n18615> created at line 17742.
    Found 4-bit adder for signal <n18618> created at line 17742.
    Found 4-bit adder for signal <n18621> created at line 17742.
    Found 4-bit adder for signal <n18624> created at line 17742.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5639_OUT> created at line 17742.
    Found 2-bit adder for signal <n18629[1:0]> created at line 17743.
    Found 3-bit adder for signal <n18632[2:0]> created at line 17743.
    Found 2-bit adder for signal <n18665[1:0]> created at line 17779.
    Found 3-bit adder for signal <n18668[2:0]> created at line 17779.
    Found 4-bit adder for signal <n18687> created at line 17790.
    Found 4-bit adder for signal <n18690> created at line 17790.
    Found 4-bit adder for signal <n18693> created at line 17790.
    Found 4-bit adder for signal <n18696> created at line 17790.
    Found 4-bit adder for signal <n18699> created at line 17790.
    Found 4-bit adder for signal <n18702> created at line 17790.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5696_OUT> created at line 17790.
    Found 2-bit adder for signal <n18707[1:0]> created at line 17791.
    Found 3-bit adder for signal <n18710[2:0]> created at line 17791.
    Found 2-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter1_counter[1]_GND_1_o_add_5836_OUT> created at line 17849.
    Found 2-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_produce[1]_GND_1_o_add_5839_OUT> created at line 17855.
    Found 2-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_consume[1]_GND_1_o_add_5841_OUT> created at line 17858.
    Found 3-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_level[2]_GND_1_o_add_5843_OUT> created at line 17862.
    Found 2-bit adder for signal <hdmi2usbsoc_litedramnativeportconverter1_rdata_converter_converter_mux[1]_GND_1_o_add_5849_OUT> created at line 17883.
    Found 32-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_underflow_counter[31]_GND_1_o_add_5852_OUT> created at line 17891.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_5856_OUT> created at line 17909.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_5863_OUT> created at line 17928.
    Found 13-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_5875_OUT> created at line 17947.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_5880_OUT> created at line 17962.
    Found 12-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_5882_OUT> created at line 17965.
    Found 13-bit adder for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_5884_OUT> created at line 17969.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_5890_OUT> created at line 17988.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_5892_OUT> created at line 17991.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_5894_OUT> created at line 17995.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5899_OUT> created at line 18003.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5901_OUT> created at line 18006.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_5903_OUT> created at line 18010.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5908_OUT> created at line 18018.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5910_OUT> created at line 18021.
    Found 3-bit adder for signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_5912_OUT> created at line 18025.
    Found 14-bit adder for signal <n15891> created at line 18093.
    Found 14-bit adder for signal <n18789> created at line 18094.
    Found 14-bit adder for signal <n15893> created at line 18094.
    Found 14-bit adder for signal <n15894> created at line 18095.
    Found 2-bit adder for signal <n18797[1:0]> created at line 18142.
    Found 3-bit adder for signal <n18800[2:0]> created at line 18142.
    Found 4-bit adder for signal <n18819> created at line 18153.
    Found 4-bit adder for signal <n18822> created at line 18153.
    Found 4-bit adder for signal <n18825> created at line 18153.
    Found 4-bit adder for signal <n18828> created at line 18153.
    Found 4-bit adder for signal <n18831> created at line 18153.
    Found 4-bit adder for signal <n18834> created at line 18153.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5995_OUT> created at line 18153.
    Found 2-bit adder for signal <n18839[1:0]> created at line 18154.
    Found 3-bit adder for signal <n18842[2:0]> created at line 18154.
    Found 2-bit adder for signal <n18875[1:0]> created at line 18190.
    Found 3-bit adder for signal <n18878[2:0]> created at line 18190.
    Found 4-bit adder for signal <n18897> created at line 18201.
    Found 4-bit adder for signal <n18900> created at line 18201.
    Found 4-bit adder for signal <n18903> created at line 18201.
    Found 4-bit adder for signal <n18906> created at line 18201.
    Found 4-bit adder for signal <n18909> created at line 18201.
    Found 4-bit adder for signal <n18912> created at line 18201.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6052_OUT> created at line 18201.
    Found 2-bit adder for signal <n18917[1:0]> created at line 18202.
    Found 3-bit adder for signal <n18920[2:0]> created at line 18202.
    Found 2-bit adder for signal <n18953[1:0]> created at line 18238.
    Found 3-bit adder for signal <n18956[2:0]> created at line 18238.
    Found 4-bit adder for signal <n18975> created at line 18249.
    Found 4-bit adder for signal <n18978> created at line 18249.
    Found 4-bit adder for signal <n18981> created at line 18249.
    Found 4-bit adder for signal <n18984> created at line 18249.
    Found 4-bit adder for signal <n18987> created at line 18249.
    Found 4-bit adder for signal <n18990> created at line 18249.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6109_OUT> created at line 18249.
    Found 2-bit adder for signal <n18995[1:0]> created at line 18250.
    Found 3-bit adder for signal <n18998[2:0]> created at line 18250.
    Found 1-bit adder for signal <hdmi2usbsoc_ddrphy_phase_sel_PWR_1_o_add_6256_OUT<0>> created at line 18315.
    Found 1-bit adder for signal <hdmi2usbsoc_ddrphy_phase_half_PWR_1_o_add_6257_OUT<0>> created at line 18317.
    Found 32-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_bus_errors[31]_GND_1_o_add_6267_OUT> created at line 18381.
    Found 2-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_counter[1]_GND_1_o_add_6274_OUT> created at line 18406.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_6277_OUT> created at line 18420.
    Found 33-bit adder for signal <n19041> created at line 18436.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_6289_OUT> created at line 18449.
    Found 33-bit adder for signal <n19046> created at line 18468.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce[3]_GND_1_o_add_6305_OUT> created at line 18487.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume[3]_GND_1_o_add_6307_OUT> created at line 18490.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level[4]_GND_1_o_add_6309_OUT> created at line 18494.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce[3]_GND_1_o_add_6314_OUT> created at line 18502.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume[3]_GND_1_o_add_6316_OUT> created at line 18505.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level[4]_GND_1_o_add_6318_OUT> created at line 18509.
    Found 7-bit adder for signal <hdmi2usbsoc_dna_cnt[6]_GND_1_o_add_6329_OUT> created at line 18548.
    Found 2-bit adder for signal <hdmi2usbsoc_i1[1]_GND_1_o_add_6336_OUT> created at line 18562.
    Found 8-bit adder for signal <hdmi2usbsoc_counter[7]_GND_1_o_add_6349_OUT> created at line 18588.
    Found 4-bit adder for signal <hdmi2usbsoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_6355_OUT> created at line 18599.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_counter[3]_GND_1_o_add_6364_OUT> created at line 18636.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6373_OUT> created at line 18660.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6375_OUT> created at line 18663.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_6377_OUT> created at line 18667.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6388_OUT> created at line 18702.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6390_OUT> created at line 18705.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_6392_OUT> created at line 18709.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6403_OUT> created at line 18744.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6405_OUT> created at line 18747.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_6407_OUT> created at line 18751.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6418_OUT> created at line 18786.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6420_OUT> created at line 18789.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_6422_OUT> created at line 18793.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6433_OUT> created at line 18828.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6435_OUT> created at line 18831.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_6437_OUT> created at line 18835.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6448_OUT> created at line 18870.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6450_OUT> created at line 18873.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_6452_OUT> created at line 18877.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6463_OUT> created at line 18912.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6465_OUT> created at line 18915.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_6467_OUT> created at line 18919.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6478_OUT> created at line 18954.
    Found 3-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6480_OUT> created at line 18957.
    Found 4-bit adder for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_6482_OUT> created at line 18961.
    Found 25-bit adder for signal <n19120> created at line 19524.
    Found 24-bit adder for signal <hdmi2usbsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_6620_OUT> created at line 19533.
    Found 24-bit adder for signal <hdmi2usbsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_6622_OUT> created at line 19536.
    Found 1-bit adder for signal <encoder_port_counter_PWR_1_o_add_6760_OUT<0>> created at line 19651.
    Found 1-bit adder for signal <encoder_port_converter_demux_PWR_1_o_add_6762_OUT<0>> created at line 19663.
    Found 7-bit adder for signal <n19130> created at line 20737.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in0_edid_counter[3]_GND_1_o_add_7026_OUT> created at line 20751.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in0_edid_offset_counter[7]_GND_1_o_add_7031_OUT> created at line 20762.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in0_dma_current_address[23]_GND_1_o_add_7049_OUT> created at line 20958.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_7055_OUT> created at line 20971.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_7057_OUT> created at line 20974.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi_in0_dma_fifo_level[4]_GND_1_o_add_7059_OUT> created at line 20978.
    Found 7-bit adder for signal <n19144> created at line 20987.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in1_edid_counter[3]_GND_1_o_add_7067_OUT> created at line 21001.
    Found 8-bit adder for signal <hdmi2usbsoc_hdmi_in1_edid_offset_counter[7]_GND_1_o_add_7072_OUT> created at line 21012.
    Found 24-bit adder for signal <hdmi2usbsoc_hdmi_in1_dma_current_address[23]_GND_1_o_add_7090_OUT> created at line 21208.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_7096_OUT> created at line 21221.
    Found 4-bit adder for signal <hdmi2usbsoc_hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_7098_OUT> created at line 21224.
    Found 5-bit adder for signal <hdmi2usbsoc_hdmi_in1_dma_fifo_level[4]_GND_1_o_add_7100_OUT> created at line 21228.
    Found 16-bit adder for signal <encoder_reader_v[15]_GND_1_o_add_7117_OUT> created at line 21288.
    Found 5-bit adder for signal <encoder_reader_rsv_level[4]_GND_1_o_add_7122_OUT> created at line 21297.
    Found 4-bit adder for signal <encoder_reader_fifo_produce[3]_GND_1_o_add_7127_OUT> created at line 21305.
    Found 4-bit adder for signal <encoder_reader_fifo_consume[3]_GND_1_o_add_7129_OUT> created at line 21308.
    Found 5-bit adder for signal <encoder_reader_fifo_level[4]_GND_1_o_add_7131_OUT> created at line 21312.
    Found 4-bit adder for signal <_n25790> created at line 16404.
    Found 4-bit adder for signal <_n25791> created at line 16404.
    Found 4-bit adder for signal <_n25792> created at line 16404.
    Found 4-bit adder for signal <_n25793> created at line 16404.
    Found 4-bit adder for signal <BUS_0099_GND_1_o_add_4851_OUT> created at line 16404.
    Found 4-bit adder for signal <_n25795> created at line 18250.
    Found 4-bit adder for signal <_n25796> created at line 18250.
    Found 4-bit adder for signal <_n25797> created at line 18250.
    Found 4-bit adder for signal <_n25798> created at line 18250.
    Found 4-bit adder for signal <BUS_0341_GND_1_o_add_6116_OUT> created at line 18250.
    Found 4-bit adder for signal <_n25800> created at line 17743.
    Found 4-bit adder for signal <_n25801> created at line 17743.
    Found 4-bit adder for signal <_n25802> created at line 17743.
    Found 4-bit adder for signal <_n25803> created at line 17743.
    Found 4-bit adder for signal <BUS_0212_GND_1_o_add_5646_OUT> created at line 17743.
    Found 6-bit subtractor for signal <_n25805> created at line 17757.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5653_OUT> created at line 17757.
    Found 4-bit adder for signal <_n25808> created at line 17779.
    Found 4-bit adder for signal <_n25809> created at line 17779.
    Found 4-bit adder for signal <_n25810> created at line 17779.
    Found 4-bit adder for signal <_n25811> created at line 17779.
    Found 4-bit adder for signal <BUS_0224_GND_1_o_add_5681_OUT> created at line 17779.
    Found 6-bit subtractor for signal <_n25813> created at line 17760.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5656_OUT> created at line 17760.
    Found 4-bit adder for signal <_n25815> created at line 18238.
    Found 4-bit adder for signal <_n25816> created at line 18238.
    Found 4-bit adder for signal <_n25817> created at line 18238.
    Found 4-bit adder for signal <_n25818> created at line 18238.
    Found 4-bit adder for signal <BUS_0327_GND_1_o_add_6094_OUT> created at line 18238.
    Found 4-bit adder for signal <_n25820> created at line 17791.
    Found 4-bit adder for signal <_n25821> created at line 17791.
    Found 4-bit adder for signal <_n25822> created at line 17791.
    Found 4-bit adder for signal <_n25823> created at line 17791.
    Found 4-bit adder for signal <BUS_0238_GND_1_o_add_5703_OUT> created at line 17791.
    Found 4-bit adder for signal <_n25825> created at line 17695.
    Found 4-bit adder for signal <_n25826> created at line 17695.
    Found 4-bit adder for signal <_n25827> created at line 17695.
    Found 4-bit adder for signal <_n25828> created at line 17695.
    Found 4-bit adder for signal <BUS_0186_GND_1_o_add_5589_OUT> created at line 17695.
    Found 4-bit adder for signal <_n25834> created at line 15566.
    Found 4-bit adder for signal <_n25835> created at line 15566.
    Found 4-bit adder for signal <_n25836> created at line 15566.
    Found 4-bit adder for signal <_n25837> created at line 15566.
    Found 4-bit adder for signal <BUS_0070_GND_1_o_add_4377_OUT> created at line 15566.
    Found 4-bit adder for signal <_n25839> created at line 18142.
    Found 4-bit adder for signal <_n25840> created at line 18142.
    Found 4-bit adder for signal <_n25841> created at line 18142.
    Found 4-bit adder for signal <_n25842> created at line 18142.
    Found 4-bit adder for signal <BUS_0275_GND_1_o_add_5980_OUT> created at line 18142.
    Found 4-bit adder for signal <_n25845> created at line 18190.
    Found 4-bit adder for signal <_n25846> created at line 18190.
    Found 4-bit adder for signal <_n25847> created at line 18190.
    Found 4-bit adder for signal <_n25848> created at line 18190.
    Found 4-bit adder for signal <BUS_0301_GND_1_o_add_6037_OUT> created at line 18190.
    Found 6-bit subtractor for signal <_n25850> created at line 17712.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5599_OUT> created at line 17712.
    Found 4-bit adder for signal <_n25853> created at line 18154.
    Found 4-bit adder for signal <_n25854> created at line 18154.
    Found 4-bit adder for signal <_n25855> created at line 18154.
    Found 4-bit adder for signal <_n25856> created at line 18154.
    Found 4-bit adder for signal <BUS_0289_GND_1_o_add_6002_OUT> created at line 18154.
    Found 6-bit subtractor for signal <_n25858> created at line 17767.
    Found 6-bit adder for signal <_n25859> created at line 17767.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5668_OUT> created at line 17767.
    Found 6-bit subtractor for signal <_n25861> created at line 18231.
    Found 6-bit subtractor for signal <_n25862> created at line 18231.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6084_OUT> created at line 18231.
    Found 6-bit subtractor for signal <_n25867> created at line 17709.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5596_OUT> created at line 17709.
    Found 6-bit subtractor for signal <_n25869> created at line 17719.
    Found 6-bit adder for signal <_n25870> created at line 17719.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5611_OUT> created at line 17719.
    Found 6-bit subtractor for signal <_n25872> created at line 17724.
    Found 6-bit subtractor for signal <_n25873> created at line 17724.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5614_OUT> created at line 17724.
    Found 6-bit subtractor for signal <_n25875> created at line 17820.
    Found 6-bit subtractor for signal <_n25876> created at line 17820.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5728_OUT> created at line 17820.
    Found 6-bit subtractor for signal <_n25878> created at line 18171.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6012_OUT> created at line 18171.
    Found 6-bit subtractor for signal <_n25880> created at line 18274.
    Found 6-bit adder for signal <_n25881> created at line 18274.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6138_OUT> created at line 18274.
    Found 6-bit subtractor for signal <_n25899> created at line 18219.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6069_OUT> created at line 18219.
    Found 6-bit subtractor for signal <_n25901> created at line 18226.
    Found 6-bit adder for signal <_n25902> created at line 18226.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6081_OUT> created at line 18226.
    Found 6-bit subtractor for signal <_n25904> created at line 18216.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6066_OUT> created at line 18216.
    Found 6-bit subtractor for signal <_n25922> created at line 17815.
    Found 6-bit adder for signal <_n25923> created at line 17815.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5725_OUT> created at line 17815.
    Found 6-bit subtractor for signal <_n25925> created at line 18178.
    Found 6-bit adder for signal <_n25926> created at line 18178.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6024_OUT> created at line 18178.
    Found 6-bit subtractor for signal <_n25928> created at line 18279.
    Found 6-bit subtractor for signal <_n25929> created at line 18279.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6141_OUT> created at line 18279.
    Found 4-bit adder for signal <_n25931> created at line 18202.
    Found 4-bit adder for signal <_n25932> created at line 18202.
    Found 4-bit adder for signal <_n25933> created at line 18202.
    Found 4-bit adder for signal <_n25934> created at line 18202.
    Found 4-bit adder for signal <BUS_0315_GND_1_o_add_6059_OUT> created at line 18202.
    Found 6-bit subtractor for signal <_n25936> created at line 18267.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6126_OUT> created at line 18267.
    Found 4-bit adder for signal <_n25938> created at line 17683.
    Found 4-bit adder for signal <_n25939> created at line 17683.
    Found 4-bit adder for signal <_n25940> created at line 17683.
    Found 4-bit adder for signal <_n25941> created at line 17683.
    Found 4-bit adder for signal <BUS_0172_GND_1_o_add_5567_OUT> created at line 17683.
    Found 4-bit adder for signal <_n25943> created at line 16604.
    Found 4-bit adder for signal <_n25944> created at line 16604.
    Found 4-bit adder for signal <_n25945> created at line 16604.
    Found 4-bit adder for signal <_n25946> created at line 16604.
    Found 4-bit adder for signal <BUS_0119_GND_1_o_add_5013_OUT> created at line 16604.
    Found 4-bit adder for signal <_n25948> created at line 15366.
    Found 4-bit adder for signal <_n25949> created at line 15366.
    Found 4-bit adder for signal <_n25950> created at line 15366.
    Found 4-bit adder for signal <_n25951> created at line 15366.
    Found 4-bit adder for signal <BUS_0050_GND_1_o_add_4215_OUT> created at line 15366.
    Found 6-bit subtractor for signal <_n25955> created at line 18264.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6123_OUT> created at line 18264.
    Found 6-bit subtractor for signal <_n25957> created at line 17772.
    Found 6-bit subtractor for signal <_n25958> created at line 17772.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5671_OUT> created at line 17772.
    Found 4-bit adder for signal <_n25962> created at line 17731.
    Found 4-bit adder for signal <_n25963> created at line 17731.
    Found 4-bit adder for signal <_n25964> created at line 17731.
    Found 4-bit adder for signal <_n25965> created at line 17731.
    Found 4-bit adder for signal <BUS_0198_GND_1_o_add_5624_OUT> created at line 17731.
    Found 6-bit subtractor for signal <_n25967> created at line 18168.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6009_OUT> created at line 18168.
    Found 6-bit subtractor for signal <_n25969> created at line 18183.
    Found 6-bit subtractor for signal <_n25970> created at line 18183.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6027_OUT> created at line 18183.
    Found 4-bit adder for signal <_n25973> created at line 15466.
    Found 4-bit adder for signal <_n25974> created at line 15466.
    Found 4-bit adder for signal <_n25975> created at line 15466.
    Found 4-bit adder for signal <_n25976> created at line 15466.
    Found 4-bit adder for signal <BUS_0060_GND_1_o_add_4296_OUT> created at line 15466.
    Found 6-bit subtractor for signal <_n25978> created at line 17808.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5713_OUT> created at line 17808.
    Found 4-bit adder for signal <_n25980> created at line 16504.
    Found 4-bit adder for signal <_n25981> created at line 16504.
    Found 4-bit adder for signal <_n25982> created at line 16504.
    Found 4-bit adder for signal <_n25983> created at line 16504.
    Found 4-bit adder for signal <BUS_0109_GND_1_o_add_4932_OUT> created at line 16504.
    Found 6-bit subtractor for signal <_n25986> created at line 17805.
    Found 6-bit adder for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5710_OUT> created at line 17805.
    Found 16x16-bit multiplier for signal <n14824> created at line 11573.
    Found 20-bit shifter logical right for signal <n14939> created at line 15364
    Found 20-bit shifter logical right for signal <n14971> created at line 15464
    Found 20-bit shifter logical right for signal <n15003> created at line 15564
    Found 9x7-bit multiplier for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4428_OUT> created at line 15814.
    Found 9x5-bit multiplier for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4429_OUT> created at line 15815.
    Found 12x9-bit multiplier for signal <n15054> created at line 15821.
    Found 12x9-bit multiplier for signal <n15055> created at line 15822.
    Found 20-bit shifter logical right for signal <n15247> created at line 16402
    Found 20-bit shifter logical right for signal <n15279> created at line 16502
    Found 20-bit shifter logical right for signal <n15311> created at line 16602
    Found 9x7-bit multiplier for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5064_OUT> created at line 16852.
    Found 9x5-bit multiplier for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5065_OUT> created at line 16853.
    Found 12x9-bit multiplier for signal <n15362> created at line 16859.
    Found 12x9-bit multiplier for signal <n15363> created at line 16860.
    Found 9x8-bit multiplier for signal <hdmi2usbsoc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5516_OUT> created at line 17630.
    Found 9x5-bit multiplier for signal <hdmi2usbsoc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5517_OUT> created at line 17631.
    Found 9x6-bit multiplier for signal <hdmi2usbsoc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5518_OUT> created at line 17632.
    Found 9x8-bit multiplier for signal <hdmi2usbsoc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5519_OUT> created at line 17633.
    Found 9x8-bit multiplier for signal <hdmi2usbsoc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5929_OUT> created at line 18089.
    Found 9x5-bit multiplier for signal <hdmi2usbsoc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5930_OUT> created at line 18090.
    Found 9x6-bit multiplier for signal <hdmi2usbsoc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5931_OUT> created at line 18091.
    Found 9x8-bit multiplier for signal <hdmi2usbsoc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5932_OUT> created at line 18092.
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed3>
    Found 256x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 256x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 16-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data> created at line 9169.
    Found 16-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data> created at line 9404.
    Found 1-bit 3-to-1 multiplexer for signal <hdmi2usbsoc_ack> created at line 9593.
    Found 16-bit 8-to-1 multiplexer for signal <encoderbuffer_source_payload_data> created at line 11719.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed0> created at line 13321.
    Found 13-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed1> created at line 13350.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed3> created at line 13408.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed4> created at line 13437.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed0> created at line 13495.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed1> created at line 13524.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed2> created at line 13553.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed6> created at line 13582.
    Found 13-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed7> created at line 13611.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed9> created at line 13669.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed10> created at line 13698.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed3> created at line 13756.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed4> created at line 13785.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed5> created at line 13814.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed12> created at line 13843.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed14> created at line 13889.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed15> created at line 13912.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed17> created at line 13958.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed18> created at line 13981.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed20> created at line 14027.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed21> created at line 14050.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed23> created at line 14096.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed24> created at line 14119.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed26> created at line 14165.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed27> created at line 14188.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed29> created at line 14234.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed30> created at line 14257.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed32> created at line 14303.
    Found 21-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed33> created at line 14326.
    Found 1-bit 7-to-1 multiplexer for signal <comb_rhs_array_muxed35> created at line 14372.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed7> created at line 14770.
    Found 13-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed8> created at line 14787.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed9> created at line 14804.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed10> created at line 14821.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed11> created at line 14838.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed12> created at line 14855.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed13> created at line 14872.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed14> created at line 14889.
    Found 13-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed15> created at line 14906.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed16> created at line 14923.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed17> created at line 14940.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed18> created at line 14957.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed19> created at line 14974.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed20> created at line 14991.
    Found 8-bit 12-to-1 multiplexer for signal <hdmi2usbsoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_7139_OUT> created at line 21348.
    Found 8-bit 12-to-1 multiplexer for signal <hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_7141_OUT> created at line 21393.
    Found 8-bit 52-to-1 multiplexer for signal <hdmi2usbsoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_7163_OUT> created at line 22021.
    Found 8-bit 39-to-1 multiplexer for signal <hdmi2usbsoc_interface5_bank_bus_adr[5]_GND_1_o_wide_mux_7184_OUT> created at line 22298.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface8_bank_bus_adr[1]_GND_1_o_wide_mux_7213_OUT> created at line 22819.
    Found 8-bit 21-to-1 multiplexer for signal <hdmi2usbsoc_interface9_bank_bus_adr[4]_GND_1_o_wide_mux_7216_OUT> created at line 22841.
    Found 8-bit 7-to-1 multiplexer for signal <hdmi2usbsoc_interface10_bank_bus_adr[2]_GND_1_o_wide_mux_7218_OUT> created at line 22931.
    Found 8-bit 4-to-1 multiplexer for signal <hdmi2usbsoc_interface11_bank_bus_adr[1]_hdmi2usbsoc_csrbank11_tuning_word0_w[7]_wide_mux_7221_OUT> created at line 22958.
    Found 1-bit 8-to-1 multiplexer for signal <_n25897> created at line 20773.
    Found 1-bit 8-to-1 multiplexer for signal <_n25920> created at line 21023.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 23913
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 23913
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 23913
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 23913
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 25152
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 25560
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_hit> created at line 7332
    Found 13-bit comparator not equal for signal <n0303> created at line 7346
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_hit> created at line 7491
    Found 13-bit comparator not equal for signal <n0396> created at line 7505
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_hit> created at line 7650
    Found 13-bit comparator not equal for signal <n0488> created at line 7664
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_hit> created at line 7809
    Found 13-bit comparator not equal for signal <n0580> created at line 7823
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_hit> created at line 7968
    Found 13-bit comparator not equal for signal <n0672> created at line 7982
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_hit> created at line 8127
    Found 13-bit comparator not equal for signal <n0764> created at line 8141
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_hit> created at line 8286
    Found 13-bit comparator not equal for signal <n0856> created at line 8300
    Found 13-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_hit> created at line 8445
    Found 13-bit comparator not equal for signal <n0948> created at line 8459
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_477_o> created at line 8653
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_478_o> created at line 8653
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_479_o> created at line 8654
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_480_o> created at line 8654
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_481_o> created at line 8655
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_482_o> created at line 8655
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_483_o> created at line 8656
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_484_o> created at line 8656
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_485_o> created at line 8657
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_486_o> created at line 8657
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_487_o> created at line 8658
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_488_o> created at line 8658
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_489_o> created at line 8659
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_490_o> created at line 8659
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_read_hdmi2usbsoc_sdram_choose_req_want_reads_equal_491_o> created at line 8660
    Found 1-bit comparator equal for signal <hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_write_hdmi2usbsoc_sdram_choose_req_want_writes_equal_492_o> created at line 8660
    Found 1-bit comparator equal for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q[2]_hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_consume_wdomain[2]_equal_1386_o> created at line 8966
    Found 1-bit comparator equal for signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q[1]_hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_consume_wdomain[1]_equal_1387_o> created at line 8966
    Found 1-bit comparator not equal for signal <n1598> created at line 8966
    Found 3-bit comparator equal for signal <n1601> created at line 8967
    Found 1-bit comparator equal for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q[4]_hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_consume_wdomain[4]_equal_1406_o> created at line 9017
    Found 1-bit comparator equal for signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q[3]_hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_consume_wdomain[3]_equal_1407_o> created at line 9017
    Found 3-bit comparator not equal for signal <n1634> created at line 9017
    Found 5-bit comparator not equal for signal <n1637> created at line 9018
    Found 1-bit comparator equal for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q[2]_hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_consume_wdomain[2]_equal_1453_o> created at line 9201
    Found 1-bit comparator equal for signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q[1]_hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_consume_wdomain[1]_equal_1454_o> created at line 9201
    Found 1-bit comparator not equal for signal <n1730> created at line 9201
    Found 3-bit comparator equal for signal <n1733> created at line 9202
    Found 1-bit comparator equal for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q[4]_hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_consume_wdomain[4]_equal_1473_o> created at line 9252
    Found 1-bit comparator equal for signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q[3]_hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_consume_wdomain[3]_equal_1474_o> created at line 9252
    Found 3-bit comparator not equal for signal <n1763> created at line 9252
    Found 5-bit comparator not equal for signal <n1766> created at line 9253
    Found 21-bit comparator equal for signal <hdmi2usbsoc_tag_do_tag[20]_GND_1_o_equal_1542_o> created at line 9529
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q[9]_hdmi2usbsoc_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_1703_o> created at line 10048
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q[8]_hdmi2usbsoc_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_1704_o> created at line 10048
    Found 8-bit comparator not equal for signal <n2226> created at line 10048
    Found 10-bit comparator equal for signal <n2229> created at line 10049
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q[9]_hdmi2usbsoc_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_1883_o> created at line 10623
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q[8]_hdmi2usbsoc_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_1884_o> created at line 10623
    Found 8-bit comparator not equal for signal <n2613> created at line 10623
    Found 10-bit comparator equal for signal <n2616> created at line 10624
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q[1]_hdmi2usbsoc_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_2000_o> created at line 10891
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q[0]_hdmi2usbsoc_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_2001_o> created at line 10891
    Found 2-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_sink_valid_INV_726_o> created at line 10892
    Found 26-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_dmareader_offset[25]_hdmi2usbsoc_hdmi_out0_core_dmareader_length[25]_equal_2032_o> created at line 10998
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_2049_o> created at line 11043
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_2052_o> created at line 11045
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_2055_o> created at line 11047
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q[1]_hdmi2usbsoc_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_2160_o> created at line 11289
    Found 1-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q[0]_hdmi2usbsoc_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_2161_o> created at line 11289
    Found 2-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_sink_valid_INV_805_o> created at line 11290
    Found 26-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_dmareader_offset[25]_hdmi2usbsoc_hdmi_out1_core_dmareader_length[25]_equal_2192_o> created at line 11396
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2206_o> created at line 11436
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2209_o> created at line 11438
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2212_o> created at line 11440
    Found 16-bit comparator greater for signal <encoder_reader_h_width_storage[15]_INV_396_o> created at line 11636
    Found 16-bit comparator greater for signal <n3320> created at line 11639
    Found 1-bit comparator equal for signal <encoder_cdc_graycounter0_q[2]_encoder_cdc_consume_wdomain[2]_equal_2286_o> created at line 11680
    Found 1-bit comparator equal for signal <encoder_cdc_graycounter0_q[1]_encoder_cdc_consume_wdomain[1]_equal_2287_o> created at line 11680
    Found 1-bit comparator not equal for signal <n3368> created at line 11680
    Found 3-bit comparator equal for signal <_n27531> created at line 11681
    Found 1-bit comparator equal for signal <n3395> created at line 11767
    Found 11-bit comparator greater for signal <encoder_output_fifo_almost_full> created at line 11819
    Found 1-bit comparator equal for signal <encoder_streamer_fifo_graycounter0_q[2]_encoder_streamer_fifo_consume_wdomain[2]_equal_2370_o> created at line 11984
    Found 1-bit comparator equal for signal <encoder_streamer_fifo_graycounter0_q[1]_encoder_streamer_fifo_consume_wdomain[1]_equal_2371_o> created at line 11984
    Found 1-bit comparator not equal for signal <n3549> created at line 11984
    Found 3-bit comparator not equal for signal <n3552> created at line 11985
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_crg_por[10]_LessThan_4015_o> created at line 15008
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_charsync0_control_position[3]_hdmi2usbsoc_hdmi_in0_charsync0_previous_control_position[3]_equal_4202_o> created at line 15352
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_wer0_transition_count[3]_LessThan_4219_o> created at line 15368
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_charsync1_control_position[3]_hdmi2usbsoc_hdmi_in0_charsync1_previous_control_position[3]_equal_4283_o> created at line 15452
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_wer1_transition_count[3]_LessThan_4300_o> created at line 15468
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in0_charsync2_control_position[3]_hdmi2usbsoc_hdmi_in0_charsync2_previous_control_position[3]_equal_4364_o> created at line 15552
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_wer2_transition_count[3]_LessThan_4381_o> created at line 15568
    Found 11-bit comparator greater for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4440_o> created at line 15827
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4441_o> created at line 15830
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4444_o> created at line 15836
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4445_o> created at line 15839
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4448_o> created at line 15845
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4449_o> created at line 15848
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_charsync0_control_position[3]_hdmi2usbsoc_hdmi_in1_charsync0_previous_control_position[3]_equal_4838_o> created at line 16390
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_wer0_transition_count[3]_LessThan_4855_o> created at line 16406
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_charsync1_control_position[3]_hdmi2usbsoc_hdmi_in1_charsync1_previous_control_position[3]_equal_4919_o> created at line 16490
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_wer1_transition_count[3]_LessThan_4936_o> created at line 16506
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_in1_charsync2_control_position[3]_hdmi2usbsoc_hdmi_in1_charsync2_previous_control_position[3]_equal_5000_o> created at line 16590
    Found 4-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_wer2_transition_count[3]_LessThan_5017_o> created at line 16606
    Found 11-bit comparator greater for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5076_o> created at line 16865
    Found 11-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5077_o> created at line 16868
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5080_o> created at line 16874
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5081_o> created at line 16877
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5084_o> created at line 16883
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5085_o> created at line 16886
    Found 12-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_hcounter[11]_hdmi2usbsoc_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_5446_o> created at line 17454
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_hcounter[11]_hdmi2usbsoc_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_5447_o> created at line 17457
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_hcounter[11]_hdmi2usbsoc_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_5448_o> created at line 17460
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_hcounter[11]_hdmi2usbsoc_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_5449_o> created at line 17463
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_vcounter[11]_hdmi2usbsoc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_5450_o> created at line 17465
    Found 12-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_vcounter[11]_hdmi2usbsoc_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_5456_o> created at line 17475
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_vcounter[11]_hdmi2usbsoc_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_5457_o> created at line 17478
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_vcounter[11]_hdmi2usbsoc_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_5458_o> created at line 17481
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_r[11]_GND_1_o_LessThan_5525_o> created at line 17637
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_r[11]_LessThan_5526_o> created at line 17640
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_g[11]_GND_1_o_LessThan_5529_o> created at line 17646
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_g[11]_LessThan_5530_o> created at line 17649
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_b[11]_GND_1_o_LessThan_5533_o> created at line 17655
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out0_b[11]_LessThan_5534_o> created at line 17658
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_5592_o> created at line 17704
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5602_o> created at line 17715
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5604_o> created at line 17715
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_5649_o> created at line 17752
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_5659_o> created at line 17763
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_5661_o> created at line 17763
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_5706_o> created at line 17800
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_5716_o> created at line 17811
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_5718_o> created at line 17811
    Found 12-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_hcounter[11]_hdmi2usbsoc_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_5859_o> created at line 17913
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_hcounter[11]_hdmi2usbsoc_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_5860_o> created at line 17916
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_hcounter[11]_hdmi2usbsoc_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_5861_o> created at line 17919
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_hcounter[11]_hdmi2usbsoc_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_5862_o> created at line 17922
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_vcounter[11]_hdmi2usbsoc_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_5863_o> created at line 17924
    Found 12-bit comparator not equal for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_vcounter[11]_hdmi2usbsoc_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_5869_o> created at line 17934
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_vcounter[11]_hdmi2usbsoc_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_5870_o> created at line 17937
    Found 12-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_vcounter[11]_hdmi2usbsoc_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_5871_o> created at line 17940
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_r[11]_GND_1_o_LessThan_5938_o> created at line 18096
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_r[11]_LessThan_5939_o> created at line 18099
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_g[11]_GND_1_o_LessThan_5942_o> created at line 18105
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_g[11]_LessThan_5943_o> created at line 18108
    Found 12-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_b[11]_GND_1_o_LessThan_5946_o> created at line 18114
    Found 12-bit comparator greater for signal <GND_1_o_hdmi2usbsoc_hdmi_out1_b[11]_LessThan_5947_o> created at line 18117
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_6005_o> created at line 18163
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6015_o> created at line 18174
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6017_o> created at line 18174
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_6062_o> created at line 18211
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6072_o> created at line 18222
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6074_o> created at line 18222
    Found 4-bit comparator equal for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_6119_o> created at line 18259
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6129_o> created at line 18270
    Found 4-bit comparator greater for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6131_o> created at line 18270
    Found 1-bit comparator equal for signal <hdmi2usbsoc_ddrphy_phase_half_hdmi2usbsoc_ddrphy_phase_sys_equal_6256_o> created at line 18312
    Found 7-bit comparator greater for signal <hdmi2usbsoc_dna_cnt[6]_PWR_1_o_LessThan_6329_o> created at line 18547
    Found 7-bit comparator greater for signal <hdmi2usbsoc_dna_cnt[6]_GND_1_o_LessThan_7876_o> created at line 23908
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal encoder_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal usb_clk may hinder XST clustering optimizations.
    Summary:
	inferred  55 RAM(s).
	inferred  17 Multiplier(s).
	inferred 446 Adder/Subtractor(s).
	inferred 7979 D-type flip-flop(s).
	inferred 157 Comparator(s).
	inferred 1544 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   6 Tristate(s).
	inferred  26 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_9_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_10_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_10_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_26> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_11_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_11_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_15_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_16_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_16_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_18_o_GND_18_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_23_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_async_reg>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/verilog/wb_async_reg.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 32
        SELECT_WIDTH = 4
    Found 32-bit register for signal <wbm_dat_i_reg>.
    Found 32-bit register for signal <wbm_dat_o_reg>.
    Found 1-bit register for signal <wbm_we_i_reg>.
    Found 4-bit register for signal <wbm_sel_i_reg>.
    Found 1-bit register for signal <wbm_stb_i_reg>.
    Found 1-bit register for signal <wbm_ack_o_reg>.
    Found 1-bit register for signal <wbm_err_o_reg>.
    Found 1-bit register for signal <wbm_rty_o_reg>.
    Found 1-bit register for signal <wbm_cyc_i_reg>.
    Found 1-bit register for signal <wbm_done_sync1>.
    Found 1-bit register for signal <wbm_done_sync2>.
    Found 1-bit register for signal <wbm_done_sync3>.
    Found 32-bit register for signal <wbs_adr_o_reg>.
    Found 32-bit register for signal <wbs_dat_i_reg>.
    Found 32-bit register for signal <wbs_dat_o_reg>.
    Found 1-bit register for signal <wbs_we_o_reg>.
    Found 4-bit register for signal <wbs_sel_o_reg>.
    Found 1-bit register for signal <wbs_stb_o_reg>.
    Found 1-bit register for signal <wbs_ack_i_reg>.
    Found 1-bit register for signal <wbs_err_i_reg>.
    Found 1-bit register for signal <wbs_rty_i_reg>.
    Found 1-bit register for signal <wbs_cyc_o_reg>.
    Found 1-bit register for signal <wbs_done_reg>.
    Found 1-bit register for signal <wbs_cyc_o_sync1>.
    Found 1-bit register for signal <wbs_cyc_o_sync2>.
    Found 1-bit register for signal <wbs_cyc_o_sync3>.
    Found 1-bit register for signal <wbs_stb_o_sync1>.
    Found 1-bit register for signal <wbs_stb_o_sync2>.
    Found 1-bit register for signal <wbs_stb_o_sync3>.
    Found 32-bit register for signal <wbm_adr_i_reg>.
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <wb_async_reg> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0148> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_29> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_62_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_62_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_62_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_62_o_GND_62_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_70_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_62_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_30> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_56_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 465: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <bf_dval>.
    Found 1-bit register for signal <bf_dval_m1>.
    Found 1-bit register for signal <bf_dval_m2>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <bf_dval_m3>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_64_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_64_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_64_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_64_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_64_o_add_28_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_64_o_add_36_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_64_o_add_39_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_64_o_add_43_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_64_o_add_45_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_64_o_add_84_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_64_o_add_93_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_64_o_add_96_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_64_o_add_97_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_64_o_GND_64_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_64_o_GND_64_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_64_o_equal_8_o> created at line 294
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_64_o_equal_10_o> created at line 297
    Found 3-bit comparator greater for signal <GND_64_o_cur_cmp_idx[2]_LessThan_25_o> created at line 318
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_64_o_LessThan_26_o> created at line 329
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_64_o_LessThan_27_o> created at line 331
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_68_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_68_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_68_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_68_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_68_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_68_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_68_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_68_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_70_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_70_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_70_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_70_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_70_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_70_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_70_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_74_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_83_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_76_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_76_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_76_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_76_o_GND_76_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_79_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_79_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_88_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_81_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_81_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_81_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_81_o_GND_81_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_83_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_83_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_84_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_84_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_86_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_86_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_86_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_86_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_89_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_89_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_89_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_90_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_90_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_90_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_90_o_GND_90_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_90_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_97_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_97_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_92_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_92_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_92_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_92_o_GND_92_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_31> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_94_o_GND_94_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_94_o_GND_94_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_94_o_GND_94_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_94_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_94_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_94_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_94_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_94_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_103_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_103_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1175 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_97_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_97_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_98_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_98_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_100_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_100_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_100_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_100_o_GND_100_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_102_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_102_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_102_o_GND_102_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_102_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_103_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_103_o_GND_103_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_103_o_GND_103_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_103_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_103_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_103_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_103_o_GND_103_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

Synthesizing Unit <fx2_jpeg_streamer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd".
WARNING:Xst:647 - Input <fx2_empty_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fx2_pktend_n>.
    Found 1-bit register for signal <fx2_wr_n>.
    Found 12-bit register for signal <packet_counter>.
    Found 8-bit register for signal <sink_data_d>.
    Found 2-bit register for signal <fsm_state>.
    Found 1-bit register for signal <packet_fid>.
    Found 8-bit register for signal <fx2_data>.
    Found finite state machine <FSM_32> for signal <fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <packet_counter[11]_GND_107_o_add_2_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <n0009> created at line 133
    Found 12-bit comparator greater for signal <packet_counter[11]_GND_107_o_LessThan_47_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fx2_jpeg_streamer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 123
 1024x10-bit dual-port RAM                             : 1
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 1
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 3
 12x8-bit single-port Read Only RAM                    : 1
 16x10-bit dual-port RAM                               : 2
 16x11-bit single-port Read Only RAM                   : 1
 16x128-bit dual-port RAM                              : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x130-bit dual-port RAM                              : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x66-bit dual-port RAM                               : 4
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 256x8-bit dual-port RAM                               : 4
 2x162-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 4096x18-bit dual-port RAM                             : 2
 4x10-bit dual-port RAM                                : 10
 4x10-bit single-port Read Only RAM                    : 2
 4x130-bit dual-port RAM                               : 1
 4x27-bit dual-port RAM                                : 2
 4x6-bit dual-port RAM                                 : 2
 512x12-bit dual-port RAM                              : 1
 512x67-bit dual-port RAM                              : 2
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x21-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
# Multipliers                                          : 20
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 629
 1-bit adder                                           : 4
 10-bit adder                                          : 8
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 11
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit addsub                                         : 4
 13-bit subtractor                                     : 2
 14-bit adder                                          : 8
 16-bit adder                                          : 5
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 17-bit subtractor                                     : 1
 18-bit adder                                          : 2
 2-bit adder                                           : 58
 2-bit subtractor                                      : 1
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 23
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 26-bit adder                                          : 4
 26-bit subtractor                                     : 2
 27-bit adder                                          : 1
 28-bit adder                                          : 2
 3-bit adder                                           : 79
 3-bit addsub                                          : 11
 3-bit subtractor                                      : 9
 30-bit adder                                          : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 148
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 33
 5-bit adder                                           : 6
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 24
 6-bit adder                                           : 27
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 17
 7-bit adder                                           : 10
 7-bit addsub                                          : 3
 8-bit adder                                           : 3
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 2
 9-bit adder                                           : 10
 9-bit subtractor                                      : 15
# Registers                                            : 2211
 1-bit register                                        : 963
 10-bit register                                       : 54
 11-bit register                                       : 42
 12-bit register                                       : 51
 128-bit register                                      : 1
 13-bit register                                       : 21
 14-bit register                                       : 105
 16-bit register                                       : 23
 17-bit register                                       : 5
 18-bit register                                       : 2
 2-bit register                                        : 162
 20-bit register                                       : 19
 21-bit register                                       : 9
 22-bit register                                       : 3
 23-bit register                                       : 2
 24-bit register                                       : 47
 25-bit register                                       : 9
 26-bit register                                       : 2
 27-bit register                                       : 4
 28-bit register                                       : 2
 3-bit register                                        : 132
 30-bit register                                       : 10
 32-bit register                                       : 58
 4-bit register                                        : 118
 5-bit register                                        : 43
 57-bit register                                       : 1
 6-bit register                                        : 80
 64-bit register                                       : 4
 7-bit register                                        : 21
 8-bit register                                        : 166
 9-bit register                                        : 52
# Comparators                                          : 278
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 13-bit comparator not equal                           : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 3
 26-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 3167
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2328
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 16
 12-bit 2-to-1 multiplexer                             : 12
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 19
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 20
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 26
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 27
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 53
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 57
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 85
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 71
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 210
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 39-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 52-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 38
# Xors                                                 : 311
 1-bit xor2                                            : 289
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_98_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC_size>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_98_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3226 - The RAM <Mram__n0269> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size_VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_97_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_97_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_74_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_83_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3226 - The RAM <Mram_datao> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary>: 1 register on signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <encoder_streamer_fifo_graycounter1_q_binary>: 1 register on signal <encoder_streamer_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <encoder_cdc_graycounter1_q_binary>: 1 register on signal <encoder_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <encoder_reader_v>: 1 register on signal <encoder_reader_v>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary>: 1 register on signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_crg_por>: 1 register on signal <hdmi2usbsoc_crg_por>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_s6datacapture1_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_s6datacapture2_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_s6datacapture1_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_s6datacapture2_lateness>: 1 register on signal <hdmi2usbsoc_hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <encoder_streamer_fifo_graycounter0_q_binary>: 1 register on signal <encoder_streamer_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <encoder_y_fifo_produce>: 1 register on signal <encoder_y_fifo_produce>.
The following registers are absorbed into counter <encoder_y_fifo_consume>: 1 register on signal <encoder_y_fifo_consume>.
The following registers are absorbed into counter <encoder_y_fifo_level>: 1 register on signal <encoder_y_fifo_level>.
The following registers are absorbed into counter <encoder_cb_fifo_produce>: 1 register on signal <encoder_cb_fifo_produce>.
The following registers are absorbed into counter <encoder_cb_fifo_consume>: 1 register on signal <encoder_cb_fifo_consume>.
The following registers are absorbed into counter <encoder_cb_fifo_level>: 1 register on signal <encoder_cb_fifo_level>.
The following registers are absorbed into counter <encoder_cr_fifo_produce>: 1 register on signal <encoder_cr_fifo_produce>.
The following registers are absorbed into counter <encoder_cr_fifo_consume>: 1 register on signal <encoder_cr_fifo_consume>.
The following registers are absorbed into counter <encoder_cr_fifo_level>: 1 register on signal <encoder_cr_fifo_level>.
The following registers are absorbed into counter <encoder_output_fifo_produce>: 1 register on signal <encoder_output_fifo_produce>.
The following registers are absorbed into counter <encoder_output_fifo_consume>: 1 register on signal <encoder_output_fifo_consume>.
The following registers are absorbed into counter <encoder_output_fifo_level0>: 1 register on signal <encoder_output_fifo_level0>.
The following registers are absorbed into counter <encoderbuffer_v_write>: 1 register on signal <encoderbuffer_v_write>.
The following registers are absorbed into counter <encoderbuffer_h_read>: 1 register on signal <encoderbuffer_h_read>.
The following registers are absorbed into counter <encoderbuffer_v_read>: 1 register on signal <encoderbuffer_v_read>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_phase_half>: 1 register on signal <hdmi2usbsoc_ddrphy_phase_half>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_phase_sel>: 1 register on signal <hdmi2usbsoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <hdmi2usbsoc_i1>: 1 register on signal <hdmi2usbsoc_i1>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary>: 1 register on signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <encoder_cdc_graycounter0_q_binary>: 1 register on signal <encoder_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_count>: 1 register on signal <hdmi2usbsoc_sdram_count>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_ctrl_bus_errors>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_counter>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_dna_cnt>: 1 register on signal <hdmi2usbsoc_dna_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_ddrphy_bitslip_cnt>: 1 register on signal <hdmi2usbsoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_twtrcon_count>: 1 register on signal <hdmi2usbsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bandwidth_nreads>: 1 register on signal <hdmi2usbsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bandwidth_nwrites>: 1 register on signal <hdmi2usbsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <encoder_port_counter>: 1 register on signal <encoder_port_counter>.
The following registers are absorbed into counter <encoder_port_converter_demux>: 1 register on signal <encoder_port_converter_demux>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_current_address>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in0_dma_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi2usbsoc_hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_current_address>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_in1_dma_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <hdmi2usbsoc_hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <hdmi2usbsoc_hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <encoder_reader_rsv_level>: 1 register on signal <encoder_reader_rsv_level>.
The following registers are absorbed into counter <encoder_reader_fifo_produce>: 1 register on signal <encoder_reader_fifo_produce>.
The following registers are absorbed into counter <encoder_reader_fifo_consume>: 1 register on signal <encoder_reader_fifo_consume>.
The following registers are absorbed into counter <encoder_reader_fifo_level>: 1 register on signal <encoder_reader_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time0>: 1 register on signal <hdmi2usbsoc_sdram_time0>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_time1>: 1 register on signal <hdmi2usbsoc_sdram_time1>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine0_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine0_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine1_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine1_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine2_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine2_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine3_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine3_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine4_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine4_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine5_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine5_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine6_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine6_count>.
The following registers are absorbed into counter <hdmi2usbsoc_sdram_bankmachine7_count>: 1 register on signal <hdmi2usbsoc_sdram_bankmachine7_count>.
The following registers are absorbed into counter <hdmi2usbsoc_count>: 1 register on signal <hdmi2usbsoc_count>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_underflow_counter>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_underflow_counter>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary>: 1 register on signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter0_counter>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter0_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_produce>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_consume>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_level>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter0_rdata_converter_converter_mux>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter0_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out0_core_dmareader_offset>: 1 register on signal <hdmi2usbsoc_hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary>: 1 register on signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_produce>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter1_counter>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter1_counter>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_consume>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_level>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <hdmi2usbsoc_litedramnativeportconverter1_rdata_converter_converter_mux>: 1 register on signal <hdmi2usbsoc_litedramnativeportconverter1_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi2usbsoc_hdmi_out1_core_dmareader_offset>: 1 register on signal <hdmi2usbsoc_hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0212_GND_1_o_add_5646_OUT_Madd1> :
 	<Madd__n25800> in block <top>, 	<Madd__n25801> in block <top>, 	<Madd__n25803_Madd> in block <top>, 	<Madd_n18629[1:0]> in block <top>, 	<Madd_BUS_0212_GND_1_o_add_5646_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0315_GND_1_o_add_6059_OUT_Madd1> :
 	<Madd__n25931> in block <top>, 	<Madd__n25932> in block <top>, 	<Madd__n25934_Madd> in block <top>, 	<Madd_n18917[1:0]> in block <top>, 	<Madd_BUS_0315_GND_1_o_add_6059_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0186_GND_1_o_add_5589_OUT_Madd1> :
 	<Madd__n25825> in block <top>, 	<Madd__n25826> in block <top>, 	<Madd__n25828_Madd> in block <top>, 	<Madd_n18551[1:0]> in block <top>, 	<Madd_BUS_0186_GND_1_o_add_5589_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0238_GND_1_o_add_5703_OUT_Madd1> :
 	<Madd__n25820> in block <top>, 	<Madd__n25821> in block <top>, 	<Madd__n25823_Madd> in block <top>, 	<Madd_n18707[1:0]> in block <top>, 	<Madd_BUS_0238_GND_1_o_add_5703_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0289_GND_1_o_add_6002_OUT_Madd1> :
 	<Madd__n25853> in block <top>, 	<Madd__n25854> in block <top>, 	<Madd__n25856_Madd> in block <top>, 	<Madd_n18839[1:0]> in block <top>, 	<Madd_BUS_0289_GND_1_o_add_6002_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0341_GND_1_o_add_6116_OUT_Madd1> :
 	<Madd__n25795> in block <top>, 	<Madd__n25796> in block <top>, 	<Madd__n25798_Madd> in block <top>, 	<Madd_n18995[1:0]> in block <top>, 	<Madd_BUS_0341_GND_1_o_add_6116_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0198_GND_1_o_add_5624_OUT_Madd1> :
 	<Madd__n25962> in block <top>, 	<Madd__n25963> in block <top>, 	<Madd__n25965_Madd> in block <top>, 	<Madd_n18587[1:0]> in block <top>, 	<Madd_BUS_0198_GND_1_o_add_5624_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0301_GND_1_o_add_6037_OUT_Madd1> :
 	<Madd__n25845> in block <top>, 	<Madd__n25846> in block <top>, 	<Madd__n25848_Madd> in block <top>, 	<Madd_n18875[1:0]> in block <top>, 	<Madd_BUS_0301_GND_1_o_add_6037_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0224_GND_1_o_add_5681_OUT_Madd1> :
 	<Madd__n25808> in block <top>, 	<Madd__n25809> in block <top>, 	<Madd__n25811_Madd> in block <top>, 	<Madd_n18665[1:0]> in block <top>, 	<Madd_BUS_0224_GND_1_o_add_5681_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0172_GND_1_o_add_5567_OUT_Madd1> :
 	<Madd__n25938> in block <top>, 	<Madd__n25939> in block <top>, 	<Madd__n25941_Madd> in block <top>, 	<Madd_n18509[1:0]> in block <top>, 	<Madd_BUS_0172_GND_1_o_add_5567_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0327_GND_1_o_add_6094_OUT_Madd1> :
 	<Madd__n25815> in block <top>, 	<Madd__n25816> in block <top>, 	<Madd__n25818_Madd> in block <top>, 	<Madd_n18953[1:0]> in block <top>, 	<Madd_BUS_0327_GND_1_o_add_6094_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0275_GND_1_o_add_5980_OUT_Madd1> :
 	<Madd__n25839> in block <top>, 	<Madd__n25840> in block <top>, 	<Madd__n25842_Madd> in block <top>, 	<Madd_n18797[1:0]> in block <top>, 	<Madd_BUS_0275_GND_1_o_add_5980_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0050_GND_1_o_add_4215_OUT_Madd1> :
 	<Madd__n25948> in block <top>, 	<Madd__n25949> in block <top>, 	<Madd__n25951_Madd> in block <top>, 	<Madd_n18211[1:0]> in block <top>, 	<Madd_BUS_0050_GND_1_o_add_4215_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0060_GND_1_o_add_4296_OUT_Madd1> :
 	<Madd__n25973> in block <top>, 	<Madd__n25974> in block <top>, 	<Madd__n25976_Madd> in block <top>, 	<Madd_n18238[1:0]> in block <top>, 	<Madd_BUS_0060_GND_1_o_add_4296_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0070_GND_1_o_add_4377_OUT_Madd1> :
 	<Madd__n25834> in block <top>, 	<Madd__n25835> in block <top>, 	<Madd__n25837_Madd> in block <top>, 	<Madd_n18265[1:0]> in block <top>, 	<Madd_BUS_0070_GND_1_o_add_4377_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0099_GND_1_o_add_4851_OUT_Madd1> :
 	<Madd__n25790> in block <top>, 	<Madd__n25791> in block <top>, 	<Madd__n25793_Madd> in block <top>, 	<Madd_n18334[1:0]> in block <top>, 	<Madd_BUS_0099_GND_1_o_add_4851_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0109_GND_1_o_add_4932_OUT_Madd1> :
 	<Madd__n25980> in block <top>, 	<Madd__n25981> in block <top>, 	<Madd__n25983_Madd> in block <top>, 	<Madd_n18361[1:0]> in block <top>, 	<Madd_BUS_0109_GND_1_o_add_4932_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0119_GND_1_o_add_5013_OUT_Madd1> :
 	<Madd__n25943> in block <top>, 	<Madd__n25944> in block <top>, 	<Madd__n25946_Madd> in block <top>, 	<Madd_n18388[1:0]> in block <top>, 	<Madd_BUS_0119_GND_1_o_add_5013_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5582_OUT1> :
 	<Madd_n18531> in block <top>, 	<Madd_n18534> in block <top>, 	<Madd_n18537> in block <top>, 	<Madd_n18540> in block <top>, 	<Madd_n18543> in block <top>, 	<Madd_n18546> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5582_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5639_OUT1> :
 	<Madd_n18609> in block <top>, 	<Madd_n18612> in block <top>, 	<Madd_n18615> in block <top>, 	<Madd_n18618> in block <top>, 	<Madd_n18621> in block <top>, 	<Madd_n18624> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5639_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5696_OUT1> :
 	<Madd_n18687> in block <top>, 	<Madd_n18690> in block <top>, 	<Madd_n18693> in block <top>, 	<Madd_n18696> in block <top>, 	<Madd_n18699> in block <top>, 	<Madd_n18702> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5696_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5995_OUT1> :
 	<Madd_n18819> in block <top>, 	<Madd_n18822> in block <top>, 	<Madd_n18825> in block <top>, 	<Madd_n18828> in block <top>, 	<Madd_n18831> in block <top>, 	<Madd_n18834> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5995_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6052_OUT1> :
 	<Madd_n18897> in block <top>, 	<Madd_n18900> in block <top>, 	<Madd_n18903> in block <top>, 	<Madd_n18906> in block <top>, 	<Madd_n18909> in block <top>, 	<Madd_n18912> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6052_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6109_OUT1> :
 	<Madd_n18975> in block <top>, 	<Madd_n18978> in block <top>, 	<Madd_n18981> in block <top>, 	<Madd_n18984> in block <top>, 	<Madd_n18987> in block <top>, 	<Madd_n18990> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6109_OUT> in block <top>.
	Multiplier <Mmult_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4428_OUT> in block <top> and adder/subtractor <Madd_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4430_OUT> in block <top> are combined into a MAC<Maddsub_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4428_OUT>.
	The following registers are also absorbed by the MAC: <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5064_OUT> in block <top> and adder/subtractor <Madd_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5066_OUT> in block <top> are combined into a MAC<Maddsub_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5064_OUT>.
	The following registers are also absorbed by the MAC: <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_n14824> in block <top> and adder/subtractor <Madd_encoder_reader_read_address_Madd> in block <top> are combined into a MAC<Maddsub_n14824>.
	The following registers are also absorbed by the MAC: <encoder_reader_h> in block <top>.
	Found pipelined multiplier on signal <n15054>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15055>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15362>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15363>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4429_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5065_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5517_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5519_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5516_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5518_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5930_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5932_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5929_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi2usbsoc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5931_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4481_OUT> in block <top> and  <Mmult_n15054> in block <top> are combined into a MULT with pre-adder <Mmult_n150541>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4482_OUT> in block <top> and  <Mmult_n15055> in block <top> are combined into a MULT with pre-adder <Mmult_n150551>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5117_OUT> in block <top> and  <Mmult_n15362> in block <top> are combined into a MULT with pre-adder <Mmult_n153621>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5118_OUT> in block <top> and  <Mmult_n15363> in block <top> are combined into a MULT with pre-adder <Mmult_n153631>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_13> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_in0_frame_cur_word,hdmi2usbsoc_hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_18>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_in1_frame_cur_word,hdmi2usbsoc_hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_42> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_streamer_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <encoder_streamer_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <memadr_35>     |          |
    |     doB            | connected to signal <encoder_streamer_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_41> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_29>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_output_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_output_fifo_produce> |          |
    |     diA            | connected to signal <("00",encoder_output_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <encoder_clk>   | rise     |
    |     enB            | connected to signal <encoder_output_fifo_do_read> | high     |
    |     addrB          | connected to signal <encoder_output_fifo_consume> |          |
    |     doB            | connected to signal <encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_39> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",encoder_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <encoder_cb_fifo_consume> |          |
    |     doB            | connected to signal <encoder_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_40> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",encoder_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <encoder_cr_fifo_consume> |          |
    |     doB            | connected to signal <encoder_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_38> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoder_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",encoderbuffer_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <encoder_y_fifo_consume> |          |
    |     doB            | connected to signal <encoder_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_24> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_litedramnativeport1_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_14>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_32> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_litedramnativeport3_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_20>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_20> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_litedramnativeport0_cmd_payload_addr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_20>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_litedramnativeport2_cmd_payload_addr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_26>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_37> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <encoder_cdc_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <encoder_cdc_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     addrB          | connected to signal <memadr_32>     |          |
    |     doB            | connected to signal <encoder_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <hdmi2usbsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_tag_di_dirty,"00",comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_21> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi2usbsoc_litedramnativeportconverter0_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_sdram_interface_rdata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi2usbsoc_litedramnativeportconverter0_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_22>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_litedramnativeportconverter0_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_23> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage9_storage_full,hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage8_storage_full,hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage7_storage_full,hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage6_storage_full,hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage5_storage_full,hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage4_storage_full,hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage3_storage_full,hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage2_storage_full,hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage1_storage_full,hdmi2usbsoc_hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_24>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi2usbsoc_litedramnativeportconverter1_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_sdram_interface_rdata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi2usbsoc_litedramnativeportconverter1_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_28>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_litedramnativeportconverter1_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_31> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage9_storage_full,hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage8_storage_full,hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage7_storage_full,hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage6_storage_full,hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage5_storage_full,hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage4_storage_full,hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage3_storage_full,hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage2_storage_full,hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage1_storage_full,hdmi2usbsoc_hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_30>     |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6> <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6> <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <hdmi2usbsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi2usbsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in0_decoding0_output_de,hdmi2usbsoc_hdmi_in0_decoding0_output_c,hdmi2usbsoc_hdmi_in0_decoding0_output_d,hdmi2usbsoc_hdmi_in0_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in0_decoding1_output_de,hdmi2usbsoc_hdmi_in0_decoding1_output_c,hdmi2usbsoc_hdmi_in0_decoding1_output_d,hdmi2usbsoc_hdmi_in0_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in0_decoding2_output_de,hdmi2usbsoc_hdmi_in0_decoding2_output_c,hdmi2usbsoc_hdmi_in0_decoding2_output_d,hdmi2usbsoc_hdmi_in0_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in1_decoding0_output_de,hdmi2usbsoc_hdmi_in1_decoding0_output_c,hdmi2usbsoc_hdmi_in1_decoding0_output_d,hdmi2usbsoc_hdmi_in1_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in1_decoding1_output_de,hdmi2usbsoc_hdmi_in1_decoding1_output_c,hdmi2usbsoc_hdmi_in1_decoding1_output_d,hdmi2usbsoc_hdmi_in1_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi2usbsoc_hdmi_in1_decoding2_output_de,hdmi2usbsoc_hdmi_in1_decoding2_output_c,hdmi2usbsoc_hdmi_in1_decoding2_output_d,hdmi2usbsoc_hdmi_in1_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <encoderbuffer_write_port_we> | high     |
    |     addrA          | connected to signal <(encoderbuffer_write_sel,encoderbuffer_v_write)> |          |
    |     diA            | connected to signal <encoder_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <(encoderbuffer_read_sel,encoderbuffer_v_read)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi2usbsoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi2usbsoc_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed12,comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed15,comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed18,comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed21,comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed24,comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed27,comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed30,comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed33,comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_in0_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_in1_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_36> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <encoder_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <encoder_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",encoder_port_converter_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <encoder_reader_fifo_consume> |          |
    |     doB            | connected to signal <encoder_cdc_asyncfifo_din> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_sink_valid,hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_sink_valid,hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_sink_valid,hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_litedramnativeportconverter0_cmd_buffer_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_26> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_30> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_sink_valid,hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_sink_valid,hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_sink_valid,hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_litedramnativeportconverter1_cmd_buffer_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_34> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15054 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15055 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15362 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15363 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4429_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5065_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5517_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5519_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5516_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5518_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5930_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5932_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5929_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi2usbsoc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5931_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_88_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi2usbsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <encoder_reader_base_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 121
 1024x10-bit dual-port block RAM                       : 1
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 1024x8-bit dual-port block RAM                        : 1
 128x12-bit dual-port block RAM                        : 3
 128x24-bit dual-port block RAM                        : 1
 128x8-bit dual-port block RAM                         : 3
 12x8-bit single-port distributed Read Only RAM        : 1
 16x10-bit dual-port distributed RAM                   : 2
 16x11-bit single-port distributed Read Only RAM       : 1
 16x128-bit dual-port distributed RAM                  : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x130-bit dual-port distributed RAM                  : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x66-bit dual-port block RAM                         : 2
 16x66-bit dual-port distributed RAM                   : 2
 256x16-bit single-port block Read Only RAM            : 2
 256x21-bit dual-port block RAM                        : 2
 256x21-bit single-port block Read Only RAM            : 1
 256x5-bit single-port block Read Only RAM             : 1
 256x8-bit dual-port block RAM                         : 2
 2x162-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port distributed RAM                   : 2
 4096x18-bit dual-port block RAM                       : 2
 4x10-bit dual-port distributed RAM                    : 10
 4x10-bit single-port distributed Read Only RAM        : 2
 4x130-bit dual-port distributed RAM                   : 1
 4x27-bit dual-port distributed RAM                    : 2
 4x6-bit dual-port distributed RAM                     : 2
 512x12-bit dual-port block RAM                        : 1
 512x67-bit dual-port block RAM                        : 2
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x21-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
# MACs                                                 : 7
 16x16-to-26-bit MAC                                   : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 13
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 238
 10-bit adder                                          : 6
 11-bit adder                                          : 9
 11-bit subtractor                                     : 4
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 5
 2-bit adder                                           : 10
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 12
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 26-bit adder                                          : 2
 26-bit subtractor                                     : 2
 3-bit adder                                           : 15
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 32
 5-bit adder                                           : 6
 5-bit subtractor                                      : 24
 6-bit adder                                           : 13
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 4
 8-bit adder                                           : 1
 9-bit adder                                           : 8
 9-bit subtractor                                      : 15
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 227
 1-bit up counter                                      : 4
 10-bit down counter                                   : 1
 10-bit up counter                                     : 6
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 17-bit down counter                                   : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 34
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 26-bit up counter                                     : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 54
 3-bit updown counter                                  : 11
 32-bit up counter                                     : 4
 4-bit down counter                                    : 3
 4-bit up counter                                      : 13
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 6
 6-bit down counter                                    : 1
 6-bit up counter                                      : 8
 7-bit up counter                                      : 6
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
 8-bit updown counter                                  : 8
 9-bit up counter                                      : 2
# Accumulators                                         : 7
 16-bit updown loadable accumulator                    : 1
 6-bit up accumulator                                  : 6
# Registers                                            : 11092
 Flip-Flops                                            : 11092
# Comparators                                          : 278
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 13-bit comparator not equal                           : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 3
 26-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 3772
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2969
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 68
 1-bit 52-to-1 multiplexer                             : 8
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 14
 12-bit 2-to-1 multiplexer                             : 10
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 17
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 19
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 23
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 18
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 31
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 81
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 70
 64-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 172
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 39-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 38
# Xors                                                 : 311
 1-bit xor2                                            : 289
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_hdmi2usbsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi2usbsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <wbm_adr_i_reg_30> in Unit <wb_async_reg> is equivalent to the following FF/Latch, which will be removed : <wbm_adr_i_reg_31> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
WARNING:Xst:1293 - FF/Latch <wbm_adr_i_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <litedramwishbone2native_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <controllerinjector_multiplexer_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 010   | 011
 011   | 010
 101   | 110
 110   | 111
 111   | 101
 001   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <controllerinjector_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer0_produce> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer1_produce> are equivalent, XST will keep only <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer1_produce> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <controllerinjector_roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <controllerinjector_roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <controllerinjector_roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <controllerinjector_roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <controllerinjector_roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <controllerinjector_roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <controllerinjector_roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <controllerinjector_roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <controllerinjector_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <controllerinjector_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <controllerinjector_bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <controllerinjector_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <controllerinjector_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <controllerinjector_bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <controllerinjector_bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <controllerinjector_bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <hdmi2usbsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <hdmi2usbsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fx2_jpeg_streamer/FSM_32> on signal <fsm_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_reset      | 00
 s_wait       | 01
 s_packet_end | 10
 s_send_data  | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_29> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_31> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_26> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_27> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_28> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3197> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2397> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1465> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1466> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1965> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1966> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_429> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_389> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3810> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_399> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3910> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_409> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_241> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_242> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_360> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_370> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_433> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_434> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_37130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_37129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_101> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_102> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_103> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_104> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_105> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_106> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_107> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_108> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1111> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1112> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1117> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1115> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_121> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_122> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1220> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_171> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_174> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_172> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_173> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_175> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_176> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_177> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_178> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1719> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1720> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_152> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_151> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_154> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_163> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_168> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1619> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1620> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_226> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_259> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_269> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_279> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_305> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_306> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3310> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_339> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_349> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3410> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2026> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2027> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2826> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2827> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_247> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3214> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <wbs_adr_o_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_reg_31> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface8_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface8_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface8_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_interface8_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi2usbsoc_hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1019> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1519> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <hdmi2usbsoc_ddrphy_record2_wrdata_mask_1> <hdmi2usbsoc_ddrphy_record2_wrdata_mask_2> <hdmi2usbsoc_ddrphy_record2_wrdata_mask_3> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_0> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_1> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_2> <hdmi2usbsoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_22_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_30_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_24_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_28_0> 
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <encoder_reader_h_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_n1q_m_0> 

Optimizing unit <fx2_jpeg_streamer> ...

Optimizing unit <wb_async_reg> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbm_err_o_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbs_err_i_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_222> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_223> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_224> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_302>, <Mram_storage_301> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_302>, <Mram_storage_303> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_302>, <Mram_storage_304> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi2usbsoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_0> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_0> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_1> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_1> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_2> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_3> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_4> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_5> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_6> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_7> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_done> <hdmi2usbsoc_hdmi_in0_wer2_period_done> <hdmi2usbsoc_hdmi_in0_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_8> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_9> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_toggle_i> <hdmi2usbsoc_hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <encoder_cdc_graycounter0_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_reader_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <encoder_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <encoder_cdc_graycounter0_q_binary_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_reader_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_sdram_bandwidth_counter_1> <hdmi2usbsoc_hdmi_in1_edid_samp_count_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_sdram_bandwidth_counter_2> <hdmi2usbsoc_hdmi_in1_edid_samp_count_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_sdram_bandwidth_counter_3> <hdmi2usbsoc_hdmi_in1_edid_samp_count_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_sdram_bandwidth_counter_4> <hdmi2usbsoc_hdmi_in1_edid_samp_count_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_done> <hdmi2usbsoc_hdmi_in1_wer2_period_done> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <memadr_28_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_28_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_28_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <encoder_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <encoder_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_0> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_0> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_1> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_1> <hdmi2usbsoc_hdmi_in1_chansync_syncbuffer0_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_2> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_3> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_4> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_5> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_6> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_wer_counter_r_updated> <hdmi2usbsoc_hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_7> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_8> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_9> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_edid_samp_carry> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi2usbsoc_sdram_bandwidth_period> <hdmi2usbsoc_hdmi_in1_edid_samp_carry> <hdmi2usbsoc_i1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <memadr_22_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_10> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <memadr_22_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_11> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <memadr_22_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_12> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_13> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_14> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_15> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_20> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_16> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_21> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_17> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_22> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_18> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_23> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_period_counter_19> <hdmi2usbsoc_hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer1_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer0_toggle_i> <hdmi2usbsoc_hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_10> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_11> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_streamer_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_12> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_13> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_14> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_15> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_20> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_16> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_21> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_17> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_22> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_18> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_23> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_period_counter_19> <hdmi2usbsoc_hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_consume_0> <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <encoder_cdc_graycounter0_q_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <encoder_cdc_graycounter0_q_binary_2> <encoder_reader_fifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_wer_counter_r_updated> <hdmi2usbsoc_hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <encoder_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <encoder_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <encoder_cb_fifo_consume_0> <encoder_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_consume_0> <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <encoder_streamer_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_streamer_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_clk> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_edid_samp_count_0> <hdmi2usbsoc_sdram_bandwidth_counter_0> <hdmi2usbsoc_hdmi_in1_edid_samp_count_0> <hdmi2usbsoc_i1_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <wb_async_reg/wbs_ack_i_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <wb_async_reg/wbs_done_reg> 
INFO:Xst:2261 - The FF/Latch <encoder_cdc_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <encoder_cdc_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs0> <xilinxmultiregimpl42_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs0> <xilinxmultiregimpl92_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl16_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl29_regs1> <xilinxmultiregimpl42_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl66_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl79_regs1> <xilinxmultiregimpl92_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in0_wer1_toggle_o_r> <hdmi2usbsoc_hdmi_in0_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi2usbsoc_hdmi_in1_wer1_toggle_o_r> <hdmi2usbsoc_hdmi_in1_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 91.
Forward register balancing over carry chain Mcount_hdmi2usbsoc_hdmi_out0_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain Mcount_hdmi2usbsoc_hdmi_out1_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_64_o_GND_64_o_sub_7_OUT<15:0>_cy<4>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_64_o_GND_64_o_sub_9_OUT<15:0>_cy<3>
Forward register balancing over carry chain JpegEnc/U_CtrlSM/Msub_GND_62_o_GND_62_o_sub_70_OUT<15:0>_cy<3>
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<22>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<21>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<1>11_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<0>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<2>11_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<1>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<17>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<16>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<20>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<19>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<21>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<20>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<9><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<8><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<19>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<18>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<13><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<12><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<18>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<17>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<11><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<10><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<15><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<14><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<16>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<15><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<14><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<13><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<10><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<9><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<5>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<8><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<7><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<3>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<2>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<12><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<11><4>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<7><4>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<6>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<6>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<5>1_FRB> 
INFO:Xst:2260 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<4>1_FRB> in Unit <top> is equivalent to the following FF/Latch : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<3>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<22>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<21>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<1>11_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<0>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<2>11_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<1>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<17>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<16>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<20>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<19>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<21>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<20>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<9><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<8><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<19>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<18>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<13><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<12><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<18>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<17>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<11><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<10><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<15><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<14><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<16>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<15><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<14><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<13><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<10><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<9><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<5>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<8><4>111_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<7><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<3>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<2>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<12><4>211_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<11><4>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<7><4>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<6>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<6>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<5>1_FRB> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<4>1_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/GND_94_o_Decoder_253_OUT<3>1_FRB> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<0><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<19>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<10><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<21>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<11><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<22>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<12><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<15><4>211_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<13><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<0>21_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<14><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<1>11_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<15><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<17><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<20>111_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_253_OUT<4:0>_cy<2>1_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_253_OUT<4:0>_xor<4>11_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_261_OUT<4:0>_cy<2>1_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_261_OUT<4:0>_xor<4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_1 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<13><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<10><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_0 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<14><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<15><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<3>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_4 JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : Mmux_GND_1_o_hdmi2usbsoc_interface0_bank_bus_adr[3]_mux_7140_OUT13111_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 hdmi2usbsoc_hdmi2usbsoc_interface_adr_4 hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 has(ve) been forward balanced into : hdmi2usbsoc_hdmi2usbsoc_timer0_update_value_re11_FRB.
	Register(s) hdmi2usbsoc_hdmi2usbsoc_interface_adr_2 hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 hdmi2usbsoc_hdmi2usbsoc_interface_adr_3 hdmi2usbsoc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : _n28336<6>11_FRB.
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB3 JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_0_BRB0 JpegEnc/U_Huffman/word_reg_0_BRB1 JpegEnc/U_Huffman/word_reg_0_BRB2 JpegEnc/U_Huffman/word_reg_0_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_1_BRB0 JpegEnc/U_Huffman/word_reg_1_BRB1 JpegEnc/U_Huffman/word_reg_1_BRB2 JpegEnc/U_Huffman/word_reg_1_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_10_BRB0 JpegEnc/U_Huffman/word_reg_10_BRB1 JpegEnc/U_Huffman/word_reg_10_BRB2 JpegEnc/U_Huffman/word_reg_10_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_11_BRB0 JpegEnc/U_Huffman/word_reg_11_BRB1 JpegEnc/U_Huffman/word_reg_11_BRB2 JpegEnc/U_Huffman/word_reg_11_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_12 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_12_BRB0 JpegEnc/U_Huffman/word_reg_12_BRB1 JpegEnc/U_Huffman/word_reg_12_BRB2 JpegEnc/U_Huffman/word_reg_12_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_13 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_13_BRB0 JpegEnc/U_Huffman/word_reg_13_BRB1 JpegEnc/U_Huffman/word_reg_13_BRB2 JpegEnc/U_Huffman/word_reg_13_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_14 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_14_BRB0 JpegEnc/U_Huffman/word_reg_14_BRB1 JpegEnc/U_Huffman/word_reg_14_BRB2 JpegEnc/U_Huffman/word_reg_14_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_15 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_15_BRB0 JpegEnc/U_Huffman/word_reg_15_BRB1 JpegEnc/U_Huffman/word_reg_15_BRB2 JpegEnc/U_Huffman/word_reg_15_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_16 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_16_BRB0 JpegEnc/U_Huffman/word_reg_16_BRB1 JpegEnc/U_Huffman/word_reg_16_BRB2 JpegEnc/U_Huffman/word_reg_16_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_17 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_17_BRB0 JpegEnc/U_Huffman/word_reg_17_BRB1 JpegEnc/U_Huffman/word_reg_17_BRB2 JpegEnc/U_Huffman/word_reg_17_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_18 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_18_BRB0 JpegEnc/U_Huffman/word_reg_18_BRB1 JpegEnc/U_Huffman/word_reg_18_BRB2 JpegEnc/U_Huffman/word_reg_18_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_19 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_19_BRB0 JpegEnc/U_Huffman/word_reg_19_BRB1 JpegEnc/U_Huffman/word_reg_19_BRB2 JpegEnc/U_Huffman/word_reg_19_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_2_BRB0 JpegEnc/U_Huffman/word_reg_2_BRB1 JpegEnc/U_Huffman/word_reg_2_BRB2 JpegEnc/U_Huffman/word_reg_2_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_20 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_20_BRB0 JpegEnc/U_Huffman/word_reg_20_BRB1 JpegEnc/U_Huffman/word_reg_20_BRB2 JpegEnc/U_Huffman/word_reg_20_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_21 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_21_BRB0 JpegEnc/U_Huffman/word_reg_21_BRB1 JpegEnc/U_Huffman/word_reg_21_BRB2 JpegEnc/U_Huffman/word_reg_21_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_22 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_22_BRB0 JpegEnc/U_Huffman/word_reg_22_BRB1 JpegEnc/U_Huffman/word_reg_22_BRB2 JpegEnc/U_Huffman/word_reg_22_BRB3 JpegEnc/U_Huffman/word_reg_22_BRB4 JpegEnc/U_Huffman/word_reg_22_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_3_BRB0 JpegEnc/U_Huffman/word_reg_3_BRB1 JpegEnc/U_Huffman/word_reg_3_BRB2 JpegEnc/U_Huffman/word_reg_3_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_4_BRB0 JpegEnc/U_Huffman/word_reg_4_BRB1 JpegEnc/U_Huffman/word_reg_4_BRB2 JpegEnc/U_Huffman/word_reg_4_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_5_BRB0 JpegEnc/U_Huffman/word_reg_5_BRB1 JpegEnc/U_Huffman/word_reg_5_BRB2 JpegEnc/U_Huffman/word_reg_5_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_6_BRB0 JpegEnc/U_Huffman/word_reg_6_BRB1 JpegEnc/U_Huffman/word_reg_6_BRB2 JpegEnc/U_Huffman/word_reg_6_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_7_BRB0 JpegEnc/U_Huffman/word_reg_7_BRB1 JpegEnc/U_Huffman/word_reg_7_BRB2 JpegEnc/U_Huffman/word_reg_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_8_BRB0 JpegEnc/U_Huffman/word_reg_8_BRB1 JpegEnc/U_Huffman/word_reg_8_BRB2 JpegEnc/U_Huffman/word_reg_8_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_9_BRB0 JpegEnc/U_Huffman/word_reg_9_BRB1 JpegEnc/U_Huffman/word_reg_9_BRB2 JpegEnc/U_Huffman/word_reg_9_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) controllerinjector_new_master_rdata_valid0 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid0_BRB0 controllerinjector_new_master_rdata_valid0_BRB1 controllerinjector_new_master_rdata_valid0_BRB2 controllerinjector_new_master_rdata_valid0_BRB3 controllerinjector_new_master_rdata_valid0_BRB4 controllerinjector_new_master_rdata_valid0_BRB5 controllerinjector_new_master_rdata_valid0_BRB6 controllerinjector_new_master_rdata_valid0_BRB7 controllerinjector_new_master_rdata_valid0_BRB8 controllerinjector_new_master_rdata_valid0_BRB9 controllerinjector_new_master_rdata_valid0_BRB10 controllerinjector_new_master_rdata_valid0_BRB11 controllerinjector_new_master_rdata_valid0_BRB12 controllerinjector_new_master_rdata_valid0_BRB13 controllerinjector_new_master_rdata_valid0_BRB14 controllerinjector_new_master_rdata_valid0_BRB15 controllerinjector_new_master_rdata_valid0_BRB16 controllerinjector_new_master_rdata_valid0_BRB17 controllerinjector_new_master_rdata_valid0_BRB18
controllerinjector_new_master_rdata_valid0_BRB19 controllerinjector_new_master_rdata_valid0_BRB21 controllerinjector_new_master_rdata_valid0_BRB22 controllerinjector_new_master_rdata_valid0_BRB23 controllerinjector_new_master_rdata_valid0_BRB24 controllerinjector_new_master_rdata_valid0_BRB25 controllerinjector_new_master_rdata_valid0_BRB26 controllerinjector_new_master_rdata_valid0_BRB27 controllerinjector_new_master_rdata_valid0_BRB28 controllerinjector_new_master_rdata_valid0_BRB29 controllerinjector_new_master_rdata_valid0_BRB30 controllerinjector_new_master_rdata_valid0_BRB31 controllerinjector_new_master_rdata_valid0_BRB32.
	Register(s) controllerinjector_new_master_rdata_valid1 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid1_BRB0 controllerinjector_new_master_rdata_valid1_BRB1 controllerinjector_new_master_rdata_valid1_BRB2 controllerinjector_new_master_rdata_valid1_BRB3 controllerinjector_new_master_rdata_valid1_BRB4 controllerinjector_new_master_rdata_valid1_BRB5 controllerinjector_new_master_rdata_valid1_BRB6 controllerinjector_new_master_rdata_valid1_BRB7 controllerinjector_new_master_rdata_valid1_BRB8 controllerinjector_new_master_rdata_valid1_BRB9 controllerinjector_new_master_rdata_valid1_BRB10 controllerinjector_new_master_rdata_valid1_BRB11 controllerinjector_new_master_rdata_valid1_BRB12 controllerinjector_new_master_rdata_valid1_BRB13 controllerinjector_new_master_rdata_valid1_BRB14 controllerinjector_new_master_rdata_valid1_BRB15 controllerinjector_new_master_rdata_valid1_BRB16 controllerinjector_new_master_rdata_valid1_BRB17 controllerinjector_new_master_rdata_valid1_BRB18
controllerinjector_new_master_rdata_valid1_BRB19 controllerinjector_new_master_rdata_valid1_BRB21 controllerinjector_new_master_rdata_valid1_BRB22 controllerinjector_new_master_rdata_valid1_BRB23 controllerinjector_new_master_rdata_valid1_BRB24 controllerinjector_new_master_rdata_valid1_BRB25 controllerinjector_new_master_rdata_valid1_BRB26 controllerinjector_new_master_rdata_valid1_BRB27 controllerinjector_new_master_rdata_valid1_BRB28 controllerinjector_new_master_rdata_valid1_BRB29 controllerinjector_new_master_rdata_valid1_BRB30 controllerinjector_new_master_rdata_valid1_BRB31 controllerinjector_new_master_rdata_valid1_BRB32.
	Register(s) controllerinjector_new_master_rdata_valid18 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid18_BRB0 controllerinjector_new_master_rdata_valid18_BRB1 controllerinjector_new_master_rdata_valid18_BRB2 controllerinjector_new_master_rdata_valid18_BRB3 controllerinjector_new_master_rdata_valid18_BRB6 controllerinjector_new_master_rdata_valid18_BRB8 controllerinjector_new_master_rdata_valid18_BRB11 controllerinjector_new_master_rdata_valid18_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid19 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid19_BRB0 controllerinjector_new_master_rdata_valid19_BRB1 controllerinjector_new_master_rdata_valid19_BRB2 controllerinjector_new_master_rdata_valid19_BRB3 controllerinjector_new_master_rdata_valid19_BRB6 controllerinjector_new_master_rdata_valid19_BRB8 controllerinjector_new_master_rdata_valid19_BRB11 controllerinjector_new_master_rdata_valid19_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid2 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid2_BRB0 controllerinjector_new_master_rdata_valid2_BRB1 controllerinjector_new_master_rdata_valid2_BRB2 controllerinjector_new_master_rdata_valid2_BRB3 controllerinjector_new_master_rdata_valid2_BRB4 controllerinjector_new_master_rdata_valid2_BRB5 controllerinjector_new_master_rdata_valid2_BRB6 controllerinjector_new_master_rdata_valid2_BRB7 controllerinjector_new_master_rdata_valid2_BRB8 controllerinjector_new_master_rdata_valid2_BRB9 controllerinjector_new_master_rdata_valid2_BRB10 controllerinjector_new_master_rdata_valid2_BRB11 controllerinjector_new_master_rdata_valid2_BRB12 controllerinjector_new_master_rdata_valid2_BRB13 controllerinjector_new_master_rdata_valid2_BRB14 controllerinjector_new_master_rdata_valid2_BRB15 controllerinjector_new_master_rdata_valid2_BRB16 controllerinjector_new_master_rdata_valid2_BRB17 controllerinjector_new_master_rdata_valid2_BRB18
controllerinjector_new_master_rdata_valid2_BRB19 controllerinjector_new_master_rdata_valid2_BRB21 controllerinjector_new_master_rdata_valid2_BRB22 controllerinjector_new_master_rdata_valid2_BRB23 controllerinjector_new_master_rdata_valid2_BRB24 controllerinjector_new_master_rdata_valid2_BRB25 controllerinjector_new_master_rdata_valid2_BRB26 controllerinjector_new_master_rdata_valid2_BRB27 controllerinjector_new_master_rdata_valid2_BRB28 controllerinjector_new_master_rdata_valid2_BRB29 controllerinjector_new_master_rdata_valid2_BRB30 controllerinjector_new_master_rdata_valid2_BRB31 controllerinjector_new_master_rdata_valid2_BRB32.
	Register(s) controllerinjector_new_master_rdata_valid20 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid20_BRB0 controllerinjector_new_master_rdata_valid20_BRB1 controllerinjector_new_master_rdata_valid20_BRB2 controllerinjector_new_master_rdata_valid20_BRB3 controllerinjector_new_master_rdata_valid20_BRB6 controllerinjector_new_master_rdata_valid20_BRB8 controllerinjector_new_master_rdata_valid20_BRB11 controllerinjector_new_master_rdata_valid20_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid21 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid21_BRB0 controllerinjector_new_master_rdata_valid21_BRB1 controllerinjector_new_master_rdata_valid21_BRB2 controllerinjector_new_master_rdata_valid21_BRB3 controllerinjector_new_master_rdata_valid21_BRB6 controllerinjector_new_master_rdata_valid21_BRB8 controllerinjector_new_master_rdata_valid21_BRB11 controllerinjector_new_master_rdata_valid21_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid22 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid22_BRB0 controllerinjector_new_master_rdata_valid22_BRB1 controllerinjector_new_master_rdata_valid22_BRB3 controllerinjector_new_master_rdata_valid22_BRB5.
	Register(s) controllerinjector_new_master_rdata_valid24 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid24_BRB0 controllerinjector_new_master_rdata_valid24_BRB1 controllerinjector_new_master_rdata_valid24_BRB2 controllerinjector_new_master_rdata_valid24_BRB3 controllerinjector_new_master_rdata_valid24_BRB6 controllerinjector_new_master_rdata_valid24_BRB8 controllerinjector_new_master_rdata_valid24_BRB11 controllerinjector_new_master_rdata_valid24_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid25 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid25_BRB0 controllerinjector_new_master_rdata_valid25_BRB1 controllerinjector_new_master_rdata_valid25_BRB2 controllerinjector_new_master_rdata_valid25_BRB3 controllerinjector_new_master_rdata_valid25_BRB6 controllerinjector_new_master_rdata_valid25_BRB8 controllerinjector_new_master_rdata_valid25_BRB11 controllerinjector_new_master_rdata_valid25_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid26 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid26_BRB0 controllerinjector_new_master_rdata_valid26_BRB1 controllerinjector_new_master_rdata_valid26_BRB2 controllerinjector_new_master_rdata_valid26_BRB3 controllerinjector_new_master_rdata_valid26_BRB6 controllerinjector_new_master_rdata_valid26_BRB8 controllerinjector_new_master_rdata_valid26_BRB11 controllerinjector_new_master_rdata_valid26_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid27 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid27_BRB0 controllerinjector_new_master_rdata_valid27_BRB1 controllerinjector_new_master_rdata_valid27_BRB2 controllerinjector_new_master_rdata_valid27_BRB3 controllerinjector_new_master_rdata_valid27_BRB6 controllerinjector_new_master_rdata_valid27_BRB8 controllerinjector_new_master_rdata_valid27_BRB11 controllerinjector_new_master_rdata_valid27_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid28 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid28_BRB0 controllerinjector_new_master_rdata_valid28_BRB1 controllerinjector_new_master_rdata_valid28_BRB3 controllerinjector_new_master_rdata_valid28_BRB5.
	Register(s) controllerinjector_new_master_rdata_valid3 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid3_BRB0 controllerinjector_new_master_rdata_valid3_BRB1 controllerinjector_new_master_rdata_valid3_BRB2 controllerinjector_new_master_rdata_valid3_BRB3 controllerinjector_new_master_rdata_valid3_BRB4 controllerinjector_new_master_rdata_valid3_BRB6 controllerinjector_new_master_rdata_valid3_BRB7 controllerinjector_new_master_rdata_valid3_BRB8 controllerinjector_new_master_rdata_valid3_BRB9 controllerinjector_new_master_rdata_valid3_BRB10 controllerinjector_new_master_rdata_valid3_BRB11 controllerinjector_new_master_rdata_valid3_BRB12 controllerinjector_new_master_rdata_valid3_BRB13 controllerinjector_new_master_rdata_valid3_BRB14 controllerinjector_new_master_rdata_valid3_BRB15 controllerinjector_new_master_rdata_valid3_BRB16 controllerinjector_new_master_rdata_valid3_BRB17 controllerinjector_new_master_rdata_valid3_BRB18 controllerinjector_new_master_rdata_valid3_BRB19
controllerinjector_new_master_rdata_valid3_BRB20.
	Register(s) controllerinjector_new_master_rdata_valid30 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid30_BRB0 controllerinjector_new_master_rdata_valid30_BRB1 controllerinjector_new_master_rdata_valid30_BRB2 controllerinjector_new_master_rdata_valid30_BRB3 controllerinjector_new_master_rdata_valid30_BRB6 controllerinjector_new_master_rdata_valid30_BRB8 controllerinjector_new_master_rdata_valid30_BRB11 controllerinjector_new_master_rdata_valid30_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid31 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid31_BRB0 controllerinjector_new_master_rdata_valid31_BRB1 controllerinjector_new_master_rdata_valid31_BRB2 controllerinjector_new_master_rdata_valid31_BRB3 controllerinjector_new_master_rdata_valid31_BRB6 controllerinjector_new_master_rdata_valid31_BRB8 controllerinjector_new_master_rdata_valid31_BRB11 controllerinjector_new_master_rdata_valid31_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid32 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid32_BRB0 controllerinjector_new_master_rdata_valid32_BRB1 controllerinjector_new_master_rdata_valid32_BRB2 controllerinjector_new_master_rdata_valid32_BRB3 controllerinjector_new_master_rdata_valid32_BRB6 controllerinjector_new_master_rdata_valid32_BRB8 controllerinjector_new_master_rdata_valid32_BRB11 controllerinjector_new_master_rdata_valid32_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid33 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid33_BRB0 controllerinjector_new_master_rdata_valid33_BRB1 controllerinjector_new_master_rdata_valid33_BRB2 controllerinjector_new_master_rdata_valid33_BRB3 controllerinjector_new_master_rdata_valid33_BRB6 controllerinjector_new_master_rdata_valid33_BRB8 controllerinjector_new_master_rdata_valid33_BRB11 controllerinjector_new_master_rdata_valid33_BRB13 .
	Register(s) controllerinjector_new_master_rdata_valid34 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid34_BRB0 controllerinjector_new_master_rdata_valid34_BRB1 controllerinjector_new_master_rdata_valid34_BRB3 controllerinjector_new_master_rdata_valid34_BRB5.
	Register(s) controllerinjector_new_master_rdata_valid4 has(ve) been backward balanced into : controllerinjector_new_master_rdata_valid4_BRB0 controllerinjector_new_master_rdata_valid4_BRB1 controllerinjector_new_master_rdata_valid4_BRB2 controllerinjector_new_master_rdata_valid4_BRB3 controllerinjector_new_master_rdata_valid4_BRB4 controllerinjector_new_master_rdata_valid4_BRB5.
	Register(s) encoder_reader_rsv_level_0 has(ve) been backward balanced into : encoder_reader_rsv_level_0_BRB0 encoder_reader_rsv_level_0_BRB1 encoder_reader_rsv_level_0_BRB2.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_1_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_1_BRB4.
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_2_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB11 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB12 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB13 hdmi2usbsoc_ddrphy_rddata_sr_2_BRB14 .
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_3_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB11 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB12 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB13 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB15 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB16 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB17 hdmi2usbsoc_ddrphy_rddata_sr_3_BRB18 .
	Register(s) hdmi2usbsoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_rddata_sr_4_BRB0 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB1 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB2 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB3 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB4 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB5 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB6 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB7 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB8 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB9 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB10 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB11 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB12 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB13 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB14 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB15 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB16 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB17 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB19 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB20 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB21 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB22 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB23 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB24 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB25
hdmi2usbsoc_ddrphy_rddata_sr_4_BRB26 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB27 hdmi2usbsoc_ddrphy_rddata_sr_4_BRB28.
	Register(s) hdmi2usbsoc_ddrphy_record0_cke has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_record0_cke_BRB0 .
	Register(s) hdmi2usbsoc_ddrphy_record0_odt has(ve) been backward balanced into : hdmi2usbsoc_ddrphy_record0_odt_BRB0 hdmi2usbsoc_ddrphy_record0_odt_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi2usbsoc_interface2_bank_bus_dat_r_0 has(ve) been backward balanced into : hdmi2usbsoc_interface2_bank_bus_dat_r_0_BRB0 hdmi2usbsoc_interface2_bank_bus_dat_r_0_BRB1 hdmi2usbsoc_interface2_bank_bus_dat_r_0_BRB2 hdmi2usbsoc_interface2_bank_bus_dat_r_0_BRB3 hdmi2usbsoc_interface2_bank_bus_dat_r_0_BRB4 hdmi2usbsoc_interface2_bank_bus_dat_r_0_BRB5.
	Register(s) hdmi2usbsoc_interface3_bank_bus_dat_r_0 has(ve) been backward balanced into : hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB0 hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB2 hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB4 hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB5.
	Register(s) hdmi2usbsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB0 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB1 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB2 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB3 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB4 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB5 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB6 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB7 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB8 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB9 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB10 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB12 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB13 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB14 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB15 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB16 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB17 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB18 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB19 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB20 hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB21.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_out1_y_minus_yoffset_3>.
	Found 9-bit shift register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_next_de10>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_stb_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_cyc_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbm_done_sync2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 5-bit shift register for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_1_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 2-bit shift register for signal <hdmi2usbsoc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB9>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid4_BRB1>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid4_BRB3>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid22_BRB1>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid22_BRB3>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid28_BRB1>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid28_BRB3>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid34_BRB1>.
	Found 5-bit shift register for signal <controllerinjector_new_master_rdata_valid34_BRB3>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB3>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB12>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_2_BRB13>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB0>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid21_BRB2>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid21_BRB6>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid21_BRB8>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid21_BRB0>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid21_BRB11>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid21_BRB13>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid27_BRB2>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid27_BRB6>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid27_BRB8>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid27_BRB0>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid27_BRB11>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid27_BRB13>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid33_BRB2>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid33_BRB6>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid33_BRB8>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid33_BRB0>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid33_BRB11>.
	Found 4-bit shift register for signal <controllerinjector_new_master_rdata_valid33_BRB13>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB2>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB5>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB29>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB30>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB31>.
	Found 3-bit shift register for signal <controllerinjector_new_master_rdata_valid2_BRB32>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB14>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB19>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB20>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB21>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB22>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB23>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB1>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB24>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB25>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB26>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB27>.
	Found 2-bit shift register for signal <hdmi2usbsoc_ddrphy_rddata_sr_4_BRB28>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11503
 Flip-Flops                                            : 11503
# Shift Registers                                      : 187
 10-bit shift register                                 : 2
 11-bit shift register                                 : 2
 2-bit shift register                                  : 40
 3-bit shift register                                  : 29
 4-bit shift register                                  : 95
 5-bit shift register                                  : 12
 6-bit shift register                                  : 1
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19383
#      GND                         : 1
#      INV                         : 394
#      LUT1                        : 769
#      LUT2                        : 1622
#      LUT3                        : 2300
#      LUT4                        : 1623
#      LUT5                        : 2095
#      LUT6                        : 5794
#      MULT_AND                    : 42
#      MUXCY                       : 2253
#      MUXF7                       : 282
#      MUXF8                       : 48
#      VCC                         : 1
#      XORCY                       : 2159
# FlipFlops/Latches                : 11834
#      FD                          : 1959
#      FDC                         : 1274
#      FDC_1                       : 3
#      FDCE                        : 959
#      FDCE_1                      : 20
#      FDE                         : 647
#      FDE_1                       : 8
#      FDP                         : 19
#      FDP_1                       : 2
#      FDPE                        : 61
#      FDR                         : 2272
#      FDRE                        : 4468
#      FDS                         : 33
#      FDSE                        : 102
#      ODDR2                       : 7
# RAMS                             : 1400
#      RAM16X1D                    : 1188
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 55
#      RAMB8BWER                   : 21
# Shift Registers                  : 187
#      SRLC16E                     : 187
# Clock Buffers                    : 13
#      BUFG                        : 13
# IO Buffers                       : 90
#      BUFIO2                      : 1
#      IBUF                        : 5
#      IBUFDS                      : 8
#      IBUFG                       : 2
#      IOBUF                       : 22
#      OBUF                        : 41
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:           11834  out of  54576    21%  
 Number of Slice LUTs:                17432  out of  27288    63%  
    Number used as Logic:             14597  out of  27288    53%  
    Number used as Memory:             2835  out of   6408    44%  
       Number used as RAM:             2648
       Number used as SRL:              187

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  22503
   Number with an unused Flip Flop:   10669  out of  22503    47%  
   Number with an unused LUT:          5071  out of  22503    22%  
   Number of fully used LUT-FF pairs:  6763  out of  22503    30%  
   Number of unique control sets:       510

IO Utilization: 
 Number of IOs:                         112
 Number of bonded IOBs:                 108  out of    218    49%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               66  out of    116    56%  
    Number using Block RAM only:         66
 Number of BUFG/BUFGCTRLs:               13  out of     16    81%  
 Number of DSP48A1s:                     22  out of     58    37%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)  | Load  |
--------------------------------------------------------+------------------------+-------+
clk100                                                  | PLL_ADV:CLKOUT5        | 6140  |
clk100                                                  | PLL_ADV:CLKOUT2        | 75    |
fx2_ifclk                                               | IBUFG                  | 48    |
clk100                                                  | PLL_ADV:CLKOUT1        | 3903  |
hdmi_in0_clk_p                                          | PLL_ADV:CLKOUT1        | 137   |
hdmi_in0_clk_p                                          | PLL_ADV:CLKOUT2        | 902   |
hdmi_in1_clk_p                                          | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                                          | PLL_ADV:CLKOUT2        | 902   |
hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1178  |
hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                              | BUFG                   | 2     |
clk100                                                  | PLL_ADV:CLKOUT3        | 2     |
--------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 21.800ns (Maximum Frequency: 45.872MHz)
   Minimum input arrival time before clock: 5.544ns
   Maximum output required time after clock: 5.289ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 21.800ns (frequency: 45.872MHz)
  Total number of paths / destination ports: 3521399 / 31693
-------------------------------------------------------------------------
Delay:               3.633ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_6 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           3291   0.447   2.756  FDPE_3 (sys_rst)
     FDP:PRE                   0.430          FDPE_6
    ----------------------------------------
    Total                      3.633ns (0.877ns logic, 2.756ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2_ifclk'
  Clock period: 12.520ns (frequency: 79.873MHz)
  Total number of paths / destination ports: 1766 / 102
-------------------------------------------------------------------------
Delay:               6.260ns (Levels of Logic = 4)
  Source:            encoder_streamer_fifo_graycounter1_q_2 (FF)
  Destination:       fx2_jpeg_streamer/sink_data_d_7 (FF)
  Source Clock:      fx2_ifclk rising
  Destination Clock: fx2_ifclk falling

  Data Path: encoder_streamer_fifo_graycounter1_q_2 to fx2_jpeg_streamer/sink_data_d_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.048  encoder_streamer_fifo_graycounter1_q_2 (encoder_streamer_fifo_graycounter1_q_2)
     LUT6:I0->O           11   0.203   0.987  encoder_streamer_fifo_asyncfifo_readable1 (encoder_streamer_fifo_asyncfifo_readable)
     LUT4:I2->O            3   0.203   0.995  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT5:I0->O            2   0.203   0.845  fx2_jpeg_streamer/_n0175_inv11 (fx2_jpeg_streamer/_n0175_inv1)
     LUT3:I0->O            8   0.205   0.802  fx2_jpeg_streamer/_n0149_inv1 (fx2_jpeg_streamer/_n0149_inv)
     FDCE_1:CE                 0.322          fx2_jpeg_streamer/sink_data_d_0
    ----------------------------------------
    Total                      6.260ns (1.583ns logic, 4.677ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 8.244ns (frequency: 121.294MHz)
  Total number of paths / destination ports: 61852 / 2662
-------------------------------------------------------------------------
Delay:               8.244ns (Levels of Logic = 8)
  Source:            hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1q_m_0 (FF)
  Destination:       hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1q_m_0 to hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.227  hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1q_m_0 (hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_n1q_m_0)
     LUT6:I1->O            3   0.203   0.898  GND_1_o_GND_1_o_or_6005_OUT<0>2 (GND_1_o_GND_1_o_or_6005_OUT<0>2)
     LUT4:I0->O           20   0.203   1.197  GND_1_o_GND_1_o_or_6005_OUT<0>3 (GND_1_o_GND_1_o_or_6005_OUT<0>)
     LUT4:I2->O            3   0.203   0.995  Mmux_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_mux_6028_OUT_B_rs_lut<0> (Mmux_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_mux_6028_OUT_B_rs_lut<0>)
     LUT6:I1->O            2   0.203   0.617  Mmux_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_mux_6028_OUT_B_rs_cy<2>11 (Mmux_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_mux_6028_OUT_B_rs_cy<2>1)
     LUT3:I2->O            2   0.205   0.617  Mmux_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_mux_6028_OUT_B_rs_cy<2>12 (Mmux_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_mux_6028_OUT_B_rs_cy<2>)
     LUT6:I5->O            1   0.205   0.580  Mmux_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_mux_6028_OUT_B_rs_xor<5>11 (Mmux_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_mux_6028_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt_lut<5> (Maccum_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt_xor<5> (Result<5>21)
     FDR:D                     0.102          hdmi2usbsoc_hdmi_out1_driver_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.244ns (2.112ns logic, 6.132ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12342 / 2562
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_4 (FF)
  Destination:       hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_0 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_4 to hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_4 (hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi2usbsoc_hdmi_in0_s6datacapture0_too_late<7>_SW0 (N1629)
     LUT6:I5->O            2   0.205   0.721  hdmi2usbsoc_hdmi_in0_s6datacapture0_too_late<7> (hdmi2usbsoc_hdmi_in0_s6datacapture0_too_late)
     LUT2:I0->O            1   0.203   0.580  _n27726_inv_SW0 (N2026)
     LUT6:I5->O            8   0.205   0.802  _n27726_inv (_n27726_inv)
     FDRE:CE                   0.322          hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12385 / 2562
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_4 (FF)
  Destination:       hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_0 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_4 to hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_4 (hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi2usbsoc_hdmi_in1_s6datacapture0_too_late<7>_SW0 (N1635)
     LUT6:I5->O            2   0.205   0.721  hdmi2usbsoc_hdmi_in1_s6datacapture0_too_late<7> (hdmi2usbsoc_hdmi_in1_s6datacapture0_too_late)
     LUT2:I0->O            1   0.203   0.580  _n27750_inv_SW0 (N2032)
     LUT6:I5->O            8   0.205   0.802  _n27750_inv (_n27750_inv)
     FDRE:CE                   0.322          hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 466 / 466
-------------------------------------------------------------------------
Offset:              3.538ns (Levels of Logic = 3)
  Source:            spiflash4x_dq<1> (PAD)
  Destination:       hdmi2usbsoc_interface8_bank_bus_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: spiflash4x_dq<1> to hdmi2usbsoc_interface8_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.864  spiflash4x_dq_1_IOBUF (N2312)
     LUT6:I2->O            1   0.203   0.944  Mmux_GND_1_o_hdmi2usbsoc_interface8_bank_bus_adr[1]_mux_7214_OUT1_SW0 (N2022)
     LUT6:I0->O            1   0.203   0.000  Mmux_GND_1_o_hdmi2usbsoc_interface8_bank_bus_adr[1]_mux_7214_OUT1 (GND_1_o_hdmi2usbsoc_interface8_bank_bus_adr[1]_mux_7214_OUT<0>)
     FDR:D                     0.102          hdmi2usbsoc_interface8_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.538ns (1.730ns logic, 1.808ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              5.544ns (Levels of Logic = 4)
  Source:            fx2_flagb (PAD)
  Destination:       fx2_jpeg_streamer/sink_data_d_7 (FF)
  Destination Clock: fx2_ifclk falling

  Data Path: fx2_flagb to fx2_jpeg_streamer/sink_data_d_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.745  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT4:I3->O            3   0.205   0.995  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT5:I0->O            2   0.203   0.845  fx2_jpeg_streamer/_n0175_inv11 (fx2_jpeg_streamer/_n0175_inv1)
     LUT3:I0->O            8   0.205   0.802  fx2_jpeg_streamer/_n0149_inv1 (fx2_jpeg_streamer/_n0149_inv)
     FDCE_1:CE                 0.322          fx2_jpeg_streamer/sink_data_d_0
    ----------------------------------------
    Total                      5.544ns (2.157ns logic, 3.387ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_16:VALID (PAD)
  Destination:       hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_0 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: ISERDES2_16:VALID to hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_16 (hdmi2usbsoc_hdmi_in0_s6datacapture0_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n27726_inv (_n27726_inv)
     FDRE:CE                   0.322          hdmi2usbsoc_hdmi_in0_s6datacapture0_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_22:VALID (PAD)
  Destination:       hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_0 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: ISERDES2_22:VALID to hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_22 (hdmi2usbsoc_hdmi_in1_s6datacapture0_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n27750_inv (_n27750_inv)
     FDRE:CE                   0.322          hdmi2usbsoc_hdmi_in1_s6datacapture0_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (hdmi2usbsoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  xilinxasyncresetsynchronizerimpl21 (xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 234 / 189
-------------------------------------------------------------------------
Offset:              5.289ns (Levels of Logic = 2)
  Source:            hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 (FF)
  Destination:       hdmi_out_dcm_clkgen:PROGEN (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 to hdmi_out_dcm_clkgen:PROGEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            337   0.447   2.303  hdmi2usbsoc_hdmi2usbsoc_interface_adr_0 (hdmi2usbsoc_hdmi2usbsoc_interface_adr_0)
     LUT3:I0->O           43   0.205   1.553  _n28302<6>11 (_n28302<6>1)
     LUT6:I4->O            1   0.203   0.579  hdmi2usbsoc_hdmi_out0_driver_clocking_pix_progen (hdmi2usbsoc_hdmi_out0_driver_clocking_pix_progen)
    DCM_CLKGEN:PROGEN          0.000          hdmi_out_dcm_clkgen
    ----------------------------------------
    Total                      5.289ns (0.855ns logic, 4.434ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            fx2_jpeg_streamer/fx2_data_7 (FF)
  Destination:       fx2_data<7> (PAD)
  Source Clock:      fx2_ifclk falling

  Data Path: fx2_jpeg_streamer/fx2_data_7 to fx2_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.447   0.579  fx2_jpeg_streamer/fx2_data_7 (fx2_jpeg_streamer/fx2_data_7)
     OBUF:I->O                 2.571          fx2_data_7_OBUF (fx2_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl10_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl10_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl10_regs1 (xilinxmultiregimpl10_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_ce1 (hdmi2usbsoc_hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl60_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl60_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl60_regs1 (xilinxmultiregimpl60_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_ce1 (hdmi2usbsoc_hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (hdmi2usbsoc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (hdmi2usbsoc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.456|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
clk100                                                  |   20.047|         |    1.919|         |
fx2_ifclk                                               |    1.249|         |         |         |
hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    8.066|         |         |         |
hdmi_in0_clk_p                                          |    2.418|         |         |         |
hdmi_in1_clk_p                                          |    2.418|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.633|         |    5.518|         |
fx2_ifclk      |    5.191|    5.064|    6.260|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
clk100                                                  |    5.740|         |         |         |
hdmi2usbsoc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    8.244|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.218|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.243|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 346.00 secs
Total CPU time to Xst completion: 340.11 secs
 
--> 


Total memory usage is 952976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1885 (   0 filtered)
Number of infos    :  460 (   0 filtered)

