<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>8.000</TargetClockPeriod>
  <AchievedClockPeriod>5.022</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>5.022</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>5.022</CP_SYNTH>
  <CP_TARGET>8.000</CP_TARGET>
  <SLACK_FINAL>2.978</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>2.978</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.978</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>2.978</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>6</BRAM>
    <CLB>0</CLB>
    <DSP>88</DSP>
    <FF>15241</FF>
    <LATCH>0</LATCH>
    <LUT>20704</LUT>
    <SRL>194</SRL>
    <URAM>1</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>2688</BRAM>
    <CLB>0</CLB>
    <DSP>5952</DSP>
    <FF>1743360</FF>
    <LUT>871680</LUT>
    <URAM>640</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="backprop" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="26">activations1_U activations2_U dactivations1_U dactivations2_U dadddsub_64ns_64ns_64_4_full_dsp_1_U129 ddiv_64ns_64ns_64_14_no_dsp_1_U131 delta_weights1_U delta_weights2_U delta_weights3_U dexp_64ns_64ns_64_10_full_dsp_1_U132 dmul_64ns_64ns_64_4_max_dsp_1_U130 grp_RELU_clone_fu_366 grp_RELU_fu_335 grp_get_delta_matrix_weights1_1_fu_438 grp_get_delta_matrix_weights2_fu_422 grp_get_delta_matrix_weights3_fu_402 grp_get_oracle_activations1_1_fu_429 grp_get_oracle_activations2_1_fu_411 grp_matrix_vector_product_with_bias_input_layer_1_fu_323 grp_matrix_vector_product_with_bias_output_layer_1_fu_351 grp_matrix_vector_product_with_bias_second_layer_1_fu_341 grp_soft_max_fu_376 grp_take_difference_1_fu_386 grp_update_weights_1_fu_447 oracle_activations1_U oracle_activations2_U</SubModules>
    <Resources BRAM="6" DSP="88" FF="15241" LUT="20704" LUTRAM="384" LogicLUT="20126" RAMB36="3" SRL="194" URAM="1"/>
    <LocalResources FF="2253" LUT="133" LogicLUT="133"/>
  </RtlModule>
  <RtlModule CELL="inst/activations1_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_activations1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="66" LUTRAM="64" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/activations2_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_activations1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="160" LUTRAM="64" LogicLUT="96"/>
  </RtlModule>
  <RtlModule CELL="inst/dactivations1_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_activations1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/dactivations2_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_activations1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="96" LUTRAM="64" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129" BINDMODULE="backprop_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_dadddsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="370" LUT="723" LogicLUT="723"/>
    <LocalResources FF="129" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/ddiv_64ns_64ns_64_14_no_dsp_1_U131" BINDMODULE="backprop_ddiv_64ns_64ns_64_14_no_dsp_1" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_ddiv_64ns_64ns_64_14_no_dsp_1">
    <Resources FF="1392" LUT="3215" LogicLUT="3155" SRL="60"/>
    <LocalResources FF="128"/>
  </RtlModule>
  <RtlModule CELL="inst/delta_weights1_U" BINDMODULE="backprop_delta_weights1_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_delta_weights1_RAM_AUTO_1R1W">
    <Resources BRAM="4" RAMB36="2"/>
  </RtlModule>
  <RtlModule CELL="inst/delta_weights2_U" BINDMODULE="backprop_delta_weights2_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_delta_weights2_RAM_AUTO_1R1W">
    <Resources URAM="1"/>
  </RtlModule>
  <RtlModule CELL="inst/delta_weights3_U" BINDMODULE="backprop_delta_weights3_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_delta_weights3_RAM_AUTO_1R1W">
    <Resources BRAM="2" RAMB36="1"/>
  </RtlModule>
  <RtlModule CELL="inst/dexp_64ns_64ns_64_10_full_dsp_1_U132" BINDMODULE="backprop_dexp_64ns_64ns_64_10_full_dsp_1" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_dexp_64ns_64ns_64_10_full_dsp_1">
    <Resources DSP="26" FF="777" LUT="1844" LogicLUT="1828" SRL="16"/>
    <LocalResources FF="64"/>
  </RtlModule>
  <RtlModule CELL="inst/dmul_64ns_64ns_64_4_max_dsp_1_U130" BINDMODULE="backprop_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="213" LUT="106" LogicLUT="106"/>
    <LocalResources FF="128" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_RELU_clone_fu_366" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_RELU_clone">
    <Resources FF="621" LUT="538" LogicLUT="538"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_RELU_fu_335" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_RELU">
    <SubModules count="4">dadddsub_64ns_64ns_64_4_full_dsp_1_U12 ddiv_64ns_64ns_64_14_no_dsp_1_U14 dexp_64ns_64ns_64_10_full_dsp_1_U15 dmul_64ns_64ns_64_4_max_dsp_1_U13</SubModules>
    <Resources DSP="37" FF="2858" LUT="5860" LogicLUT="5784" SRL="76"/>
    <LocalResources FF="300" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12" BINDMODULE="backprop_dadddsub_64ns_64ns_64_4_full_dsp_1" DEPTH="2" FILE_NAME="backprop_RELU.v" ORIG_REF_NAME="backprop_dadddsub_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="367" LUT="699" LogicLUT="699"/>
    <LocalResources FF="128" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_RELU_fu_335/ddiv_64ns_64ns_64_14_no_dsp_1_U14" BINDMODULE="backprop_ddiv_64ns_64ns_64_14_no_dsp_1" DEPTH="2" FILE_NAME="backprop_RELU.v" ORIG_REF_NAME="backprop_ddiv_64ns_64ns_64_14_no_dsp_1">
    <Resources FF="1264" LUT="3180" LogicLUT="3120" SRL="60"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_RELU_fu_335/dexp_64ns_64ns_64_10_full_dsp_1_U15" BINDMODULE="backprop_dexp_64ns_64ns_64_10_full_dsp_1" DEPTH="2" FILE_NAME="backprop_RELU.v" ORIG_REF_NAME="backprop_dexp_64ns_64ns_64_10_full_dsp_1">
    <Resources DSP="26" FF="714" LUT="1845" LogicLUT="1829" SRL="16"/>
    <LocalResources FF="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_RELU_fu_335/dmul_64ns_64ns_64_4_max_dsp_1_U13" BINDMODULE="backprop_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="2" FILE_NAME="backprop_RELU.v" ORIG_REF_NAME="backprop_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="213" LUT="104" LogicLUT="104"/>
    <LocalResources FF="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_get_delta_matrix_weights1_1_fu_438" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_get_delta_matrix_weights1_1">
    <Resources FF="108" LUT="37" LogicLUT="37"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_get_delta_matrix_weights2_fu_422" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_get_delta_matrix_weights2">
    <Resources FF="189" LUT="150" LogicLUT="150"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_get_delta_matrix_weights3_fu_402" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_get_delta_matrix_weights3">
    <Resources FF="105" LUT="228" LogicLUT="228"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_get_oracle_activations1_1_fu_429" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_get_oracle_activations1_1">
    <Resources FF="242" LUT="300" LogicLUT="300"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_get_oracle_activations2_1_fu_411" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_get_oracle_activations2_1">
    <SubModules count="1">dmul_64ns_64ns_64_4_max_dsp_1_U86</SubModules>
    <Resources DSP="8" FF="451" LUT="240" LogicLUT="240"/>
    <LocalResources FF="238" LUT="104" LogicLUT="104"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_get_oracle_activations2_1_fu_411/dmul_64ns_64ns_64_4_max_dsp_1_U86" BINDMODULE="backprop_dmul_64ns_64ns_64_4_max_dsp_1" DEPTH="2" FILE_NAME="backprop_get_oracle_activations2_1.v" ORIG_REF_NAME="backprop_dmul_64ns_64ns_64_4_max_dsp_1">
    <Resources DSP="8" FF="213" LUT="136" LogicLUT="136"/>
    <LocalResources FF="128" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_matrix_vector_product_with_bias_input_layer_1">
    <SubModules count="1">grp_add_bias_to_activations_clone_1_fu_136</SubModules>
    <Resources DSP="3" FF="648" LUT="853" LogicLUT="851" SRL="2"/>
    <LocalResources FF="260" LUT="36" LogicLUT="34" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136" DEPTH="2" FILE_NAME="backprop_matrix_vector_product_with_bias_input_layer_1.v" ORIG_REF_NAME="backprop_add_bias_to_activations_clone_1">
    <SubModules count="1">dadd_64ns_64ns_64_4_full_dsp_1_U1</SubModules>
    <Resources DSP="3" FF="388" LUT="817" LogicLUT="817"/>
    <LocalResources FF="19" LUT="36" LogicLUT="36"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1" BINDMODULE="backprop_dadd_64ns_64ns_64_4_full_dsp_1" DEPTH="3" FILE_NAME="backprop_add_bias_to_activations_clone_1.v" ORIG_REF_NAME="backprop_dadd_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="369" LUT="781" LogicLUT="781"/>
    <LocalResources FF="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_matrix_vector_product_with_bias_output_layer_1">
    <SubModules count="1">grp_add_bias_to_activations_1_fu_145</SubModules>
    <Resources FF="749" LUT="758" LogicLUT="756" SRL="2"/>
    <LocalResources FF="543" LUT="309" LogicLUT="307" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145" DEPTH="2" FILE_NAME="backprop_matrix_vector_product_with_bias_output_layer_1.v" ORIG_REF_NAME="backprop_add_bias_to_activations_1">
    <Resources FF="206" LUT="449" LogicLUT="449"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_matrix_vector_product_with_bias_second_layer_1">
    <SubModules count="1">grp_add_bias_to_activations_clone_1_fu_115</SubModules>
    <Resources DSP="3" FF="624" LUT="970" LogicLUT="968" SRL="2"/>
    <LocalResources FF="236" LUT="153" LogicLUT="151" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115" DEPTH="2" FILE_NAME="backprop_matrix_vector_product_with_bias_second_layer_1.v" ORIG_REF_NAME="backprop_add_bias_to_activations_clone_1">
    <SubModules count="1">dadd_64ns_64ns_64_4_full_dsp_1_U1</SubModules>
    <Resources DSP="3" FF="388" LUT="817" LogicLUT="817"/>
    <LocalResources FF="19" LUT="36" LogicLUT="36"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1" BINDMODULE="backprop_dadd_64ns_64ns_64_4_full_dsp_1" DEPTH="3" FILE_NAME="backprop_add_bias_to_activations_clone_1.v" ORIG_REF_NAME="backprop_dadd_64ns_64ns_64_4_full_dsp_1">
    <Resources DSP="3" FF="369" LUT="781" LogicLUT="781"/>
    <LocalResources FF="128"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_soft_max_fu_376" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_soft_max">
    <Resources FF="483" LUT="438" LogicLUT="434" SRL="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_take_difference_1_fu_386" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_take_difference_1">
    <Resources FF="403" LUT="246" LogicLUT="246"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_update_weights_1_fu_447" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_update_weights_1">
    <SubModules count="1">dsqrt_64ns_64ns_64_12_no_dsp_1_U112</SubModules>
    <Resources FF="2371" LUT="3423" LogicLUT="3391" SRL="32"/>
    <LocalResources FF="1594" LUT="1545" LogicLUT="1545"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112" BINDMODULE="backprop_dsqrt_64ns_64ns_64_12_no_dsp_1" DEPTH="2" FILE_NAME="backprop_update_weights_1.v" ORIG_REF_NAME="backprop_dsqrt_64ns_64ns_64_12_no_dsp_1">
    <Resources FF="777" LUT="1878" LogicLUT="1846" SRL="32"/>
    <LocalResources FF="64" LUT="192" LogicLUT="192"/>
  </RtlModule>
  <RtlModule CELL="inst/oracle_activations1_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_activations1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="64" LUTRAM="64"/>
  </RtlModule>
  <RtlModule CELL="inst/oracle_activations2_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="backprop.v" ORIG_REF_NAME="backprop_activations1_RAM_AUTO_1R1W">
    <Resources FF="64" LUT="192" LUTRAM="64" LogicLUT="128"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[0]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[10]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[11]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[12]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.985" DATAPATH_LOGIC_DELAY="4.901" DATAPATH_NET_DELAY="0.084" ENDPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/ALU_OUT[13]" LOGIC_LEVELS="12" MAX_FANOUT="1" SLACK="2.978" STARTPOINT_PIN="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[0].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[1].bppDSP[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP[2].bppDSP[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/backprop_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/backprop_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/backprop_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/backprop_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/backprop_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/backprop_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
