
ProcessAV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b834  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000eb0  0800b9bc  0800b9bc  0000c9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c86c  0800c86c  0000e068  2**0
                  CONTENTS
  4 .ARM          00000008  0800c86c  0800c86c  0000d86c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c874  0800c874  0000e068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c874  0800c874  0000d874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c878  0800c878  0000d878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800c87c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e068  2**0
                  CONTENTS
 10 .bss          00000698  20000068  20000068  0000e068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000700  20000700  0000e068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019f18  00000000  00000000  0000e098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d7d  00000000  00000000  00027fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a8  00000000  00000000  0002bd30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000123f  00000000  00000000  0002d4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000259b7  00000000  00000000  0002e717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f2b8  00000000  00000000  000540ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d69ee  00000000  00000000  00073386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00149d74  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006720  00000000  00000000  00149db8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001504d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b9a4 	.word	0x0800b9a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	0800b9a4 	.word	0x0800b9a4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <play_audio_file>:

static uint32_t *buffer; /*Buffer pentru redare audio folosit static in fisier*/


void play_audio_file(char *path)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b084      	sub	sp, #16
 80004bc:	af02      	add	r7, sp, #8
 80004be:	6078      	str	r0, [r7, #4]
	 * se va iesi din while(1), resetand fisierul la 0 si oprind fluxul DMA
	 * Input: path-ul fisierului dorit de redat
	 * Output: Void
	 */

	buffer = malloc(sizeof(uint32_t)*2048);
 80004c0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80004c4:	f00b f8d6 	bl	800b674 <malloc>
 80004c8:	4603      	mov	r3, r0
 80004ca:	461a      	mov	r2, r3
 80004cc:	4b20      	ldr	r3, [pc, #128]	@ (8000550 <play_audio_file+0x98>)
 80004ce:	601a      	str	r2, [r3, #0]

	if(buffer == NULL)
 80004d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000550 <play_audio_file+0x98>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d036      	beq.n	8000546 <play_audio_file+0x8e>
	{
		/*Alocare dinamica esuata*/
		return;
	}

	read_audio_file(path, buffer); /*Citire in prima jumatate a bufferului -> 1024 de elemente*/
 80004d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000550 <play_audio_file+0x98>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4619      	mov	r1, r3
 80004de:	6878      	ldr	r0, [r7, #4]
 80004e0:	f001 ff6e 	bl	80023c0 <read_audio_file>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, buffer, 2048, DAC_ALIGN_12B_R);
 80004e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000550 <play_audio_file+0x98>)
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	2300      	movs	r3, #0
 80004ea:	9300      	str	r3, [sp, #0]
 80004ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80004f0:	2100      	movs	r1, #0
 80004f2:	4818      	ldr	r0, [pc, #96]	@ (8000554 <play_audio_file+0x9c>)
 80004f4:	f002 fed4 	bl	80032a0 <HAL_DAC_Start_DMA>

	while(1)
	{
		read_audio_file(path, buffer+1024);
 80004f8:	4b15      	ldr	r3, [pc, #84]	@ (8000550 <play_audio_file+0x98>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000500:	4619      	mov	r1, r3
 8000502:	6878      	ldr	r0, [r7, #4]
 8000504:	f001 ff5c 	bl	80023c0 <read_audio_file>
		while(flagDmaDAC == 0);
 8000508:	bf00      	nop
 800050a:	4b13      	ldr	r3, [pc, #76]	@ (8000558 <play_audio_file+0xa0>)
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	b2db      	uxtb	r3, r3
 8000510:	f083 0301 	eor.w	r3, r3, #1
 8000514:	b2db      	uxtb	r3, r3
 8000516:	2b00      	cmp	r3, #0
 8000518:	d1f7      	bne.n	800050a <play_audio_file+0x52>
		flagDmaDAC = 0;
 800051a:	4b0f      	ldr	r3, [pc, #60]	@ (8000558 <play_audio_file+0xa0>)
 800051c:	2200      	movs	r2, #0
 800051e:	701a      	strb	r2, [r3, #0]
		read_audio_file(path, buffer);
 8000520:	4b0b      	ldr	r3, [pc, #44]	@ (8000550 <play_audio_file+0x98>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4619      	mov	r1, r3
 8000526:	6878      	ldr	r0, [r7, #4]
 8000528:	f001 ff4a 	bl	80023c0 <read_audio_file>
		while(flagDmaDAC == 0);
 800052c:	bf00      	nop
 800052e:	4b0a      	ldr	r3, [pc, #40]	@ (8000558 <play_audio_file+0xa0>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	b2db      	uxtb	r3, r3
 8000534:	f083 0301 	eor.w	r3, r3, #1
 8000538:	b2db      	uxtb	r3, r3
 800053a:	2b00      	cmp	r3, #0
 800053c:	d1f7      	bne.n	800052e <play_audio_file+0x76>
		flagDmaDAC = 0;
 800053e:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <play_audio_file+0xa0>)
 8000540:	2200      	movs	r2, #0
 8000542:	701a      	strb	r2, [r3, #0]
		read_audio_file(path, buffer+1024);
 8000544:	e7d8      	b.n	80004f8 <play_audio_file+0x40>
		return;
 8000546:	bf00      	nop

	}

	free(buffer);

}
 8000548:	3708      	adds	r7, #8
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	20000084 	.word	0x20000084
 8000554:	20000088 	.word	0x20000088
 8000558:	2000032a 	.word	0x2000032a

0800055c <convert_color_16_to_18>:
#include "graphics.h"
#include "sdsys.h"


void convert_color_16_to_18(uint16_t color, uint8_t *const pixel)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	6039      	str	r1, [r7, #0]
 8000566:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 8000568:	88fb      	ldrh	r3, [r7, #6]
 800056a:	0adb      	lsrs	r3, r3, #11
 800056c:	b29b      	uxth	r3, r3
 800056e:	73fb      	strb	r3, [r7, #15]
	g = (color & 0x07E0) >> 5;
 8000570:	88fb      	ldrh	r3, [r7, #6]
 8000572:	115b      	asrs	r3, r3, #5
 8000574:	b2db      	uxtb	r3, r3
 8000576:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800057a:	73bb      	strb	r3, [r7, #14]
	b = color & 0x001F;
 800057c:	88fb      	ldrh	r3, [r7, #6]
 800057e:	b2db      	uxtb	r3, r3
 8000580:	f003 031f 	and.w	r3, r3, #31
 8000584:	737b      	strb	r3, [r7, #13]

	//16bit->18bit extindere respectand forma de transmisie

	r = (63*r)/31 << 2;
 8000586:	7bfa      	ldrb	r2, [r7, #15]
 8000588:	4613      	mov	r3, r2
 800058a:	019b      	lsls	r3, r3, #6
 800058c:	1a9b      	subs	r3, r3, r2
 800058e:	4a16      	ldr	r2, [pc, #88]	@ (80005e8 <convert_color_16_to_18+0x8c>)
 8000590:	fb82 1203 	smull	r1, r2, r2, r3
 8000594:	441a      	add	r2, r3
 8000596:	1112      	asrs	r2, r2, #4
 8000598:	17db      	asrs	r3, r3, #31
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	b2db      	uxtb	r3, r3
 800059e:	009b      	lsls	r3, r3, #2
 80005a0:	73fb      	strb	r3, [r7, #15]
	g = (63*g)/63 << 2;
 80005a2:	7bbb      	ldrb	r3, [r7, #14]
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	73bb      	strb	r3, [r7, #14]
	b = (63*b)/31 << 2;
 80005a8:	7b7a      	ldrb	r2, [r7, #13]
 80005aa:	4613      	mov	r3, r2
 80005ac:	019b      	lsls	r3, r3, #6
 80005ae:	1a9b      	subs	r3, r3, r2
 80005b0:	4a0d      	ldr	r2, [pc, #52]	@ (80005e8 <convert_color_16_to_18+0x8c>)
 80005b2:	fb82 1203 	smull	r1, r2, r2, r3
 80005b6:	441a      	add	r2, r3
 80005b8:	1112      	asrs	r2, r2, #4
 80005ba:	17db      	asrs	r3, r3, #31
 80005bc:	1ad3      	subs	r3, r2, r3
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	737b      	strb	r3, [r7, #13]

	pixel[0] = r;
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	7bfa      	ldrb	r2, [r7, #15]
 80005c8:	701a      	strb	r2, [r3, #0]
	pixel[1] = g;
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	3301      	adds	r3, #1
 80005ce:	7bba      	ldrb	r2, [r7, #14]
 80005d0:	701a      	strb	r2, [r3, #0]
	pixel[2] = b;
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	3302      	adds	r3, #2
 80005d6:	7b7a      	ldrb	r2, [r7, #13]
 80005d8:	701a      	strb	r2, [r3, #0]

}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	84210843 	.word	0x84210843

080005ec <write_color>:


void write_color(uint16_t color)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */


	uint8_t data[3];
	convert_color_16_to_18(color, data);
 80005f6:	f107 020c 	add.w	r2, r7, #12
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	4611      	mov	r1, r2
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff ffac 	bl	800055c <convert_color_16_to_18>
	//flagDmaSpiTx = 0;

	//HAL_SPI_Transmit_DMA(&hspi1, data, 3);

	//while(flagDmaSpiTx == 0);
	HAL_SPI_Transmit(&hspi1, data, 3, HAL_MAX_DELAY);
 8000604:	f107 010c 	add.w	r1, r7, #12
 8000608:	f04f 33ff 	mov.w	r3, #4294967295
 800060c:	2203      	movs	r2, #3
 800060e:	4803      	ldr	r0, [pc, #12]	@ (800061c <write_color+0x30>)
 8000610:	f005 fa71 	bl	8005af6 <HAL_SPI_Transmit>


}
 8000614:	bf00      	nop
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000180 	.word	0x20000180

08000620 <draw_pixel>:


void draw_pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b085      	sub	sp, #20
 8000624:	af02      	add	r7, sp, #8
 8000626:	4603      	mov	r3, r0
 8000628:	80fb      	strh	r3, [r7, #6]
 800062a:	460b      	mov	r3, r1
 800062c:	80bb      	strh	r3, [r7, #4]
 800062e:	4613      	mov	r3, r2
 8000630:	807b      	strh	r3, [r7, #2]
	 * Functie pentru afisarea unui pixel pe ecran.
	 * Parametrii: Coordonatele (x,y) si culoarea
	 * Output: Void
	 */

	set_adress_window(x,y,x,y, 'w');
 8000632:	88bb      	ldrh	r3, [r7, #4]
 8000634:	88fa      	ldrh	r2, [r7, #6]
 8000636:	88b9      	ldrh	r1, [r7, #4]
 8000638:	88f8      	ldrh	r0, [r7, #6]
 800063a:	2477      	movs	r4, #119	@ 0x77
 800063c:	9400      	str	r4, [sp, #0]
 800063e:	f000 fecb 	bl	80013d8 <set_adress_window>

	DC_DATA();
 8000642:	2201      	movs	r2, #1
 8000644:	2108      	movs	r1, #8
 8000646:	480a      	ldr	r0, [pc, #40]	@ (8000670 <draw_pixel+0x50>)
 8000648:	f003 fd82 	bl	8004150 <HAL_GPIO_WritePin>
	CS_A();
 800064c:	2200      	movs	r2, #0
 800064e:	2110      	movs	r1, #16
 8000650:	4807      	ldr	r0, [pc, #28]	@ (8000670 <draw_pixel+0x50>)
 8000652:	f003 fd7d 	bl	8004150 <HAL_GPIO_WritePin>

	write_color(color);
 8000656:	887b      	ldrh	r3, [r7, #2]
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff ffc7 	bl	80005ec <write_color>

	CS_D();
 800065e:	2201      	movs	r2, #1
 8000660:	2110      	movs	r1, #16
 8000662:	4803      	ldr	r0, [pc, #12]	@ (8000670 <draw_pixel+0x50>)
 8000664:	f003 fd74 	bl	8004150 <HAL_GPIO_WritePin>

}
 8000668:	bf00      	nop
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	bd90      	pop	{r4, r7, pc}
 8000670:	40020c00 	.word	0x40020c00

08000674 <fill_screen1>:




void fill_screen1(uint16_t color)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b088      	sub	sp, #32
 8000678:	af02      	add	r7, sp, #8
 800067a:	4603      	mov	r3, r0
 800067c:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */


	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 800067e:	f107 020c 	add.w	r2, r7, #12
 8000682:	88fb      	ldrh	r3, [r7, #6]
 8000684:	4611      	mov	r1, r2
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff ff68 	bl	800055c <convert_color_16_to_18>

	uint8_t *line = malloc(320*sizeof(pixel));
 800068c:	f44f 7070 	mov.w	r0, #960	@ 0x3c0
 8000690:	f00a fff0 	bl	800b674 <malloc>
 8000694:	4603      	mov	r3, r0
 8000696:	613b      	str	r3, [r7, #16]

	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 8000698:	2377      	movs	r3, #119	@ 0x77
 800069a:	9300      	str	r3, [sp, #0]
 800069c:	f240 13df 	movw	r3, #479	@ 0x1df
 80006a0:	f240 123f 	movw	r2, #319	@ 0x13f
 80006a4:	2100      	movs	r1, #0
 80006a6:	2000      	movs	r0, #0
 80006a8:	f000 fe96 	bl	80013d8 <set_adress_window>

	DC_DATA();
 80006ac:	2201      	movs	r2, #1
 80006ae:	2108      	movs	r1, #8
 80006b0:	481e      	ldr	r0, [pc, #120]	@ (800072c <fill_screen1+0xb8>)
 80006b2:	f003 fd4d 	bl	8004150 <HAL_GPIO_WritePin>
	CS_A();
 80006b6:	2200      	movs	r2, #0
 80006b8:	2110      	movs	r1, #16
 80006ba:	481c      	ldr	r0, [pc, #112]	@ (800072c <fill_screen1+0xb8>)
 80006bc:	f003 fd48 	bl	8004150 <HAL_GPIO_WritePin>

	for(uint16_t x=0; x<320; x++)
 80006c0:	2300      	movs	r3, #0
 80006c2:	82fb      	strh	r3, [r7, #22]
 80006c4:	e00f      	b.n	80006e6 <fill_screen1+0x72>
	{
		memcpy(line + x*sizeof(pixel), pixel, sizeof(pixel));
 80006c6:	8afa      	ldrh	r2, [r7, #22]
 80006c8:	4613      	mov	r3, r2
 80006ca:	005b      	lsls	r3, r3, #1
 80006cc:	4413      	add	r3, r2
 80006ce:	693a      	ldr	r2, [r7, #16]
 80006d0:	4413      	add	r3, r2
 80006d2:	461a      	mov	r2, r3
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	8819      	ldrh	r1, [r3, #0]
 80006da:	789b      	ldrb	r3, [r3, #2]
 80006dc:	8011      	strh	r1, [r2, #0]
 80006de:	7093      	strb	r3, [r2, #2]
	for(uint16_t x=0; x<320; x++)
 80006e0:	8afb      	ldrh	r3, [r7, #22]
 80006e2:	3301      	adds	r3, #1
 80006e4:	82fb      	strh	r3, [r7, #22]
 80006e6:	8afb      	ldrh	r3, [r7, #22]
 80006e8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80006ec:	d3eb      	bcc.n	80006c6 <fill_screen1+0x52>
	}

	for(uint16_t y=0; y<480; y++)
 80006ee:	2300      	movs	r3, #0
 80006f0:	82bb      	strh	r3, [r7, #20]
 80006f2:	e00a      	b.n	800070a <fill_screen1+0x96>
	{

		HAL_SPI_Transmit(&hspi1, line, 320*sizeof(pixel), HAL_MAX_DELAY);
 80006f4:	f04f 33ff 	mov.w	r3, #4294967295
 80006f8:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 80006fc:	6939      	ldr	r1, [r7, #16]
 80006fe:	480c      	ldr	r0, [pc, #48]	@ (8000730 <fill_screen1+0xbc>)
 8000700:	f005 f9f9 	bl	8005af6 <HAL_SPI_Transmit>
	for(uint16_t y=0; y<480; y++)
 8000704:	8abb      	ldrh	r3, [r7, #20]
 8000706:	3301      	adds	r3, #1
 8000708:	82bb      	strh	r3, [r7, #20]
 800070a:	8abb      	ldrh	r3, [r7, #20]
 800070c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000710:	d3f0      	bcc.n	80006f4 <fill_screen1+0x80>

	}

	free(line);
 8000712:	6938      	ldr	r0, [r7, #16]
 8000714:	f00a ffb6 	bl	800b684 <free>

	CS_D();
 8000718:	2201      	movs	r2, #1
 800071a:	2110      	movs	r1, #16
 800071c:	4803      	ldr	r0, [pc, #12]	@ (800072c <fill_screen1+0xb8>)
 800071e:	f003 fd17 	bl	8004150 <HAL_GPIO_WritePin>

}
 8000722:	bf00      	nop
 8000724:	3718      	adds	r7, #24
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40020c00 	.word	0x40020c00
 8000730:	20000180 	.word	0x20000180

08000734 <fill_screen2>:


void fill_screen2(uint16_t color)
{
 8000734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000738:	b08f      	sub	sp, #60	@ 0x3c
 800073a:	af02      	add	r7, sp, #8
 800073c:	4603      	mov	r3, r0
 800073e:	80fb      	strh	r3, [r7, #6]
 8000740:	466b      	mov	r3, sp
 8000742:	461e      	mov	r6, r3
	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 8000744:	2377      	movs	r3, #119	@ 0x77
 8000746:	9300      	str	r3, [sp, #0]
 8000748:	f240 13df 	movw	r3, #479	@ 0x1df
 800074c:	f240 123f 	movw	r2, #319	@ 0x13f
 8000750:	2100      	movs	r1, #0
 8000752:	2000      	movs	r0, #0
 8000754:	f000 fe40 	bl	80013d8 <set_adress_window>

	uint32_t frameSize = 1200; //numarul de octeti dintr-un frame
 8000758:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 800075c:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t nrPixel = 320*480;
 800075e:	f44f 3316 	mov.w	r3, #153600	@ 0x25800
 8000762:	623b      	str	r3, [r7, #32]

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 8000764:	88fb      	ldrh	r3, [r7, #6]
 8000766:	0adb      	lsrs	r3, r3, #11
 8000768:	b29b      	uxth	r3, r3
 800076a:	77fb      	strb	r3, [r7, #31]
	g = (color & 0x07E0) >> 5;
 800076c:	88fb      	ldrh	r3, [r7, #6]
 800076e:	115b      	asrs	r3, r3, #5
 8000770:	b2db      	uxtb	r3, r3
 8000772:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000776:	77bb      	strb	r3, [r7, #30]
	b = color & 0x001F;
 8000778:	88fb      	ldrh	r3, [r7, #6]
 800077a:	b2db      	uxtb	r3, r3
 800077c:	f003 031f 	and.w	r3, r3, #31
 8000780:	777b      	strb	r3, [r7, #29]

	r = (255*r)/31;
 8000782:	7ffa      	ldrb	r2, [r7, #31]
 8000784:	4613      	mov	r3, r2
 8000786:	021b      	lsls	r3, r3, #8
 8000788:	1a9b      	subs	r3, r3, r2
 800078a:	4a4f      	ldr	r2, [pc, #316]	@ (80008c8 <fill_screen2+0x194>)
 800078c:	fb82 1203 	smull	r1, r2, r2, r3
 8000790:	441a      	add	r2, r3
 8000792:	1112      	asrs	r2, r2, #4
 8000794:	17db      	asrs	r3, r3, #31
 8000796:	1ad3      	subs	r3, r2, r3
 8000798:	77fb      	strb	r3, [r7, #31]
	g = (255*g)/63;
 800079a:	7fba      	ldrb	r2, [r7, #30]
 800079c:	4613      	mov	r3, r2
 800079e:	021b      	lsls	r3, r3, #8
 80007a0:	1a9b      	subs	r3, r3, r2
 80007a2:	4a4a      	ldr	r2, [pc, #296]	@ (80008cc <fill_screen2+0x198>)
 80007a4:	fb82 1203 	smull	r1, r2, r2, r3
 80007a8:	441a      	add	r2, r3
 80007aa:	1152      	asrs	r2, r2, #5
 80007ac:	17db      	asrs	r3, r3, #31
 80007ae:	1ad3      	subs	r3, r2, r3
 80007b0:	77bb      	strb	r3, [r7, #30]
	b = (255*b)/31;
 80007b2:	7f7a      	ldrb	r2, [r7, #29]
 80007b4:	4613      	mov	r3, r2
 80007b6:	021b      	lsls	r3, r3, #8
 80007b8:	1a9b      	subs	r3, r3, r2
 80007ba:	4a43      	ldr	r2, [pc, #268]	@ (80008c8 <fill_screen2+0x194>)
 80007bc:	fb82 1203 	smull	r1, r2, r2, r3
 80007c0:	441a      	add	r2, r3
 80007c2:	1112      	asrs	r2, r2, #4
 80007c4:	17db      	asrs	r3, r3, #31
 80007c6:	1ad3      	subs	r3, r2, r3
 80007c8:	777b      	strb	r3, [r7, #29]

	DC_DATA();
 80007ca:	2201      	movs	r2, #1
 80007cc:	2108      	movs	r1, #8
 80007ce:	4840      	ldr	r0, [pc, #256]	@ (80008d0 <fill_screen2+0x19c>)
 80007d0:	f003 fcbe 	bl	8004150 <HAL_GPIO_WritePin>
	CS_A();
 80007d4:	2200      	movs	r2, #0
 80007d6:	2110      	movs	r1, #16
 80007d8:	483d      	ldr	r0, [pc, #244]	@ (80008d0 <fill_screen2+0x19c>)
 80007da:	f003 fcb9 	bl	8004150 <HAL_GPIO_WritePin>

	uint8_t frame[frameSize]; //nr de octeti de trimis intr-o tranmsisiune
 80007de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80007e0:	460b      	mov	r3, r1
 80007e2:	3b01      	subs	r3, #1
 80007e4:	61bb      	str	r3, [r7, #24]
 80007e6:	2300      	movs	r3, #0
 80007e8:	4688      	mov	r8, r1
 80007ea:	4699      	mov	r9, r3
 80007ec:	f04f 0200 	mov.w	r2, #0
 80007f0:	f04f 0300 	mov.w	r3, #0
 80007f4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80007f8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80007fc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000800:	2300      	movs	r3, #0
 8000802:	460c      	mov	r4, r1
 8000804:	461d      	mov	r5, r3
 8000806:	f04f 0200 	mov.w	r2, #0
 800080a:	f04f 0300 	mov.w	r3, #0
 800080e:	00eb      	lsls	r3, r5, #3
 8000810:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000814:	00e2      	lsls	r2, r4, #3
 8000816:	1dcb      	adds	r3, r1, #7
 8000818:	08db      	lsrs	r3, r3, #3
 800081a:	00db      	lsls	r3, r3, #3
 800081c:	ebad 0d03 	sub.w	sp, sp, r3
 8000820:	ab02      	add	r3, sp, #8
 8000822:	3300      	adds	r3, #0
 8000824:	617b      	str	r3, [r7, #20]

	for(uint32_t j=0; j<frameSize; j=j+3)
 8000826:	2300      	movs	r3, #0
 8000828:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800082a:	e011      	b.n	8000850 <fill_screen2+0x11c>
	{
		frame[j] = r;
 800082c:	697a      	ldr	r2, [r7, #20]
 800082e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000830:	4413      	add	r3, r2
 8000832:	7ffa      	ldrb	r2, [r7, #31]
 8000834:	701a      	strb	r2, [r3, #0]
		frame[j+1] = g;
 8000836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000838:	3301      	adds	r3, #1
 800083a:	697a      	ldr	r2, [r7, #20]
 800083c:	7fb9      	ldrb	r1, [r7, #30]
 800083e:	54d1      	strb	r1, [r2, r3]
		frame[j+2] = b;
 8000840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000842:	3302      	adds	r3, #2
 8000844:	697a      	ldr	r2, [r7, #20]
 8000846:	7f79      	ldrb	r1, [r7, #29]
 8000848:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j=0; j<frameSize; j=j+3)
 800084a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800084c:	3303      	adds	r3, #3
 800084e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000850:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000854:	429a      	cmp	r2, r3
 8000856:	d3e9      	bcc.n	800082c <fill_screen2+0xf8>
	}

	uint32_t data = nrPixel * 3; //nr de octeti de trimis
 8000858:	6a3a      	ldr	r2, [r7, #32]
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	613b      	str	r3, [r7, #16]
	uint32_t nrFrames = data / frameSize;
 8000862:	693a      	ldr	r2, [r7, #16]
 8000864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000866:	fbb2 f3f3 	udiv	r3, r2, r3
 800086a:	60fb      	str	r3, [r7, #12]

	flagDmaSpiTx = 1;
 800086c:	4b19      	ldr	r3, [pc, #100]	@ (80008d4 <fill_screen2+0x1a0>)
 800086e:	2201      	movs	r2, #1
 8000870:	701a      	strb	r2, [r3, #0]

	for(uint32_t j = 0; j < (nrFrames); j++)
 8000872:	2300      	movs	r3, #0
 8000874:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000876:	e012      	b.n	800089e <fill_screen2+0x16a>
	{
		//HAL_SPI_Transmit(&hspi1, frame, frameSize, 10);

		while(flagDmaSpiTx == 0); //asteapta cat timp este 0
 8000878:	bf00      	nop
 800087a:	4b16      	ldr	r3, [pc, #88]	@ (80008d4 <fill_screen2+0x1a0>)
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	b2db      	uxtb	r3, r3
 8000880:	2b00      	cmp	r3, #0
 8000882:	d0fa      	beq.n	800087a <fill_screen2+0x146>
		flagDmaSpiTx = 0;
 8000884:	4b13      	ldr	r3, [pc, #76]	@ (80008d4 <fill_screen2+0x1a0>)
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, frame, frameSize);
 800088a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800088c:	b29b      	uxth	r3, r3
 800088e:	461a      	mov	r2, r3
 8000890:	6979      	ldr	r1, [r7, #20]
 8000892:	4811      	ldr	r0, [pc, #68]	@ (80008d8 <fill_screen2+0x1a4>)
 8000894:	f005 fd36 	bl	8006304 <HAL_SPI_Transmit_DMA>
	for(uint32_t j = 0; j < (nrFrames); j++)
 8000898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800089a:	3301      	adds	r3, #1
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800089e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	429a      	cmp	r2, r3
 80008a4:	d3e8      	bcc.n	8000878 <fill_screen2+0x144>

	}

	//asteptam sa se finalizeze ultimul transfer -> asteptam flag1

	while(flagDmaSpiTx == 0);
 80008a6:	bf00      	nop
 80008a8:	4b0a      	ldr	r3, [pc, #40]	@ (80008d4 <fill_screen2+0x1a0>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d0fa      	beq.n	80008a8 <fill_screen2+0x174>
	CS_D();
 80008b2:	2201      	movs	r2, #1
 80008b4:	2110      	movs	r1, #16
 80008b6:	4806      	ldr	r0, [pc, #24]	@ (80008d0 <fill_screen2+0x19c>)
 80008b8:	f003 fc4a 	bl	8004150 <HAL_GPIO_WritePin>
 80008bc:	46b5      	mov	sp, r6
}
 80008be:	bf00      	nop
 80008c0:	3734      	adds	r7, #52	@ 0x34
 80008c2:	46bd      	mov	sp, r7
 80008c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80008c8:	84210843 	.word	0x84210843
 80008cc:	82082083 	.word	0x82082083
 80008d0:	40020c00 	.word	0x40020c00
 80008d4:	20000328 	.word	0x20000328
 80008d8:	20000180 	.word	0x20000180

080008dc <print_character>:



void print_character(uint16_t x, uint16_t y, char c, uint16_t fontColor, uint16_t backColor)
{
 80008dc:	b590      	push	{r4, r7, lr}
 80008de:	b089      	sub	sp, #36	@ 0x24
 80008e0:	af02      	add	r7, sp, #8
 80008e2:	4604      	mov	r4, r0
 80008e4:	4608      	mov	r0, r1
 80008e6:	4611      	mov	r1, r2
 80008e8:	461a      	mov	r2, r3
 80008ea:	4623      	mov	r3, r4
 80008ec:	80fb      	strh	r3, [r7, #6]
 80008ee:	4603      	mov	r3, r0
 80008f0:	80bb      	strh	r3, [r7, #4]
 80008f2:	460b      	mov	r3, r1
 80008f4:	70fb      	strb	r3, [r7, #3]
 80008f6:	4613      	mov	r3, r2
 80008f8:	803b      	strh	r3, [r7, #0]
	set_adress_window(x, y, x+font.width-1, y+font.height-1, 'w');
 80008fa:	4b3a      	ldr	r3, [pc, #232]	@ (80009e4 <print_character+0x108>)
 80008fc:	889a      	ldrh	r2, [r3, #4]
 80008fe:	88fb      	ldrh	r3, [r7, #6]
 8000900:	4413      	add	r3, r2
 8000902:	b29b      	uxth	r3, r3
 8000904:	3b01      	subs	r3, #1
 8000906:	b29c      	uxth	r4, r3
 8000908:	4b36      	ldr	r3, [pc, #216]	@ (80009e4 <print_character+0x108>)
 800090a:	88da      	ldrh	r2, [r3, #6]
 800090c:	88bb      	ldrh	r3, [r7, #4]
 800090e:	4413      	add	r3, r2
 8000910:	b29b      	uxth	r3, r3
 8000912:	3b01      	subs	r3, #1
 8000914:	b29b      	uxth	r3, r3
 8000916:	88b9      	ldrh	r1, [r7, #4]
 8000918:	88f8      	ldrh	r0, [r7, #6]
 800091a:	2277      	movs	r2, #119	@ 0x77
 800091c:	9200      	str	r2, [sp, #0]
 800091e:	4622      	mov	r2, r4
 8000920:	f000 fd5a 	bl	80013d8 <set_adress_window>

	uint16_t mask = 0x8000;
 8000924:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000928:	82bb      	strh	r3, [r7, #20]

	uint8_t i,j;
	uint16_t line = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	827b      	strh	r3, [r7, #18]

	uint8_t dataFont[3];
	uint8_t dataBack[3];

	convert_color_16_to_18(fontColor, dataFont);
 800092e:	f107 020c 	add.w	r2, r7, #12
 8000932:	883b      	ldrh	r3, [r7, #0]
 8000934:	4611      	mov	r1, r2
 8000936:	4618      	mov	r0, r3
 8000938:	f7ff fe10 	bl	800055c <convert_color_16_to_18>
	convert_color_16_to_18(backColor, dataBack);
 800093c:	f107 0208 	add.w	r2, r7, #8
 8000940:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000942:	4611      	mov	r1, r2
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff fe09 	bl	800055c <convert_color_16_to_18>


	DC_DATA();
 800094a:	2201      	movs	r2, #1
 800094c:	2108      	movs	r1, #8
 800094e:	4826      	ldr	r0, [pc, #152]	@ (80009e8 <print_character+0x10c>)
 8000950:	f003 fbfe 	bl	8004150 <HAL_GPIO_WritePin>
	CS_A();
 8000954:	2200      	movs	r2, #0
 8000956:	2110      	movs	r1, #16
 8000958:	4823      	ldr	r0, [pc, #140]	@ (80009e8 <print_character+0x10c>)
 800095a:	f003 fbf9 	bl	8004150 <HAL_GPIO_WritePin>

	for(i=0; i<font.height; i++)
 800095e:	2300      	movs	r3, #0
 8000960:	75fb      	strb	r3, [r7, #23]
 8000962:	e030      	b.n	80009c6 <print_character+0xea>
	{
		line = font.data[((c-32)*font.height)+i];
 8000964:	4b1f      	ldr	r3, [pc, #124]	@ (80009e4 <print_character+0x108>)
 8000966:	681a      	ldr	r2, [r3, #0]
 8000968:	78fb      	ldrb	r3, [r7, #3]
 800096a:	3b20      	subs	r3, #32
 800096c:	491d      	ldr	r1, [pc, #116]	@ (80009e4 <print_character+0x108>)
 800096e:	88c9      	ldrh	r1, [r1, #6]
 8000970:	fb03 f101 	mul.w	r1, r3, r1
 8000974:	7dfb      	ldrb	r3, [r7, #23]
 8000976:	440b      	add	r3, r1
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	4413      	add	r3, r2
 800097c:	881b      	ldrh	r3, [r3, #0]
 800097e:	827b      	strh	r3, [r7, #18]

		for(j=0; j<font.width; j++)
 8000980:	2300      	movs	r3, #0
 8000982:	75bb      	strb	r3, [r7, #22]
 8000984:	e016      	b.n	80009b4 <print_character+0xd8>
		{
			if(((line<<j) & (mask)) != 0)
 8000986:	8a7a      	ldrh	r2, [r7, #18]
 8000988:	7dbb      	ldrb	r3, [r7, #22]
 800098a:	409a      	lsls	r2, r3
 800098c:	8abb      	ldrh	r3, [r7, #20]
 800098e:	4013      	ands	r3, r2
 8000990:	2b00      	cmp	r3, #0
 8000992:	d006      	beq.n	80009a2 <print_character+0xc6>
			{
				LCD_send_data_multi(dataFont,3);
 8000994:	f107 030c 	add.w	r3, r7, #12
 8000998:	2103      	movs	r1, #3
 800099a:	4618      	mov	r0, r3
 800099c:	f000 fb84 	bl	80010a8 <LCD_send_data_multi>
 80009a0:	e005      	b.n	80009ae <print_character+0xd2>
			}

			else
			{
				LCD_send_data_multi(dataBack,3);
 80009a2:	f107 0308 	add.w	r3, r7, #8
 80009a6:	2103      	movs	r1, #3
 80009a8:	4618      	mov	r0, r3
 80009aa:	f000 fb7d 	bl	80010a8 <LCD_send_data_multi>
		for(j=0; j<font.width; j++)
 80009ae:	7dbb      	ldrb	r3, [r7, #22]
 80009b0:	3301      	adds	r3, #1
 80009b2:	75bb      	strb	r3, [r7, #22]
 80009b4:	7dbb      	ldrb	r3, [r7, #22]
 80009b6:	b29a      	uxth	r2, r3
 80009b8:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <print_character+0x108>)
 80009ba:	889b      	ldrh	r3, [r3, #4]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d3e2      	bcc.n	8000986 <print_character+0xaa>
	for(i=0; i<font.height; i++)
 80009c0:	7dfb      	ldrb	r3, [r7, #23]
 80009c2:	3301      	adds	r3, #1
 80009c4:	75fb      	strb	r3, [r7, #23]
 80009c6:	7dfb      	ldrb	r3, [r7, #23]
 80009c8:	b29a      	uxth	r2, r3
 80009ca:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <print_character+0x108>)
 80009cc:	88db      	ldrh	r3, [r3, #6]
 80009ce:	429a      	cmp	r2, r3
 80009d0:	d3c8      	bcc.n	8000964 <print_character+0x88>
			}
		}
	}

	CS_D();
 80009d2:	2201      	movs	r2, #1
 80009d4:	2110      	movs	r1, #16
 80009d6:	4804      	ldr	r0, [pc, #16]	@ (80009e8 <print_character+0x10c>)
 80009d8:	f003 fbba 	bl	8004150 <HAL_GPIO_WritePin>

}
 80009dc:	bf00      	nop
 80009de:	371c      	adds	r7, #28
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd90      	pop	{r4, r7, pc}
 80009e4:	20000000 	.word	0x20000000
 80009e8:	40020c00 	.word	0x40020c00

080009ec <print_string>:


void print_string(uint16_t x, uint16_t y, char* string, uint8_t n, uint16_t fontColor, uint16_t backColor)
{
 80009ec:	b590      	push	{r4, r7, lr}
 80009ee:	b089      	sub	sp, #36	@ 0x24
 80009f0:	af02      	add	r7, sp, #8
 80009f2:	60ba      	str	r2, [r7, #8]
 80009f4:	461a      	mov	r2, r3
 80009f6:	4603      	mov	r3, r0
 80009f8:	81fb      	strh	r3, [r7, #14]
 80009fa:	460b      	mov	r3, r1
 80009fc:	81bb      	strh	r3, [r7, #12]
 80009fe:	4613      	mov	r3, r2
 8000a00:	71fb      	strb	r3, [r7, #7]

	char *temp = string;
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	617b      	str	r3, [r7, #20]

	while(string<(temp+n))
 8000a06:	e027      	b.n	8000a58 <print_string+0x6c>
	{
		if(x + font.width > 320)
 8000a08:	89fb      	ldrh	r3, [r7, #14]
 8000a0a:	4a19      	ldr	r2, [pc, #100]	@ (8000a70 <print_string+0x84>)
 8000a0c:	8892      	ldrh	r2, [r2, #4]
 8000a0e:	4413      	add	r3, r2
 8000a10:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000a14:	dd07      	ble.n	8000a26 <print_string+0x3a>
		{
			x = font.width;
 8000a16:	4b16      	ldr	r3, [pc, #88]	@ (8000a70 <print_string+0x84>)
 8000a18:	889b      	ldrh	r3, [r3, #4]
 8000a1a:	81fb      	strh	r3, [r7, #14]
			y = y + font.height;
 8000a1c:	4b14      	ldr	r3, [pc, #80]	@ (8000a70 <print_string+0x84>)
 8000a1e:	88da      	ldrh	r2, [r3, #6]
 8000a20:	89bb      	ldrh	r3, [r7, #12]
 8000a22:	4413      	add	r3, r2
 8000a24:	81bb      	strh	r3, [r7, #12]
		}

		if((y + font.height) > 480)
 8000a26:	89bb      	ldrh	r3, [r7, #12]
 8000a28:	4a11      	ldr	r2, [pc, #68]	@ (8000a70 <print_string+0x84>)
 8000a2a:	88d2      	ldrh	r2, [r2, #6]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000a32:	dc18      	bgt.n	8000a66 <print_string+0x7a>
		{
			return;
		}

		print_character(x, y, *string, fontColor, backColor);
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	781a      	ldrb	r2, [r3, #0]
 8000a38:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8000a3a:	89b9      	ldrh	r1, [r7, #12]
 8000a3c:	89f8      	ldrh	r0, [r7, #14]
 8000a3e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	4623      	mov	r3, r4
 8000a44:	f7ff ff4a 	bl	80008dc <print_character>
		string++;
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	60bb      	str	r3, [r7, #8]
		x = x + font.width;
 8000a4e:	4b08      	ldr	r3, [pc, #32]	@ (8000a70 <print_string+0x84>)
 8000a50:	889a      	ldrh	r2, [r3, #4]
 8000a52:	89fb      	ldrh	r3, [r7, #14]
 8000a54:	4413      	add	r3, r2
 8000a56:	81fb      	strh	r3, [r7, #14]
	while(string<(temp+n))
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	697a      	ldr	r2, [r7, #20]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d3d1      	bcc.n	8000a08 <print_string+0x1c>
 8000a64:	e000      	b.n	8000a68 <print_string+0x7c>
			return;
 8000a66:	bf00      	nop
	}

}
 8000a68:	371c      	adds	r7, #28
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd90      	pop	{r4, r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000000 	.word	0x20000000

08000a74 <draw_horizontal_line>:


void draw_horizontal_line(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t color)
{
 8000a74:	b590      	push	{r4, r7, lr}
 8000a76:	b087      	sub	sp, #28
 8000a78:	af02      	add	r7, sp, #8
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	4608      	mov	r0, r1
 8000a7e:	4611      	mov	r1, r2
 8000a80:	461a      	mov	r2, r3
 8000a82:	4623      	mov	r3, r4
 8000a84:	80fb      	strh	r3, [r7, #6]
 8000a86:	4603      	mov	r3, r0
 8000a88:	80bb      	strh	r3, [r7, #4]
 8000a8a:	460b      	mov	r3, r1
 8000a8c:	807b      	strh	r3, [r7, #2]
 8000a8e:	4613      	mov	r3, r2
 8000a90:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii orizontale.
	 * Input: x0 si y0 coordonatele initiale, x1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	x1 = x0+x1; //aflam lungimea efectiva
 8000a92:	88fa      	ldrh	r2, [r7, #6]
 8000a94:	887b      	ldrh	r3, [r7, #2]
 8000a96:	4413      	add	r3, r2
 8000a98:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x1-1, y0, 'w');
 8000a9a:	887b      	ldrh	r3, [r7, #2]
 8000a9c:	3b01      	subs	r3, #1
 8000a9e:	b29a      	uxth	r2, r3
 8000aa0:	88bb      	ldrh	r3, [r7, #4]
 8000aa2:	88b9      	ldrh	r1, [r7, #4]
 8000aa4:	88f8      	ldrh	r0, [r7, #6]
 8000aa6:	2477      	movs	r4, #119	@ 0x77
 8000aa8:	9400      	str	r4, [sp, #0]
 8000aaa:	f000 fc95 	bl	80013d8 <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000aae:	f107 0208 	add.w	r2, r7, #8
 8000ab2:	883b      	ldrh	r3, [r7, #0]
 8000ab4:	4611      	mov	r1, r2
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f7ff fd50 	bl	800055c <convert_color_16_to_18>

	for(uint16_t i=0; i<x1-x0; i++)
 8000abc:	2300      	movs	r3, #0
 8000abe:	81fb      	strh	r3, [r7, #14]
 8000ac0:	e008      	b.n	8000ad4 <draw_horizontal_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	2103      	movs	r1, #3
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f000 faed 	bl	80010a8 <LCD_send_data_multi>
	for(uint16_t i=0; i<x1-x0; i++)
 8000ace:	89fb      	ldrh	r3, [r7, #14]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	81fb      	strh	r3, [r7, #14]
 8000ad4:	89fa      	ldrh	r2, [r7, #14]
 8000ad6:	8879      	ldrh	r1, [r7, #2]
 8000ad8:	88fb      	ldrh	r3, [r7, #6]
 8000ada:	1acb      	subs	r3, r1, r3
 8000adc:	429a      	cmp	r2, r3
 8000ade:	dbf0      	blt.n	8000ac2 <draw_horizontal_line+0x4e>
	}


}
 8000ae0:	bf00      	nop
 8000ae2:	bf00      	nop
 8000ae4:	3714      	adds	r7, #20
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd90      	pop	{r4, r7, pc}

08000aea <draw_vertical_line>:


void draw_vertical_line(uint16_t x0, uint16_t y0, uint16_t y1, uint16_t color)
{
 8000aea:	b590      	push	{r4, r7, lr}
 8000aec:	b087      	sub	sp, #28
 8000aee:	af02      	add	r7, sp, #8
 8000af0:	4604      	mov	r4, r0
 8000af2:	4608      	mov	r0, r1
 8000af4:	4611      	mov	r1, r2
 8000af6:	461a      	mov	r2, r3
 8000af8:	4623      	mov	r3, r4
 8000afa:	80fb      	strh	r3, [r7, #6]
 8000afc:	4603      	mov	r3, r0
 8000afe:	80bb      	strh	r3, [r7, #4]
 8000b00:	460b      	mov	r3, r1
 8000b02:	807b      	strh	r3, [r7, #2]
 8000b04:	4613      	mov	r3, r2
 8000b06:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii verticale.
	 * Input: x0 si y0 coordonatele initiale, y1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	y1 = y0+y1; //aflam lungimea efectiva
 8000b08:	88ba      	ldrh	r2, [r7, #4]
 8000b0a:	887b      	ldrh	r3, [r7, #2]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x0, y1-1, 'w');
 8000b10:	887b      	ldrh	r3, [r7, #2]
 8000b12:	3b01      	subs	r3, #1
 8000b14:	b29b      	uxth	r3, r3
 8000b16:	88fa      	ldrh	r2, [r7, #6]
 8000b18:	88b9      	ldrh	r1, [r7, #4]
 8000b1a:	88f8      	ldrh	r0, [r7, #6]
 8000b1c:	2477      	movs	r4, #119	@ 0x77
 8000b1e:	9400      	str	r4, [sp, #0]
 8000b20:	f000 fc5a 	bl	80013d8 <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000b24:	f107 0208 	add.w	r2, r7, #8
 8000b28:	883b      	ldrh	r3, [r7, #0]
 8000b2a:	4611      	mov	r1, r2
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f7ff fd15 	bl	800055c <convert_color_16_to_18>

	for(uint16_t i=0; i<y1-y0; i++)
 8000b32:	2300      	movs	r3, #0
 8000b34:	81fb      	strh	r3, [r7, #14]
 8000b36:	e008      	b.n	8000b4a <draw_vertical_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000b38:	f107 0308 	add.w	r3, r7, #8
 8000b3c:	2103      	movs	r1, #3
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f000 fab2 	bl	80010a8 <LCD_send_data_multi>
	for(uint16_t i=0; i<y1-y0; i++)
 8000b44:	89fb      	ldrh	r3, [r7, #14]
 8000b46:	3301      	adds	r3, #1
 8000b48:	81fb      	strh	r3, [r7, #14]
 8000b4a:	89fa      	ldrh	r2, [r7, #14]
 8000b4c:	8879      	ldrh	r1, [r7, #2]
 8000b4e:	88bb      	ldrh	r3, [r7, #4]
 8000b50:	1acb      	subs	r3, r1, r3
 8000b52:	429a      	cmp	r2, r3
 8000b54:	dbf0      	blt.n	8000b38 <draw_vertical_line+0x4e>
	}


}
 8000b56:	bf00      	nop
 8000b58:	bf00      	nop
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd90      	pop	{r4, r7, pc}

08000b60 <draw_rectangle>:


void draw_rectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b089      	sub	sp, #36	@ 0x24
 8000b64:	af02      	add	r7, sp, #8
 8000b66:	4604      	mov	r4, r0
 8000b68:	4608      	mov	r0, r1
 8000b6a:	4611      	mov	r1, r2
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	4623      	mov	r3, r4
 8000b70:	80fb      	strh	r3, [r7, #6]
 8000b72:	4603      	mov	r3, r0
 8000b74:	80bb      	strh	r3, [r7, #4]
 8000b76:	460b      	mov	r3, r1
 8000b78:	807b      	strh	r3, [r7, #2]
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	803b      	strh	r3, [r7, #0]
	 * Output: Void
	 */


	uint8_t pixel[3];
	uint16_t pixelNr = x1*y1;
 8000b7e:	887a      	ldrh	r2, [r7, #2]
 8000b80:	883b      	ldrh	r3, [r7, #0]
 8000b82:	fb12 f303 	smulbb	r3, r2, r3
 8000b86:	82bb      	strh	r3, [r7, #20]
	convert_color_16_to_18(color, pixel);
 8000b88:	f107 020c 	add.w	r2, r7, #12
 8000b8c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b8e:	4611      	mov	r1, r2
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff fce3 	bl	800055c <convert_color_16_to_18>

	uint8_t *data = malloc(sizeof(pixel)*pixelNr);
 8000b96:	8aba      	ldrh	r2, [r7, #20]
 8000b98:	4613      	mov	r3, r2
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	4413      	add	r3, r2
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f00a fd68 	bl	800b674 <malloc>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	613b      	str	r3, [r7, #16]

	for(uint16_t i=0; i<pixelNr; i++)
 8000ba8:	2300      	movs	r3, #0
 8000baa:	82fb      	strh	r3, [r7, #22]
 8000bac:	e00f      	b.n	8000bce <draw_rectangle+0x6e>
	{
		memcpy(data + i*sizeof(pixel), pixel, sizeof(pixel));
 8000bae:	8afa      	ldrh	r2, [r7, #22]
 8000bb0:	4613      	mov	r3, r2
 8000bb2:	005b      	lsls	r3, r3, #1
 8000bb4:	4413      	add	r3, r2
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	4413      	add	r3, r2
 8000bba:	461a      	mov	r2, r3
 8000bbc:	f107 030c 	add.w	r3, r7, #12
 8000bc0:	8819      	ldrh	r1, [r3, #0]
 8000bc2:	789b      	ldrb	r3, [r3, #2]
 8000bc4:	8011      	strh	r1, [r2, #0]
 8000bc6:	7093      	strb	r3, [r2, #2]
	for(uint16_t i=0; i<pixelNr; i++)
 8000bc8:	8afb      	ldrh	r3, [r7, #22]
 8000bca:	3301      	adds	r3, #1
 8000bcc:	82fb      	strh	r3, [r7, #22]
 8000bce:	8afa      	ldrh	r2, [r7, #22]
 8000bd0:	8abb      	ldrh	r3, [r7, #20]
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d3eb      	bcc.n	8000bae <draw_rectangle+0x4e>
	}

	set_adress_window(x0, y0, x0+x1-1, y0+y1-1, 'w');
 8000bd6:	88fa      	ldrh	r2, [r7, #6]
 8000bd8:	887b      	ldrh	r3, [r7, #2]
 8000bda:	4413      	add	r3, r2
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	3b01      	subs	r3, #1
 8000be0:	b29c      	uxth	r4, r3
 8000be2:	88ba      	ldrh	r2, [r7, #4]
 8000be4:	883b      	ldrh	r3, [r7, #0]
 8000be6:	4413      	add	r3, r2
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	3b01      	subs	r3, #1
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	88b9      	ldrh	r1, [r7, #4]
 8000bf0:	88f8      	ldrh	r0, [r7, #6]
 8000bf2:	2277      	movs	r2, #119	@ 0x77
 8000bf4:	9200      	str	r2, [sp, #0]
 8000bf6:	4622      	mov	r2, r4
 8000bf8:	f000 fbee 	bl	80013d8 <set_adress_window>
	LCD_send_data_multi(data,pixelNr*sizeof(pixel));
 8000bfc:	8aba      	ldrh	r2, [r7, #20]
 8000bfe:	4613      	mov	r3, r2
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	4413      	add	r3, r2
 8000c04:	4619      	mov	r1, r3
 8000c06:	6938      	ldr	r0, [r7, #16]
 8000c08:	f000 fa4e 	bl	80010a8 <LCD_send_data_multi>

	free(data);
 8000c0c:	6938      	ldr	r0, [r7, #16]
 8000c0e:	f00a fd39 	bl	800b684 <free>

}
 8000c12:	bf00      	nop
 8000c14:	371c      	adds	r7, #28
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd90      	pop	{r4, r7, pc}

08000c1a <draw_entity>:


void draw_entity(ENTITY entity, uint16_t color)
{
 8000c1a:	b590      	push	{r4, r7, lr}
 8000c1c:	b08b      	sub	sp, #44	@ 0x2c
 8000c1e:	af02      	add	r7, sp, #8
 8000c20:	463c      	mov	r4, r7
 8000c22:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t *data;


	/*Avem imagine monocolor sub 32x32 -> imagine nu se afla pe cardul SD!*/

	uint16_t pixelNr = entity.x1*entity.y1;
 8000c26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c2a:	b29a      	uxth	r2, r3
 8000c2c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000c30:	b29b      	uxth	r3, r3
 8000c32:	fb12 f303 	smulbb	r3, r2, r3
 8000c36:	83bb      	strh	r3, [r7, #28]

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000c38:	f107 0214 	add.w	r2, r7, #20
 8000c3c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fc8b 	bl	800055c <convert_color_16_to_18>

	data = malloc(sizeof(pixel)*pixelNr);
 8000c46:	8bba      	ldrh	r2, [r7, #28]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	4413      	add	r3, r2
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f00a fd10 	bl	800b674 <malloc>
 8000c54:	4603      	mov	r3, r0
 8000c56:	61bb      	str	r3, [r7, #24]

	for(uint16_t i=0;i<pixelNr;i++ )
 8000c58:	2300      	movs	r3, #0
 8000c5a:	83fb      	strh	r3, [r7, #30]
 8000c5c:	e00f      	b.n	8000c7e <draw_entity+0x64>
	{
		memcpy(data + i*sizeof(pixel), pixel, sizeof(pixel));
 8000c5e:	8bfa      	ldrh	r2, [r7, #30]
 8000c60:	4613      	mov	r3, r2
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	4413      	add	r3, r2
 8000c66:	69ba      	ldr	r2, [r7, #24]
 8000c68:	4413      	add	r3, r2
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	8819      	ldrh	r1, [r3, #0]
 8000c72:	789b      	ldrb	r3, [r3, #2]
 8000c74:	8011      	strh	r1, [r2, #0]
 8000c76:	7093      	strb	r3, [r2, #2]
	for(uint16_t i=0;i<pixelNr;i++ )
 8000c78:	8bfb      	ldrh	r3, [r7, #30]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	83fb      	strh	r3, [r7, #30]
 8000c7e:	8bfa      	ldrh	r2, [r7, #30]
 8000c80:	8bbb      	ldrh	r3, [r7, #28]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d3eb      	bcc.n	8000c5e <draw_entity+0x44>
	}

	set_adress_window(entity.x0, entity.y0, entity.x1+entity.x0-1, entity.y1+entity.y0-1, 'w');
 8000c86:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c8a:	b298      	uxth	r0, r3
 8000c8c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000c90:	b299      	uxth	r1, r3
 8000c92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c9c:	b29b      	uxth	r3, r3
 8000c9e:	4413      	add	r3, r2
 8000ca0:	b29b      	uxth	r3, r3
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	b29c      	uxth	r4, r3
 8000ca6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	4413      	add	r3, r2
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	2277      	movs	r2, #119	@ 0x77
 8000cbc:	9200      	str	r2, [sp, #0]
 8000cbe:	4622      	mov	r2, r4
 8000cc0:	f000 fb8a 	bl	80013d8 <set_adress_window>
	LCD_send_data_multi(data,pixelNr*sizeof(pixel));
 8000cc4:	8bba      	ldrh	r2, [r7, #28]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	4413      	add	r3, r2
 8000ccc:	4619      	mov	r1, r3
 8000cce:	69b8      	ldr	r0, [r7, #24]
 8000cd0:	f000 f9ea 	bl	80010a8 <LCD_send_data_multi>

	free(data);
 8000cd4:	69b8      	ldr	r0, [r7, #24]
 8000cd6:	f00a fcd5 	bl	800b684 <free>



}
 8000cda:	bf00      	nop
 8000cdc:	3724      	adds	r7, #36	@ 0x24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd90      	pop	{r4, r7, pc}

08000ce2 <translation_entity>:


void translation_entity(ENTITY *const restrict entity, int16_t x, int16_t y)
{
 8000ce2:	b590      	push	{r4, r7, lr}
 8000ce4:	b089      	sub	sp, #36	@ 0x24
 8000ce6:	af02      	add	r7, sp, #8
 8000ce8:	6078      	str	r0, [r7, #4]
 8000cea:	460b      	mov	r3, r1
 8000cec:	807b      	strh	r3, [r7, #2]
 8000cee:	4613      	mov	r3, r2
 8000cf0:	803b      	strh	r3, [r7, #0]
	 * de afisat
	 * Momentan de rezumam la un exemplu simplu pentru a demonstra functionalitatea
	 */


	if(x<0 || x>LCD_Width || y<0 || y> LCD_Length)
 8000cf2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f2c0 80ef 	blt.w	8000eda <translation_entity+0x1f8>
 8000cfc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d00:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000d04:	f300 80e9 	bgt.w	8000eda <translation_entity+0x1f8>
 8000d08:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	f2c0 80e4 	blt.w	8000eda <translation_entity+0x1f8>
 8000d12:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d16:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000d1a:	f300 80de 	bgt.w	8000eda <translation_entity+0x1f8>

		return;
	}


	ENTITY temp = *entity;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f107 0408 	add.w	r4, r7, #8
 8000d24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d26:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	entity->x0 = x;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	887a      	ldrh	r2, [r7, #2]
 8000d2e:	805a      	strh	r2, [r3, #2]
	entity->y0 = y;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	883a      	ldrh	r2, [r7, #0]
 8000d34:	809a      	strh	r2, [r3, #4]


	if(temp.y0 == y)
 8000d36:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d3a:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d15a      	bne.n	8000df8 <translation_entity+0x116>
	{
		/*Pentru cazul unui Step cuprins in cadrul anterior pe axa x*/

		if((x < (temp.x0+temp.x1)) && (x > (temp.x0)))
 8000d42:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000d46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d50:	440b      	add	r3, r1
 8000d52:	429a      	cmp	r2, r3
 8000d54:	da20      	bge.n	8000d98 <translation_entity+0xb6>
 8000d56:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000d5a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	dd1a      	ble.n	8000d98 <translation_entity+0xb6>
		{
			/*Pentru cazul deplasarii pe +x*/
			draw_entity(*entity, 0xF100);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8000d68:	9200      	str	r2, [sp, #0]
 8000d6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d6c:	f7ff ff55 	bl	8000c1a <draw_entity>
			draw_rectangle(temp.x0, temp.y0, x-temp.x0, temp.y1, 0xFFFF); /*Culoare background*/
 8000d70:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000d74:	b298      	uxth	r0, r3
 8000d76:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d7a:	b299      	uxth	r1, r3
 8000d7c:	887a      	ldrh	r2, [r7, #2]
 8000d7e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	b29a      	uxth	r2, r3
 8000d88:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8000d92:	9400      	str	r4, [sp, #0]
 8000d94:	f7ff fee4 	bl	8000b60 <draw_rectangle>
		}

		if((x+temp.x1 < (temp.x0+temp.x1)) && (x+temp.x1 > temp.x0))
 8000d98:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000d9c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	f280 809b 	bge.w	8000edc <translation_entity+0x1fa>
 8000da6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000daa:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000dae:	4413      	add	r3, r2
 8000db0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000db4:	4293      	cmp	r3, r2
 8000db6:	f340 8091 	ble.w	8000edc <translation_entity+0x1fa>
		{
			/*Pentru cazul deplasarii pe -x*/
			draw_entity(*entity, 0xF100);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8000dc0:	9200      	str	r2, [sp, #0]
 8000dc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000dc4:	f7ff ff29 	bl	8000c1a <draw_entity>
			draw_rectangle(temp.x0+temp.x1-(temp.x0-x), temp.y0, temp.x0-x, temp.y1, 0xFFFF); /*Culoare background*/
 8000dc8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dcc:	b29a      	uxth	r2, r3
 8000dce:	887b      	ldrh	r3, [r7, #2]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	b298      	uxth	r0, r3
 8000dd4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000dd8:	b299      	uxth	r1, r3
 8000dda:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000dde:	b29a      	uxth	r2, r3
 8000de0:	887b      	ldrh	r3, [r7, #2]
 8000de2:	1ad3      	subs	r3, r2, r3
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000dea:	b29b      	uxth	r3, r3
 8000dec:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8000df0:	9400      	str	r4, [sp, #0]
 8000df2:	f7ff feb5 	bl	8000b60 <draw_rectangle>
 8000df6:	e071      	b.n	8000edc <translation_entity+0x1fa>

	}

	else

		if(temp.x0==x)
 8000df8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000dfc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d15a      	bne.n	8000eba <translation_entity+0x1d8>
		{
			if((y < (temp.y0+temp.y1)) && (y > (temp.y0)))
 8000e04:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e08:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e12:	440b      	add	r3, r1
 8000e14:	429a      	cmp	r2, r3
 8000e16:	da21      	bge.n	8000e5c <translation_entity+0x17a>
 8000e18:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e1c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	dd1b      	ble.n	8000e5c <translation_entity+0x17a>
			{
				/*Pentru cazul deplasarii pe +y*/
				draw_entity(*entity, 0xF100);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8000e2a:	9200      	str	r2, [sp, #0]
 8000e2c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e2e:	f7ff fef4 	bl	8000c1a <draw_entity>
				draw_rectangle(temp.x0, temp.y0, temp.x1, y-temp.y0, 0xFFFF);
 8000e32:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e36:	b298      	uxth	r0, r3
 8000e38:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e3c:	b299      	uxth	r1, r3
 8000e3e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e42:	b29c      	uxth	r4, r3
 8000e44:	883a      	ldrh	r2, [r7, #0]
 8000e46:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e54:	9200      	str	r2, [sp, #0]
 8000e56:	4622      	mov	r2, r4
 8000e58:	f7ff fe82 	bl	8000b60 <draw_rectangle>
			}

			if((y+temp.y1 < (temp.y0+temp.y1)) && (y+temp.y1 > temp.y0))
 8000e5c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e60:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	da39      	bge.n	8000edc <translation_entity+0x1fa>
 8000e68:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000e6c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8000e70:	4413      	add	r3, r2
 8000e72:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000e76:	4293      	cmp	r3, r2
 8000e78:	dd30      	ble.n	8000edc <translation_entity+0x1fa>
			{
				/*Pentru cazul deplasarii pe -y*/
				draw_entity(*entity, 0xF100);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8000e80:	9200      	str	r2, [sp, #0]
 8000e82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e84:	f7ff fec9 	bl	8000c1a <draw_entity>
				draw_rectangle(temp.x0, temp.y0+temp.y1-(temp.y0-y), temp.x1, temp.y0-y, 0xFFFF);
 8000e88:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e8c:	b298      	uxth	r0, r3
 8000e8e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e92:	b29a      	uxth	r2, r3
 8000e94:	883b      	ldrh	r3, [r7, #0]
 8000e96:	4413      	add	r3, r2
 8000e98:	b299      	uxth	r1, r3
 8000e9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e9e:	b29c      	uxth	r4, r3
 8000ea0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000ea4:	b29a      	uxth	r2, r3
 8000ea6:	883b      	ldrh	r3, [r7, #0]
 8000ea8:	1ad3      	subs	r3, r2, r3
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000eb0:	9200      	str	r2, [sp, #0]
 8000eb2:	4622      	mov	r2, r4
 8000eb4:	f7ff fe54 	bl	8000b60 <draw_rectangle>
 8000eb8:	e010      	b.n	8000edc <translation_entity+0x1fa>

		else
		{
			/*Pentru orice alt caz (deplasare pe diagonala sau aleatoriu)*/

			draw_entity(*entity, 0xF100);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8000ec0:	9200      	str	r2, [sp, #0]
 8000ec2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ec4:	f7ff fea9 	bl	8000c1a <draw_entity>
			draw_entity(temp, 0xFFFF);
 8000ec8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	f107 0308 	add.w	r3, r7, #8
 8000ed2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ed4:	f7ff fea1 	bl	8000c1a <draw_entity>
 8000ed8:	e000      	b.n	8000edc <translation_entity+0x1fa>
		return;
 8000eda:	bf00      	nop
		}


}
 8000edc:	371c      	adds	r7, #28
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd90      	pop	{r4, r7, pc}

08000ee2 <translation_test>:


void translation_test(ENTITY *entity, uint16_t color, uint8_t step, uint16_t delay)
{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b086      	sub	sp, #24
 8000ee6:	af02      	add	r7, sp, #8
 8000ee8:	60f8      	str	r0, [r7, #12]
 8000eea:	4608      	mov	r0, r1
 8000eec:	4611      	mov	r1, r2
 8000eee:	461a      	mov	r2, r3
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	817b      	strh	r3, [r7, #10]
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	727b      	strb	r3, [r7, #9]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	80fb      	strh	r3, [r7, #6]


	while(1)
	{
		while((entity->x0 + entity->x1) < LCD_Width)
 8000efc:	e013      	b.n	8000f26 <translation_test+0x44>
		{
			translation_entity(entity, entity->x0+step, entity->y0);//, color);
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f04:	b29a      	uxth	r2, r3
 8000f06:	7a7b      	ldrb	r3, [r7, #9]
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	4413      	add	r3, r2
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	b219      	sxth	r1, r3
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000f16:	461a      	mov	r2, r3
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f7ff fee2 	bl	8000ce2 <translation_entity>
			HAL_Delay(delay);
 8000f1e:	88fb      	ldrh	r3, [r7, #6]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f002 f865 	bl	8002ff0 <HAL_Delay>
		while((entity->x0 + entity->x1) < LCD_Width)
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000f34:	4413      	add	r3, r2
 8000f36:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000f3a:	dbe0      	blt.n	8000efe <translation_test+0x1c>
		}

		draw_entity(*entity, 0xFFFF);
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f42:	9200      	str	r2, [sp, #0]
 8000f44:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f46:	f7ff fe68 	bl	8000c1a <draw_entity>
		entity->x0 = LCD_Width - entity->x1;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	b21a      	sxth	r2, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	805a      	strh	r2, [r3, #2]

		while((entity->y0 + entity->y1) < LCD_Length)
 8000f5e:	e013      	b.n	8000f88 <translation_test+0xa6>
		{

			translation_entity(entity, entity->x0, entity->y0+step);//, color);
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	7a7b      	ldrb	r3, [r7, #9]
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	4413      	add	r3, r2
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	b21b      	sxth	r3, r3
 8000f78:	461a      	mov	r2, r3
 8000f7a:	68f8      	ldr	r0, [r7, #12]
 8000f7c:	f7ff feb1 	bl	8000ce2 <translation_entity>
			HAL_Delay(delay);
 8000f80:	88fb      	ldrh	r3, [r7, #6]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f002 f834 	bl	8002ff0 <HAL_Delay>
		while((entity->y0 + entity->y1) < LCD_Length)
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000f96:	4413      	add	r3, r2
 8000f98:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000f9c:	dbe0      	blt.n	8000f60 <translation_test+0x7e>
		}

		draw_entity(*entity, 0xFFFF);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fa4:	9200      	str	r2, [sp, #0]
 8000fa6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fa8:	f7ff fe37 	bl	8000c1a <draw_entity>
		entity->y0 = LCD_Length - entity->y1;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	b21a      	sxth	r2, r3
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	809a      	strh	r2, [r3, #4]

		while((entity->x0 - step) > 0)
 8000fc0:	e013      	b.n	8000fea <translation_test+0x108>
		{
			translation_entity(entity, entity->x0-step, entity->y0);//, color);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	7a7b      	ldrb	r3, [r7, #9]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	b219      	sxth	r1, r3
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	68f8      	ldr	r0, [r7, #12]
 8000fde:	f7ff fe80 	bl	8000ce2 <translation_entity>
			HAL_Delay(delay);
 8000fe2:	88fb      	ldrh	r3, [r7, #6]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f002 f803 	bl	8002ff0 <HAL_Delay>
		while((entity->x0 - step) > 0)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	7a7b      	ldrb	r3, [r7, #9]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	dce3      	bgt.n	8000fc2 <translation_test+0xe0>
		}

		draw_entity(*entity, 0xFFFF);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001000:	9200      	str	r2, [sp, #0]
 8001002:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001004:	f7ff fe09 	bl	8000c1a <draw_entity>
		entity->x0 = 0;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2200      	movs	r2, #0
 800100c:	805a      	strh	r2, [r3, #2]

		while((entity->y0 - step) > 0)
 800100e:	e013      	b.n	8001038 <translation_test+0x156>
		{
			translation_entity(entity, entity->x0, entity->y0-step);//, color);
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800101c:	b29a      	uxth	r2, r3
 800101e:	7a7b      	ldrb	r3, [r7, #9]
 8001020:	b29b      	uxth	r3, r3
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	b29b      	uxth	r3, r3
 8001026:	b21b      	sxth	r3, r3
 8001028:	461a      	mov	r2, r3
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f7ff fe59 	bl	8000ce2 <translation_entity>
			HAL_Delay(delay);
 8001030:	88fb      	ldrh	r3, [r7, #6]
 8001032:	4618      	mov	r0, r3
 8001034:	f001 ffdc 	bl	8002ff0 <HAL_Delay>
		while((entity->y0 - step) > 0)
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800103e:	461a      	mov	r2, r3
 8001040:	7a7b      	ldrb	r3, [r7, #9]
 8001042:	1ad3      	subs	r3, r2, r3
 8001044:	2b00      	cmp	r3, #0
 8001046:	dce3      	bgt.n	8001010 <translation_test+0x12e>
		}

		draw_entity(*entity, 0xFFFF);
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800104e:	9200      	str	r2, [sp, #0]
 8001050:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001052:	f7ff fde2 	bl	8000c1a <draw_entity>
		entity->y0 = 0;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	2200      	movs	r2, #0
 800105a:	809a      	strh	r2, [r3, #4]
		while((entity->x0 + entity->x1) < LCD_Width)
 800105c:	e763      	b.n	8000f26 <translation_test+0x44>
	...

08001060 <LCD_send_command>:
#include "lcd.h"


void LCD_send_command(uint8_t cmd)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
	 * pentru a realiza transmiterea comenzii (DC,CS).
	 * Input: 1. Comanda pe 8 biti (de obicei in hexazecimal)
	 * Output: Void
	 */

	DC_COMMAND();                                                //Modul de comanda DC LOW
 800106a:	2200      	movs	r2, #0
 800106c:	2108      	movs	r1, #8
 800106e:	480c      	ldr	r0, [pc, #48]	@ (80010a0 <LCD_send_command+0x40>)
 8001070:	f003 f86e 	bl	8004150 <HAL_GPIO_WritePin>
	CS_A();                                                      //selectare dispozitiv CS LOW
 8001074:	2200      	movs	r2, #0
 8001076:	2110      	movs	r1, #16
 8001078:	4809      	ldr	r0, [pc, #36]	@ (80010a0 <LCD_send_command+0x40>)
 800107a:	f003 f869 	bl	8004150 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&cmd, 1, HAL_MAX_DELAY);  //Transmitere SPI comanda
 800107e:	1df9      	adds	r1, r7, #7
 8001080:	f04f 33ff 	mov.w	r3, #4294967295
 8001084:	2201      	movs	r2, #1
 8001086:	4807      	ldr	r0, [pc, #28]	@ (80010a4 <LCD_send_command+0x44>)
 8001088:	f004 fd35 	bl	8005af6 <HAL_SPI_Transmit>

	CS_D();                                                      //deselectare ecran CS HIGH
 800108c:	2201      	movs	r2, #1
 800108e:	2110      	movs	r1, #16
 8001090:	4803      	ldr	r0, [pc, #12]	@ (80010a0 <LCD_send_command+0x40>)
 8001092:	f003 f85d 	bl	8004150 <HAL_GPIO_WritePin>


}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40020c00 	.word	0x40020c00
 80010a4:	20000180 	.word	0x20000180

080010a8 <LCD_send_data_multi>:


void LCD_send_data_multi(uint8_t *data, unsigned int size)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
	 * Input: 1.Pointer pe 8 biti ce include datele de transmis
	 * 		  2.Marimea pointerului, anume a octetilor continut de acesta
	 * Output: Void
	 */

	flagDmaSpiTx = 1;
 80010b2:	4b34      	ldr	r3, [pc, #208]	@ (8001184 <LCD_send_data_multi+0xdc>)
 80010b4:	2201      	movs	r2, #1
 80010b6:	701a      	strb	r2, [r3, #0]

	unsigned int valMaxFrame = 1024; //numarul maxim de octeti pe frame
 80010b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010bc:	613b      	str	r3, [r7, #16]
	unsigned int nrFrames = size/valMaxFrame; //numarul de frameuri de trimis
 80010be:	683a      	ldr	r2, [r7, #0]
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c6:	617b      	str	r3, [r7, #20]
	unsigned int remainder = size%valMaxFrame; //restul de trimis daca e cazul
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	fbb3 f2f2 	udiv	r2, r3, r2
 80010d0:	6939      	ldr	r1, [r7, #16]
 80010d2:	fb01 f202 	mul.w	r2, r1, r2
 80010d6:	1a9b      	subs	r3, r3, r2
 80010d8:	60fb      	str	r3, [r7, #12]

	DC_DATA();
 80010da:	2201      	movs	r2, #1
 80010dc:	2108      	movs	r1, #8
 80010de:	482a      	ldr	r0, [pc, #168]	@ (8001188 <LCD_send_data_multi+0xe0>)
 80010e0:	f003 f836 	bl	8004150 <HAL_GPIO_WritePin>
	CS_A();
 80010e4:	2200      	movs	r2, #0
 80010e6:	2110      	movs	r1, #16
 80010e8:	4827      	ldr	r0, [pc, #156]	@ (8001188 <LCD_send_data_multi+0xe0>)
 80010ea:	f003 f831 	bl	8004150 <HAL_GPIO_WritePin>


	if(size <= valMaxFrame)
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d821      	bhi.n	800113a <LCD_send_data_multi+0x92>
	{
		flagDmaSpiTx = 0;
 80010f6:	4b23      	ldr	r3, [pc, #140]	@ (8001184 <LCD_send_data_multi+0xdc>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	b29b      	uxth	r3, r3
 8001100:	461a      	mov	r2, r3
 8001102:	6879      	ldr	r1, [r7, #4]
 8001104:	4821      	ldr	r0, [pc, #132]	@ (800118c <LCD_send_data_multi+0xe4>)
 8001106:	f005 f8fd 	bl	8006304 <HAL_SPI_Transmit_DMA>
 800110a:	e02c      	b.n	8001166 <LCD_send_data_multi+0xbe>

	else
	{
		while(nrFrames != 0)
		{
			while(flagDmaSpiTx == 0);
 800110c:	bf00      	nop
 800110e:	4b1d      	ldr	r3, [pc, #116]	@ (8001184 <LCD_send_data_multi+0xdc>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	b2db      	uxtb	r3, r3
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0fa      	beq.n	800110e <LCD_send_data_multi+0x66>
			flagDmaSpiTx = 0;
 8001118:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <LCD_send_data_multi+0xdc>)
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&hspi1, data, valMaxFrame);
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	b29b      	uxth	r3, r3
 8001122:	461a      	mov	r2, r3
 8001124:	6879      	ldr	r1, [r7, #4]
 8001126:	4819      	ldr	r0, [pc, #100]	@ (800118c <LCD_send_data_multi+0xe4>)
 8001128:	f005 f8ec 	bl	8006304 <HAL_SPI_Transmit_DMA>
			//HAL_SPI_Transmit(&hspi1, data, valMaxFrame, HAL_MAX_DELAY);
			data = data+valMaxFrame;
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	4413      	add	r3, r2
 8001132:	607b      	str	r3, [r7, #4]
			nrFrames--;
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	3b01      	subs	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
		while(nrFrames != 0)
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1e5      	bne.n	800110c <LCD_send_data_multi+0x64>
		}

		if(remainder != 0)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d00f      	beq.n	8001166 <LCD_send_data_multi+0xbe>
		{
			while(flagDmaSpiTx == 0);
 8001146:	bf00      	nop
 8001148:	4b0e      	ldr	r3, [pc, #56]	@ (8001184 <LCD_send_data_multi+0xdc>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b00      	cmp	r3, #0
 8001150:	d0fa      	beq.n	8001148 <LCD_send_data_multi+0xa0>
			flagDmaSpiTx = 0;
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <LCD_send_data_multi+0xdc>)
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&hspi1, data, remainder);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	b29b      	uxth	r3, r3
 800115c:	461a      	mov	r2, r3
 800115e:	6879      	ldr	r1, [r7, #4]
 8001160:	480a      	ldr	r0, [pc, #40]	@ (800118c <LCD_send_data_multi+0xe4>)
 8001162:	f005 f8cf 	bl	8006304 <HAL_SPI_Transmit_DMA>
			//HAL_SPI_Transmit(&hspi1, data, remainder, HAL_MAX_DELAY);

		}
	}

	while(flagDmaSpiTx == 0);
 8001166:	bf00      	nop
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <LCD_send_data_multi+0xdc>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b00      	cmp	r3, #0
 8001170:	d0fa      	beq.n	8001168 <LCD_send_data_multi+0xc0>
	CS_D();
 8001172:	2201      	movs	r2, #1
 8001174:	2110      	movs	r1, #16
 8001176:	4804      	ldr	r0, [pc, #16]	@ (8001188 <LCD_send_data_multi+0xe0>)
 8001178:	f002 ffea 	bl	8004150 <HAL_GPIO_WritePin>

}
 800117c:	bf00      	nop
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000328 	.word	0x20000328
 8001188:	40020c00 	.word	0x40020c00
 800118c:	20000180 	.word	0x20000180

08001190 <LCD_send_data>:


void LCD_send_data(uint8_t data)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
	 * Functie de transmitere a unui singur octet prin SPI (analog cu transmiterea comenzilor).
	 * Parametrii: 1. Datele de transmis pe un octet
	 * Date returnate: Void
	 */

	DC_DATA();
 800119a:	2201      	movs	r2, #1
 800119c:	2108      	movs	r1, #8
 800119e:	480c      	ldr	r0, [pc, #48]	@ (80011d0 <LCD_send_data+0x40>)
 80011a0:	f002 ffd6 	bl	8004150 <HAL_GPIO_WritePin>
	CS_A();
 80011a4:	2200      	movs	r2, #0
 80011a6:	2110      	movs	r1, #16
 80011a8:	4809      	ldr	r0, [pc, #36]	@ (80011d0 <LCD_send_data+0x40>)
 80011aa:	f002 ffd1 	bl	8004150 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&data, 1, HAL_MAX_DELAY);
 80011ae:	1df9      	adds	r1, r7, #7
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295
 80011b4:	2201      	movs	r2, #1
 80011b6:	4807      	ldr	r0, [pc, #28]	@ (80011d4 <LCD_send_data+0x44>)
 80011b8:	f004 fc9d 	bl	8005af6 <HAL_SPI_Transmit>

	CS_D();
 80011bc:	2201      	movs	r2, #1
 80011be:	2110      	movs	r1, #16
 80011c0:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <LCD_send_data+0x40>)
 80011c2:	f002 ffc5 	bl	8004150 <HAL_GPIO_WritePin>

}
 80011c6:	bf00      	nop
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40020c00 	.word	0x40020c00
 80011d4:	20000180 	.word	0x20000180

080011d8 <ILI9488_driver_init>:



void ILI9488_driver_init()
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	 * Output: Void
	 */

	//Mai intai vom incepe printr-un RESET HW

	RST_A();
 80011dc:	2200      	movs	r2, #0
 80011de:	2140      	movs	r1, #64	@ 0x40
 80011e0:	487c      	ldr	r0, [pc, #496]	@ (80013d4 <ILI9488_driver_init+0x1fc>)
 80011e2:	f002 ffb5 	bl	8004150 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80011e6:	200a      	movs	r0, #10
 80011e8:	f001 ff02 	bl	8002ff0 <HAL_Delay>
	RST_D();
 80011ec:	2201      	movs	r2, #1
 80011ee:	2140      	movs	r1, #64	@ 0x40
 80011f0:	4878      	ldr	r0, [pc, #480]	@ (80013d4 <ILI9488_driver_init+0x1fc>)
 80011f2:	f002 ffad 	bl	8004150 <HAL_GPIO_WritePin>

	//Vom continua prin diferite comenzi urmate de setari specifice pentru initializare

	LCD_send_command(0x01); //Reset SW de driver
 80011f6:	2001      	movs	r0, #1
 80011f8:	f7ff ff32 	bl	8001060 <LCD_send_command>
	HAL_Delay(150);
 80011fc:	2096      	movs	r0, #150	@ 0x96
 80011fe:	f001 fef7 	bl	8002ff0 <HAL_Delay>
	LCD_send_command(0x11); //scoatem sistemul din sleep
 8001202:	2011      	movs	r0, #17
 8001204:	f7ff ff2c 	bl	8001060 <LCD_send_command>
	HAL_Delay(255);
 8001208:	20ff      	movs	r0, #255	@ 0xff
 800120a:	f001 fef1 	bl	8002ff0 <HAL_Delay>

	LCD_send_command(0xE0); //Comanda pentru a seta controlul la nivel de GAMMA pozitiv
 800120e:	20e0      	movs	r0, #224	@ 0xe0
 8001210:	f7ff ff26 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x00);	   //Urmat de parametrii ce vor defini curba gamma
 8001214:	2000      	movs	r0, #0
 8001216:	f7ff ffbb 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x0C);
 800121a:	200c      	movs	r0, #12
 800121c:	f7ff ffb8 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x05);
 8001220:	2005      	movs	r0, #5
 8001222:	f7ff ffb5 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x04);
 8001226:	2004      	movs	r0, #4
 8001228:	f7ff ffb2 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x0F);
 800122c:	200f      	movs	r0, #15
 800122e:	f7ff ffaf 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x06);
 8001232:	2006      	movs	r0, #6
 8001234:	f7ff ffac 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x3A);
 8001238:	203a      	movs	r0, #58	@ 0x3a
 800123a:	f7ff ffa9 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x56);
 800123e:	2056      	movs	r0, #86	@ 0x56
 8001240:	f7ff ffa6 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x4D);
 8001244:	204d      	movs	r0, #77	@ 0x4d
 8001246:	f7ff ffa3 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x03);
 800124a:	2003      	movs	r0, #3
 800124c:	f7ff ffa0 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x0A);
 8001250:	200a      	movs	r0, #10
 8001252:	f7ff ff9d 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x06);
 8001256:	2006      	movs	r0, #6
 8001258:	f7ff ff9a 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x30);
 800125c:	2030      	movs	r0, #48	@ 0x30
 800125e:	f7ff ff97 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x3E);
 8001262:	203e      	movs	r0, #62	@ 0x3e
 8001264:	f7ff ff94 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x0F);
 8001268:	200f      	movs	r0, #15
 800126a:	f7ff ff91 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xE1);  //Comanda pentru a seta controlul la nivel de GAMMA negativ
 800126e:	20e1      	movs	r0, #225	@ 0xe1
 8001270:	f7ff fef6 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x00);
 8001274:	2000      	movs	r0, #0
 8001276:	f7ff ff8b 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x13);
 800127a:	2013      	movs	r0, #19
 800127c:	f7ff ff88 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x18);
 8001280:	2018      	movs	r0, #24
 8001282:	f7ff ff85 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x01);
 8001286:	2001      	movs	r0, #1
 8001288:	f7ff ff82 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x11);
 800128c:	2011      	movs	r0, #17
 800128e:	f7ff ff7f 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x06);
 8001292:	2006      	movs	r0, #6
 8001294:	f7ff ff7c 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x38);
 8001298:	2038      	movs	r0, #56	@ 0x38
 800129a:	f7ff ff79 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x34);
 800129e:	2034      	movs	r0, #52	@ 0x34
 80012a0:	f7ff ff76 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x4D);
 80012a4:	204d      	movs	r0, #77	@ 0x4d
 80012a6:	f7ff ff73 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x06);
 80012aa:	2006      	movs	r0, #6
 80012ac:	f7ff ff70 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x0D);
 80012b0:	200d      	movs	r0, #13
 80012b2:	f7ff ff6d 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x0B);
 80012b6:	200b      	movs	r0, #11
 80012b8:	f7ff ff6a 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x31);
 80012bc:	2031      	movs	r0, #49	@ 0x31
 80012be:	f7ff ff67 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x37);
 80012c2:	2037      	movs	r0, #55	@ 0x37
 80012c4:	f7ff ff64 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x0F);
 80012c8:	200f      	movs	r0, #15
 80012ca:	f7ff ff61 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xC0); //Comanda pentru PowerControl1
 80012ce:	20c0      	movs	r0, #192	@ 0xc0
 80012d0:	f7ff fec6 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x18);
 80012d4:	2018      	movs	r0, #24
 80012d6:	f7ff ff5b 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x16);
 80012da:	2016      	movs	r0, #22
 80012dc:	f7ff ff58 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xC1); //Comanda pentru PowerControl2
 80012e0:	20c1      	movs	r0, #193	@ 0xc1
 80012e2:	f7ff febd 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x45);
 80012e6:	2045      	movs	r0, #69	@ 0x45
 80012e8:	f7ff ff52 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xC2); //Comanda pentru PowerControl3
 80012ec:	20c2      	movs	r0, #194	@ 0xc2
 80012ee:	f7ff feb7 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x33);
 80012f2:	2033      	movs	r0, #51	@ 0x33
 80012f4:	f7ff ff4c 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xC3); //Comanda pentru PowerControl3
 80012f8:	20c3      	movs	r0, #195	@ 0xc3
 80012fa:	f7ff feb1 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x33);
 80012fe:	2033      	movs	r0, #51	@ 0x33
 8001300:	f7ff ff46 	bl	8001190 <LCD_send_data>


	LCD_send_command(0x36); //Comanda pentru modul de setare al pixelilor (pg 192)
 8001304:	2036      	movs	r0, #54	@ 0x36
 8001306:	f7ff feab 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x5C);    //Comanda pentru setare mod RGB, Scriere st-dr sus-jos 5C
 800130a:	205c      	movs	r0, #92	@ 0x5c
 800130c:	f7ff ff40 	bl	8001190 <LCD_send_data>

	LCD_send_command(0x3A); //Comanda pentru setarea numarului de biti asociat unui pixel
 8001310:	203a      	movs	r0, #58	@ 0x3a
 8001312:	f7ff fea5 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x06);    //0x66 reprezinta formatul de 18 biti
 8001316:	2006      	movs	r0, #6
 8001318:	f7ff ff3a 	bl	8001190 <LCD_send_data>

	LCD_send_command(0x00); //NOP pentru mic delay
 800131c:	2000      	movs	r0, #0
 800131e:	f7ff fe9f 	bl	8001060 <LCD_send_command>
	LCD_send_command(0x00);
 8001322:	2000      	movs	r0, #0
 8001324:	f7ff fe9c 	bl	8001060 <LCD_send_command>

	LCD_send_command(0xB0); //Comanda pentru setarea interfetei de comunicare cu display-ul
 8001328:	20b0      	movs	r0, #176	@ 0xb0
 800132a:	f7ff fe99 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x00);    //Folosim pinul SDO: SDA_EN 0 0 0 VSPL HSPL DPL EPL (pg219)
 800132e:	2000      	movs	r0, #0
 8001330:	f7ff ff2e 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xB1); //Comanda pentru rata de refresh pentru 24 bit culoare
 8001334:	20b1      	movs	r0, #177	@ 0xb1
 8001336:	f7ff fe93 	bl	8001060 <LCD_send_command>
	LCD_send_data(0xA0);    //Aproximaiv 60HZ
 800133a:	20a0      	movs	r0, #160	@ 0xa0
 800133c:	f7ff ff28 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x11);  //Date pentru selectie zona de memorie a datelor pe ecran (nu folosim)
 8001340:	2011      	movs	r0, #17
 8001342:	f7ff ff25 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xB4); //Comanda pentru contrast
 8001346:	20b4      	movs	r0, #180	@ 0xb4
 8001348:	f7ff fe8a 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x02);    //Contrast 2-Dot standard
 800134c:	2002      	movs	r0, #2
 800134e:	f7ff ff1f 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xB5); //Comanda pentru Blanking Porch
 8001352:	20b5      	movs	r0, #181	@ 0xb5
 8001354:	f7ff fe84 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x02);
 8001358:	2002      	movs	r0, #2
 800135a:	f7ff ff19 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x02);
 800135e:	2002      	movs	r0, #2
 8001360:	f7ff ff16 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x0A);
 8001364:	200a      	movs	r0, #10
 8001366:	f7ff ff13 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x04);
 800136a:	2004      	movs	r0, #4
 800136c:	f7ff ff10 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xB6); //Display Function Control
 8001370:	20b6      	movs	r0, #182	@ 0xb6
 8001372:	f7ff fe75 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x02);
 8001376:	2002      	movs	r0, #2
 8001378:	f7ff ff0a 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x02);
 800137c:	2002      	movs	r0, #2
 800137e:	f7ff ff07 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x3B);
 8001382:	203b      	movs	r0, #59	@ 0x3b
 8001384:	f7ff ff04 	bl	8001190 <LCD_send_data>

	LCD_send_command(0XE9); //Set Image Function
 8001388:	20e9      	movs	r0, #233	@ 0xe9
 800138a:	f7ff fe69 	bl	8001060 <LCD_send_command>
	LCD_send_data(0x00);    //Dezactivam modul de 24 de biti
 800138e:	2000      	movs	r0, #0
 8001390:	f7ff fefe 	bl	8001190 <LCD_send_data>

	LCD_send_command(0xF7); //Comanda pentru DSI dar folosim SPI
 8001394:	20f7      	movs	r0, #247	@ 0xf7
 8001396:	f7ff fe63 	bl	8001060 <LCD_send_command>
	LCD_send_data(0xA9);
 800139a:	20a9      	movs	r0, #169	@ 0xa9
 800139c:	f7ff fef8 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x51);
 80013a0:	2051      	movs	r0, #81	@ 0x51
 80013a2:	f7ff fef5 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x2C);
 80013a6:	202c      	movs	r0, #44	@ 0x2c
 80013a8:	f7ff fef2 	bl	8001190 <LCD_send_data>
	LCD_send_data(0x82);
 80013ac:	2082      	movs	r0, #130	@ 0x82
 80013ae:	f7ff feef 	bl	8001190 <LCD_send_data>


	LCD_send_command(0x11);
 80013b2:	2011      	movs	r0, #17
 80013b4:	f7ff fe54 	bl	8001060 <LCD_send_command>
	HAL_Delay(255);
 80013b8:	20ff      	movs	r0, #255	@ 0xff
 80013ba:	f001 fe19 	bl	8002ff0 <HAL_Delay>
	LCD_send_command(0x51); //Luminozittea Display
 80013be:	2051      	movs	r0, #81	@ 0x51
 80013c0:	f7ff fe4e 	bl	8001060 <LCD_send_command>
	LCD_send_data(0xFF);    //maxima
 80013c4:	20ff      	movs	r0, #255	@ 0xff
 80013c6:	f7ff fee3 	bl	8001190 <LCD_send_data>
	LCD_send_command(0x29); //Display on
 80013ca:	2029      	movs	r0, #41	@ 0x29
 80013cc:	f7ff fe48 	bl	8001060 <LCD_send_command>


}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40020c00 	.word	0x40020c00

080013d8 <set_adress_window>:




void set_adress_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, char x)
{
 80013d8:	b590      	push	{r4, r7, lr}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4604      	mov	r4, r0
 80013e0:	4608      	mov	r0, r1
 80013e2:	4611      	mov	r1, r2
 80013e4:	461a      	mov	r2, r3
 80013e6:	4623      	mov	r3, r4
 80013e8:	80fb      	strh	r3, [r7, #6]
 80013ea:	4603      	mov	r3, r0
 80013ec:	80bb      	strh	r3, [r7, #4]
 80013ee:	460b      	mov	r3, r1
 80013f0:	807b      	strh	r3, [r7, #2]
 80013f2:	4613      	mov	r3, r2
 80013f4:	803b      	strh	r3, [r7, #0]
	 * Output: Void
	 */

	uint8_t data[4];

	LCD_send_command(ILI9488_CASET); //setare coloana anume x0-x1
 80013f6:	202a      	movs	r0, #42	@ 0x2a
 80013f8:	f7ff fe32 	bl	8001060 <LCD_send_command>
										//se vor tranmite mai intai MSB apoi LSB (pg 175)

	data[0] = (x0 >> 8) & 0x00FF; data[1] = x0 & 0x00FF; //coordonate de start x0
 80013fc:	88fb      	ldrh	r3, [r7, #6]
 80013fe:	0a1b      	lsrs	r3, r3, #8
 8001400:	b29b      	uxth	r3, r3
 8001402:	b2db      	uxtb	r3, r3
 8001404:	733b      	strb	r3, [r7, #12]
 8001406:	88fb      	ldrh	r3, [r7, #6]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	737b      	strb	r3, [r7, #13]
	data[2] = (x1 >> 8) & 0x00FF; data[3] = x1 & 0x00FF; //coordonate de final x1
 800140c:	887b      	ldrh	r3, [r7, #2]
 800140e:	0a1b      	lsrs	r3, r3, #8
 8001410:	b29b      	uxth	r3, r3
 8001412:	b2db      	uxtb	r3, r3
 8001414:	73bb      	strb	r3, [r7, #14]
 8001416:	887b      	ldrh	r3, [r7, #2]
 8001418:	b2db      	uxtb	r3, r3
 800141a:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	2104      	movs	r1, #4
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff fe40 	bl	80010a8 <LCD_send_data_multi>


	LCD_send_command(ILI9488_PASET);
 8001428:	202b      	movs	r0, #43	@ 0x2b
 800142a:	f7ff fe19 	bl	8001060 <LCD_send_command>

	data[0] = (y0 >> 8) & 0x00FF; data[1] = y0 & 0x00FF; //coordonate de start y0
 800142e:	88bb      	ldrh	r3, [r7, #4]
 8001430:	0a1b      	lsrs	r3, r3, #8
 8001432:	b29b      	uxth	r3, r3
 8001434:	b2db      	uxtb	r3, r3
 8001436:	733b      	strb	r3, [r7, #12]
 8001438:	88bb      	ldrh	r3, [r7, #4]
 800143a:	b2db      	uxtb	r3, r3
 800143c:	737b      	strb	r3, [r7, #13]
	data[2] = (y1 >> 8) & 0x00FF; data[3] = y1 & 0x00FF; //coordonate de final y1
 800143e:	883b      	ldrh	r3, [r7, #0]
 8001440:	0a1b      	lsrs	r3, r3, #8
 8001442:	b29b      	uxth	r3, r3
 8001444:	b2db      	uxtb	r3, r3
 8001446:	73bb      	strb	r3, [r7, #14]
 8001448:	883b      	ldrh	r3, [r7, #0]
 800144a:	b2db      	uxtb	r3, r3
 800144c:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	2104      	movs	r1, #4
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fe27 	bl	80010a8 <LCD_send_data_multi>

	if(x == 'w')
 800145a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800145e:	2b77      	cmp	r3, #119	@ 0x77
 8001460:	d102      	bne.n	8001468 <set_adress_window+0x90>
	{
		LCD_send_command(ILI9488_RAMWR); //Comanda pentru a pregati ecranul sa primeasca culori
 8001462:	202c      	movs	r0, #44	@ 0x2c
 8001464:	f7ff fdfc 	bl	8001060 <LCD_send_command>
										//Dupa ce am setat intervalul de selectie
	}

	if(x == 'r')
 8001468:	f897 3020 	ldrb.w	r3, [r7, #32]
 800146c:	2b72      	cmp	r3, #114	@ 0x72
 800146e:	d102      	bne.n	8001476 <set_adress_window+0x9e>
	{
		LCD_send_command(ILI9488_RAMRD);
 8001470:	202e      	movs	r0, #46	@ 0x2e
 8001472:	f7ff fdf5 	bl	8001060 <LCD_send_command>
	}


}
 8001476:	bf00      	nop
 8001478:	3714      	adds	r7, #20
 800147a:	46bd      	mov	sp, r7
 800147c:	bd90      	pop	{r4, r7, pc}
	...

08001480 <read_pixel_frame>:



void read_pixel_frame(uint16_t x0, uint16_t y0, uint16_t x, uint16_t y, uint8_t*data)
{
 8001480:	b590      	push	{r4, r7, lr}
 8001482:	b087      	sub	sp, #28
 8001484:	af00      	add	r7, sp, #0
 8001486:	4604      	mov	r4, r0
 8001488:	4608      	mov	r0, r1
 800148a:	4611      	mov	r1, r2
 800148c:	461a      	mov	r2, r3
 800148e:	4623      	mov	r3, r4
 8001490:	80fb      	strh	r3, [r7, #6]
 8001492:	4603      	mov	r3, r0
 8001494:	80bb      	strh	r3, [r7, #4]
 8001496:	460b      	mov	r3, r1
 8001498:	807b      	strh	r3, [r7, #2]
 800149a:	4613      	mov	r3, r2
 800149c:	803b      	strh	r3, [r7, #0]
	* Functie pentru receptionarea datelor aferente unei portiuni din ecran.
	* Se va selecta o fereastra de adresare LCD-ului, ca mai apoi sa se trimita comanda
	* de transmitere a datelor LCD->MCU.
	*/

	hspi1.Instance->CR1 &= ~SPI_CR1_SPE; //dezactivare temporara SPI
 800149e:	4b7b      	ldr	r3, [pc, #492]	@ (800168c <read_pixel_frame+0x20c>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b79      	ldr	r3, [pc, #484]	@ (800168c <read_pixel_frame+0x20c>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80014ac:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 &= ~SPI_CR1_BR;  //resetare valoare BD
 80014ae:	4b77      	ldr	r3, [pc, #476]	@ (800168c <read_pixel_frame+0x20c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4b75      	ldr	r3, [pc, #468]	@ (800168c <read_pixel_frame+0x20c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 80014bc:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_8; //setare valoare BD prescaler de 8
 80014be:	4b73      	ldr	r3, [pc, #460]	@ (800168c <read_pixel_frame+0x20c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	4b71      	ldr	r3, [pc, #452]	@ (800168c <read_pixel_frame+0x20c>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f042 0210 	orr.w	r2, r2, #16
 80014cc:	601a      	str	r2, [r3, #0]

	hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 80014ce:	4b6f      	ldr	r3, [pc, #444]	@ (800168c <read_pixel_frame+0x20c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4b6d      	ldr	r3, [pc, #436]	@ (800168c <read_pixel_frame+0x20c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80014dc:	601a      	str	r2, [r3, #0]


	flagDmaSpiRx = 0;
 80014de:	4b6c      	ldr	r3, [pc, #432]	@ (8001690 <read_pixel_frame+0x210>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]

	uint16_t byteNr = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	82fb      	strh	r3, [r7, #22]
	byteNr = ((abs(x-x0))*(abs(y-y0))*3);
 80014e8:	887a      	ldrh	r2, [r7, #2]
 80014ea:	88fb      	ldrh	r3, [r7, #6]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	bfb8      	it	lt
 80014f2:	425b      	neglt	r3, r3
 80014f4:	b29a      	uxth	r2, r3
 80014f6:	8839      	ldrh	r1, [r7, #0]
 80014f8:	88bb      	ldrh	r3, [r7, #4]
 80014fa:	1acb      	subs	r3, r1, r3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	bfb8      	it	lt
 8001500:	425b      	neglt	r3, r3
 8001502:	b29b      	uxth	r3, r3
 8001504:	fb12 f303 	smulbb	r3, r2, r3
 8001508:	b29b      	uxth	r3, r3
 800150a:	461a      	mov	r2, r3
 800150c:	0052      	lsls	r2, r2, #1
 800150e:	4413      	add	r3, r2
 8001510:	82fb      	strh	r3, [r7, #22]

    uint8_t dummy[1] = {0};
 8001512:	2300      	movs	r3, #0
 8001514:	753b      	strb	r3, [r7, #20]

    free(data);
 8001516:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001518:	f00a f8b4 	bl	800b684 <free>
    data = malloc(byteNr);
 800151c:	8afb      	ldrh	r3, [r7, #22]
 800151e:	4618      	mov	r0, r3
 8001520:	f00a f8a8 	bl	800b674 <malloc>
 8001524:	4603      	mov	r3, r0
 8001526:	62bb      	str	r3, [r7, #40]	@ 0x28

    x--;
 8001528:	887b      	ldrh	r3, [r7, #2]
 800152a:	3b01      	subs	r3, #1
 800152c:	807b      	strh	r3, [r7, #2]
    y--;
 800152e:	883b      	ldrh	r3, [r7, #0]
 8001530:	3b01      	subs	r3, #1
 8001532:	803b      	strh	r3, [r7, #0]

    uint8_t xPos[4] = {x0 >> 8, x0 & 0xFF, x >> 8, x & 0xFF};
 8001534:	88fb      	ldrh	r3, [r7, #6]
 8001536:	0a1b      	lsrs	r3, r3, #8
 8001538:	b29b      	uxth	r3, r3
 800153a:	b2db      	uxtb	r3, r3
 800153c:	743b      	strb	r3, [r7, #16]
 800153e:	88fb      	ldrh	r3, [r7, #6]
 8001540:	b2db      	uxtb	r3, r3
 8001542:	747b      	strb	r3, [r7, #17]
 8001544:	887b      	ldrh	r3, [r7, #2]
 8001546:	0a1b      	lsrs	r3, r3, #8
 8001548:	b29b      	uxth	r3, r3
 800154a:	b2db      	uxtb	r3, r3
 800154c:	74bb      	strb	r3, [r7, #18]
 800154e:	887b      	ldrh	r3, [r7, #2]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	74fb      	strb	r3, [r7, #19]
    uint8_t yPos[4] = {y0 >> 8, y0 & 0xFF, y >> 8, y & 0xFF};
 8001554:	88bb      	ldrh	r3, [r7, #4]
 8001556:	0a1b      	lsrs	r3, r3, #8
 8001558:	b29b      	uxth	r3, r3
 800155a:	b2db      	uxtb	r3, r3
 800155c:	733b      	strb	r3, [r7, #12]
 800155e:	88bb      	ldrh	r3, [r7, #4]
 8001560:	b2db      	uxtb	r3, r3
 8001562:	737b      	strb	r3, [r7, #13]
 8001564:	883b      	ldrh	r3, [r7, #0]
 8001566:	0a1b      	lsrs	r3, r3, #8
 8001568:	b29b      	uxth	r3, r3
 800156a:	b2db      	uxtb	r3, r3
 800156c:	73bb      	strb	r3, [r7, #14]
 800156e:	883b      	ldrh	r3, [r7, #0]
 8001570:	b2db      	uxtb	r3, r3
 8001572:	73fb      	strb	r3, [r7, #15]

    CS_A();
 8001574:	2200      	movs	r2, #0
 8001576:	2110      	movs	r1, #16
 8001578:	4846      	ldr	r0, [pc, #280]	@ (8001694 <read_pixel_frame+0x214>)
 800157a:	f002 fde9 	bl	8004150 <HAL_GPIO_WritePin>

    DC_COMMAND();
 800157e:	2200      	movs	r2, #0
 8001580:	2108      	movs	r1, #8
 8001582:	4844      	ldr	r0, [pc, #272]	@ (8001694 <read_pixel_frame+0x214>)
 8001584:	f002 fde4 	bl	8004150 <HAL_GPIO_WritePin>
    uint8_t cmdCset = 0x2A;
 8001588:	232a      	movs	r3, #42	@ 0x2a
 800158a:	72fb      	strb	r3, [r7, #11]
    HAL_SPI_Transmit(&hspi1, &cmdCset, 1, HAL_MAX_DELAY);
 800158c:	f107 010b 	add.w	r1, r7, #11
 8001590:	f04f 33ff 	mov.w	r3, #4294967295
 8001594:	2201      	movs	r2, #1
 8001596:	483d      	ldr	r0, [pc, #244]	@ (800168c <read_pixel_frame+0x20c>)
 8001598:	f004 faad 	bl	8005af6 <HAL_SPI_Transmit>
    DC_DATA();
 800159c:	2201      	movs	r2, #1
 800159e:	2108      	movs	r1, #8
 80015a0:	483c      	ldr	r0, [pc, #240]	@ (8001694 <read_pixel_frame+0x214>)
 80015a2:	f002 fdd5 	bl	8004150 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, xPos, 4, HAL_MAX_DELAY);
 80015a6:	f107 0110 	add.w	r1, r7, #16
 80015aa:	f04f 33ff 	mov.w	r3, #4294967295
 80015ae:	2204      	movs	r2, #4
 80015b0:	4836      	ldr	r0, [pc, #216]	@ (800168c <read_pixel_frame+0x20c>)
 80015b2:	f004 faa0 	bl	8005af6 <HAL_SPI_Transmit>

    DC_COMMAND();
 80015b6:	2200      	movs	r2, #0
 80015b8:	2108      	movs	r1, #8
 80015ba:	4836      	ldr	r0, [pc, #216]	@ (8001694 <read_pixel_frame+0x214>)
 80015bc:	f002 fdc8 	bl	8004150 <HAL_GPIO_WritePin>
    uint8_t cmdPset = 0x2B;
 80015c0:	232b      	movs	r3, #43	@ 0x2b
 80015c2:	72bb      	strb	r3, [r7, #10]
    HAL_SPI_Transmit(&hspi1, &cmdPset, 1, HAL_MAX_DELAY);
 80015c4:	f107 010a 	add.w	r1, r7, #10
 80015c8:	f04f 33ff 	mov.w	r3, #4294967295
 80015cc:	2201      	movs	r2, #1
 80015ce:	482f      	ldr	r0, [pc, #188]	@ (800168c <read_pixel_frame+0x20c>)
 80015d0:	f004 fa91 	bl	8005af6 <HAL_SPI_Transmit>
    DC_DATA();
 80015d4:	2201      	movs	r2, #1
 80015d6:	2108      	movs	r1, #8
 80015d8:	482e      	ldr	r0, [pc, #184]	@ (8001694 <read_pixel_frame+0x214>)
 80015da:	f002 fdb9 	bl	8004150 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, yPos, 4, HAL_MAX_DELAY);
 80015de:	f107 010c 	add.w	r1, r7, #12
 80015e2:	f04f 33ff 	mov.w	r3, #4294967295
 80015e6:	2204      	movs	r2, #4
 80015e8:	4828      	ldr	r0, [pc, #160]	@ (800168c <read_pixel_frame+0x20c>)
 80015ea:	f004 fa84 	bl	8005af6 <HAL_SPI_Transmit>

    DC_COMMAND();
 80015ee:	2200      	movs	r2, #0
 80015f0:	2108      	movs	r1, #8
 80015f2:	4828      	ldr	r0, [pc, #160]	@ (8001694 <read_pixel_frame+0x214>)
 80015f4:	f002 fdac 	bl	8004150 <HAL_GPIO_WritePin>
    uint8_t cmdRamRead = 0x2E;
 80015f8:	232e      	movs	r3, #46	@ 0x2e
 80015fa:	727b      	strb	r3, [r7, #9]
    HAL_SPI_Transmit(&hspi1, &cmdRamRead, 1, HAL_MAX_DELAY);
 80015fc:	f107 0109 	add.w	r1, r7, #9
 8001600:	f04f 33ff 	mov.w	r3, #4294967295
 8001604:	2201      	movs	r2, #1
 8001606:	4821      	ldr	r0, [pc, #132]	@ (800168c <read_pixel_frame+0x20c>)
 8001608:	f004 fa75 	bl	8005af6 <HAL_SPI_Transmit>
    DC_DATA();
 800160c:	2201      	movs	r2, #1
 800160e:	2108      	movs	r1, #8
 8001610:	4820      	ldr	r0, [pc, #128]	@ (8001694 <read_pixel_frame+0x214>)
 8001612:	f002 fd9d 	bl	8004150 <HAL_GPIO_WritePin>

    HAL_SPI_Receive(&hspi1, dummy, 1, HAL_MAX_DELAY);
 8001616:	f107 0114 	add.w	r1, r7, #20
 800161a:	f04f 33ff 	mov.w	r3, #4294967295
 800161e:	2201      	movs	r2, #1
 8001620:	481a      	ldr	r0, [pc, #104]	@ (800168c <read_pixel_frame+0x20c>)
 8001622:	f004 fbac 	bl	8005d7e <HAL_SPI_Receive>
    HAL_SPI_Receive_DMA(&hspi1, data, byteNr);
 8001626:	8afb      	ldrh	r3, [r7, #22]
 8001628:	461a      	mov	r2, r3
 800162a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800162c:	4817      	ldr	r0, [pc, #92]	@ (800168c <read_pixel_frame+0x20c>)
 800162e:	f004 ff1b 	bl	8006468 <HAL_SPI_Receive_DMA>

    while(flagDmaSpiRx == 0);
 8001632:	bf00      	nop
 8001634:	4b16      	ldr	r3, [pc, #88]	@ (8001690 <read_pixel_frame+0x210>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	b2db      	uxtb	r3, r3
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0fa      	beq.n	8001634 <read_pixel_frame+0x1b4>
    CS_D();
 800163e:	2201      	movs	r2, #1
 8001640:	2110      	movs	r1, #16
 8001642:	4814      	ldr	r0, [pc, #80]	@ (8001694 <read_pixel_frame+0x214>)
 8001644:	f002 fd84 	bl	8004150 <HAL_GPIO_WritePin>

    //HAL_UART_Transmit(&huart1, dummy, 1, HAL_MAX_DELAY);
    //HAL_UART_Transmit(&huart1, data, byteNr, HAL_MAX_DELAY);


    hspi1.Instance->CR1 &= ~SPI_CR1_SPE;
 8001648:	4b10      	ldr	r3, [pc, #64]	@ (800168c <read_pixel_frame+0x20c>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	4b0f      	ldr	r3, [pc, #60]	@ (800168c <read_pixel_frame+0x20c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001656:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 &= ~SPI_CR1_BR;
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <read_pixel_frame+0x20c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	4b0b      	ldr	r3, [pc, #44]	@ (800168c <read_pixel_frame+0x20c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8001666:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_2;
 8001668:	4b08      	ldr	r3, [pc, #32]	@ (800168c <read_pixel_frame+0x20c>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	4b07      	ldr	r3, [pc, #28]	@ (800168c <read_pixel_frame+0x20c>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	6812      	ldr	r2, [r2, #0]
 8001672:	601a      	str	r2, [r3, #0]

    hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 8001674:	4b05      	ldr	r3, [pc, #20]	@ (800168c <read_pixel_frame+0x20c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	4b04      	ldr	r3, [pc, #16]	@ (800168c <read_pixel_frame+0x20c>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001682:	601a      	str	r2, [r3, #0]

}
 8001684:	bf00      	nop
 8001686:	371c      	adds	r7, #28
 8001688:	46bd      	mov	sp, r7
 800168a:	bd90      	pop	{r4, r7, pc}
 800168c:	20000180 	.word	0x20000180
 8001690:	20000329 	.word	0x20000329
 8001694:	40020c00 	.word	0x40020c00

08001698 <HAL_SPI_TxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


  void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
  {
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
	   * folosind DMA. Odata terminat transferul SPI prin DMA,
	   * aceasta functia de CallBack se va apela, setandu-ne un flag
	   * pentru a indica starea acestui transfer de date.
	   */

	  flagDmaSpiTx = 1;
 80016a0:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <HAL_SPI_TxCpltCallback+0x1c>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]

  }
 80016a6:	bf00      	nop
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	20000328 	.word	0x20000328

080016b8 <HAL_SPI_RxCpltCallback>:


  void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
  {
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	  /*
	   * Functie de CallBack pentru terminarea receptiei datelor
	   * prin SPI folosind DMA (analog cu functia HAL_SPI_TxCpltCallback)
	   */

	  flagDmaSpiRx = 1;
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <HAL_SPI_RxCpltCallback+0x1c>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	701a      	strb	r2, [r3, #0]

  }
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20000329 	.word	0x20000329

080016d8 <HAL_DAC_ConvHalfCpltCallbackCh1>:


  void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
  {
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
      /*
       * Functie de CallBack pentru finalizare 1/2 din transfer DMA pe DAC
       */

	  flagDmaDAC = 1;
 80016e0:	4b04      	ldr	r3, [pc, #16]	@ (80016f4 <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	701a      	strb	r2, [r3, #0]

  }
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	2000032a 	.word	0x2000032a

080016f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 80016fe:	b083      	sub	sp, #12
 8001700:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001702:	f001 fc03 	bl	8002f0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001706:	f000 fb61 	bl	8001dcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170a:	f000 fcfd 	bl	8002108 <MX_GPIO_Init>
  MX_DMA_Init();
 800170e:	f000 fcbd 	bl	800208c <MX_DMA_Init>
  MX_SPI1_Init();
 8001712:	f000 fc0f 	bl	8001f34 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001716:	f000 fc8f 	bl	8002038 <MX_USART1_UART_Init>
  MX_DAC_Init();
 800171a:	f000 fbc1 	bl	8001ea0 <MX_DAC_Init>
  MX_TIM2_Init();
 800171e:	f000 fc3f 	bl	8001fa0 <MX_TIM2_Init>
  MX_SDIO_SD_Init();
 8001722:	f000 fbe7 	bl	8001ef4 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001726:	f007 fa9f 	bl	8008c68 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  init_cardSD();  /*Initializare sistem de fisiere card SD*/
 800172a:	f000 fd51 	bl	80021d0 <init_cardSD>
  ILI9488_driver_init();  /*Initializare driver ecran LCD*/
 800172e:	f7ff fd53 	bl	80011d8 <ILI9488_driver_init>
  HAL_TIM_Base_Start(&htim2); /*Initializare timer2 pentru trigger DMA pe DAC*/
 8001732:	48e0      	ldr	r0, [pc, #896]	@ (8001ab4 <main+0x3bc>)
 8001734:	f005 fb56 	bl	8006de4 <HAL_TIM_Base_Start>


  fill_screen1(0xF100);
 8001738:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 800173c:	f7fe ff9a 	bl	8000674 <fill_screen1>
  HAL_Delay(1000);
 8001740:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001744:	f001 fc54 	bl	8002ff0 <HAL_Delay>
  fill_screen2(0xF00F);
 8001748:	f24f 000f 	movw	r0, #61455	@ 0xf00f
 800174c:	f7fe fff2 	bl	8000734 <fill_screen2>
  HAL_Delay(1000);
 8001750:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001754:	f001 fc4c 	bl	8002ff0 <HAL_Delay>
  fill_screen2(0x3F51);
 8001758:	f643 7051 	movw	r0, #16209	@ 0x3f51
 800175c:	f7fe ffea 	bl	8000734 <fill_screen2>
  HAL_Delay(1000);
 8001760:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001764:	f001 fc44 	bl	8002ff0 <HAL_Delay>
  fill_screen2(0x3F51);
 8001768:	f643 7051 	movw	r0, #16209	@ 0x3f51
 800176c:	f7fe ffe2 	bl	8000734 <fill_screen2>
  HAL_Delay(1000);
 8001770:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001774:	f001 fc3c 	bl	8002ff0 <HAL_Delay>

  //Test read from LCD

  draw_pixel(0,0,0x001F);
 8001778:	221f      	movs	r2, #31
 800177a:	2100      	movs	r1, #0
 800177c:	2000      	movs	r0, #0
 800177e:	f7fe ff4f 	bl	8000620 <draw_pixel>
  draw_pixel(1,0,0xF800);
 8001782:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001786:	2100      	movs	r1, #0
 8001788:	2001      	movs	r0, #1
 800178a:	f7fe ff49 	bl	8000620 <draw_pixel>
  draw_pixel(0,1,0x001F);
 800178e:	221f      	movs	r2, #31
 8001790:	2101      	movs	r1, #1
 8001792:	2000      	movs	r0, #0
 8001794:	f7fe ff44 	bl	8000620 <draw_pixel>
  draw_pixel(1,1,0xFF00);
 8001798:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 800179c:	2101      	movs	r1, #1
 800179e:	2001      	movs	r0, #1
 80017a0:	f7fe ff3e 	bl	8000620 <draw_pixel>

  uint8_t *dataRec1;
  dataRec1 = malloc(sizeof(char)*20);
 80017a4:	2014      	movs	r0, #20
 80017a6:	f009 ff65 	bl	800b674 <malloc>
 80017aa:	4603      	mov	r3, r0
 80017ac:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80017b0:	f102 0218 	add.w	r2, r2, #24
 80017b4:	6013      	str	r3, [r2, #0]
  read_pixel_frame(0,0,2,2,dataRec1);
 80017b6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80017ba:	f103 0318 	add.w	r3, r3, #24
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2302      	movs	r3, #2
 80017c4:	2202      	movs	r2, #2
 80017c6:	2100      	movs	r1, #0
 80017c8:	2000      	movs	r0, #0
 80017ca:	f7ff fe59 	bl	8001480 <read_pixel_frame>

  free(dataRec1);
 80017ce:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80017d2:	f103 0318 	add.w	r3, r3, #24
 80017d6:	6818      	ldr	r0, [r3, #0]
 80017d8:	f009 ff54 	bl	800b684 <free>

  //Test image print from SD card
  ENTITY ent;
  ent.x0 = 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80017e2:	f102 0216 	add.w	r2, r2, #22
 80017e6:	8013      	strh	r3, [r2, #0]
  ent.y0 = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80017ee:	f102 0218 	add.w	r2, r2, #24
 80017f2:	8013      	strh	r3, [r2, #0]

  read_image_file("graphic/img4.txt", &ent);
 80017f4:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80017f8:	f103 0314 	add.w	r3, r3, #20
 80017fc:	4619      	mov	r1, r3
 80017fe:	48ae      	ldr	r0, [pc, #696]	@ (8001ab8 <main+0x3c0>)
 8001800:	f000 ff0a 	bl	8002618 <read_image_file>
  set_adress_window(ent.x0, ent.y0, ent.x1+ent.x0-1, ent.y1+ent.y0-1, 'w');
 8001804:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001808:	f103 0316 	add.w	r3, r3, #22
 800180c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001810:	b298      	uxth	r0, r3
 8001812:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001816:	f103 0318 	add.w	r3, r3, #24
 800181a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800181e:	b299      	uxth	r1, r3
 8001820:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001824:	f103 031a 	add.w	r3, r3, #26
 8001828:	f9b3 3000 	ldrsh.w	r3, [r3]
 800182c:	b29a      	uxth	r2, r3
 800182e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001832:	f103 0316 	add.w	r3, r3, #22
 8001836:	f9b3 3000 	ldrsh.w	r3, [r3]
 800183a:	b29b      	uxth	r3, r3
 800183c:	4413      	add	r3, r2
 800183e:	b29b      	uxth	r3, r3
 8001840:	3b01      	subs	r3, #1
 8001842:	b29c      	uxth	r4, r3
 8001844:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001848:	f103 031c 	add.w	r3, r3, #28
 800184c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001850:	b29a      	uxth	r2, r3
 8001852:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001856:	f103 0318 	add.w	r3, r3, #24
 800185a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800185e:	b29b      	uxth	r3, r3
 8001860:	4413      	add	r3, r2
 8001862:	b29b      	uxth	r3, r3
 8001864:	3b01      	subs	r3, #1
 8001866:	b29b      	uxth	r3, r3
 8001868:	2277      	movs	r2, #119	@ 0x77
 800186a:	9200      	str	r2, [sp, #0]
 800186c:	4622      	mov	r2, r4
 800186e:	f7ff fdb3 	bl	80013d8 <set_adress_window>
  LCD_send_data_multi(ent.data,sizeof(char)*(ent.x1*ent.y1)*3);
 8001872:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800187c:	f103 031a 	add.w	r3, r3, #26
 8001880:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001884:	f507 5180 	add.w	r1, r7, #4096	@ 0x1000
 8001888:	f101 011c 	add.w	r1, r1, #28
 800188c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001890:	fb01 f303 	mul.w	r3, r1, r3
 8001894:	4619      	mov	r1, r3
 8001896:	460b      	mov	r3, r1
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	440b      	add	r3, r1
 800189c:	4619      	mov	r1, r3
 800189e:	4610      	mov	r0, r2
 80018a0:	f7ff fc02 	bl	80010a8 <LCD_send_data_multi>

  HAL_Delay(4000);
 80018a4:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80018a8:	f001 fba2 	bl	8002ff0 <HAL_Delay>

  free(ent.data);
 80018ac:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f009 fee6 	bl	800b684 <free>

  //Test translation

  ENTITY entity;

  entity.x0 = 0;
 80018b8:	2300      	movs	r3, #0
 80018ba:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80018be:	f102 0206 	add.w	r2, r2, #6
 80018c2:	8013      	strh	r3, [r2, #0]
  entity.y0 = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80018ca:	f102 0208 	add.w	r2, r2, #8
 80018ce:	8013      	strh	r3, [r2, #0]
  entity.x1 = 64;
 80018d0:	2340      	movs	r3, #64	@ 0x40
 80018d2:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80018d6:	f102 020a 	add.w	r2, r2, #10
 80018da:	8013      	strh	r3, [r2, #0]
  entity.y1 = 64;
 80018dc:	2340      	movs	r3, #64	@ 0x40
 80018de:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80018e2:	f102 020c 	add.w	r2, r2, #12
 80018e6:	8013      	strh	r3, [r2, #0]

  //draw_entity(&entity,NULL);
  HAL_Delay(500);
 80018e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80018ec:	f001 fb80 	bl	8002ff0 <HAL_Delay>

  translation_test(&entity, 0xF100, 1, 0);
 80018f0:	f507 5080 	add.w	r0, r7, #4096	@ 0x1000
 80018f4:	f100 0004 	add.w	r0, r0, #4
 80018f8:	2300      	movs	r3, #0
 80018fa:	2201      	movs	r2, #1
 80018fc:	f44f 4171 	mov.w	r1, #61696	@ 0xf100
 8001900:	f7ff faef 	bl	8000ee2 <translation_test>

  HAL_Delay(500);
 8001904:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001908:	f001 fb72 	bl	8002ff0 <HAL_Delay>
  translation_entity(&entity, entity.x0+100, entity.y0+100);//, 0xF100);
 800190c:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001910:	f103 0306 	add.w	r3, r3, #6
 8001914:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001918:	b29b      	uxth	r3, r3
 800191a:	3364      	adds	r3, #100	@ 0x64
 800191c:	b29b      	uxth	r3, r3
 800191e:	b219      	sxth	r1, r3
 8001920:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001924:	f103 0308 	add.w	r3, r3, #8
 8001928:	f9b3 3000 	ldrsh.w	r3, [r3]
 800192c:	b29b      	uxth	r3, r3
 800192e:	3364      	adds	r3, #100	@ 0x64
 8001930:	b29b      	uxth	r3, r3
 8001932:	b21a      	sxth	r2, r3
 8001934:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001938:	f103 0304 	add.w	r3, r3, #4
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff f9d0 	bl	8000ce2 <translation_entity>
  HAL_Delay(2000);
 8001942:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001946:	f001 fb53 	bl	8002ff0 <HAL_Delay>
  translation_entity(&entity, entity.x0+32, entity.y0+32);//, 0xF100);
 800194a:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800194e:	f103 0306 	add.w	r3, r3, #6
 8001952:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001956:	b29b      	uxth	r3, r3
 8001958:	3320      	adds	r3, #32
 800195a:	b29b      	uxth	r3, r3
 800195c:	b219      	sxth	r1, r3
 800195e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001962:	f103 0308 	add.w	r3, r3, #8
 8001966:	f9b3 3000 	ldrsh.w	r3, [r3]
 800196a:	b29b      	uxth	r3, r3
 800196c:	3320      	adds	r3, #32
 800196e:	b29b      	uxth	r3, r3
 8001970:	b21a      	sxth	r2, r3
 8001972:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001976:	f103 0304 	add.w	r3, r3, #4
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff f9b1 	bl	8000ce2 <translation_entity>
  HAL_Delay(500);
 8001980:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001984:	f001 fb34 	bl	8002ff0 <HAL_Delay>
  translation_entity(&entity, entity.x0+12, entity.y0+32);//, 0xF100);
 8001988:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800198c:	f103 0306 	add.w	r3, r3, #6
 8001990:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001994:	b29b      	uxth	r3, r3
 8001996:	330c      	adds	r3, #12
 8001998:	b29b      	uxth	r3, r3
 800199a:	b219      	sxth	r1, r3
 800199c:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80019a0:	f103 0308 	add.w	r3, r3, #8
 80019a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	3320      	adds	r3, #32
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	b21a      	sxth	r2, r3
 80019b0:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80019b4:	f103 0304 	add.w	r3, r3, #4
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff f992 	bl	8000ce2 <translation_entity>
  HAL_Delay(500);
 80019be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019c2:	f001 fb15 	bl	8002ff0 <HAL_Delay>
  translation_entity(&entity, entity.x0+12, entity.y0);//, 0xF100);
 80019c6:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80019ca:	f103 0306 	add.w	r3, r3, #6
 80019ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	330c      	adds	r3, #12
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	b219      	sxth	r1, r3
 80019da:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80019de:	f103 0308 	add.w	r3, r3, #8
 80019e2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80019e6:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80019ea:	f103 0304 	add.w	r3, r3, #4
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff f977 	bl	8000ce2 <translation_entity>
  HAL_Delay(500);
 80019f4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019f8:	f001 fafa 	bl	8002ff0 <HAL_Delay>


  //Test_SD_Card();
  unsigned int startTick = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001a02:	f102 0214 	add.w	r2, r2, #20
 8001a06:	6013      	str	r3, [r2, #0]
  unsigned int endTick = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001a0e:	f102 0210 	add.w	r2, r2, #16
 8001a12:	6013      	str	r3, [r2, #0]
  unsigned int getTime = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001a1a:	f102 020c 	add.w	r2, r2, #12
 8001a1e:	6013      	str	r3, [r2, #0]

  play_audio_file("audio/mine.txt"); //doremi mine songita song22
 8001a20:	4826      	ldr	r0, [pc, #152]	@ (8001abc <main+0x3c4>)
 8001a22:	f7fe fd49 	bl	80004b8 <play_audio_file>

  char *fileData = NULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001a2c:	f102 0208 	add.w	r2, r2, #8
 8001a30:	6013      	str	r3, [r2, #0]
  read_file("audio/text.txt", fileData);
 8001a32:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001a36:	f103 0308 	add.w	r3, r3, #8
 8001a3a:	6819      	ldr	r1, [r3, #0]
 8001a3c:	4820      	ldr	r0, [pc, #128]	@ (8001ac0 <main+0x3c8>)
 8001a3e:	f000 fbd5 	bl	80021ec <read_file>
  HAL_Delay(1000);
 8001a42:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a46:	f001 fad3 	bl	8002ff0 <HAL_Delay>

  uint32_t sampleData[1024]; /*23 de ms pentru redare DMA dintre care 7 ms pentru citire din fisier*/
  	  	  	  	  	  	  	 /*Vor ramane aproximativ 16 ms pentru prelucrarea frame-ului (pentru 1024 de esantioane)*/

  startTick = HAL_GetTick();
 8001a4a:	f001 fac5 	bl	8002fd8 <HAL_GetTick>
 8001a4e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001a52:	f103 0314 	add.w	r3, r3, #20
 8001a56:	6018      	str	r0, [r3, #0]
  read_audio_file("audio/random.txt", sampleData);
 8001a58:	f107 0320 	add.w	r3, r7, #32
 8001a5c:	3b1c      	subs	r3, #28
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4818      	ldr	r0, [pc, #96]	@ (8001ac4 <main+0x3cc>)
 8001a62:	f000 fcad 	bl	80023c0 <read_audio_file>
  endTick = HAL_GetTick();
 8001a66:	f001 fab7 	bl	8002fd8 <HAL_GetTick>
 8001a6a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001a6e:	f103 0310 	add.w	r3, r3, #16
 8001a72:	6018      	str	r0, [r3, #0]
  getTime = endTick - startTick;
 8001a74:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001a78:	f103 0310 	add.w	r3, r3, #16
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001a82:	f103 0314 	add.w	r3, r3, #20
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001a8e:	f102 020c 	add.w	r2, r2, #12
 8001a92:	6013      	str	r3, [r2, #0]

  HAL_Delay(100);
 8001a94:	2064      	movs	r0, #100	@ 0x64
 8001a96:	f001 faab 	bl	8002ff0 <HAL_Delay>

  startTick = HAL_GetTick();
 8001a9a:	f001 fa9d 	bl	8002fd8 <HAL_GetTick>
 8001a9e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001aa2:	f103 0314 	add.w	r3, r3, #20
 8001aa6:	6018      	str	r0, [r3, #0]
  read_audio_file("audio/random.txt", sampleData);
 8001aa8:	f107 0320 	add.w	r3, r7, #32
 8001aac:	3b1c      	subs	r3, #28
 8001aae:	4619      	mov	r1, r3
 8001ab0:	e00a      	b.n	8001ac8 <main+0x3d0>
 8001ab2:	bf00      	nop
 8001ab4:	20000298 	.word	0x20000298
 8001ab8:	0800b9bc 	.word	0x0800b9bc
 8001abc:	0800b9d0 	.word	0x0800b9d0
 8001ac0:	0800b9e0 	.word	0x0800b9e0
 8001ac4:	0800b9f0 	.word	0x0800b9f0
 8001ac8:	48ba      	ldr	r0, [pc, #744]	@ (8001db4 <main+0x6bc>)
 8001aca:	f000 fc79 	bl	80023c0 <read_audio_file>
  endTick = HAL_GetTick();
 8001ace:	f001 fa83 	bl	8002fd8 <HAL_GetTick>
 8001ad2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001ad6:	f103 0310 	add.w	r3, r3, #16
 8001ada:	6018      	str	r0, [r3, #0]
  getTime = endTick - startTick;
 8001adc:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001ae0:	f103 0310 	add.w	r3, r3, #16
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001aea:	f103 0314 	add.w	r3, r3, #20
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001af6:	f102 020c 	add.w	r2, r2, #12
 8001afa:	6013      	str	r3, [r2, #0]

  HAL_Delay(100);
 8001afc:	2064      	movs	r0, #100	@ 0x64
 8001afe:	f001 fa77 	bl	8002ff0 <HAL_Delay>
  read_audio_file("audio/text.txt", sampleData);
 8001b02:	f107 0320 	add.w	r3, r7, #32
 8001b06:	3b1c      	subs	r3, #28
 8001b08:	4619      	mov	r1, r3
 8001b0a:	48ab      	ldr	r0, [pc, #684]	@ (8001db8 <main+0x6c0>)
 8001b0c:	f000 fc58 	bl	80023c0 <read_audio_file>
  HAL_Delay(100);
 8001b10:	2064      	movs	r0, #100	@ 0x64
 8001b12:	f001 fa6d 	bl	8002ff0 <HAL_Delay>
  read_audio_file("audio/text.txt", sampleData);
 8001b16:	f107 0320 	add.w	r3, r7, #32
 8001b1a:	3b1c      	subs	r3, #28
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	48a6      	ldr	r0, [pc, #664]	@ (8001db8 <main+0x6c0>)
 8001b20:	f000 fc4e 	bl	80023c0 <read_audio_file>
  HAL_Delay(100);
 8001b24:	2064      	movs	r0, #100	@ 0x64
 8001b26:	f001 fa63 	bl	8002ff0 <HAL_Delay>
  read_audio_file("audio/text.txt", sampleData);
 8001b2a:	f107 0320 	add.w	r3, r7, #32
 8001b2e:	3b1c      	subs	r3, #28
 8001b30:	4619      	mov	r1, r3
 8001b32:	48a1      	ldr	r0, [pc, #644]	@ (8001db8 <main+0x6c0>)
 8001b34:	f000 fc44 	bl	80023c0 <read_audio_file>
  HAL_Delay(100);
 8001b38:	2064      	movs	r0, #100	@ 0x64
 8001b3a:	f001 fa59 	bl	8002ff0 <HAL_Delay>

  for(uint8_t i=0;i<100;i++)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001b44:	f102 021f 	add.w	r2, r2, #31
 8001b48:	7013      	strb	r3, [r2, #0]
 8001b4a:	e09c      	b.n	8001c86 <main+0x58e>
  {
	  for(uint8_t j=0; j<100;j++)
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001b52:	f102 021e 	add.w	r2, r2, #30
 8001b56:	7013      	strb	r3, [r2, #0]
 8001b58:	e082      	b.n	8001c60 <main+0x568>
	  {

		  if(i==j)
 8001b5a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001b5e:	f103 031f 	add.w	r3, r3, #31
 8001b62:	781a      	ldrb	r2, [r3, #0]
 8001b64:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001b68:	f103 031e 	add.w	r3, r3, #30
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d111      	bne.n	8001b96 <main+0x49e>
		  {
			  draw_pixel(i,j,0xF100);
 8001b72:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001b76:	f103 031f 	add.w	r3, r3, #31
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001b82:	f102 021e 	add.w	r2, r2, #30
 8001b86:	7812      	ldrb	r2, [r2, #0]
 8001b88:	b291      	uxth	r1, r2
 8001b8a:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7fe fd46 	bl	8000620 <draw_pixel>
			  continue;
 8001b94:	e059      	b.n	8001c4a <main+0x552>
		  }



		  if((i == 80 && j==20) || (i == 80 && j==19) || (i == 81 && j==20) || (i == 81 && j==19))
 8001b96:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001b9a:	f103 031f 	add.w	r3, r3, #31
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b50      	cmp	r3, #80	@ 0x50
 8001ba2:	d106      	bne.n	8001bb2 <main+0x4ba>
 8001ba4:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001ba8:	f103 031e 	add.w	r3, r3, #30
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2b14      	cmp	r3, #20
 8001bb0:	d029      	beq.n	8001c06 <main+0x50e>
 8001bb2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001bb6:	f103 031f 	add.w	r3, r3, #31
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b50      	cmp	r3, #80	@ 0x50
 8001bbe:	d106      	bne.n	8001bce <main+0x4d6>
 8001bc0:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001bc4:	f103 031e 	add.w	r3, r3, #30
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	2b13      	cmp	r3, #19
 8001bcc:	d01b      	beq.n	8001c06 <main+0x50e>
 8001bce:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001bd2:	f103 031f 	add.w	r3, r3, #31
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b51      	cmp	r3, #81	@ 0x51
 8001bda:	d106      	bne.n	8001bea <main+0x4f2>
 8001bdc:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001be0:	f103 031e 	add.w	r3, r3, #30
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b14      	cmp	r3, #20
 8001be8:	d00d      	beq.n	8001c06 <main+0x50e>
 8001bea:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001bee:	f103 031f 	add.w	r3, r3, #31
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	2b51      	cmp	r3, #81	@ 0x51
 8001bf6:	d117      	bne.n	8001c28 <main+0x530>
 8001bf8:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001bfc:	f103 031e 	add.w	r3, r3, #30
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b13      	cmp	r3, #19
 8001c04:	d110      	bne.n	8001c28 <main+0x530>
		  {
			  draw_pixel(i,j,0x001F);
 8001c06:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001c0a:	f103 031f 	add.w	r3, r3, #31
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001c16:	f102 021e 	add.w	r2, r2, #30
 8001c1a:	7812      	ldrb	r2, [r2, #0]
 8001c1c:	b291      	uxth	r1, r2
 8001c1e:	221f      	movs	r2, #31
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fcfd 	bl	8000620 <draw_pixel>
			  continue;
 8001c26:	e010      	b.n	8001c4a <main+0x552>
		  }


		  draw_pixel(i,j,0xFFFF);
 8001c28:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001c2c:	f103 031f 	add.w	r3, r3, #31
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001c38:	f102 021e 	add.w	r2, r2, #30
 8001c3c:	7812      	ldrb	r2, [r2, #0]
 8001c3e:	b291      	uxth	r1, r2
 8001c40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7fe fceb 	bl	8000620 <draw_pixel>
	  for(uint8_t j=0; j<100;j++)
 8001c4a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001c4e:	f103 031e 	add.w	r3, r3, #30
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	3301      	adds	r3, #1
 8001c56:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001c5a:	f102 021e 	add.w	r2, r2, #30
 8001c5e:	7013      	strb	r3, [r2, #0]
 8001c60:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001c64:	f103 031e 	add.w	r3, r3, #30
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b63      	cmp	r3, #99	@ 0x63
 8001c6c:	f67f af75 	bls.w	8001b5a <main+0x462>
  for(uint8_t i=0;i<100;i++)
 8001c70:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001c74:	f103 031f 	add.w	r3, r3, #31
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001c80:	f102 021f 	add.w	r2, r2, #31
 8001c84:	7013      	strb	r3, [r2, #0]
 8001c86:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001c8a:	f103 031f 	add.w	r3, r3, #31
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b63      	cmp	r3, #99	@ 0x63
 8001c92:	f67f af5b 	bls.w	8001b4c <main+0x454>

  LCD_send_command(ILI9488_DISPON);

  */

  fill_screen2(0xF100);
 8001c96:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 8001c9a:	f7fe fd4b 	bl	8000734 <fill_screen2>
  HAL_Delay(1000);
 8001c9e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ca2:	f001 f9a5 	bl	8002ff0 <HAL_Delay>
  fill_screen2(0xF150);
 8001ca6:	f24f 1050 	movw	r0, #61776	@ 0xf150
 8001caa:	f7fe fd43 	bl	8000734 <fill_screen2>
  HAL_Delay(1000);
 8001cae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cb2:	f001 f99d 	bl	8002ff0 <HAL_Delay>
  fill_screen2(0xF111);
 8001cb6:	f24f 1011 	movw	r0, #61713	@ 0xf111
 8001cba:	f7fe fd3b 	bl	8000734 <fill_screen2>
  HAL_Delay(1000);
 8001cbe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cc2:	f001 f995 	bl	8002ff0 <HAL_Delay>
  fill_screen2(0xF10F);
 8001cc6:	f24f 100f 	movw	r0, #61711	@ 0xf10f
 8001cca:	f7fe fd33 	bl	8000734 <fill_screen2>
  HAL_Delay(1000);
 8001cce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cd2:	f001 f98d 	bl	8002ff0 <HAL_Delay>
  fill_screen2(0xFFFF);
 8001cd6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001cda:	f7fe fd2b 	bl	8000734 <fill_screen2>
  HAL_Delay(1000);
 8001cde:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ce2:	f001 f985 	bl	8002ff0 <HAL_Delay>
  fill_screen2(0xFFFF);
 8001ce6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001cea:	f7fe fd23 	bl	8000734 <fill_screen2>

  print_string(36, 200, "Licenta 2025", 12, 0x1F00, 0x001F);
 8001cee:	231f      	movs	r3, #31
 8001cf0:	9301      	str	r3, [sp, #4]
 8001cf2:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	230c      	movs	r3, #12
 8001cfa:	4a30      	ldr	r2, [pc, #192]	@ (8001dbc <main+0x6c4>)
 8001cfc:	21c8      	movs	r1, #200	@ 0xc8
 8001cfe:	2024      	movs	r0, #36	@ 0x24
 8001d00:	f7fe fe74 	bl	80009ec <print_string>

  uint8_t dataToSend[] = {0x01, 0x02, 0x03, 0x04};
 8001d04:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc0 <main+0x6c8>)
 8001d0c:	f842 3c40 	str.w	r3, [r2, #-64]
  HAL_SPI_Transmit_DMA(&hspi1, dataToSend, sizeof(dataToSend));
 8001d10:	463b      	mov	r3, r7
 8001d12:	2204      	movs	r2, #4
 8001d14:	4619      	mov	r1, r3
 8001d16:	482b      	ldr	r0, [pc, #172]	@ (8001dc4 <main+0x6cc>)
 8001d18:	f004 faf4 	bl	8006304 <HAL_SPI_Transmit_DMA>

  draw_horizontal_line(20, 20, 80, 0xF100);
 8001d1c:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8001d20:	2250      	movs	r2, #80	@ 0x50
 8001d22:	2114      	movs	r1, #20
 8001d24:	2014      	movs	r0, #20
 8001d26:	f7fe fea5 	bl	8000a74 <draw_horizontal_line>
  draw_vertical_line(20, 20, 80, 0xF100);
 8001d2a:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8001d2e:	2250      	movs	r2, #80	@ 0x50
 8001d30:	2114      	movs	r1, #20
 8001d32:	2014      	movs	r0, #20
 8001d34:	f7fe fed9 	bl	8000aea <draw_vertical_line>

  flagDmaSpiTx = 0;
 8001d38:	4b23      	ldr	r3, [pc, #140]	@ (8001dc8 <main+0x6d0>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	701a      	strb	r2, [r3, #0]

  draw_pixel(0,0,0x001F);
 8001d3e:	221f      	movs	r2, #31
 8001d40:	2100      	movs	r1, #0
 8001d42:	2000      	movs	r0, #0
 8001d44:	f7fe fc6c 	bl	8000620 <draw_pixel>
  draw_pixel(1,0,0xF800);
 8001d48:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f7fe fc66 	bl	8000620 <draw_pixel>
  draw_pixel(0,1,0x001F);
 8001d54:	221f      	movs	r2, #31
 8001d56:	2101      	movs	r1, #1
 8001d58:	2000      	movs	r0, #0
 8001d5a:	f7fe fc61 	bl	8000620 <draw_pixel>
  draw_pixel(1,1,0xF800);
 8001d5e:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001d62:	2101      	movs	r1, #1
 8001d64:	2001      	movs	r0, #1
 8001d66:	f7fe fc5b 	bl	8000620 <draw_pixel>

  HAL_Delay(50);
 8001d6a:	2032      	movs	r0, #50	@ 0x32
 8001d6c:	f001 f940 	bl	8002ff0 <HAL_Delay>

  uint8_t *dataRec;
  dataRec = malloc(sizeof(uint8_t));
 8001d70:	2001      	movs	r0, #1
 8001d72:	f009 fc7f 	bl	800b674 <malloc>
 8001d76:	4603      	mov	r3, r0
 8001d78:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001d7c:	f102 0204 	add.w	r2, r2, #4
 8001d80:	6013      	str	r3, [r2, #0]
  //dataRec = LCD_read_data(2,2,0,0);
  //free(dataRec);
  read_pixel_frame(0,0,2,2,dataRec);
 8001d82:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001d86:	f103 0304 	add.w	r3, r3, #4
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	2302      	movs	r3, #2
 8001d90:	2202      	movs	r2, #2
 8001d92:	2100      	movs	r1, #0
 8001d94:	2000      	movs	r0, #0
 8001d96:	f7ff fb73 	bl	8001480 <read_pixel_frame>
  //read_pixel_format();
  //HAL_UART_Transmit(&huart1, (uint8_t*)"Pixel Data: ",12,HAL_MAX_DELAY);
  free(dataRec);
 8001d9a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001d9e:	f103 0304 	add.w	r3, r3, #4
 8001da2:	6818      	ldr	r0, [r3, #0]
 8001da4:	f009 fc6e 	bl	800b684 <free>

  HAL_Delay(3000);
 8001da8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001dac:	f001 f920 	bl	8002ff0 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001db0:	bf00      	nop
 8001db2:	e7fd      	b.n	8001db0 <main+0x6b8>
 8001db4:	0800b9f0 	.word	0x0800b9f0
 8001db8:	0800b9e0 	.word	0x0800b9e0
 8001dbc:	0800ba04 	.word	0x0800ba04
 8001dc0:	04030201 	.word	0x04030201
 8001dc4:	20000180 	.word	0x20000180
 8001dc8:	20000328 	.word	0x20000328

08001dcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b094      	sub	sp, #80	@ 0x50
 8001dd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dd2:	f107 0320 	add.w	r3, r7, #32
 8001dd6:	2230      	movs	r2, #48	@ 0x30
 8001dd8:	2100      	movs	r1, #0
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f009 fd3e 	bl	800b85c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de0:	f107 030c 	add.w	r3, r7, #12
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001df0:	2300      	movs	r3, #0
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	4b28      	ldr	r3, [pc, #160]	@ (8001e98 <SystemClock_Config+0xcc>)
 8001df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df8:	4a27      	ldr	r2, [pc, #156]	@ (8001e98 <SystemClock_Config+0xcc>)
 8001dfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dfe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e00:	4b25      	ldr	r3, [pc, #148]	@ (8001e98 <SystemClock_Config+0xcc>)
 8001e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e08:	60bb      	str	r3, [r7, #8]
 8001e0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	607b      	str	r3, [r7, #4]
 8001e10:	4b22      	ldr	r3, [pc, #136]	@ (8001e9c <SystemClock_Config+0xd0>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a21      	ldr	r2, [pc, #132]	@ (8001e9c <SystemClock_Config+0xd0>)
 8001e16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e1a:	6013      	str	r3, [r2, #0]
 8001e1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001e9c <SystemClock_Config+0xd0>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e24:	607b      	str	r3, [r7, #4]
 8001e26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e32:	2302      	movs	r3, #2
 8001e34:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e36:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e3c:	2304      	movs	r3, #4
 8001e3e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001e40:	23a8      	movs	r3, #168	@ 0xa8
 8001e42:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e44:	2302      	movs	r3, #2
 8001e46:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001e48:	2307      	movs	r3, #7
 8001e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e4c:	f107 0320 	add.w	r3, r7, #32
 8001e50:	4618      	mov	r0, r3
 8001e52:	f002 f997 	bl	8004184 <HAL_RCC_OscConfig>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e5c:	f000 f9b2 	bl	80021c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e60:	230f      	movs	r3, #15
 8001e62:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e64:	2302      	movs	r3, #2
 8001e66:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e6c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e78:	f107 030c 	add.w	r3, r7, #12
 8001e7c:	2105      	movs	r1, #5
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f002 fbf8 	bl	8004674 <HAL_RCC_ClockConfig>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001e8a:	f000 f99b 	bl	80021c4 <Error_Handler>
  }
}
 8001e8e:	bf00      	nop
 8001e90:	3750      	adds	r7, #80	@ 0x50
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40023800 	.word	0x40023800
 8001e9c:	40007000 	.word	0x40007000

08001ea0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001ea6:	463b      	mov	r3, r7
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001eae:	4b0f      	ldr	r3, [pc, #60]	@ (8001eec <MX_DAC_Init+0x4c>)
 8001eb0:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef0 <MX_DAC_Init+0x50>)
 8001eb2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001eb4:	480d      	ldr	r0, [pc, #52]	@ (8001eec <MX_DAC_Init+0x4c>)
 8001eb6:	f001 f9d0 	bl	800325a <HAL_DAC_Init>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001ec0:	f000 f980 	bl	80021c4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001ec4:	2324      	movs	r3, #36	@ 0x24
 8001ec6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001ecc:	463b      	mov	r3, r7
 8001ece:	2200      	movs	r2, #0
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4806      	ldr	r0, [pc, #24]	@ (8001eec <MX_DAC_Init+0x4c>)
 8001ed4:	f001 faba 	bl	800344c <HAL_DAC_ConfigChannel>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001ede:	f000 f971 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20000088 	.word	0x20000088
 8001ef0:	40007400 	.word	0x40007400

08001ef4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <MX_SDIO_SD_Init+0x38>)
 8001efa:	4a0d      	ldr	r2, [pc, #52]	@ (8001f30 <MX_SDIO_SD_Init+0x3c>)
 8001efc:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001efe:	4b0b      	ldr	r3, [pc, #44]	@ (8001f2c <MX_SDIO_SD_Init+0x38>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001f04:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <MX_SDIO_SD_Init+0x38>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001f0a:	4b08      	ldr	r3, [pc, #32]	@ (8001f2c <MX_SDIO_SD_Init+0x38>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001f10:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <MX_SDIO_SD_Init+0x38>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001f16:	4b05      	ldr	r3, [pc, #20]	@ (8001f2c <MX_SDIO_SD_Init+0x38>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 8;
 8001f1c:	4b03      	ldr	r3, [pc, #12]	@ (8001f2c <MX_SDIO_SD_Init+0x38>)
 8001f1e:	2208      	movs	r2, #8
 8001f20:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001f22:	bf00      	nop
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	200000fc 	.word	0x200000fc
 8001f30:	40012c00 	.word	0x40012c00

08001f34 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001f38:	4b17      	ldr	r3, [pc, #92]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f3a:	4a18      	ldr	r2, [pc, #96]	@ (8001f9c <MX_SPI1_Init+0x68>)
 8001f3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f3e:	4b16      	ldr	r3, [pc, #88]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f46:	4b14      	ldr	r3, [pc, #80]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f4c:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f52:	4b11      	ldr	r3, [pc, #68]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f58:	4b0f      	ldr	r3, [pc, #60]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f64:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f66:	4b0c      	ldr	r3, [pc, #48]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f72:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f78:	4b07      	ldr	r3, [pc, #28]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f80:	220a      	movs	r2, #10
 8001f82:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f84:	4804      	ldr	r0, [pc, #16]	@ (8001f98 <MX_SPI1_Init+0x64>)
 8001f86:	f003 fd2d 	bl	80059e4 <HAL_SPI_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f90:	f000 f918 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000180 	.word	0x20000180
 8001f9c:	40013000 	.word	0x40013000

08001fa0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fa6:	f107 0308 	add.w	r3, r7, #8
 8001faa:	2200      	movs	r2, #0
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	605a      	str	r2, [r3, #4]
 8001fb0:	609a      	str	r2, [r3, #8]
 8001fb2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fb4:	463b      	mov	r3, r7
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002034 <MX_TIM2_Init+0x94>)
 8001fbe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001fc2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002034 <MX_TIM2_Init+0x94>)
 8001fc6:	2253      	movs	r2, #83	@ 0x53
 8001fc8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fca:	4b1a      	ldr	r3, [pc, #104]	@ (8002034 <MX_TIM2_Init+0x94>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 23;
 8001fd0:	4b18      	ldr	r3, [pc, #96]	@ (8002034 <MX_TIM2_Init+0x94>)
 8001fd2:	2217      	movs	r2, #23
 8001fd4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd6:	4b17      	ldr	r3, [pc, #92]	@ (8002034 <MX_TIM2_Init+0x94>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fdc:	4b15      	ldr	r3, [pc, #84]	@ (8002034 <MX_TIM2_Init+0x94>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fe2:	4814      	ldr	r0, [pc, #80]	@ (8002034 <MX_TIM2_Init+0x94>)
 8001fe4:	f004 feae 	bl	8006d44 <HAL_TIM_Base_Init>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001fee:	f000 f8e9 	bl	80021c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ff2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ff6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ff8:	f107 0308 	add.w	r3, r7, #8
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	480d      	ldr	r0, [pc, #52]	@ (8002034 <MX_TIM2_Init+0x94>)
 8002000:	f004 ff58 	bl	8006eb4 <HAL_TIM_ConfigClockSource>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800200a:	f000 f8db 	bl	80021c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800200e:	2320      	movs	r3, #32
 8002010:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002012:	2300      	movs	r3, #0
 8002014:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002016:	463b      	mov	r3, r7
 8002018:	4619      	mov	r1, r3
 800201a:	4806      	ldr	r0, [pc, #24]	@ (8002034 <MX_TIM2_Init+0x94>)
 800201c:	f005 f958 	bl	80072d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002026:	f000 f8cd 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800202a:	bf00      	nop
 800202c:	3718      	adds	r7, #24
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000298 	.word	0x20000298

08002038 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800203c:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800203e:	4a12      	ldr	r2, [pc, #72]	@ (8002088 <MX_USART1_UART_Init+0x50>)
 8002040:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002042:	4b10      	ldr	r3, [pc, #64]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002044:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002048:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800204a:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002050:	4b0c      	ldr	r3, [pc, #48]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002056:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800205c:	4b09      	ldr	r3, [pc, #36]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800205e:	220c      	movs	r2, #12
 8002060:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002062:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002064:	2200      	movs	r2, #0
 8002066:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002068:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 800206a:	2200      	movs	r2, #0
 800206c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800206e:	4805      	ldr	r0, [pc, #20]	@ (8002084 <MX_USART1_UART_Init+0x4c>)
 8002070:	f005 f9aa 	bl	80073c8 <HAL_UART_Init>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800207a:	f000 f8a3 	bl	80021c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	200002e0 	.word	0x200002e0
 8002088:	40011000 	.word	0x40011000

0800208c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	4b1b      	ldr	r3, [pc, #108]	@ (8002104 <MX_DMA_Init+0x78>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a1a      	ldr	r2, [pc, #104]	@ (8002104 <MX_DMA_Init+0x78>)
 800209c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b18      	ldr	r3, [pc, #96]	@ (8002104 <MX_DMA_Init+0x78>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	603b      	str	r3, [r7, #0]
 80020b2:	4b14      	ldr	r3, [pc, #80]	@ (8002104 <MX_DMA_Init+0x78>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	4a13      	ldr	r2, [pc, #76]	@ (8002104 <MX_DMA_Init+0x78>)
 80020b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020be:	4b11      	ldr	r3, [pc, #68]	@ (8002104 <MX_DMA_Init+0x78>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020c6:	603b      	str	r3, [r7, #0]
 80020c8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	2010      	movs	r0, #16
 80020d0:	f001 f88d 	bl	80031ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80020d4:	2010      	movs	r0, #16
 80020d6:	f001 f8a6 	bl	8003226 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	2038      	movs	r0, #56	@ 0x38
 80020e0:	f001 f885 	bl	80031ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80020e4:	2038      	movs	r0, #56	@ 0x38
 80020e6:	f001 f89e 	bl	8003226 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	203b      	movs	r0, #59	@ 0x3b
 80020f0:	f001 f87d 	bl	80031ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80020f4:	203b      	movs	r0, #59	@ 0x3b
 80020f6:	f001 f896 	bl	8003226 <HAL_NVIC_EnableIRQ>

}
 80020fa:	bf00      	nop
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40023800 	.word	0x40023800

08002108 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08a      	sub	sp, #40	@ 0x28
 800210c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210e:	f107 0314 	add.w	r3, r7, #20
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
 8002118:	609a      	str	r2, [r3, #8]
 800211a:	60da      	str	r2, [r3, #12]
 800211c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	613b      	str	r3, [r7, #16]
 8002122:	4b26      	ldr	r3, [pc, #152]	@ (80021bc <MX_GPIO_Init+0xb4>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002126:	4a25      	ldr	r2, [pc, #148]	@ (80021bc <MX_GPIO_Init+0xb4>)
 8002128:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800212c:	6313      	str	r3, [r2, #48]	@ 0x30
 800212e:	4b23      	ldr	r3, [pc, #140]	@ (80021bc <MX_GPIO_Init+0xb4>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002136:	613b      	str	r3, [r7, #16]
 8002138:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b1f      	ldr	r3, [pc, #124]	@ (80021bc <MX_GPIO_Init+0xb4>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	4a1e      	ldr	r2, [pc, #120]	@ (80021bc <MX_GPIO_Init+0xb4>)
 8002144:	f043 0301 	orr.w	r3, r3, #1
 8002148:	6313      	str	r3, [r2, #48]	@ 0x30
 800214a:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <MX_GPIO_Init+0xb4>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	4b18      	ldr	r3, [pc, #96]	@ (80021bc <MX_GPIO_Init+0xb4>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	4a17      	ldr	r2, [pc, #92]	@ (80021bc <MX_GPIO_Init+0xb4>)
 8002160:	f043 0304 	orr.w	r3, r3, #4
 8002164:	6313      	str	r3, [r2, #48]	@ 0x30
 8002166:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <MX_GPIO_Init+0xb4>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	f003 0304 	and.w	r3, r3, #4
 800216e:	60bb      	str	r3, [r7, #8]
 8002170:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	607b      	str	r3, [r7, #4]
 8002176:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <MX_GPIO_Init+0xb4>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	4a10      	ldr	r2, [pc, #64]	@ (80021bc <MX_GPIO_Init+0xb4>)
 800217c:	f043 0308 	orr.w	r3, r3, #8
 8002180:	6313      	str	r3, [r2, #48]	@ 0x30
 8002182:	4b0e      	ldr	r3, [pc, #56]	@ (80021bc <MX_GPIO_Init+0xb4>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	607b      	str	r3, [r7, #4]
 800218c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 800218e:	2200      	movs	r2, #0
 8002190:	2158      	movs	r1, #88	@ 0x58
 8002192:	480b      	ldr	r0, [pc, #44]	@ (80021c0 <MX_GPIO_Init+0xb8>)
 8002194:	f001 ffdc 	bl	8004150 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD3 PD4 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 8002198:	2358      	movs	r3, #88	@ 0x58
 800219a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800219c:	2301      	movs	r3, #1
 800219e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a4:	2300      	movs	r3, #0
 80021a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021a8:	f107 0314 	add.w	r3, r7, #20
 80021ac:	4619      	mov	r1, r3
 80021ae:	4804      	ldr	r0, [pc, #16]	@ (80021c0 <MX_GPIO_Init+0xb8>)
 80021b0:	f001 fe32 	bl	8003e18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021b4:	bf00      	nop
 80021b6:	3728      	adds	r7, #40	@ 0x28
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40023800 	.word	0x40023800
 80021c0:	40020c00 	.word	0x40020c00

080021c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021c8:	b672      	cpsid	i
}
 80021ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <Error_Handler+0x8>

080021d0 <init_cardSD>:

static FATFS fs; /*variabila statica pentru sistemul de fisiere card SD*/


void init_cardSD()
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
	 * sistemul de fisiere prin variabila fs declarata static.
	 * Functia se va apela doar o singura data la initializarea
	 * intregului sistem.
	 */

	f_mount(&fs, "", 1);
 80021d4:	2201      	movs	r2, #1
 80021d6:	4903      	ldr	r1, [pc, #12]	@ (80021e4 <init_cardSD+0x14>)
 80021d8:	4803      	ldr	r0, [pc, #12]	@ (80021e8 <init_cardSD+0x18>)
 80021da:	f008 fbff 	bl	800a9dc <f_mount>

}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	0800ba14 	.word	0x0800ba14
 80021e8:	2000032c 	.word	0x2000032c

080021ec <read_file>:



void read_file(char *filePathName, char*fileData)
{
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80021f8:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80021fc:	6018      	str	r0, [r3, #0]
 80021fe:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002202:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8002206:	6019      	str	r1, [r3, #0]

	FRESULT res;  //stocarea starii cardului SD (util pentru depanare)
	FIL file;  //stocarea informatiilor despre fisierul deschis
	UINT byteRead;  //contor pentru numarul total de octeti cititi efectivi

	fileData = (char*)malloc(128*sizeof(char));
 8002208:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800220c:	f5a3 7410 	sub.w	r4, r3, #576	@ 0x240
 8002210:	2080      	movs	r0, #128	@ 0x80
 8002212:	f009 fa2f 	bl	800b674 <malloc>
 8002216:	4603      	mov	r3, r0
 8002218:	6023      	str	r3, [r4, #0]

	res = f_open(&file, filePathName, FA_READ);
 800221a:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800221e:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8002222:	f107 000c 	add.w	r0, r7, #12
 8002226:	2201      	movs	r2, #1
 8002228:	6819      	ldr	r1, [r3, #0]
 800222a:	f008 fc1d 	bl	800aa68 <f_open>
 800222e:	4603      	mov	r3, r0
 8002230:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f

	if(res != FR_OK)
 8002234:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8002238:	2b00      	cmp	r3, #0
 800223a:	d131      	bne.n	80022a0 <read_file+0xb4>
	{
		return;
	}

	f_read(&file, fileData, (sizeof(fileData)*128)-1, &byteRead);
 800223c:	f107 0308 	add.w	r3, r7, #8
 8002240:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002244:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 8002248:	f107 000c 	add.w	r0, r7, #12
 800224c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002250:	6809      	ldr	r1, [r1, #0]
 8002252:	f008 fdc3 	bl	800addc <f_read>
	fileData[byteRead] = '\0';
 8002256:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800225a:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002264:	f5a2 7210 	sub.w	r2, r2, #576	@ 0x240
 8002268:	6812      	ldr	r2, [r2, #0]
 800226a:	4413      	add	r3, r2
 800226c:	2200      	movs	r2, #0
 800226e:	701a      	strb	r2, [r3, #0]

	fileData = (char*)realloc(fileData, byteRead);
 8002270:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002274:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800227e:	f5a3 7410 	sub.w	r4, r3, #576	@ 0x240
 8002282:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002286:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800228a:	4611      	mov	r1, r2
 800228c:	6818      	ldr	r0, [r3, #0]
 800228e:	f009 faaf 	bl	800b7f0 <realloc>
 8002292:	6020      	str	r0, [r4, #0]

	f_close(&file);
 8002294:	f107 030c 	add.w	r3, r7, #12
 8002298:	4618      	mov	r0, r3
 800229a:	f008 ff5c 	bl	800b156 <f_close>
 800229e:	e000      	b.n	80022a2 <read_file+0xb6>
		return;
 80022a0:	bf00      	nop


}
 80022a2:	f507 7711 	add.w	r7, r7, #580	@ 0x244
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd90      	pop	{r4, r7, pc}

080022aa <string_to_int>:
}



static uint16_t string_to_int(char *string)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b085      	sub	sp, #20
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
	unsigned int number = 0;
 80022b2:	2300      	movs	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]

	while((*string) != '\n')
 80022b6:	e015      	b.n	80022e4 <string_to_int+0x3a>
	{
		if(((*string) >= '0') && ((*string)<='9'))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b2f      	cmp	r3, #47	@ 0x2f
 80022be:	d90e      	bls.n	80022de <string_to_int+0x34>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	2b39      	cmp	r3, #57	@ 0x39
 80022c6:	d80a      	bhi.n	80022de <string_to_int+0x34>
		{
			number = number * 10 + ((*string) - '0');
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	461a      	mov	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	4413      	add	r3, r2
 80022da:	3b30      	subs	r3, #48	@ 0x30
 80022dc:	60fb      	str	r3, [r7, #12]
		}

		string++;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	3301      	adds	r3, #1
 80022e2:	607b      	str	r3, [r7, #4]
	while((*string) != '\n')
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b0a      	cmp	r3, #10
 80022ea:	d1e5      	bne.n	80022b8 <string_to_int+0xe>
	}

	return number;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	b29b      	uxth	r3, r3
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <stringHexa_to_int>:


static uint8_t stringHexa_to_int(char *string)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
	unsigned int number = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	60fb      	str	r3, [r7, #12]
	uint8_t temp = 0;
 8002308:	2300      	movs	r3, #0
 800230a:	72fb      	strb	r3, [r7, #11]

	while((*string) != '\n')
 800230c:	e04b      	b.n	80023a6 <stringHexa_to_int+0xaa>
	{

		if(((*string) >= '0') && ((*string)<='9'))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b2f      	cmp	r3, #47	@ 0x2f
 8002314:	d90b      	bls.n	800232e <stringHexa_to_int+0x32>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b39      	cmp	r3, #57	@ 0x39
 800231c:	d807      	bhi.n	800232e <stringHexa_to_int+0x32>
		{
			number = number * 16 + ((*string) - '0');
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	011b      	lsls	r3, r3, #4
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	7812      	ldrb	r2, [r2, #0]
 8002326:	4413      	add	r3, r2
 8002328:	3b30      	subs	r3, #48	@ 0x30
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	e038      	b.n	80023a0 <stringHexa_to_int+0xa4>
		}

		else
			if((*string) >= 'A' && ((*string)<='F') )
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b40      	cmp	r3, #64	@ 0x40
 8002334:	d932      	bls.n	800239c <stringHexa_to_int+0xa0>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b46      	cmp	r3, #70	@ 0x46
 800233c:	d82e      	bhi.n	800239c <stringHexa_to_int+0xa0>
			{
				switch((*string))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	3b41      	subs	r3, #65	@ 0x41
 8002344:	2b05      	cmp	r3, #5
 8002346:	d821      	bhi.n	800238c <stringHexa_to_int+0x90>
 8002348:	a201      	add	r2, pc, #4	@ (adr r2, 8002350 <stringHexa_to_int+0x54>)
 800234a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800234e:	bf00      	nop
 8002350:	08002369 	.word	0x08002369
 8002354:	0800236f 	.word	0x0800236f
 8002358:	08002375 	.word	0x08002375
 800235c:	0800237b 	.word	0x0800237b
 8002360:	08002381 	.word	0x08002381
 8002364:	08002387 	.word	0x08002387
				{
					case 'A':
						temp = 10;
 8002368:	230a      	movs	r3, #10
 800236a:	72fb      	strb	r3, [r7, #11]
						break;
 800236c:	e010      	b.n	8002390 <stringHexa_to_int+0x94>
					case 'B':
						temp = 11;
 800236e:	230b      	movs	r3, #11
 8002370:	72fb      	strb	r3, [r7, #11]
						break;
 8002372:	e00d      	b.n	8002390 <stringHexa_to_int+0x94>
					case 'C':
						temp = 12;
 8002374:	230c      	movs	r3, #12
 8002376:	72fb      	strb	r3, [r7, #11]
						break;
 8002378:	e00a      	b.n	8002390 <stringHexa_to_int+0x94>
					case 'D':
						temp = 13;
 800237a:	230d      	movs	r3, #13
 800237c:	72fb      	strb	r3, [r7, #11]
						break;
 800237e:	e007      	b.n	8002390 <stringHexa_to_int+0x94>
					case 'E':
						temp = 14;
 8002380:	230e      	movs	r3, #14
 8002382:	72fb      	strb	r3, [r7, #11]
						break;
 8002384:	e004      	b.n	8002390 <stringHexa_to_int+0x94>
					case 'F':
						temp = 15;
 8002386:	230f      	movs	r3, #15
 8002388:	72fb      	strb	r3, [r7, #11]
						break;
 800238a:	e001      	b.n	8002390 <stringHexa_to_int+0x94>
					default:
						temp = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	72fb      	strb	r3, [r7, #11]
				}

				number = number * 16 + temp;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	011a      	lsls	r2, r3, #4
 8002394:	7afb      	ldrb	r3, [r7, #11]
 8002396:	4413      	add	r3, r2
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	e001      	b.n	80023a0 <stringHexa_to_int+0xa4>

			}

			else
			{
				return 1;
 800239c:	2301      	movs	r3, #1
 800239e:	e008      	b.n	80023b2 <stringHexa_to_int+0xb6>
			}

		string++;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3301      	adds	r3, #1
 80023a4:	607b      	str	r3, [r7, #4]
	while((*string) != '\n')
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	2b0a      	cmp	r3, #10
 80023ac:	d1af      	bne.n	800230e <stringHexa_to_int+0x12>
	}

	return number;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	b2db      	uxtb	r3, r3

}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop

080023c0 <read_audio_file>:



void read_audio_file(char *filePathName, uint32_t *buffer)
{
 80023c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80023c4:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80023ce:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80023d2:	6018      	str	r0, [r3, #0]
 80023d4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80023d8:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80023dc:	6019      	str	r1, [r3, #0]
 80023de:	466b      	mov	r3, sp
 80023e0:	461e      	mov	r6, r3

	FRESULT res;
	FIL file;
	UINT byteRead;

	res = f_open(&file, filePathName, FA_READ);
 80023e2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80023e6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80023ea:	f107 0018 	add.w	r0, r7, #24
 80023ee:	2201      	movs	r2, #1
 80023f0:	6819      	ldr	r1, [r3, #0]
 80023f2:	f008 fb39 	bl	800aa68 <f_open>
 80023f6:	4603      	mov	r3, r0
 80023f8:	f887 3257 	strb.w	r3, [r7, #599]	@ 0x257

	if(res != FR_OK)
 80023fc:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8002400:	2b00      	cmp	r3, #0
 8002402:	f040 80fa 	bne.w	80025fa <read_audio_file+0x23a>

	static DWORD fileSize;
	static uint16_t currentFrame = 0;
	static FSIZE_t currentPosition = 0;

	f_lseek(&file, currentPosition); /*Revenim la pozitia anterioara citirii*/
 8002406:	4b80      	ldr	r3, [pc, #512]	@ (8002608 <read_audio_file+0x248>)
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	f107 0318 	add.w	r3, r7, #24
 800240e:	4611      	mov	r1, r2
 8002410:	4618      	mov	r0, r3
 8002412:	f008 feca 	bl	800b1aa <f_lseek>


	if(flagNewAudioFile == 1)
 8002416:	4b7d      	ldr	r3, [pc, #500]	@ (800260c <read_audio_file+0x24c>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d017      	beq.n	800244e <read_audio_file+0x8e>
		/*
		 * Reactualizare valorilor statice pentru deschiderea unui nou
		 * fisier audio
		*/

		flagNewAudioFile = 0;
 800241e:	4b7b      	ldr	r3, [pc, #492]	@ (800260c <read_audio_file+0x24c>)
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]
		currentFrame = 0;
 8002424:	4b7a      	ldr	r3, [pc, #488]	@ (8002610 <read_audio_file+0x250>)
 8002426:	2200      	movs	r2, #0
 8002428:	801a      	strh	r2, [r3, #0]

		currentPosition = 0;
 800242a:	4b77      	ldr	r3, [pc, #476]	@ (8002608 <read_audio_file+0x248>)
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
		f_lseek(&file, currentPosition); /*Mutam cursorul la inceputul fisierului*/
 8002430:	4b75      	ldr	r3, [pc, #468]	@ (8002608 <read_audio_file+0x248>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	f107 0318 	add.w	r3, r7, #24
 8002438:	4611      	mov	r1, r2
 800243a:	4618      	mov	r0, r3
 800243c:	f008 feb5 	bl	800b1aa <f_lseek>

		fileSize = f_size(&file); /*Aflam dimensiune in octeti a fisierului*/
 8002440:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002444:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	4a72      	ldr	r2, [pc, #456]	@ (8002614 <read_audio_file+0x254>)
 800244c:	6013      	str	r3, [r2, #0]
	}

	const int n = 5120; /*1024 *5 caractere de prelucrat*/
 800244e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002452:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
	unsigned int nrFrames = fileSize / n;
 8002456:	4b6f      	ldr	r3, [pc, #444]	@ (8002614 <read_audio_file+0x254>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800245e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002462:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c

	if(fileSize%n != 0)
 8002466:	4b6b      	ldr	r3, [pc, #428]	@ (8002614 <read_audio_file+0x254>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 800246e:	fbb3 f1f2 	udiv	r1, r3, r2
 8002472:	fb01 f202 	mul.w	r2, r1, r2
 8002476:	1a9b      	subs	r3, r3, r2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d004      	beq.n	8002486 <read_audio_file+0xc6>
	{
		nrFrames++;
 800247c:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8002480:	3301      	adds	r3, #1
 8002482:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	}

	uint8_t index = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	f887 325b 	strb.w	r3, [r7, #603]	@ 0x25b
	char tempBuffer[n];
 800248c:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8002490:	3b01      	subs	r3, #1
 8002492:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8002496:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800249a:	2200      	movs	r2, #0
 800249c:	4698      	mov	r8, r3
 800249e:	4691      	mov	r9, r2
 80024a0:	f04f 0200 	mov.w	r2, #0
 80024a4:	f04f 0300 	mov.w	r3, #0
 80024a8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024ac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024b0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024b4:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 80024b8:	2200      	movs	r2, #0
 80024ba:	461c      	mov	r4, r3
 80024bc:	4615      	mov	r5, r2
 80024be:	f04f 0200 	mov.w	r2, #0
 80024c2:	f04f 0300 	mov.w	r3, #0
 80024c6:	00eb      	lsls	r3, r5, #3
 80024c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024cc:	00e2      	lsls	r2, r4, #3
 80024ce:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 80024d2:	3307      	adds	r3, #7
 80024d4:	08db      	lsrs	r3, r3, #3
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	ebad 0d03 	sub.w	sp, sp, r3
 80024dc:	466b      	mov	r3, sp
 80024de:	3300      	adds	r3, #0
 80024e0:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
	char nrCharBuffer[5];

	f_read(&file, tempBuffer, (sizeof(char)*n)-1, &byteRead);
 80024e4:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 80024e8:	1e5a      	subs	r2, r3, #1
 80024ea:	f107 0314 	add.w	r3, r7, #20
 80024ee:	f107 0018 	add.w	r0, r7, #24
 80024f2:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 80024f6:	f008 fc71 	bl	800addc <f_read>
	tempBuffer[byteRead] = '\n';
 80024fa:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80024fe:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 8002508:	210a      	movs	r1, #10
 800250a:	54d1      	strb	r1, [r2, r3]


	for(uint16_t i=0; i< byteRead; i++)
 800250c:	2300      	movs	r3, #0
 800250e:	f8a7 3258 	strh.w	r3, [r7, #600]	@ 0x258
 8002512:	e040      	b.n	8002596 <read_audio_file+0x1d6>
		/*
		 * Vom parcurge tempBuffer si vom transforma caracterele citite
		 * in numere zecimale de interes
		 */

		if(tempBuffer[i] != '\n')
 8002514:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8002518:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 800251c:	5cd3      	ldrb	r3, [r2, r3]
 800251e:	2b0a      	cmp	r3, #10
 8002520:	d011      	beq.n	8002546 <read_audio_file+0x186>
		{
			nrCharBuffer[index] = tempBuffer[i];
 8002522:	f8b7 2258 	ldrh.w	r2, [r7, #600]	@ 0x258
 8002526:	f897 325b 	ldrb.w	r3, [r7, #603]	@ 0x25b
 800252a:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 800252e:	5c89      	ldrb	r1, [r1, r2]
 8002530:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002534:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 8002538:	54d1      	strb	r1, [r2, r3]
			index++;
 800253a:	f897 325b 	ldrb.w	r3, [r7, #603]	@ 0x25b
 800253e:	3301      	adds	r3, #1
 8002540:	f887 325b 	strb.w	r3, [r7, #603]	@ 0x25b
 8002544:	e022      	b.n	800258c <read_audio_file+0x1cc>
		else
		{
			/*Vom avea in nrCharBuffer esantionul in char si il vom
			 * converti la int*/

			nrCharBuffer[index] = '\n';
 8002546:	f897 325b 	ldrb.w	r3, [r7, #603]	@ 0x25b
 800254a:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800254e:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 8002552:	210a      	movs	r1, #10
 8002554:	54d1      	strb	r1, [r2, r3]
			*buffer = string_to_int(nrCharBuffer);
 8002556:	f107 030c 	add.w	r3, r7, #12
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff fea5 	bl	80022aa <string_to_int>
 8002560:	4603      	mov	r3, r0
 8002562:	461a      	mov	r2, r3
 8002564:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002568:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	601a      	str	r2, [r3, #0]
			buffer++;
 8002570:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002574:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002578:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800257c:	f5a2 7218 	sub.w	r2, r2, #608	@ 0x260
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	3204      	adds	r2, #4
 8002584:	601a      	str	r2, [r3, #0]

			index = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	f887 325b 	strb.w	r3, [r7, #603]	@ 0x25b
	for(uint16_t i=0; i< byteRead; i++)
 800258c:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8002590:	3301      	adds	r3, #1
 8002592:	f8a7 3258 	strh.w	r3, [r7, #600]	@ 0x258
 8002596:	f8b7 2258 	ldrh.w	r2, [r7, #600]	@ 0x258
 800259a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800259e:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d3b5      	bcc.n	8002514 <read_audio_file+0x154>


	}


	if(currentFrame == nrFrames)
 80025a8:	4b19      	ldr	r3, [pc, #100]	@ (8002610 <read_audio_file+0x250>)
 80025aa:	881b      	ldrh	r3, [r3, #0]
 80025ac:	461a      	mov	r2, r3
 80025ae:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d108      	bne.n	80025c8 <read_audio_file+0x208>
	{
		/*Resetare flag pentru reinitializare*/

		flagNewAudioFile = 1;
 80025b6:	4b15      	ldr	r3, [pc, #84]	@ (800260c <read_audio_file+0x24c>)
 80025b8:	2201      	movs	r2, #1
 80025ba:	701a      	strb	r2, [r3, #0]
		f_close(&file);
 80025bc:	f107 0318 	add.w	r3, r7, #24
 80025c0:	4618      	mov	r0, r3
 80025c2:	f008 fdc8 	bl	800b156 <f_close>
		return;
 80025c6:	e018      	b.n	80025fa <read_audio_file+0x23a>
	}

	currentFrame++;
 80025c8:	4b11      	ldr	r3, [pc, #68]	@ (8002610 <read_audio_file+0x250>)
 80025ca:	881b      	ldrh	r3, [r3, #0]
 80025cc:	3301      	adds	r3, #1
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002610 <read_audio_file+0x250>)
 80025d2:	801a      	strh	r2, [r3, #0]

	currentPosition = f_tell(&file);
 80025d4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80025d8:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	4a0a      	ldr	r2, [pc, #40]	@ (8002608 <read_audio_file+0x248>)
 80025e0:	6013      	str	r3, [r2, #0]
	currentPosition++;
 80025e2:	4b09      	ldr	r3, [pc, #36]	@ (8002608 <read_audio_file+0x248>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	3301      	adds	r3, #1
 80025e8:	4a07      	ldr	r2, [pc, #28]	@ (8002608 <read_audio_file+0x248>)
 80025ea:	6013      	str	r3, [r2, #0]

	f_close(&file);
 80025ec:	f107 0318 	add.w	r3, r7, #24
 80025f0:	4618      	mov	r0, r3
 80025f2:	f008 fdb0 	bl	800b156 <f_close>
 80025f6:	46b5      	mov	sp, r6
 80025f8:	e000      	b.n	80025fc <read_audio_file+0x23c>
		return;
 80025fa:	46b5      	mov	sp, r6


}
 80025fc:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8002600:	46bd      	mov	sp, r7
 8002602:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002606:	bf00      	nop
 8002608:	2000055c 	.word	0x2000055c
 800260c:	20000008 	.word	0x20000008
 8002610:	20000560 	.word	0x20000560
 8002614:	20000564 	.word	0x20000564

08002618 <read_image_file>:


void read_image_file(char *filePathName, ENTITY *entity)
{
 8002618:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800261c:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8002620:	af00      	add	r7, sp, #0
 8002622:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002626:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800262a:	6018      	str	r0, [r3, #0]
 800262c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002630:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002634:	6019      	str	r1, [r3, #0]
 8002636:	466b      	mov	r3, sp
 8002638:	461e      	mov	r6, r3

	FRESULT res;
	FIL file;
	UINT byteRead;

	res = f_open(&file, filePathName, FA_READ);
 800263a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800263e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8002642:	f107 0018 	add.w	r0, r7, #24
 8002646:	2201      	movs	r2, #1
 8002648:	6819      	ldr	r1, [r3, #0]
 800264a:	f008 fa0d 	bl	800aa68 <f_open>
 800264e:	4603      	mov	r3, r0
 8002650:	f887 3257 	strb.w	r3, [r7, #599]	@ 0x257

	if(res != FR_OK)
 8002654:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8002658:	2b00      	cmp	r3, #0
 800265a:	f040 8146 	bne.w	80028ea <read_image_file+0x2d2>

	static DWORD fileSize;
	static uint16_t currentFrame = 0;
	static FSIZE_t currentPosition = 0;

	f_lseek(&file, currentPosition); /*Revenim la pozitia anterioara citirii*/
 800265e:	4ba6      	ldr	r3, [pc, #664]	@ (80028f8 <read_image_file+0x2e0>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	f107 0318 	add.w	r3, r7, #24
 8002666:	4611      	mov	r1, r2
 8002668:	4618      	mov	r0, r3
 800266a:	f008 fd9e 	bl	800b1aa <f_lseek>


	if(flagNewImageFile == 1)
 800266e:	4ba3      	ldr	r3, [pc, #652]	@ (80028fc <read_image_file+0x2e4>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d075      	beq.n	8002762 <read_image_file+0x14a>

		/*Vom citi initial headerul care contine latimea si lungimea imaginii. Primele 8 caractere*/

		char headerBuffer[8];

		f_read(&file, headerBuffer, (sizeof(headerBuffer))-1, &byteRead);
 8002676:	f107 0314 	add.w	r3, r7, #20
 800267a:	f107 0108 	add.w	r1, r7, #8
 800267e:	f107 0018 	add.w	r0, r7, #24
 8002682:	2207      	movs	r2, #7
 8002684:	f008 fbaa 	bl	800addc <f_read>
		headerBuffer[byteRead] = '\n';
 8002688:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800268c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002696:	f5a2 7216 	sub.w	r2, r2, #600	@ 0x258
 800269a:	210a      	movs	r1, #10
 800269c:	54d1      	strb	r1, [r2, r3]

		/*conversie ascii to zecimal*/

		entity->x1 = stringHexa_to_int(headerBuffer); /*latimea*/
 800269e:	f107 0308 	add.w	r3, r7, #8
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fe2a 	bl	80022fc <stringHexa_to_int>
 80026a8:	4603      	mov	r3, r0
 80026aa:	b21a      	sxth	r2, r3
 80026ac:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80026b0:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	80da      	strh	r2, [r3, #6]
		entity->y1 = stringHexa_to_int(headerBuffer+4); /*lungimea*/
 80026b8:	f107 0308 	add.w	r3, r7, #8
 80026bc:	3304      	adds	r3, #4
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff fe1c 	bl	80022fc <stringHexa_to_int>
 80026c4:	4603      	mov	r3, r0
 80026c6:	b21a      	sxth	r2, r3
 80026c8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80026cc:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	811a      	strh	r2, [r3, #8]

		entity->data = malloc(3*sizeof(char)*(entity->x1)*(entity->y1));
 80026d4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80026d8:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80026e2:	461a      	mov	r2, r3
 80026e4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80026e8:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80026f2:	fb03 f202 	mul.w	r2, r3, r2
 80026f6:	4613      	mov	r3, r2
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	4413      	add	r3, r2
 80026fc:	4618      	mov	r0, r3
 80026fe:	f008 ffb9 	bl	800b674 <malloc>
 8002702:	4603      	mov	r3, r0
 8002704:	461a      	mov	r2, r3
 8002706:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800270a:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	60da      	str	r2, [r3, #12]

		flagNewImageFile = 0;
 8002712:	4b7a      	ldr	r3, [pc, #488]	@ (80028fc <read_image_file+0x2e4>)
 8002714:	2200      	movs	r2, #0
 8002716:	701a      	strb	r2, [r3, #0]
		currentFrame = 0;
 8002718:	4b79      	ldr	r3, [pc, #484]	@ (8002900 <read_image_file+0x2e8>)
 800271a:	2200      	movs	r2, #0
 800271c:	801a      	strh	r2, [r3, #0]

		currentPosition = ++byteRead;
 800271e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002722:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	1c5a      	adds	r2, r3, #1
 800272a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800272e:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002738:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a6e      	ldr	r2, [pc, #440]	@ (80028f8 <read_image_file+0x2e0>)
 8002740:	6013      	str	r3, [r2, #0]
		f_lseek(&file, currentPosition); /*Mutam cursorul dupa header*/
 8002742:	4b6d      	ldr	r3, [pc, #436]	@ (80028f8 <read_image_file+0x2e0>)
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	f107 0318 	add.w	r3, r7, #24
 800274a:	4611      	mov	r1, r2
 800274c:	4618      	mov	r0, r3
 800274e:	f008 fd2c 	bl	800b1aa <f_lseek>

		/*Aflam dimensiune in octeti a imaginii de citit (scadem dimensiunea headerului)*/
		fileSize = f_size(&file) - 8;
 8002752:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002756:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	3b08      	subs	r3, #8
 800275e:	4a69      	ldr	r2, [pc, #420]	@ (8002904 <read_image_file+0x2ec>)
 8002760:	6013      	str	r3, [r2, #0]

		}


	const int n = 6144; /* 6*32*32 -> 6144 de octeti de prelucrat din fisier per frame*/
 8002762:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002766:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
	/*care vor deveni 3072 deocteti in *data -> date reale*/

	unsigned int nrFrames = fileSize / n;
 800276a:	4b66      	ldr	r3, [pc, #408]	@ (8002904 <read_image_file+0x2ec>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8002772:	fbb2 f3f3 	udiv	r3, r2, r3
 8002776:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c


	if(fileSize%n != 0 && nrFrames!=0)
 800277a:	4b62      	ldr	r3, [pc, #392]	@ (8002904 <read_image_file+0x2ec>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8002782:	fbb3 f1f2 	udiv	r1, r3, r2
 8002786:	fb01 f202 	mul.w	r2, r1, r2
 800278a:	1a9b      	subs	r3, r3, r2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d008      	beq.n	80027a2 <read_image_file+0x18a>
 8002790:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8002794:	2b00      	cmp	r3, #0
 8002796:	d004      	beq.n	80027a2 <read_image_file+0x18a>
	{
		nrFrames++;
 8002798:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800279c:	3301      	adds	r3, #1
 800279e:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	}

	uint16_t index = 0;
 80027a2:	2300      	movs	r3, #0
 80027a4:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
	char tempBuffer[n];
 80027a8:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 80027ac:	3b01      	subs	r3, #1
 80027ae:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 80027b2:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 80027b6:	2200      	movs	r2, #0
 80027b8:	4698      	mov	r8, r3
 80027ba:	4691      	mov	r9, r2
 80027bc:	f04f 0200 	mov.w	r2, #0
 80027c0:	f04f 0300 	mov.w	r3, #0
 80027c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027d0:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 80027d4:	2200      	movs	r2, #0
 80027d6:	461c      	mov	r4, r3
 80027d8:	4615      	mov	r5, r2
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	f04f 0300 	mov.w	r3, #0
 80027e2:	00eb      	lsls	r3, r5, #3
 80027e4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027e8:	00e2      	lsls	r2, r4, #3
 80027ea:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 80027ee:	3307      	adds	r3, #7
 80027f0:	08db      	lsrs	r3, r3, #3
 80027f2:	00db      	lsls	r3, r3, #3
 80027f4:	ebad 0d03 	sub.w	sp, sp, r3
 80027f8:	466b      	mov	r3, sp
 80027fa:	3300      	adds	r3, #0
 80027fc:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
	char nrCharBuffer[3];

	f_read(&file, tempBuffer, (sizeof(char)*n), &byteRead);
 8002800:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8002804:	f107 0314 	add.w	r3, r7, #20
 8002808:	f107 0018 	add.w	r0, r7, #24
 800280c:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8002810:	f008 fae4 	bl	800addc <f_read>

	for(uint16_t i=0; i<byteRead; i++)
 8002814:	2300      	movs	r3, #0
 8002816:	f8a7 3258 	strh.w	r3, [r7, #600]	@ 0x258
 800281a:	e034      	b.n	8002886 <read_image_file+0x26e>
	{
		/*Vom parcurge bufferul la intervale de 2 valori HEXA, preluand caracterele ascii
		 * pe care le vom transforma in zecimal ex: FF1200FE3000...*/

		nrCharBuffer[i%2] = tempBuffer[i];
 800281c:	f8b7 2258 	ldrh.w	r2, [r7, #600]	@ 0x258
 8002820:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 800282c:	5c89      	ldrb	r1, [r1, r2]
 800282e:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002832:	f5a2 7214 	sub.w	r2, r2, #592	@ 0x250
 8002836:	54d1      	strb	r1, [r2, r3]

		if(i%2 != 0)
 8002838:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	b29b      	uxth	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d01a      	beq.n	800287c <read_image_file+0x264>
		{
			/*Functie pentru transformare din ascii hexa in zecimal*/

			nrCharBuffer[2] = '\n';
 8002846:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800284a:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800284e:	220a      	movs	r2, #10
 8002850:	709a      	strb	r2, [r3, #2]
			entity->data[index] = stringHexa_to_int(nrCharBuffer);
 8002852:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002856:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68da      	ldr	r2, [r3, #12]
 800285e:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8002862:	18d4      	adds	r4, r2, r3
 8002864:	f107 0310 	add.w	r3, r7, #16
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff fd47 	bl	80022fc <stringHexa_to_int>
 800286e:	4603      	mov	r3, r0
 8002870:	7023      	strb	r3, [r4, #0]
			index++;
 8002872:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8002876:	3301      	adds	r3, #1
 8002878:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
	for(uint16_t i=0; i<byteRead; i++)
 800287c:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8002880:	3301      	adds	r3, #1
 8002882:	f8a7 3258 	strh.w	r3, [r7, #600]	@ 0x258
 8002886:	f8b7 2258 	ldrh.w	r2, [r7, #600]	@ 0x258
 800288a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800288e:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	429a      	cmp	r2, r3
 8002896:	d3c1      	bcc.n	800281c <read_image_file+0x204>


	}


	if(currentFrame >= nrFrames)
 8002898:	4b19      	ldr	r3, [pc, #100]	@ (8002900 <read_image_file+0x2e8>)
 800289a:	881b      	ldrh	r3, [r3, #0]
 800289c:	461a      	mov	r2, r3
 800289e:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d808      	bhi.n	80028b8 <read_image_file+0x2a0>
	{
		/*Resetare flag pentru reinitializare*/

		flagNewImageFile = 1;
 80028a6:	4b15      	ldr	r3, [pc, #84]	@ (80028fc <read_image_file+0x2e4>)
 80028a8:	2201      	movs	r2, #1
 80028aa:	701a      	strb	r2, [r3, #0]
		f_close(&file);
 80028ac:	f107 0318 	add.w	r3, r7, #24
 80028b0:	4618      	mov	r0, r3
 80028b2:	f008 fc50 	bl	800b156 <f_close>
		return;
 80028b6:	e018      	b.n	80028ea <read_image_file+0x2d2>
	}

	currentFrame++;
 80028b8:	4b11      	ldr	r3, [pc, #68]	@ (8002900 <read_image_file+0x2e8>)
 80028ba:	881b      	ldrh	r3, [r3, #0]
 80028bc:	3301      	adds	r3, #1
 80028be:	b29a      	uxth	r2, r3
 80028c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002900 <read_image_file+0x2e8>)
 80028c2:	801a      	strh	r2, [r3, #0]

	currentPosition = f_tell(&file);
 80028c4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80028c8:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	4a0a      	ldr	r2, [pc, #40]	@ (80028f8 <read_image_file+0x2e0>)
 80028d0:	6013      	str	r3, [r2, #0]
	currentPosition++;
 80028d2:	4b09      	ldr	r3, [pc, #36]	@ (80028f8 <read_image_file+0x2e0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	3301      	adds	r3, #1
 80028d8:	4a07      	ldr	r2, [pc, #28]	@ (80028f8 <read_image_file+0x2e0>)
 80028da:	6013      	str	r3, [r2, #0]

	f_close(&file);
 80028dc:	f107 0318 	add.w	r3, r7, #24
 80028e0:	4618      	mov	r0, r3
 80028e2:	f008 fc38 	bl	800b156 <f_close>
 80028e6:	46b5      	mov	sp, r6
 80028e8:	e000      	b.n	80028ec <read_image_file+0x2d4>
		return;
 80028ea:	46b5      	mov	sp, r6


}
 80028ec:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 80028f0:	46bd      	mov	sp, r7
 80028f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028f6:	bf00      	nop
 80028f8:	20000568 	.word	0x20000568
 80028fc:	20000009 	.word	0x20000009
 8002900:	2000056c 	.word	0x2000056c
 8002904:	20000570 	.word	0x20000570

08002908 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	607b      	str	r3, [r7, #4]
 8002912:	4b10      	ldr	r3, [pc, #64]	@ (8002954 <HAL_MspInit+0x4c>)
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	4a0f      	ldr	r2, [pc, #60]	@ (8002954 <HAL_MspInit+0x4c>)
 8002918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800291c:	6453      	str	r3, [r2, #68]	@ 0x44
 800291e:	4b0d      	ldr	r3, [pc, #52]	@ (8002954 <HAL_MspInit+0x4c>)
 8002920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002922:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002926:	607b      	str	r3, [r7, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	603b      	str	r3, [r7, #0]
 800292e:	4b09      	ldr	r3, [pc, #36]	@ (8002954 <HAL_MspInit+0x4c>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002932:	4a08      	ldr	r2, [pc, #32]	@ (8002954 <HAL_MspInit+0x4c>)
 8002934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002938:	6413      	str	r3, [r2, #64]	@ 0x40
 800293a:	4b06      	ldr	r3, [pc, #24]	@ (8002954 <HAL_MspInit+0x4c>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002942:	603b      	str	r3, [r7, #0]
 8002944:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40023800 	.word	0x40023800

08002958 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08a      	sub	sp, #40	@ 0x28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	60da      	str	r2, [r3, #12]
 800296e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a30      	ldr	r2, [pc, #192]	@ (8002a38 <HAL_DAC_MspInit+0xe0>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d159      	bne.n	8002a2e <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	4b2f      	ldr	r3, [pc, #188]	@ (8002a3c <HAL_DAC_MspInit+0xe4>)
 8002980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002982:	4a2e      	ldr	r2, [pc, #184]	@ (8002a3c <HAL_DAC_MspInit+0xe4>)
 8002984:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002988:	6413      	str	r3, [r2, #64]	@ 0x40
 800298a:	4b2c      	ldr	r3, [pc, #176]	@ (8002a3c <HAL_DAC_MspInit+0xe4>)
 800298c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002992:	613b      	str	r3, [r7, #16]
 8002994:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	60fb      	str	r3, [r7, #12]
 800299a:	4b28      	ldr	r3, [pc, #160]	@ (8002a3c <HAL_DAC_MspInit+0xe4>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	4a27      	ldr	r2, [pc, #156]	@ (8002a3c <HAL_DAC_MspInit+0xe4>)
 80029a0:	f043 0301 	orr.w	r3, r3, #1
 80029a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a6:	4b25      	ldr	r3, [pc, #148]	@ (8002a3c <HAL_DAC_MspInit+0xe4>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80029b2:	2310      	movs	r3, #16
 80029b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029b6:	2303      	movs	r3, #3
 80029b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ba:	2300      	movs	r3, #0
 80029bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029be:	f107 0314 	add.w	r3, r7, #20
 80029c2:	4619      	mov	r1, r3
 80029c4:	481e      	ldr	r0, [pc, #120]	@ (8002a40 <HAL_DAC_MspInit+0xe8>)
 80029c6:	f001 fa27 	bl	8003e18 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80029ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 80029cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002a48 <HAL_DAC_MspInit+0xf0>)
 80029ce:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80029d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 80029d2:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80029d6:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 80029da:	2240      	movs	r2, #64	@ 0x40
 80029dc:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029de:	4b19      	ldr	r3, [pc, #100]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80029e4:	4b17      	ldr	r3, [pc, #92]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 80029e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029ea:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029ec:	4b15      	ldr	r3, [pc, #84]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 80029ee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80029f2:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029f4:	4b13      	ldr	r3, [pc, #76]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 80029f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029fa:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80029fc:	4b11      	ldr	r3, [pc, #68]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 80029fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a02:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002a04:	4b0f      	ldr	r3, [pc, #60]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 8002a06:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002a0a:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8002a12:	480c      	ldr	r0, [pc, #48]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 8002a14:	f000 fdfe 	bl	8003614 <HAL_DMA_Init>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8002a1e:	f7ff fbd1 	bl	80021c4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a07      	ldr	r2, [pc, #28]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	4a06      	ldr	r2, [pc, #24]	@ (8002a44 <HAL_DAC_MspInit+0xec>)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002a2e:	bf00      	nop
 8002a30:	3728      	adds	r7, #40	@ 0x28
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40007400 	.word	0x40007400
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40020000 	.word	0x40020000
 8002a44:	2000009c 	.word	0x2000009c
 8002a48:	40026088 	.word	0x40026088

08002a4c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08a      	sub	sp, #40	@ 0x28
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a54:	f107 0314 	add.w	r3, r7, #20
 8002a58:	2200      	movs	r2, #0
 8002a5a:	601a      	str	r2, [r3, #0]
 8002a5c:	605a      	str	r2, [r3, #4]
 8002a5e:	609a      	str	r2, [r3, #8]
 8002a60:	60da      	str	r2, [r3, #12]
 8002a62:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a31      	ldr	r2, [pc, #196]	@ (8002b30 <HAL_SD_MspInit+0xe4>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d15b      	bne.n	8002b26 <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	4b30      	ldr	r3, [pc, #192]	@ (8002b34 <HAL_SD_MspInit+0xe8>)
 8002a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a76:	4a2f      	ldr	r2, [pc, #188]	@ (8002b34 <HAL_SD_MspInit+0xe8>)
 8002a78:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a7e:	4b2d      	ldr	r3, [pc, #180]	@ (8002b34 <HAL_SD_MspInit+0xe8>)
 8002a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	4b29      	ldr	r3, [pc, #164]	@ (8002b34 <HAL_SD_MspInit+0xe8>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a92:	4a28      	ldr	r2, [pc, #160]	@ (8002b34 <HAL_SD_MspInit+0xe8>)
 8002a94:	f043 0304 	orr.w	r3, r3, #4
 8002a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a9a:	4b26      	ldr	r3, [pc, #152]	@ (8002b34 <HAL_SD_MspInit+0xe8>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	60fb      	str	r3, [r7, #12]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	4b22      	ldr	r3, [pc, #136]	@ (8002b34 <HAL_SD_MspInit+0xe8>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aae:	4a21      	ldr	r2, [pc, #132]	@ (8002b34 <HAL_SD_MspInit+0xe8>)
 8002ab0:	f043 0308 	orr.w	r3, r3, #8
 8002ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ab6:	4b1f      	ldr	r3, [pc, #124]	@ (8002b34 <HAL_SD_MspInit+0xe8>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	f003 0308 	and.w	r3, r3, #8
 8002abe:	60bb      	str	r3, [r7, #8]
 8002ac0:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ac2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac8:	2302      	movs	r3, #2
 8002aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002acc:	2301      	movs	r3, #1
 8002ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002ad4:	230c      	movs	r3, #12
 8002ad6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ad8:	f107 0314 	add.w	r3, r7, #20
 8002adc:	4619      	mov	r1, r3
 8002ade:	4816      	ldr	r0, [pc, #88]	@ (8002b38 <HAL_SD_MspInit+0xec>)
 8002ae0:	f001 f99a 	bl	8003e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ae4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ae8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aea:	2302      	movs	r3, #2
 8002aec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aee:	2300      	movs	r3, #0
 8002af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af2:	2303      	movs	r3, #3
 8002af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002af6:	230c      	movs	r3, #12
 8002af8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002afa:	f107 0314 	add.w	r3, r7, #20
 8002afe:	4619      	mov	r1, r3
 8002b00:	480d      	ldr	r0, [pc, #52]	@ (8002b38 <HAL_SD_MspInit+0xec>)
 8002b02:	f001 f989 	bl	8003e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b06:	2304      	movs	r3, #4
 8002b08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b12:	2303      	movs	r3, #3
 8002b14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002b16:	230c      	movs	r3, #12
 8002b18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b1a:	f107 0314 	add.w	r3, r7, #20
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4806      	ldr	r0, [pc, #24]	@ (8002b3c <HAL_SD_MspInit+0xf0>)
 8002b22:	f001 f979 	bl	8003e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002b26:	bf00      	nop
 8002b28:	3728      	adds	r7, #40	@ 0x28
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	40012c00 	.word	0x40012c00
 8002b34:	40023800 	.word	0x40023800
 8002b38:	40020800 	.word	0x40020800
 8002b3c:	40020c00 	.word	0x40020c00

08002b40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b08a      	sub	sp, #40	@ 0x28
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b48:	f107 0314 	add.w	r3, r7, #20
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	605a      	str	r2, [r3, #4]
 8002b52:	609a      	str	r2, [r3, #8]
 8002b54:	60da      	str	r2, [r3, #12]
 8002b56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a47      	ldr	r2, [pc, #284]	@ (8002c7c <HAL_SPI_MspInit+0x13c>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	f040 8088 	bne.w	8002c74 <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b64:	2300      	movs	r3, #0
 8002b66:	613b      	str	r3, [r7, #16]
 8002b68:	4b45      	ldr	r3, [pc, #276]	@ (8002c80 <HAL_SPI_MspInit+0x140>)
 8002b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6c:	4a44      	ldr	r2, [pc, #272]	@ (8002c80 <HAL_SPI_MspInit+0x140>)
 8002b6e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b72:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b74:	4b42      	ldr	r3, [pc, #264]	@ (8002c80 <HAL_SPI_MspInit+0x140>)
 8002b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b7c:	613b      	str	r3, [r7, #16]
 8002b7e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b80:	2300      	movs	r3, #0
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	4b3e      	ldr	r3, [pc, #248]	@ (8002c80 <HAL_SPI_MspInit+0x140>)
 8002b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b88:	4a3d      	ldr	r2, [pc, #244]	@ (8002c80 <HAL_SPI_MspInit+0x140>)
 8002b8a:	f043 0301 	orr.w	r3, r3, #1
 8002b8e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b90:	4b3b      	ldr	r3, [pc, #236]	@ (8002c80 <HAL_SPI_MspInit+0x140>)
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	60fb      	str	r3, [r7, #12]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002b9c:	23e0      	movs	r3, #224	@ 0xe0
 8002b9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bac:	2305      	movs	r3, #5
 8002bae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb0:	f107 0314 	add.w	r3, r7, #20
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4833      	ldr	r0, [pc, #204]	@ (8002c84 <HAL_SPI_MspInit+0x144>)
 8002bb8:	f001 f92e 	bl	8003e18 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002bbc:	4b32      	ldr	r3, [pc, #200]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002bbe:	4a33      	ldr	r2, [pc, #204]	@ (8002c8c <HAL_SPI_MspInit+0x14c>)
 8002bc0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002bc2:	4b31      	ldr	r3, [pc, #196]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002bc4:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002bc8:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bca:	4b2f      	ldr	r3, [pc, #188]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002bcc:	2240      	movs	r2, #64	@ 0x40
 8002bce:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002bd8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bdc:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bde:	4b2a      	ldr	r3, [pc, #168]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002be4:	4b28      	ldr	r3, [pc, #160]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002bea:	4b27      	ldr	r3, [pc, #156]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bf0:	4b25      	ldr	r3, [pc, #148]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bf6:	4b24      	ldr	r3, [pc, #144]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002bfc:	4822      	ldr	r0, [pc, #136]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002bfe:	f000 fd09 	bl	8003614 <HAL_DMA_Init>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002c08:	f7ff fadc 	bl	80021c4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002c10:	649a      	str	r2, [r3, #72]	@ 0x48
 8002c12:	4a1d      	ldr	r2, [pc, #116]	@ (8002c88 <HAL_SPI_MspInit+0x148>)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002c18:	4b1d      	ldr	r3, [pc, #116]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8002c94 <HAL_SPI_MspInit+0x154>)
 8002c1c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002c1e:	4b1c      	ldr	r3, [pc, #112]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c20:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002c24:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c26:	4b1a      	ldr	r3, [pc, #104]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c2c:	4b18      	ldr	r3, [pc, #96]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c32:	4b17      	ldr	r3, [pc, #92]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c38:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c3a:	4b15      	ldr	r3, [pc, #84]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c40:	4b13      	ldr	r3, [pc, #76]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002c46:	4b12      	ldr	r3, [pc, #72]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c4c:	4b10      	ldr	r3, [pc, #64]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c52:	4b0f      	ldr	r3, [pc, #60]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002c58:	480d      	ldr	r0, [pc, #52]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c5a:	f000 fcdb 	bl	8003614 <HAL_DMA_Init>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8002c64:	f7ff faae 	bl	80021c4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a09      	ldr	r2, [pc, #36]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c6c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002c6e:	4a08      	ldr	r2, [pc, #32]	@ (8002c90 <HAL_SPI_MspInit+0x150>)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002c74:	bf00      	nop
 8002c76:	3728      	adds	r7, #40	@ 0x28
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40013000 	.word	0x40013000
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40020000 	.word	0x40020000
 8002c88:	200001d8 	.word	0x200001d8
 8002c8c:	40026458 	.word	0x40026458
 8002c90:	20000238 	.word	0x20000238
 8002c94:	40026410 	.word	0x40026410

08002c98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ca8:	d10d      	bne.n	8002cc6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	4b09      	ldr	r3, [pc, #36]	@ (8002cd4 <HAL_TIM_Base_MspInit+0x3c>)
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb2:	4a08      	ldr	r2, [pc, #32]	@ (8002cd4 <HAL_TIM_Base_MspInit+0x3c>)
 8002cb4:	f043 0301 	orr.w	r3, r3, #1
 8002cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cba:	4b06      	ldr	r3, [pc, #24]	@ (8002cd4 <HAL_TIM_Base_MspInit+0x3c>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002cc6:	bf00      	nop
 8002cc8:	3714      	adds	r7, #20
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	40023800 	.word	0x40023800

08002cd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08a      	sub	sp, #40	@ 0x28
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce0:	f107 0314 	add.w	r3, r7, #20
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	605a      	str	r2, [r3, #4]
 8002cea:	609a      	str	r2, [r3, #8]
 8002cec:	60da      	str	r2, [r3, #12]
 8002cee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d6c <HAL_UART_MspInit+0x94>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d134      	bne.n	8002d64 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	613b      	str	r3, [r7, #16]
 8002cfe:	4b1c      	ldr	r3, [pc, #112]	@ (8002d70 <HAL_UART_MspInit+0x98>)
 8002d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d02:	4a1b      	ldr	r2, [pc, #108]	@ (8002d70 <HAL_UART_MspInit+0x98>)
 8002d04:	f043 0310 	orr.w	r3, r3, #16
 8002d08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d0a:	4b19      	ldr	r3, [pc, #100]	@ (8002d70 <HAL_UART_MspInit+0x98>)
 8002d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0e:	f003 0310 	and.w	r3, r3, #16
 8002d12:	613b      	str	r3, [r7, #16]
 8002d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d16:	2300      	movs	r3, #0
 8002d18:	60fb      	str	r3, [r7, #12]
 8002d1a:	4b15      	ldr	r3, [pc, #84]	@ (8002d70 <HAL_UART_MspInit+0x98>)
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1e:	4a14      	ldr	r2, [pc, #80]	@ (8002d70 <HAL_UART_MspInit+0x98>)
 8002d20:	f043 0301 	orr.w	r3, r3, #1
 8002d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d26:	4b12      	ldr	r3, [pc, #72]	@ (8002d70 <HAL_UART_MspInit+0x98>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	60fb      	str	r3, [r7, #12]
 8002d30:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d32:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d40:	2303      	movs	r3, #3
 8002d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d44:	2307      	movs	r3, #7
 8002d46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d48:	f107 0314 	add.w	r3, r7, #20
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4809      	ldr	r0, [pc, #36]	@ (8002d74 <HAL_UART_MspInit+0x9c>)
 8002d50:	f001 f862 	bl	8003e18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d54:	2200      	movs	r2, #0
 8002d56:	2100      	movs	r1, #0
 8002d58:	2025      	movs	r0, #37	@ 0x25
 8002d5a:	f000 fa48 	bl	80031ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d5e:	2025      	movs	r0, #37	@ 0x25
 8002d60:	f000 fa61 	bl	8003226 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d64:	bf00      	nop
 8002d66:	3728      	adds	r7, #40	@ 0x28
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40011000 	.word	0x40011000
 8002d70:	40023800 	.word	0x40023800
 8002d74:	40020000 	.word	0x40020000

08002d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d7c:	bf00      	nop
 8002d7e:	e7fd      	b.n	8002d7c <NMI_Handler+0x4>

08002d80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d84:	bf00      	nop
 8002d86:	e7fd      	b.n	8002d84 <HardFault_Handler+0x4>

08002d88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d8c:	bf00      	nop
 8002d8e:	e7fd      	b.n	8002d8c <MemManage_Handler+0x4>

08002d90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d94:	bf00      	nop
 8002d96:	e7fd      	b.n	8002d94 <BusFault_Handler+0x4>

08002d98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d9c:	bf00      	nop
 8002d9e:	e7fd      	b.n	8002d9c <UsageFault_Handler+0x4>

08002da0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002da4:	bf00      	nop
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dae:	b480      	push	{r7}
 8002db0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002db2:	bf00      	nop
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dc0:	bf00      	nop
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr

08002dca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dce:	f000 f8ef 	bl	8002fb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dd2:	bf00      	nop
 8002dd4:	bd80      	pop	{r7, pc}
	...

08002dd8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8002ddc:	4802      	ldr	r0, [pc, #8]	@ (8002de8 <DMA1_Stream5_IRQHandler+0x10>)
 8002dde:	f000 fdb1 	bl	8003944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	2000009c 	.word	0x2000009c

08002dec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002df0:	4802      	ldr	r0, [pc, #8]	@ (8002dfc <USART1_IRQHandler+0x10>)
 8002df2:	f004 fb39 	bl	8007468 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	200002e0 	.word	0x200002e0

08002e00 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002e04:	4802      	ldr	r0, [pc, #8]	@ (8002e10 <DMA2_Stream0_IRQHandler+0x10>)
 8002e06:	f000 fd9d 	bl	8003944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000238 	.word	0x20000238

08002e14 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002e18:	4802      	ldr	r0, [pc, #8]	@ (8002e24 <DMA2_Stream3_IRQHandler+0x10>)
 8002e1a:	f000 fd93 	bl	8003944 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002e1e:	bf00      	nop
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	200001d8 	.word	0x200001d8

08002e28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e30:	4a14      	ldr	r2, [pc, #80]	@ (8002e84 <_sbrk+0x5c>)
 8002e32:	4b15      	ldr	r3, [pc, #84]	@ (8002e88 <_sbrk+0x60>)
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e3c:	4b13      	ldr	r3, [pc, #76]	@ (8002e8c <_sbrk+0x64>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d102      	bne.n	8002e4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e44:	4b11      	ldr	r3, [pc, #68]	@ (8002e8c <_sbrk+0x64>)
 8002e46:	4a12      	ldr	r2, [pc, #72]	@ (8002e90 <_sbrk+0x68>)
 8002e48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e4a:	4b10      	ldr	r3, [pc, #64]	@ (8002e8c <_sbrk+0x64>)
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4413      	add	r3, r2
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d207      	bcs.n	8002e68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e58:	f008 fd18 	bl	800b88c <__errno>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	220c      	movs	r2, #12
 8002e60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e62:	f04f 33ff 	mov.w	r3, #4294967295
 8002e66:	e009      	b.n	8002e7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e68:	4b08      	ldr	r3, [pc, #32]	@ (8002e8c <_sbrk+0x64>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e6e:	4b07      	ldr	r3, [pc, #28]	@ (8002e8c <_sbrk+0x64>)
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4413      	add	r3, r2
 8002e76:	4a05      	ldr	r2, [pc, #20]	@ (8002e8c <_sbrk+0x64>)
 8002e78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3718      	adds	r7, #24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20020000 	.word	0x20020000
 8002e88:	00000400 	.word	0x00000400
 8002e8c:	20000574 	.word	0x20000574
 8002e90:	20000700 	.word	0x20000700

08002e94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e98:	4b06      	ldr	r3, [pc, #24]	@ (8002eb4 <SystemInit+0x20>)
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9e:	4a05      	ldr	r2, [pc, #20]	@ (8002eb4 <SystemInit+0x20>)
 8002ea0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ea4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ea8:	bf00      	nop
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	e000ed00 	.word	0xe000ed00

08002eb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002eb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ef0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002ebc:	f7ff ffea 	bl	8002e94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ec0:	480c      	ldr	r0, [pc, #48]	@ (8002ef4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ec2:	490d      	ldr	r1, [pc, #52]	@ (8002ef8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ec4:	4a0d      	ldr	r2, [pc, #52]	@ (8002efc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ec8:	e002      	b.n	8002ed0 <LoopCopyDataInit>

08002eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ece:	3304      	adds	r3, #4

08002ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ed4:	d3f9      	bcc.n	8002eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ed8:	4c0a      	ldr	r4, [pc, #40]	@ (8002f04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002edc:	e001      	b.n	8002ee2 <LoopFillZerobss>

08002ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee0:	3204      	adds	r2, #4

08002ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ee4:	d3fb      	bcc.n	8002ede <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ee6:	f008 fcd7 	bl	800b898 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eea:	f7fe fc05 	bl	80016f8 <main>
  bx  lr    
 8002eee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ef0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ef8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002efc:	0800c87c 	.word	0x0800c87c
  ldr r2, =_sbss
 8002f00:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002f04:	20000700 	.word	0x20000700

08002f08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f08:	e7fe      	b.n	8002f08 <ADC_IRQHandler>
	...

08002f0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f10:	4b0e      	ldr	r3, [pc, #56]	@ (8002f4c <HAL_Init+0x40>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a0d      	ldr	r2, [pc, #52]	@ (8002f4c <HAL_Init+0x40>)
 8002f16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f4c <HAL_Init+0x40>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a0a      	ldr	r2, [pc, #40]	@ (8002f4c <HAL_Init+0x40>)
 8002f22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f28:	4b08      	ldr	r3, [pc, #32]	@ (8002f4c <HAL_Init+0x40>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a07      	ldr	r2, [pc, #28]	@ (8002f4c <HAL_Init+0x40>)
 8002f2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f34:	2003      	movs	r0, #3
 8002f36:	f000 f94f 	bl	80031d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f3a:	200f      	movs	r0, #15
 8002f3c:	f000 f808 	bl	8002f50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f40:	f7ff fce2 	bl	8002908 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40023c00 	.word	0x40023c00

08002f50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f58:	4b12      	ldr	r3, [pc, #72]	@ (8002fa4 <HAL_InitTick+0x54>)
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <HAL_InitTick+0x58>)
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	4619      	mov	r1, r3
 8002f62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f66:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 f967 	bl	8003242 <HAL_SYSTICK_Config>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e00e      	b.n	8002f9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b0f      	cmp	r3, #15
 8002f82:	d80a      	bhi.n	8002f9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f84:	2200      	movs	r2, #0
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	f04f 30ff 	mov.w	r0, #4294967295
 8002f8c:	f000 f92f 	bl	80031ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f90:	4a06      	ldr	r2, [pc, #24]	@ (8002fac <HAL_InitTick+0x5c>)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
 8002f98:	e000      	b.n	8002f9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	2000000c 	.word	0x2000000c
 8002fa8:	20000014 	.word	0x20000014
 8002fac:	20000010 	.word	0x20000010

08002fb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fb4:	4b06      	ldr	r3, [pc, #24]	@ (8002fd0 <HAL_IncTick+0x20>)
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_IncTick+0x24>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	4a04      	ldr	r2, [pc, #16]	@ (8002fd4 <HAL_IncTick+0x24>)
 8002fc2:	6013      	str	r3, [r2, #0]
}
 8002fc4:	bf00      	nop
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	20000014 	.word	0x20000014
 8002fd4:	20000578 	.word	0x20000578

08002fd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  return uwTick;
 8002fdc:	4b03      	ldr	r3, [pc, #12]	@ (8002fec <HAL_GetTick+0x14>)
 8002fde:	681b      	ldr	r3, [r3, #0]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	20000578 	.word	0x20000578

08002ff0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ff8:	f7ff ffee 	bl	8002fd8 <HAL_GetTick>
 8002ffc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003008:	d005      	beq.n	8003016 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800300a:	4b0a      	ldr	r3, [pc, #40]	@ (8003034 <HAL_Delay+0x44>)
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	461a      	mov	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	4413      	add	r3, r2
 8003014:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003016:	bf00      	nop
 8003018:	f7ff ffde 	bl	8002fd8 <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	429a      	cmp	r2, r3
 8003026:	d8f7      	bhi.n	8003018 <HAL_Delay+0x28>
  {
  }
}
 8003028:	bf00      	nop
 800302a:	bf00      	nop
 800302c:	3710      	adds	r7, #16
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	20000014 	.word	0x20000014

08003038 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f003 0307 	and.w	r3, r3, #7
 8003046:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003048:	4b0c      	ldr	r3, [pc, #48]	@ (800307c <__NVIC_SetPriorityGrouping+0x44>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800304e:	68ba      	ldr	r2, [r7, #8]
 8003050:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003054:	4013      	ands	r3, r2
 8003056:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003060:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003064:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800306a:	4a04      	ldr	r2, [pc, #16]	@ (800307c <__NVIC_SetPriorityGrouping+0x44>)
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	60d3      	str	r3, [r2, #12]
}
 8003070:	bf00      	nop
 8003072:	3714      	adds	r7, #20
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003084:	4b04      	ldr	r3, [pc, #16]	@ (8003098 <__NVIC_GetPriorityGrouping+0x18>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	0a1b      	lsrs	r3, r3, #8
 800308a:	f003 0307 	and.w	r3, r3, #7
}
 800308e:	4618      	mov	r0, r3
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr
 8003098:	e000ed00 	.word	0xe000ed00

0800309c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	db0b      	blt.n	80030c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ae:	79fb      	ldrb	r3, [r7, #7]
 80030b0:	f003 021f 	and.w	r2, r3, #31
 80030b4:	4907      	ldr	r1, [pc, #28]	@ (80030d4 <__NVIC_EnableIRQ+0x38>)
 80030b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	2001      	movs	r0, #1
 80030be:	fa00 f202 	lsl.w	r2, r0, r2
 80030c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030c6:	bf00      	nop
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	e000e100 	.word	0xe000e100

080030d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4603      	mov	r3, r0
 80030e0:	6039      	str	r1, [r7, #0]
 80030e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	db0a      	blt.n	8003102 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	b2da      	uxtb	r2, r3
 80030f0:	490c      	ldr	r1, [pc, #48]	@ (8003124 <__NVIC_SetPriority+0x4c>)
 80030f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f6:	0112      	lsls	r2, r2, #4
 80030f8:	b2d2      	uxtb	r2, r2
 80030fa:	440b      	add	r3, r1
 80030fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003100:	e00a      	b.n	8003118 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	b2da      	uxtb	r2, r3
 8003106:	4908      	ldr	r1, [pc, #32]	@ (8003128 <__NVIC_SetPriority+0x50>)
 8003108:	79fb      	ldrb	r3, [r7, #7]
 800310a:	f003 030f 	and.w	r3, r3, #15
 800310e:	3b04      	subs	r3, #4
 8003110:	0112      	lsls	r2, r2, #4
 8003112:	b2d2      	uxtb	r2, r2
 8003114:	440b      	add	r3, r1
 8003116:	761a      	strb	r2, [r3, #24]
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr
 8003124:	e000e100 	.word	0xe000e100
 8003128:	e000ed00 	.word	0xe000ed00

0800312c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800312c:	b480      	push	{r7}
 800312e:	b089      	sub	sp, #36	@ 0x24
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f003 0307 	and.w	r3, r3, #7
 800313e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	f1c3 0307 	rsb	r3, r3, #7
 8003146:	2b04      	cmp	r3, #4
 8003148:	bf28      	it	cs
 800314a:	2304      	movcs	r3, #4
 800314c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	3304      	adds	r3, #4
 8003152:	2b06      	cmp	r3, #6
 8003154:	d902      	bls.n	800315c <NVIC_EncodePriority+0x30>
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	3b03      	subs	r3, #3
 800315a:	e000      	b.n	800315e <NVIC_EncodePriority+0x32>
 800315c:	2300      	movs	r3, #0
 800315e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003160:	f04f 32ff 	mov.w	r2, #4294967295
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	43da      	mvns	r2, r3
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	401a      	ands	r2, r3
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003174:	f04f 31ff 	mov.w	r1, #4294967295
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	fa01 f303 	lsl.w	r3, r1, r3
 800317e:	43d9      	mvns	r1, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003184:	4313      	orrs	r3, r2
         );
}
 8003186:	4618      	mov	r0, r3
 8003188:	3724      	adds	r7, #36	@ 0x24
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
	...

08003194 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	3b01      	subs	r3, #1
 80031a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031a4:	d301      	bcc.n	80031aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031a6:	2301      	movs	r3, #1
 80031a8:	e00f      	b.n	80031ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031aa:	4a0a      	ldr	r2, [pc, #40]	@ (80031d4 <SysTick_Config+0x40>)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3b01      	subs	r3, #1
 80031b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031b2:	210f      	movs	r1, #15
 80031b4:	f04f 30ff 	mov.w	r0, #4294967295
 80031b8:	f7ff ff8e 	bl	80030d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031bc:	4b05      	ldr	r3, [pc, #20]	@ (80031d4 <SysTick_Config+0x40>)
 80031be:	2200      	movs	r2, #0
 80031c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031c2:	4b04      	ldr	r3, [pc, #16]	@ (80031d4 <SysTick_Config+0x40>)
 80031c4:	2207      	movs	r2, #7
 80031c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	e000e010 	.word	0xe000e010

080031d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7ff ff29 	bl	8003038 <__NVIC_SetPriorityGrouping>
}
 80031e6:	bf00      	nop
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b086      	sub	sp, #24
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	4603      	mov	r3, r0
 80031f6:	60b9      	str	r1, [r7, #8]
 80031f8:	607a      	str	r2, [r7, #4]
 80031fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003200:	f7ff ff3e 	bl	8003080 <__NVIC_GetPriorityGrouping>
 8003204:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	68b9      	ldr	r1, [r7, #8]
 800320a:	6978      	ldr	r0, [r7, #20]
 800320c:	f7ff ff8e 	bl	800312c <NVIC_EncodePriority>
 8003210:	4602      	mov	r2, r0
 8003212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003216:	4611      	mov	r1, r2
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff ff5d 	bl	80030d8 <__NVIC_SetPriority>
}
 800321e:	bf00      	nop
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b082      	sub	sp, #8
 800322a:	af00      	add	r7, sp, #0
 800322c:	4603      	mov	r3, r0
 800322e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003234:	4618      	mov	r0, r3
 8003236:	f7ff ff31 	bl	800309c <__NVIC_EnableIRQ>
}
 800323a:	bf00      	nop
 800323c:	3708      	adds	r7, #8
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b082      	sub	sp, #8
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f7ff ffa2 	bl	8003194 <SysTick_Config>
 8003250:	4603      	mov	r3, r0
}
 8003252:	4618      	mov	r0, r3
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b082      	sub	sp, #8
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e014      	b.n	8003296 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	791b      	ldrb	r3, [r3, #4]
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d105      	bne.n	8003282 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f7ff fb6b 	bl	8002958 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2202      	movs	r2, #2
 8003286:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
 80032ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_DAC_Start_DMA+0x1c>
  {
    return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0a2      	b.n	8003402 <HAL_DAC_Start_DMA+0x162>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	795b      	ldrb	r3, [r3, #5]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d101      	bne.n	80032c8 <HAL_DAC_Start_DMA+0x28>
 80032c4:	2302      	movs	r3, #2
 80032c6:	e09c      	b.n	8003402 <HAL_DAC_Start_DMA+0x162>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2201      	movs	r2, #1
 80032cc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2202      	movs	r2, #2
 80032d2:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d129      	bne.n	800332e <HAL_DAC_Start_DMA+0x8e>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	4a4b      	ldr	r2, [pc, #300]	@ (800340c <HAL_DAC_Start_DMA+0x16c>)
 80032e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	4a4a      	ldr	r2, [pc, #296]	@ (8003410 <HAL_DAC_Start_DMA+0x170>)
 80032e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	4a49      	ldr	r2, [pc, #292]	@ (8003414 <HAL_DAC_Start_DMA+0x174>)
 80032f0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003300:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003302:	6a3b      	ldr	r3, [r7, #32]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d003      	beq.n	8003310 <HAL_DAC_Start_DMA+0x70>
 8003308:	6a3b      	ldr	r3, [r7, #32]
 800330a:	2b04      	cmp	r3, #4
 800330c:	d005      	beq.n	800331a <HAL_DAC_Start_DMA+0x7a>
 800330e:	e009      	b.n	8003324 <HAL_DAC_Start_DMA+0x84>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	3308      	adds	r3, #8
 8003316:	613b      	str	r3, [r7, #16]
        break;
 8003318:	e033      	b.n	8003382 <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	330c      	adds	r3, #12
 8003320:	613b      	str	r3, [r7, #16]
        break;
 8003322:	e02e      	b.n	8003382 <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	3310      	adds	r3, #16
 800332a:	613b      	str	r3, [r7, #16]
        break;
 800332c:	e029      	b.n	8003382 <HAL_DAC_Start_DMA+0xe2>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	4a39      	ldr	r2, [pc, #228]	@ (8003418 <HAL_DAC_Start_DMA+0x178>)
 8003334:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	4a38      	ldr	r2, [pc, #224]	@ (800341c <HAL_DAC_Start_DMA+0x17c>)
 800333c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	4a37      	ldr	r2, [pc, #220]	@ (8003420 <HAL_DAC_Start_DMA+0x180>)
 8003344:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003354:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <HAL_DAC_Start_DMA+0xc4>
 800335c:	6a3b      	ldr	r3, [r7, #32]
 800335e:	2b04      	cmp	r3, #4
 8003360:	d005      	beq.n	800336e <HAL_DAC_Start_DMA+0xce>
 8003362:	e009      	b.n	8003378 <HAL_DAC_Start_DMA+0xd8>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	3314      	adds	r3, #20
 800336a:	613b      	str	r3, [r7, #16]
        break;
 800336c:	e009      	b.n	8003382 <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	3318      	adds	r3, #24
 8003374:	613b      	str	r3, [r7, #16]
        break;
 8003376:	e004      	b.n	8003382 <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	331c      	adds	r3, #28
 800337e:	613b      	str	r3, [r7, #16]
        break;
 8003380:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d111      	bne.n	80033ac <HAL_DAC_Start_DMA+0x10c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003396:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6898      	ldr	r0, [r3, #8]
 800339c:	6879      	ldr	r1, [r7, #4]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	f000 f9e5 	bl	8003770 <HAL_DMA_Start_IT>
 80033a6:	4603      	mov	r3, r0
 80033a8:	75fb      	strb	r3, [r7, #23]
 80033aa:	e010      	b.n	80033ce <HAL_DAC_Start_DMA+0x12e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80033ba:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	68d8      	ldr	r0, [r3, #12]
 80033c0:	6879      	ldr	r1, [r7, #4]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	f000 f9d3 	bl	8003770 <HAL_DMA_Start_IT>
 80033ca:	4603      	mov	r3, r0
 80033cc:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80033d4:	7dfb      	ldrb	r3, [r7, #23]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10c      	bne.n	80033f4 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6819      	ldr	r1, [r3, #0]
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	f003 0310 	and.w	r3, r3, #16
 80033e6:	2201      	movs	r2, #1
 80033e8:	409a      	lsls	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	601a      	str	r2, [r3, #0]
 80033f2:	e005      	b.n	8003400 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f043 0204 	orr.w	r2, r3, #4
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003400:	7dfb      	ldrb	r3, [r7, #23]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3718      	adds	r7, #24
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	080034ff 	.word	0x080034ff
 8003410:	08003521 	.word	0x08003521
 8003414:	0800353d 	.word	0x0800353d
 8003418:	080035a7 	.word	0x080035a7
 800341c:	080035c9 	.word	0x080035c9
 8003420:	080035e5 	.word	0x080035e5

08003424 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800344c:	b480      	push	{r7}
 800344e:	b089      	sub	sp, #36	@ 0x24
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003458:	2300      	movs	r3, #0
 800345a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <HAL_DAC_ConfigChannel+0x1c>
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e042      	b.n	80034f2 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	795b      	ldrb	r3, [r3, #5]
 8003470:	2b01      	cmp	r3, #1
 8003472:	d101      	bne.n	8003478 <HAL_DAC_ConfigChannel+0x2c>
 8003474:	2302      	movs	r3, #2
 8003476:	e03c      	b.n	80034f2 <HAL_DAC_ConfigChannel+0xa6>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2201      	movs	r2, #1
 800347c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2202      	movs	r2, #2
 8003482:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f003 0310 	and.w	r3, r3, #16
 8003492:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 800349a:	43db      	mvns	r3, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4013      	ands	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f003 0310 	and.w	r3, r3, #16
 80034b4:	697a      	ldr	r2, [r7, #20]
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	4313      	orrs	r3, r2
 80034be:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6819      	ldr	r1, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f003 0310 	and.w	r3, r3, #16
 80034d4:	22c0      	movs	r2, #192	@ 0xc0
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43da      	mvns	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	400a      	ands	r2, r1
 80034e2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2201      	movs	r2, #1
 80034e8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80034f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3724      	adds	r7, #36	@ 0x24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b084      	sub	sp, #16
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800350a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800350c:	68f8      	ldr	r0, [r7, #12]
 800350e:	f7ff ff89 	bl	8003424 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2201      	movs	r2, #1
 8003516:	711a      	strb	r2, [r3, #4]
}
 8003518:	bf00      	nop
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800352c:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f7fe f8d2 	bl	80016d8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003534:	bf00      	nop
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003548:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	f043 0204 	orr.w	r2, r3, #4
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f7ff ff6e 	bl	8003438 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2201      	movs	r2, #1
 8003560:	711a      	strb	r2, [r3, #4]
}
 8003562:	bf00      	nop
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800356a:	b480      	push	{r7}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800357e:	b480      	push	{r7}
 8003580:	b083      	sub	sp, #12
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003592:	b480      	push	{r7}
 8003594:	b083      	sub	sp, #12
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr

080035a6 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b084      	sub	sp, #16
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b2:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f7ff ffd8 	bl	800356a <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2201      	movs	r2, #1
 80035be:	711a      	strb	r2, [r3, #4]
}
 80035c0:	bf00      	nop
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d4:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f7ff ffd1 	bl	800357e <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80035dc:	bf00      	nop
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f0:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	f043 0204 	orr.w	r2, r3, #4
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f7ff ffc7 	bl	8003592 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2201      	movs	r2, #1
 8003608:	711a      	strb	r2, [r3, #4]
}
 800360a:	bf00      	nop
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
	...

08003614 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003620:	f7ff fcda 	bl	8002fd8 <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e099      	b.n	8003764 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 0201 	bic.w	r2, r2, #1
 800364e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003650:	e00f      	b.n	8003672 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003652:	f7ff fcc1 	bl	8002fd8 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b05      	cmp	r3, #5
 800365e:	d908      	bls.n	8003672 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2220      	movs	r2, #32
 8003664:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2203      	movs	r2, #3
 800366a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e078      	b.n	8003764 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1e8      	bne.n	8003652 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003688:	697a      	ldr	r2, [r7, #20]
 800368a:	4b38      	ldr	r3, [pc, #224]	@ (800376c <HAL_DMA_Init+0x158>)
 800368c:	4013      	ands	r3, r2
 800368e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800369e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	699b      	ldr	r3, [r3, #24]
 80036b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c8:	2b04      	cmp	r3, #4
 80036ca:	d107      	bne.n	80036dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d4:	4313      	orrs	r3, r2
 80036d6:	697a      	ldr	r2, [r7, #20]
 80036d8:	4313      	orrs	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	f023 0307 	bic.w	r3, r3, #7
 80036f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003702:	2b04      	cmp	r3, #4
 8003704:	d117      	bne.n	8003736 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	4313      	orrs	r3, r2
 800370e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00e      	beq.n	8003736 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f000 fb01 	bl	8003d20 <DMA_CheckFifoParam>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d008      	beq.n	8003736 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2240      	movs	r2, #64	@ 0x40
 8003728:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2201      	movs	r2, #1
 800372e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003732:	2301      	movs	r3, #1
 8003734:	e016      	b.n	8003764 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	697a      	ldr	r2, [r7, #20]
 800373c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 fab8 	bl	8003cb4 <DMA_CalcBaseAndBitshift>
 8003744:	4603      	mov	r3, r0
 8003746:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800374c:	223f      	movs	r2, #63	@ 0x3f
 800374e:	409a      	lsls	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3718      	adds	r7, #24
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	f010803f 	.word	0xf010803f

08003770 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
 800377c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800377e:	2300      	movs	r3, #0
 8003780:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003786:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800378e:	2b01      	cmp	r3, #1
 8003790:	d101      	bne.n	8003796 <HAL_DMA_Start_IT+0x26>
 8003792:	2302      	movs	r3, #2
 8003794:	e040      	b.n	8003818 <HAL_DMA_Start_IT+0xa8>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d12f      	bne.n	800380a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2202      	movs	r2, #2
 80037ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	68b9      	ldr	r1, [r7, #8]
 80037be:	68f8      	ldr	r0, [r7, #12]
 80037c0:	f000 fa4a 	bl	8003c58 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c8:	223f      	movs	r2, #63	@ 0x3f
 80037ca:	409a      	lsls	r2, r3
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0216 	orr.w	r2, r2, #22
 80037de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d007      	beq.n	80037f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f042 0208 	orr.w	r2, r2, #8
 80037f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 0201 	orr.w	r2, r2, #1
 8003806:	601a      	str	r2, [r3, #0]
 8003808:	e005      	b.n	8003816 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003812:	2302      	movs	r3, #2
 8003814:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003816:	7dfb      	ldrb	r3, [r7, #23]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3718      	adds	r7, #24
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800382c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800382e:	f7ff fbd3 	bl	8002fd8 <HAL_GetTick>
 8003832:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800383a:	b2db      	uxtb	r3, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d008      	beq.n	8003852 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2280      	movs	r2, #128	@ 0x80
 8003844:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e052      	b.n	80038f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 0216 	bic.w	r2, r2, #22
 8003860:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	695a      	ldr	r2, [r3, #20]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003870:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003876:	2b00      	cmp	r3, #0
 8003878:	d103      	bne.n	8003882 <HAL_DMA_Abort+0x62>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800387e:	2b00      	cmp	r3, #0
 8003880:	d007      	beq.n	8003892 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f022 0208 	bic.w	r2, r2, #8
 8003890:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0201 	bic.w	r2, r2, #1
 80038a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038a2:	e013      	b.n	80038cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038a4:	f7ff fb98 	bl	8002fd8 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b05      	cmp	r3, #5
 80038b0:	d90c      	bls.n	80038cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2220      	movs	r2, #32
 80038b6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2203      	movs	r2, #3
 80038bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e015      	b.n	80038f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1e4      	bne.n	80038a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038de:	223f      	movs	r2, #63	@ 0x3f
 80038e0:	409a      	lsls	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3710      	adds	r7, #16
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d004      	beq.n	800391e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2280      	movs	r2, #128	@ 0x80
 8003918:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e00c      	b.n	8003938 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2205      	movs	r2, #5
 8003922:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 0201 	bic.w	r2, r2, #1
 8003934:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800394c:	2300      	movs	r3, #0
 800394e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003950:	4b8e      	ldr	r3, [pc, #568]	@ (8003b8c <HAL_DMA_IRQHandler+0x248>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a8e      	ldr	r2, [pc, #568]	@ (8003b90 <HAL_DMA_IRQHandler+0x24c>)
 8003956:	fba2 2303 	umull	r2, r3, r2, r3
 800395a:	0a9b      	lsrs	r3, r3, #10
 800395c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003962:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800396e:	2208      	movs	r2, #8
 8003970:	409a      	lsls	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4013      	ands	r3, r2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d01a      	beq.n	80039b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b00      	cmp	r3, #0
 8003986:	d013      	beq.n	80039b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 0204 	bic.w	r2, r2, #4
 8003996:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399c:	2208      	movs	r2, #8
 800399e:	409a      	lsls	r2, r3
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039a8:	f043 0201 	orr.w	r2, r3, #1
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b4:	2201      	movs	r2, #1
 80039b6:	409a      	lsls	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4013      	ands	r3, r2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d012      	beq.n	80039e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00b      	beq.n	80039e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d2:	2201      	movs	r2, #1
 80039d4:	409a      	lsls	r2, r3
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039de:	f043 0202 	orr.w	r2, r3, #2
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ea:	2204      	movs	r2, #4
 80039ec:	409a      	lsls	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	4013      	ands	r3, r2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d012      	beq.n	8003a1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00b      	beq.n	8003a1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a08:	2204      	movs	r2, #4
 8003a0a:	409a      	lsls	r2, r3
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a14:	f043 0204 	orr.w	r2, r3, #4
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a20:	2210      	movs	r2, #16
 8003a22:	409a      	lsls	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4013      	ands	r3, r2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d043      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0308 	and.w	r3, r3, #8
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d03c      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a3e:	2210      	movs	r2, #16
 8003a40:	409a      	lsls	r2, r3
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d018      	beq.n	8003a86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d108      	bne.n	8003a74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d024      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	4798      	blx	r3
 8003a72:	e01f      	b.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d01b      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	4798      	blx	r3
 8003a84:	e016      	b.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d107      	bne.n	8003aa4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0208 	bic.w	r2, r2, #8
 8003aa2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab8:	2220      	movs	r2, #32
 8003aba:	409a      	lsls	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 808f 	beq.w	8003be4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0310 	and.w	r3, r3, #16
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 8087 	beq.w	8003be4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ada:	2220      	movs	r2, #32
 8003adc:	409a      	lsls	r2, r3
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b05      	cmp	r3, #5
 8003aec:	d136      	bne.n	8003b5c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0216 	bic.w	r2, r2, #22
 8003afc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	695a      	ldr	r2, [r3, #20]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003b0c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d103      	bne.n	8003b1e <HAL_DMA_IRQHandler+0x1da>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d007      	beq.n	8003b2e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 0208 	bic.w	r2, r2, #8
 8003b2c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b32:	223f      	movs	r2, #63	@ 0x3f
 8003b34:	409a      	lsls	r2, r3
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d07e      	beq.n	8003c50 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	4798      	blx	r3
        }
        return;
 8003b5a:	e079      	b.n	8003c50 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d01d      	beq.n	8003ba6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d10d      	bne.n	8003b94 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d031      	beq.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	4798      	blx	r3
 8003b88:	e02c      	b.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
 8003b8a:	bf00      	nop
 8003b8c:	2000000c 	.word	0x2000000c
 8003b90:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d023      	beq.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	4798      	blx	r3
 8003ba4:	e01e      	b.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10f      	bne.n	8003bd4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 0210 	bic.w	r2, r2, #16
 8003bc2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d003      	beq.n	8003be4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d032      	beq.n	8003c52 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d022      	beq.n	8003c3e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2205      	movs	r2, #5
 8003bfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0201 	bic.w	r2, r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	3301      	adds	r3, #1
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d307      	bcc.n	8003c2c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1f2      	bne.n	8003c10 <HAL_DMA_IRQHandler+0x2cc>
 8003c2a:	e000      	b.n	8003c2e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c2c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d005      	beq.n	8003c52 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	4798      	blx	r3
 8003c4e:	e000      	b.n	8003c52 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c50:	bf00      	nop
    }
  }
}
 8003c52:	3718      	adds	r7, #24
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
 8003c64:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003c74:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	2b40      	cmp	r3, #64	@ 0x40
 8003c84:	d108      	bne.n	8003c98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68ba      	ldr	r2, [r7, #8]
 8003c94:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c96:	e007      	b.n	8003ca8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68ba      	ldr	r2, [r7, #8]
 8003c9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	60da      	str	r2, [r3, #12]
}
 8003ca8:	bf00      	nop
 8003caa:	3714      	adds	r7, #20
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b085      	sub	sp, #20
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	3b10      	subs	r3, #16
 8003cc4:	4a14      	ldr	r2, [pc, #80]	@ (8003d18 <DMA_CalcBaseAndBitshift+0x64>)
 8003cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cca:	091b      	lsrs	r3, r3, #4
 8003ccc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cce:	4a13      	ldr	r2, [pc, #76]	@ (8003d1c <DMA_CalcBaseAndBitshift+0x68>)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2b03      	cmp	r3, #3
 8003ce0:	d909      	bls.n	8003cf6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003cea:	f023 0303 	bic.w	r3, r3, #3
 8003cee:	1d1a      	adds	r2, r3, #4
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	659a      	str	r2, [r3, #88]	@ 0x58
 8003cf4:	e007      	b.n	8003d06 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003cfe:	f023 0303 	bic.w	r3, r3, #3
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	aaaaaaab 	.word	0xaaaaaaab
 8003d1c:	0800c7d0 	.word	0x0800c7d0

08003d20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d11f      	bne.n	8003d7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b03      	cmp	r3, #3
 8003d3e:	d856      	bhi.n	8003dee <DMA_CheckFifoParam+0xce>
 8003d40:	a201      	add	r2, pc, #4	@ (adr r2, 8003d48 <DMA_CheckFifoParam+0x28>)
 8003d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d46:	bf00      	nop
 8003d48:	08003d59 	.word	0x08003d59
 8003d4c:	08003d6b 	.word	0x08003d6b
 8003d50:	08003d59 	.word	0x08003d59
 8003d54:	08003def 	.word	0x08003def
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d046      	beq.n	8003df2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d68:	e043      	b.n	8003df2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003d72:	d140      	bne.n	8003df6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d78:	e03d      	b.n	8003df6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d82:	d121      	bne.n	8003dc8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	2b03      	cmp	r3, #3
 8003d88:	d837      	bhi.n	8003dfa <DMA_CheckFifoParam+0xda>
 8003d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d90 <DMA_CheckFifoParam+0x70>)
 8003d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d90:	08003da1 	.word	0x08003da1
 8003d94:	08003da7 	.word	0x08003da7
 8003d98:	08003da1 	.word	0x08003da1
 8003d9c:	08003db9 	.word	0x08003db9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	73fb      	strb	r3, [r7, #15]
      break;
 8003da4:	e030      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003daa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d025      	beq.n	8003dfe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003db6:	e022      	b.n	8003dfe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003dc0:	d11f      	bne.n	8003e02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dc6:	e01c      	b.n	8003e02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d903      	bls.n	8003dd6 <DMA_CheckFifoParam+0xb6>
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	2b03      	cmp	r3, #3
 8003dd2:	d003      	beq.n	8003ddc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003dd4:	e018      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
      break;
 8003dda:	e015      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00e      	beq.n	8003e06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	73fb      	strb	r3, [r7, #15]
      break;
 8003dec:	e00b      	b.n	8003e06 <DMA_CheckFifoParam+0xe6>
      break;
 8003dee:	bf00      	nop
 8003df0:	e00a      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003df2:	bf00      	nop
 8003df4:	e008      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003df6:	bf00      	nop
 8003df8:	e006      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003dfa:	bf00      	nop
 8003dfc:	e004      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003dfe:	bf00      	nop
 8003e00:	e002      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e02:	bf00      	nop
 8003e04:	e000      	b.n	8003e08 <DMA_CheckFifoParam+0xe8>
      break;
 8003e06:	bf00      	nop
    }
  } 
  
  return status; 
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop

08003e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	@ 0x24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e22:	2300      	movs	r3, #0
 8003e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e2e:	2300      	movs	r3, #0
 8003e30:	61fb      	str	r3, [r7, #28]
 8003e32:	e16b      	b.n	800410c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e34:	2201      	movs	r2, #1
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	697a      	ldr	r2, [r7, #20]
 8003e44:	4013      	ands	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	f040 815a 	bne.w	8004106 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f003 0303 	and.w	r3, r3, #3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d005      	beq.n	8003e6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d130      	bne.n	8003ecc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	2203      	movs	r2, #3
 8003e76:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	4013      	ands	r3, r2
 8003eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	091b      	lsrs	r3, r3, #4
 8003eb6:	f003 0201 	and.w	r2, r3, #1
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f003 0303 	and.w	r3, r3, #3
 8003ed4:	2b03      	cmp	r3, #3
 8003ed6:	d017      	beq.n	8003f08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	2203      	movs	r2, #3
 8003ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee8:	43db      	mvns	r3, r3
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	4013      	ands	r3, r2
 8003eee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	689a      	ldr	r2, [r3, #8]
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	005b      	lsls	r3, r3, #1
 8003ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 0303 	and.w	r3, r3, #3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d123      	bne.n	8003f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	08da      	lsrs	r2, r3, #3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3208      	adds	r2, #8
 8003f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	220f      	movs	r2, #15
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	43db      	mvns	r3, r3
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	4013      	ands	r3, r2
 8003f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	691a      	ldr	r2, [r3, #16]
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	08da      	lsrs	r2, r3, #3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	3208      	adds	r2, #8
 8003f56:	69b9      	ldr	r1, [r7, #24]
 8003f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f62:	69fb      	ldr	r3, [r7, #28]
 8003f64:	005b      	lsls	r3, r3, #1
 8003f66:	2203      	movs	r2, #3
 8003f68:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6c:	43db      	mvns	r3, r3
 8003f6e:	69ba      	ldr	r2, [r7, #24]
 8003f70:	4013      	ands	r3, r2
 8003f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 0203 	and.w	r2, r3, #3
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	005b      	lsls	r3, r3, #1
 8003f80:	fa02 f303 	lsl.w	r3, r2, r3
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 80b4 	beq.w	8004106 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	60fb      	str	r3, [r7, #12]
 8003fa2:	4b60      	ldr	r3, [pc, #384]	@ (8004124 <HAL_GPIO_Init+0x30c>)
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fa6:	4a5f      	ldr	r2, [pc, #380]	@ (8004124 <HAL_GPIO_Init+0x30c>)
 8003fa8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fae:	4b5d      	ldr	r3, [pc, #372]	@ (8004124 <HAL_GPIO_Init+0x30c>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fba:	4a5b      	ldr	r2, [pc, #364]	@ (8004128 <HAL_GPIO_Init+0x310>)
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	089b      	lsrs	r3, r3, #2
 8003fc0:	3302      	adds	r3, #2
 8003fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	220f      	movs	r2, #15
 8003fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd6:	43db      	mvns	r3, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4013      	ands	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a52      	ldr	r2, [pc, #328]	@ (800412c <HAL_GPIO_Init+0x314>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d02b      	beq.n	800403e <HAL_GPIO_Init+0x226>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a51      	ldr	r2, [pc, #324]	@ (8004130 <HAL_GPIO_Init+0x318>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d025      	beq.n	800403a <HAL_GPIO_Init+0x222>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a50      	ldr	r2, [pc, #320]	@ (8004134 <HAL_GPIO_Init+0x31c>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d01f      	beq.n	8004036 <HAL_GPIO_Init+0x21e>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a4f      	ldr	r2, [pc, #316]	@ (8004138 <HAL_GPIO_Init+0x320>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d019      	beq.n	8004032 <HAL_GPIO_Init+0x21a>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a4e      	ldr	r2, [pc, #312]	@ (800413c <HAL_GPIO_Init+0x324>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d013      	beq.n	800402e <HAL_GPIO_Init+0x216>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a4d      	ldr	r2, [pc, #308]	@ (8004140 <HAL_GPIO_Init+0x328>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d00d      	beq.n	800402a <HAL_GPIO_Init+0x212>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a4c      	ldr	r2, [pc, #304]	@ (8004144 <HAL_GPIO_Init+0x32c>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d007      	beq.n	8004026 <HAL_GPIO_Init+0x20e>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a4b      	ldr	r2, [pc, #300]	@ (8004148 <HAL_GPIO_Init+0x330>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d101      	bne.n	8004022 <HAL_GPIO_Init+0x20a>
 800401e:	2307      	movs	r3, #7
 8004020:	e00e      	b.n	8004040 <HAL_GPIO_Init+0x228>
 8004022:	2308      	movs	r3, #8
 8004024:	e00c      	b.n	8004040 <HAL_GPIO_Init+0x228>
 8004026:	2306      	movs	r3, #6
 8004028:	e00a      	b.n	8004040 <HAL_GPIO_Init+0x228>
 800402a:	2305      	movs	r3, #5
 800402c:	e008      	b.n	8004040 <HAL_GPIO_Init+0x228>
 800402e:	2304      	movs	r3, #4
 8004030:	e006      	b.n	8004040 <HAL_GPIO_Init+0x228>
 8004032:	2303      	movs	r3, #3
 8004034:	e004      	b.n	8004040 <HAL_GPIO_Init+0x228>
 8004036:	2302      	movs	r3, #2
 8004038:	e002      	b.n	8004040 <HAL_GPIO_Init+0x228>
 800403a:	2301      	movs	r3, #1
 800403c:	e000      	b.n	8004040 <HAL_GPIO_Init+0x228>
 800403e:	2300      	movs	r3, #0
 8004040:	69fa      	ldr	r2, [r7, #28]
 8004042:	f002 0203 	and.w	r2, r2, #3
 8004046:	0092      	lsls	r2, r2, #2
 8004048:	4093      	lsls	r3, r2
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	4313      	orrs	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004050:	4935      	ldr	r1, [pc, #212]	@ (8004128 <HAL_GPIO_Init+0x310>)
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	089b      	lsrs	r3, r3, #2
 8004056:	3302      	adds	r3, #2
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800405e:	4b3b      	ldr	r3, [pc, #236]	@ (800414c <HAL_GPIO_Init+0x334>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	43db      	mvns	r3, r3
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	4013      	ands	r3, r2
 800406c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004076:	2b00      	cmp	r3, #0
 8004078:	d003      	beq.n	8004082 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800407a:	69ba      	ldr	r2, [r7, #24]
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	4313      	orrs	r3, r2
 8004080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004082:	4a32      	ldr	r2, [pc, #200]	@ (800414c <HAL_GPIO_Init+0x334>)
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004088:	4b30      	ldr	r3, [pc, #192]	@ (800414c <HAL_GPIO_Init+0x334>)
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	43db      	mvns	r3, r3
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	4013      	ands	r3, r2
 8004096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d003      	beq.n	80040ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040ac:	4a27      	ldr	r2, [pc, #156]	@ (800414c <HAL_GPIO_Init+0x334>)
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040b2:	4b26      	ldr	r3, [pc, #152]	@ (800414c <HAL_GPIO_Init+0x334>)
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	43db      	mvns	r3, r3
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	4013      	ands	r3, r2
 80040c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040d6:	4a1d      	ldr	r2, [pc, #116]	@ (800414c <HAL_GPIO_Init+0x334>)
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040dc:	4b1b      	ldr	r3, [pc, #108]	@ (800414c <HAL_GPIO_Init+0x334>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	43db      	mvns	r3, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	4013      	ands	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d003      	beq.n	8004100 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004100:	4a12      	ldr	r2, [pc, #72]	@ (800414c <HAL_GPIO_Init+0x334>)
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004106:	69fb      	ldr	r3, [r7, #28]
 8004108:	3301      	adds	r3, #1
 800410a:	61fb      	str	r3, [r7, #28]
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	2b0f      	cmp	r3, #15
 8004110:	f67f ae90 	bls.w	8003e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004114:	bf00      	nop
 8004116:	bf00      	nop
 8004118:	3724      	adds	r7, #36	@ 0x24
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	40023800 	.word	0x40023800
 8004128:	40013800 	.word	0x40013800
 800412c:	40020000 	.word	0x40020000
 8004130:	40020400 	.word	0x40020400
 8004134:	40020800 	.word	0x40020800
 8004138:	40020c00 	.word	0x40020c00
 800413c:	40021000 	.word	0x40021000
 8004140:	40021400 	.word	0x40021400
 8004144:	40021800 	.word	0x40021800
 8004148:	40021c00 	.word	0x40021c00
 800414c:	40013c00 	.word	0x40013c00

08004150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	807b      	strh	r3, [r7, #2]
 800415c:	4613      	mov	r3, r2
 800415e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004160:	787b      	ldrb	r3, [r7, #1]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004166:	887a      	ldrh	r2, [r7, #2]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800416c:	e003      	b.n	8004176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800416e:	887b      	ldrh	r3, [r7, #2]
 8004170:	041a      	lsls	r2, r3, #16
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	619a      	str	r2, [r3, #24]
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
	...

08004184 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d101      	bne.n	8004196 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e267      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d075      	beq.n	800428e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041a2:	4b88      	ldr	r3, [pc, #544]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 030c 	and.w	r3, r3, #12
 80041aa:	2b04      	cmp	r3, #4
 80041ac:	d00c      	beq.n	80041c8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ae:	4b85      	ldr	r3, [pc, #532]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80041b6:	2b08      	cmp	r3, #8
 80041b8:	d112      	bne.n	80041e0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ba:	4b82      	ldr	r3, [pc, #520]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041c6:	d10b      	bne.n	80041e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041c8:	4b7e      	ldr	r3, [pc, #504]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d05b      	beq.n	800428c <HAL_RCC_OscConfig+0x108>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d157      	bne.n	800428c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e242      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041e8:	d106      	bne.n	80041f8 <HAL_RCC_OscConfig+0x74>
 80041ea:	4b76      	ldr	r3, [pc, #472]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a75      	ldr	r2, [pc, #468]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80041f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	e01d      	b.n	8004234 <HAL_RCC_OscConfig+0xb0>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004200:	d10c      	bne.n	800421c <HAL_RCC_OscConfig+0x98>
 8004202:	4b70      	ldr	r3, [pc, #448]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a6f      	ldr	r2, [pc, #444]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004208:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800420c:	6013      	str	r3, [r2, #0]
 800420e:	4b6d      	ldr	r3, [pc, #436]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a6c      	ldr	r2, [pc, #432]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004214:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004218:	6013      	str	r3, [r2, #0]
 800421a:	e00b      	b.n	8004234 <HAL_RCC_OscConfig+0xb0>
 800421c:	4b69      	ldr	r3, [pc, #420]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a68      	ldr	r2, [pc, #416]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004222:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004226:	6013      	str	r3, [r2, #0]
 8004228:	4b66      	ldr	r3, [pc, #408]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a65      	ldr	r2, [pc, #404]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 800422e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004232:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d013      	beq.n	8004264 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800423c:	f7fe fecc 	bl	8002fd8 <HAL_GetTick>
 8004240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004242:	e008      	b.n	8004256 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004244:	f7fe fec8 	bl	8002fd8 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b64      	cmp	r3, #100	@ 0x64
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e207      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004256:	4b5b      	ldr	r3, [pc, #364]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800425e:	2b00      	cmp	r3, #0
 8004260:	d0f0      	beq.n	8004244 <HAL_RCC_OscConfig+0xc0>
 8004262:	e014      	b.n	800428e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004264:	f7fe feb8 	bl	8002fd8 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800426c:	f7fe feb4 	bl	8002fd8 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b64      	cmp	r3, #100	@ 0x64
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e1f3      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800427e:	4b51      	ldr	r3, [pc, #324]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f0      	bne.n	800426c <HAL_RCC_OscConfig+0xe8>
 800428a:	e000      	b.n	800428e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800428c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d063      	beq.n	8004362 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800429a:	4b4a      	ldr	r3, [pc, #296]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 030c 	and.w	r3, r3, #12
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00b      	beq.n	80042be <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042a6:	4b47      	ldr	r3, [pc, #284]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d11c      	bne.n	80042ec <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80042b2:	4b44      	ldr	r3, [pc, #272]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d116      	bne.n	80042ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042be:	4b41      	ldr	r3, [pc, #260]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d005      	beq.n	80042d6 <HAL_RCC_OscConfig+0x152>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d001      	beq.n	80042d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e1c7      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d6:	4b3b      	ldr	r3, [pc, #236]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	4937      	ldr	r1, [pc, #220]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ea:	e03a      	b.n	8004362 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d020      	beq.n	8004336 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042f4:	4b34      	ldr	r3, [pc, #208]	@ (80043c8 <HAL_RCC_OscConfig+0x244>)
 80042f6:	2201      	movs	r2, #1
 80042f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042fa:	f7fe fe6d 	bl	8002fd8 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004302:	f7fe fe69 	bl	8002fd8 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b02      	cmp	r3, #2
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e1a8      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004314:	4b2b      	ldr	r3, [pc, #172]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0f0      	beq.n	8004302 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004320:	4b28      	ldr	r3, [pc, #160]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	4925      	ldr	r1, [pc, #148]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004330:	4313      	orrs	r3, r2
 8004332:	600b      	str	r3, [r1, #0]
 8004334:	e015      	b.n	8004362 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004336:	4b24      	ldr	r3, [pc, #144]	@ (80043c8 <HAL_RCC_OscConfig+0x244>)
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800433c:	f7fe fe4c 	bl	8002fd8 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004344:	f7fe fe48 	bl	8002fd8 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e187      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004356:	4b1b      	ldr	r3, [pc, #108]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1f0      	bne.n	8004344 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0308 	and.w	r3, r3, #8
 800436a:	2b00      	cmp	r3, #0
 800436c:	d036      	beq.n	80043dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d016      	beq.n	80043a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004376:	4b15      	ldr	r3, [pc, #84]	@ (80043cc <HAL_RCC_OscConfig+0x248>)
 8004378:	2201      	movs	r2, #1
 800437a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800437c:	f7fe fe2c 	bl	8002fd8 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004384:	f7fe fe28 	bl	8002fd8 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e167      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004396:	4b0b      	ldr	r3, [pc, #44]	@ (80043c4 <HAL_RCC_OscConfig+0x240>)
 8004398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0f0      	beq.n	8004384 <HAL_RCC_OscConfig+0x200>
 80043a2:	e01b      	b.n	80043dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043a4:	4b09      	ldr	r3, [pc, #36]	@ (80043cc <HAL_RCC_OscConfig+0x248>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043aa:	f7fe fe15 	bl	8002fd8 <HAL_GetTick>
 80043ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043b0:	e00e      	b.n	80043d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043b2:	f7fe fe11 	bl	8002fd8 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d907      	bls.n	80043d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e150      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
 80043c4:	40023800 	.word	0x40023800
 80043c8:	42470000 	.word	0x42470000
 80043cc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043d0:	4b88      	ldr	r3, [pc, #544]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80043d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d1ea      	bne.n	80043b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 8097 	beq.w	8004518 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ea:	2300      	movs	r3, #0
 80043ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ee:	4b81      	ldr	r3, [pc, #516]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d10f      	bne.n	800441a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043fa:	2300      	movs	r3, #0
 80043fc:	60bb      	str	r3, [r7, #8]
 80043fe:	4b7d      	ldr	r3, [pc, #500]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004402:	4a7c      	ldr	r2, [pc, #496]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004408:	6413      	str	r3, [r2, #64]	@ 0x40
 800440a:	4b7a      	ldr	r3, [pc, #488]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004412:	60bb      	str	r3, [r7, #8]
 8004414:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004416:	2301      	movs	r3, #1
 8004418:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441a:	4b77      	ldr	r3, [pc, #476]	@ (80045f8 <HAL_RCC_OscConfig+0x474>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004422:	2b00      	cmp	r3, #0
 8004424:	d118      	bne.n	8004458 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004426:	4b74      	ldr	r3, [pc, #464]	@ (80045f8 <HAL_RCC_OscConfig+0x474>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a73      	ldr	r2, [pc, #460]	@ (80045f8 <HAL_RCC_OscConfig+0x474>)
 800442c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004432:	f7fe fdd1 	bl	8002fd8 <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800443a:	f7fe fdcd 	bl	8002fd8 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e10c      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800444c:	4b6a      	ldr	r3, [pc, #424]	@ (80045f8 <HAL_RCC_OscConfig+0x474>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0f0      	beq.n	800443a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d106      	bne.n	800446e <HAL_RCC_OscConfig+0x2ea>
 8004460:	4b64      	ldr	r3, [pc, #400]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004464:	4a63      	ldr	r2, [pc, #396]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004466:	f043 0301 	orr.w	r3, r3, #1
 800446a:	6713      	str	r3, [r2, #112]	@ 0x70
 800446c:	e01c      	b.n	80044a8 <HAL_RCC_OscConfig+0x324>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	2b05      	cmp	r3, #5
 8004474:	d10c      	bne.n	8004490 <HAL_RCC_OscConfig+0x30c>
 8004476:	4b5f      	ldr	r3, [pc, #380]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447a:	4a5e      	ldr	r2, [pc, #376]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 800447c:	f043 0304 	orr.w	r3, r3, #4
 8004480:	6713      	str	r3, [r2, #112]	@ 0x70
 8004482:	4b5c      	ldr	r3, [pc, #368]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004484:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004486:	4a5b      	ldr	r2, [pc, #364]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004488:	f043 0301 	orr.w	r3, r3, #1
 800448c:	6713      	str	r3, [r2, #112]	@ 0x70
 800448e:	e00b      	b.n	80044a8 <HAL_RCC_OscConfig+0x324>
 8004490:	4b58      	ldr	r3, [pc, #352]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004494:	4a57      	ldr	r2, [pc, #348]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004496:	f023 0301 	bic.w	r3, r3, #1
 800449a:	6713      	str	r3, [r2, #112]	@ 0x70
 800449c:	4b55      	ldr	r3, [pc, #340]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 800449e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a0:	4a54      	ldr	r2, [pc, #336]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80044a2:	f023 0304 	bic.w	r3, r3, #4
 80044a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d015      	beq.n	80044dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b0:	f7fe fd92 	bl	8002fd8 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b6:	e00a      	b.n	80044ce <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044b8:	f7fe fd8e 	bl	8002fd8 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e0cb      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ce:	4b49      	ldr	r3, [pc, #292]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80044d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d0ee      	beq.n	80044b8 <HAL_RCC_OscConfig+0x334>
 80044da:	e014      	b.n	8004506 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044dc:	f7fe fd7c 	bl	8002fd8 <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044e2:	e00a      	b.n	80044fa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044e4:	f7fe fd78 	bl	8002fd8 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d901      	bls.n	80044fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e0b5      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044fa:	4b3e      	ldr	r3, [pc, #248]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80044fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044fe:	f003 0302 	and.w	r3, r3, #2
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1ee      	bne.n	80044e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004506:	7dfb      	ldrb	r3, [r7, #23]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d105      	bne.n	8004518 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800450c:	4b39      	ldr	r3, [pc, #228]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 800450e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004510:	4a38      	ldr	r2, [pc, #224]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004512:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004516:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	2b00      	cmp	r3, #0
 800451e:	f000 80a1 	beq.w	8004664 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004522:	4b34      	ldr	r3, [pc, #208]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 030c 	and.w	r3, r3, #12
 800452a:	2b08      	cmp	r3, #8
 800452c:	d05c      	beq.n	80045e8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	2b02      	cmp	r3, #2
 8004534:	d141      	bne.n	80045ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004536:	4b31      	ldr	r3, [pc, #196]	@ (80045fc <HAL_RCC_OscConfig+0x478>)
 8004538:	2200      	movs	r2, #0
 800453a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800453c:	f7fe fd4c 	bl	8002fd8 <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004542:	e008      	b.n	8004556 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004544:	f7fe fd48 	bl	8002fd8 <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	2b02      	cmp	r3, #2
 8004550:	d901      	bls.n	8004556 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e087      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004556:	4b27      	ldr	r3, [pc, #156]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1f0      	bne.n	8004544 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	69da      	ldr	r2, [r3, #28]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004570:	019b      	lsls	r3, r3, #6
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004578:	085b      	lsrs	r3, r3, #1
 800457a:	3b01      	subs	r3, #1
 800457c:	041b      	lsls	r3, r3, #16
 800457e:	431a      	orrs	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004584:	061b      	lsls	r3, r3, #24
 8004586:	491b      	ldr	r1, [pc, #108]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 8004588:	4313      	orrs	r3, r2
 800458a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800458c:	4b1b      	ldr	r3, [pc, #108]	@ (80045fc <HAL_RCC_OscConfig+0x478>)
 800458e:	2201      	movs	r2, #1
 8004590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004592:	f7fe fd21 	bl	8002fd8 <HAL_GetTick>
 8004596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004598:	e008      	b.n	80045ac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800459a:	f7fe fd1d 	bl	8002fd8 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d901      	bls.n	80045ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e05c      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ac:	4b11      	ldr	r3, [pc, #68]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d0f0      	beq.n	800459a <HAL_RCC_OscConfig+0x416>
 80045b8:	e054      	b.n	8004664 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ba:	4b10      	ldr	r3, [pc, #64]	@ (80045fc <HAL_RCC_OscConfig+0x478>)
 80045bc:	2200      	movs	r2, #0
 80045be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c0:	f7fe fd0a 	bl	8002fd8 <HAL_GetTick>
 80045c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045c6:	e008      	b.n	80045da <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045c8:	f7fe fd06 	bl	8002fd8 <HAL_GetTick>
 80045cc:	4602      	mov	r2, r0
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d901      	bls.n	80045da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e045      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045da:	4b06      	ldr	r3, [pc, #24]	@ (80045f4 <HAL_RCC_OscConfig+0x470>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1f0      	bne.n	80045c8 <HAL_RCC_OscConfig+0x444>
 80045e6:	e03d      	b.n	8004664 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d107      	bne.n	8004600 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e038      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
 80045f4:	40023800 	.word	0x40023800
 80045f8:	40007000 	.word	0x40007000
 80045fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004600:	4b1b      	ldr	r3, [pc, #108]	@ (8004670 <HAL_RCC_OscConfig+0x4ec>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d028      	beq.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004618:	429a      	cmp	r2, r3
 800461a:	d121      	bne.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004626:	429a      	cmp	r2, r3
 8004628:	d11a      	bne.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800462a:	68fa      	ldr	r2, [r7, #12]
 800462c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004630:	4013      	ands	r3, r2
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004636:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004638:	4293      	cmp	r3, r2
 800463a:	d111      	bne.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004646:	085b      	lsrs	r3, r3, #1
 8004648:	3b01      	subs	r3, #1
 800464a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800464c:	429a      	cmp	r2, r3
 800464e:	d107      	bne.n	8004660 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800465c:	429a      	cmp	r2, r3
 800465e:	d001      	beq.n	8004664 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e000      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	40023800 	.word	0x40023800

08004674 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d101      	bne.n	8004688 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e0cc      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004688:	4b68      	ldr	r3, [pc, #416]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0307 	and.w	r3, r3, #7
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	429a      	cmp	r2, r3
 8004694:	d90c      	bls.n	80046b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004696:	4b65      	ldr	r3, [pc, #404]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	b2d2      	uxtb	r2, r2
 800469c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800469e:	4b63      	ldr	r3, [pc, #396]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0307 	and.w	r3, r3, #7
 80046a6:	683a      	ldr	r2, [r7, #0]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d001      	beq.n	80046b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e0b8      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d020      	beq.n	80046fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0304 	and.w	r3, r3, #4
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046c8:	4b59      	ldr	r3, [pc, #356]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	4a58      	ldr	r2, [pc, #352]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0308 	and.w	r3, r3, #8
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d005      	beq.n	80046ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046e0:	4b53      	ldr	r3, [pc, #332]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	4a52      	ldr	r2, [pc, #328]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046ec:	4b50      	ldr	r3, [pc, #320]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	494d      	ldr	r1, [pc, #308]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d044      	beq.n	8004794 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d107      	bne.n	8004722 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004712:	4b47      	ldr	r3, [pc, #284]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d119      	bne.n	8004752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e07f      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	2b02      	cmp	r3, #2
 8004728:	d003      	beq.n	8004732 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800472e:	2b03      	cmp	r3, #3
 8004730:	d107      	bne.n	8004742 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004732:	4b3f      	ldr	r3, [pc, #252]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d109      	bne.n	8004752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e06f      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004742:	4b3b      	ldr	r3, [pc, #236]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d101      	bne.n	8004752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e067      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004752:	4b37      	ldr	r3, [pc, #220]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f023 0203 	bic.w	r2, r3, #3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	4934      	ldr	r1, [pc, #208]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004760:	4313      	orrs	r3, r2
 8004762:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004764:	f7fe fc38 	bl	8002fd8 <HAL_GetTick>
 8004768:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800476a:	e00a      	b.n	8004782 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800476c:	f7fe fc34 	bl	8002fd8 <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800477a:	4293      	cmp	r3, r2
 800477c:	d901      	bls.n	8004782 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800477e:	2303      	movs	r3, #3
 8004780:	e04f      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004782:	4b2b      	ldr	r3, [pc, #172]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 020c 	and.w	r2, r3, #12
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	429a      	cmp	r2, r3
 8004792:	d1eb      	bne.n	800476c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004794:	4b25      	ldr	r3, [pc, #148]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0307 	and.w	r3, r3, #7
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d20c      	bcs.n	80047bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047a2:	4b22      	ldr	r3, [pc, #136]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	b2d2      	uxtb	r2, r2
 80047a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047aa:	4b20      	ldr	r3, [pc, #128]	@ (800482c <HAL_RCC_ClockConfig+0x1b8>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e032      	b.n	8004822 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0304 	and.w	r3, r3, #4
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d008      	beq.n	80047da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047c8:	4b19      	ldr	r3, [pc, #100]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	4916      	ldr	r1, [pc, #88]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0308 	and.w	r3, r3, #8
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d009      	beq.n	80047fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047e6:	4b12      	ldr	r3, [pc, #72]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	490e      	ldr	r1, [pc, #56]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047fa:	f000 f821 	bl	8004840 <HAL_RCC_GetSysClockFreq>
 80047fe:	4602      	mov	r2, r0
 8004800:	4b0b      	ldr	r3, [pc, #44]	@ (8004830 <HAL_RCC_ClockConfig+0x1bc>)
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	091b      	lsrs	r3, r3, #4
 8004806:	f003 030f 	and.w	r3, r3, #15
 800480a:	490a      	ldr	r1, [pc, #40]	@ (8004834 <HAL_RCC_ClockConfig+0x1c0>)
 800480c:	5ccb      	ldrb	r3, [r1, r3]
 800480e:	fa22 f303 	lsr.w	r3, r2, r3
 8004812:	4a09      	ldr	r2, [pc, #36]	@ (8004838 <HAL_RCC_ClockConfig+0x1c4>)
 8004814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004816:	4b09      	ldr	r3, [pc, #36]	@ (800483c <HAL_RCC_ClockConfig+0x1c8>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4618      	mov	r0, r3
 800481c:	f7fe fb98 	bl	8002f50 <HAL_InitTick>

  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40023c00 	.word	0x40023c00
 8004830:	40023800 	.word	0x40023800
 8004834:	0800c7b8 	.word	0x0800c7b8
 8004838:	2000000c 	.word	0x2000000c
 800483c:	20000010 	.word	0x20000010

08004840 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004844:	b094      	sub	sp, #80	@ 0x50
 8004846:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004848:	2300      	movs	r3, #0
 800484a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004858:	4b79      	ldr	r3, [pc, #484]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f003 030c 	and.w	r3, r3, #12
 8004860:	2b08      	cmp	r3, #8
 8004862:	d00d      	beq.n	8004880 <HAL_RCC_GetSysClockFreq+0x40>
 8004864:	2b08      	cmp	r3, #8
 8004866:	f200 80e1 	bhi.w	8004a2c <HAL_RCC_GetSysClockFreq+0x1ec>
 800486a:	2b00      	cmp	r3, #0
 800486c:	d002      	beq.n	8004874 <HAL_RCC_GetSysClockFreq+0x34>
 800486e:	2b04      	cmp	r3, #4
 8004870:	d003      	beq.n	800487a <HAL_RCC_GetSysClockFreq+0x3a>
 8004872:	e0db      	b.n	8004a2c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004874:	4b73      	ldr	r3, [pc, #460]	@ (8004a44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004876:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004878:	e0db      	b.n	8004a32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800487a:	4b73      	ldr	r3, [pc, #460]	@ (8004a48 <HAL_RCC_GetSysClockFreq+0x208>)
 800487c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800487e:	e0d8      	b.n	8004a32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004880:	4b6f      	ldr	r3, [pc, #444]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004888:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800488a:	4b6d      	ldr	r3, [pc, #436]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d063      	beq.n	800495e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004896:	4b6a      	ldr	r3, [pc, #424]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	099b      	lsrs	r3, r3, #6
 800489c:	2200      	movs	r2, #0
 800489e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80048a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80048aa:	2300      	movs	r3, #0
 80048ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80048ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80048b2:	4622      	mov	r2, r4
 80048b4:	462b      	mov	r3, r5
 80048b6:	f04f 0000 	mov.w	r0, #0
 80048ba:	f04f 0100 	mov.w	r1, #0
 80048be:	0159      	lsls	r1, r3, #5
 80048c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048c4:	0150      	lsls	r0, r2, #5
 80048c6:	4602      	mov	r2, r0
 80048c8:	460b      	mov	r3, r1
 80048ca:	4621      	mov	r1, r4
 80048cc:	1a51      	subs	r1, r2, r1
 80048ce:	6139      	str	r1, [r7, #16]
 80048d0:	4629      	mov	r1, r5
 80048d2:	eb63 0301 	sbc.w	r3, r3, r1
 80048d6:	617b      	str	r3, [r7, #20]
 80048d8:	f04f 0200 	mov.w	r2, #0
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048e4:	4659      	mov	r1, fp
 80048e6:	018b      	lsls	r3, r1, #6
 80048e8:	4651      	mov	r1, sl
 80048ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048ee:	4651      	mov	r1, sl
 80048f0:	018a      	lsls	r2, r1, #6
 80048f2:	4651      	mov	r1, sl
 80048f4:	ebb2 0801 	subs.w	r8, r2, r1
 80048f8:	4659      	mov	r1, fp
 80048fa:	eb63 0901 	sbc.w	r9, r3, r1
 80048fe:	f04f 0200 	mov.w	r2, #0
 8004902:	f04f 0300 	mov.w	r3, #0
 8004906:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800490a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800490e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004912:	4690      	mov	r8, r2
 8004914:	4699      	mov	r9, r3
 8004916:	4623      	mov	r3, r4
 8004918:	eb18 0303 	adds.w	r3, r8, r3
 800491c:	60bb      	str	r3, [r7, #8]
 800491e:	462b      	mov	r3, r5
 8004920:	eb49 0303 	adc.w	r3, r9, r3
 8004924:	60fb      	str	r3, [r7, #12]
 8004926:	f04f 0200 	mov.w	r2, #0
 800492a:	f04f 0300 	mov.w	r3, #0
 800492e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004932:	4629      	mov	r1, r5
 8004934:	024b      	lsls	r3, r1, #9
 8004936:	4621      	mov	r1, r4
 8004938:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800493c:	4621      	mov	r1, r4
 800493e:	024a      	lsls	r2, r1, #9
 8004940:	4610      	mov	r0, r2
 8004942:	4619      	mov	r1, r3
 8004944:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004946:	2200      	movs	r2, #0
 8004948:	62bb      	str	r3, [r7, #40]	@ 0x28
 800494a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800494c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004950:	f7fb fc3a 	bl	80001c8 <__aeabi_uldivmod>
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	4613      	mov	r3, r2
 800495a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800495c:	e058      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800495e:	4b38      	ldr	r3, [pc, #224]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	099b      	lsrs	r3, r3, #6
 8004964:	2200      	movs	r2, #0
 8004966:	4618      	mov	r0, r3
 8004968:	4611      	mov	r1, r2
 800496a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800496e:	623b      	str	r3, [r7, #32]
 8004970:	2300      	movs	r3, #0
 8004972:	627b      	str	r3, [r7, #36]	@ 0x24
 8004974:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004978:	4642      	mov	r2, r8
 800497a:	464b      	mov	r3, r9
 800497c:	f04f 0000 	mov.w	r0, #0
 8004980:	f04f 0100 	mov.w	r1, #0
 8004984:	0159      	lsls	r1, r3, #5
 8004986:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800498a:	0150      	lsls	r0, r2, #5
 800498c:	4602      	mov	r2, r0
 800498e:	460b      	mov	r3, r1
 8004990:	4641      	mov	r1, r8
 8004992:	ebb2 0a01 	subs.w	sl, r2, r1
 8004996:	4649      	mov	r1, r9
 8004998:	eb63 0b01 	sbc.w	fp, r3, r1
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	f04f 0300 	mov.w	r3, #0
 80049a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80049a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80049ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80049b0:	ebb2 040a 	subs.w	r4, r2, sl
 80049b4:	eb63 050b 	sbc.w	r5, r3, fp
 80049b8:	f04f 0200 	mov.w	r2, #0
 80049bc:	f04f 0300 	mov.w	r3, #0
 80049c0:	00eb      	lsls	r3, r5, #3
 80049c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049c6:	00e2      	lsls	r2, r4, #3
 80049c8:	4614      	mov	r4, r2
 80049ca:	461d      	mov	r5, r3
 80049cc:	4643      	mov	r3, r8
 80049ce:	18e3      	adds	r3, r4, r3
 80049d0:	603b      	str	r3, [r7, #0]
 80049d2:	464b      	mov	r3, r9
 80049d4:	eb45 0303 	adc.w	r3, r5, r3
 80049d8:	607b      	str	r3, [r7, #4]
 80049da:	f04f 0200 	mov.w	r2, #0
 80049de:	f04f 0300 	mov.w	r3, #0
 80049e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049e6:	4629      	mov	r1, r5
 80049e8:	028b      	lsls	r3, r1, #10
 80049ea:	4621      	mov	r1, r4
 80049ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049f0:	4621      	mov	r1, r4
 80049f2:	028a      	lsls	r2, r1, #10
 80049f4:	4610      	mov	r0, r2
 80049f6:	4619      	mov	r1, r3
 80049f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049fa:	2200      	movs	r2, #0
 80049fc:	61bb      	str	r3, [r7, #24]
 80049fe:	61fa      	str	r2, [r7, #28]
 8004a00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a04:	f7fb fbe0 	bl	80001c8 <__aeabi_uldivmod>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a10:	4b0b      	ldr	r3, [pc, #44]	@ (8004a40 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	0c1b      	lsrs	r3, r3, #16
 8004a16:	f003 0303 	and.w	r3, r3, #3
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a2a:	e002      	b.n	8004a32 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a2c:	4b05      	ldr	r3, [pc, #20]	@ (8004a44 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3750      	adds	r7, #80	@ 0x50
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a3e:	bf00      	nop
 8004a40:	40023800 	.word	0x40023800
 8004a44:	00f42400 	.word	0x00f42400
 8004a48:	007a1200 	.word	0x007a1200

08004a4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a50:	4b03      	ldr	r3, [pc, #12]	@ (8004a60 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a52:	681b      	ldr	r3, [r3, #0]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop
 8004a60:	2000000c 	.word	0x2000000c

08004a64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a68:	f7ff fff0 	bl	8004a4c <HAL_RCC_GetHCLKFreq>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	4b05      	ldr	r3, [pc, #20]	@ (8004a84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	0a9b      	lsrs	r3, r3, #10
 8004a74:	f003 0307 	and.w	r3, r3, #7
 8004a78:	4903      	ldr	r1, [pc, #12]	@ (8004a88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a7a:	5ccb      	ldrb	r3, [r1, r3]
 8004a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	40023800 	.word	0x40023800
 8004a88:	0800c7c8 	.word	0x0800c7c8

08004a8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a90:	f7ff ffdc 	bl	8004a4c <HAL_RCC_GetHCLKFreq>
 8004a94:	4602      	mov	r2, r0
 8004a96:	4b05      	ldr	r3, [pc, #20]	@ (8004aac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	0b5b      	lsrs	r3, r3, #13
 8004a9c:	f003 0307 	and.w	r3, r3, #7
 8004aa0:	4903      	ldr	r1, [pc, #12]	@ (8004ab0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aa2:	5ccb      	ldrb	r3, [r1, r3]
 8004aa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	40023800 	.word	0x40023800
 8004ab0:	0800c7c8 	.word	0x0800c7c8

08004ab4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e022      	b.n	8004b0c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d105      	bne.n	8004ade <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f7fd ffb7 	bl	8002a4c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2203      	movs	r2, #3
 8004ae2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 f814 	bl	8004b14 <HAL_SD_InitCard>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e00a      	b.n	8004b0c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004b14:	b5b0      	push	{r4, r5, r7, lr}
 8004b16:	b08e      	sub	sp, #56	@ 0x38
 8004b18:	af04      	add	r7, sp, #16
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004b20:	2300      	movs	r3, #0
 8004b22:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004b24:	2300      	movs	r3, #0
 8004b26:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004b30:	2376      	movs	r3, #118	@ 0x76
 8004b32:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681d      	ldr	r5, [r3, #0]
 8004b38:	466c      	mov	r4, sp
 8004b3a:	f107 0314 	add.w	r3, r7, #20
 8004b3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004b42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004b46:	f107 0308 	add.w	r3, r7, #8
 8004b4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	f003 fb59 	bl	8008204 <SDIO_Init>
 8004b52:	4603      	mov	r3, r0
 8004b54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8004b58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e04f      	b.n	8004c04 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004b64:	4b29      	ldr	r3, [pc, #164]	@ (8004c0c <HAL_SD_InitCard+0xf8>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f003 fb91 	bl	8008296 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004b74:	4b25      	ldr	r3, [pc, #148]	@ (8004c0c <HAL_SD_InitCard+0xf8>)
 8004b76:	2201      	movs	r2, #1
 8004b78:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8004b7a:	2002      	movs	r0, #2
 8004b7c:	f7fe fa38 	bl	8002ff0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 fe79 	bl	8005878 <SD_PowerON>
 8004b86:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004b88:	6a3b      	ldr	r3, [r7, #32]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00b      	beq.n	8004ba6 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	431a      	orrs	r2, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e02e      	b.n	8004c04 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 fd98 	bl	80056dc <SD_InitCard>
 8004bac:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004bae:	6a3b      	ldr	r3, [r7, #32]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00b      	beq.n	8004bcc <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bc0:	6a3b      	ldr	r3, [r7, #32]
 8004bc2:	431a      	orrs	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e01b      	b.n	8004c04 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f003 fbf0 	bl	80083ba <SDMMC_CmdBlockLength>
 8004bda:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00f      	beq.n	8004c02 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a0a      	ldr	r2, [pc, #40]	@ (8004c10 <HAL_SD_InitCard+0xfc>)
 8004be8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bee:	6a3b      	ldr	r3, [r7, #32]
 8004bf0:	431a      	orrs	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e000      	b.n	8004c04 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3728      	adds	r7, #40	@ 0x28
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bdb0      	pop	{r4, r5, r7, pc}
 8004c0c:	422580a0 	.word	0x422580a0
 8004c10:	004005ff 	.word	0x004005ff

08004c14 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b092      	sub	sp, #72	@ 0x48
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
 8004c20:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004c22:	f7fe f9d9 	bl	8002fd8 <HAL_GetTick>
 8004c26:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d107      	bne.n	8004c46 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e1c5      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	f040 81b8 	bne.w	8004fc4 <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2200      	movs	r2, #0
 8004c58:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004c5a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	441a      	add	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d907      	bls.n	8004c78 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c6c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e1ac      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2203      	movs	r2, #3
 8004c7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2200      	movs	r2, #0
 8004c86:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d002      	beq.n	8004c96 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8004c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c92:	025b      	lsls	r3, r3, #9
 8004c94:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004c96:	f04f 33ff 	mov.w	r3, #4294967295
 8004c9a:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	025b      	lsls	r3, r3, #9
 8004ca0:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004ca2:	2390      	movs	r3, #144	@ 0x90
 8004ca4:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004ca6:	2302      	movs	r3, #2
 8004ca8:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004caa:	2300      	movs	r3, #0
 8004cac:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f107 0214 	add.w	r2, r7, #20
 8004cba:	4611      	mov	r1, r2
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f003 fb50 	bl	8008362 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d90a      	bls.n	8004cde <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f003 fbb4 	bl	8008442 <SDMMC_CmdReadMultiBlock>
 8004cda:	6478      	str	r0, [r7, #68]	@ 0x44
 8004cdc:	e009      	b.n	8004cf2 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004cea:	4618      	mov	r0, r3
 8004cec:	f003 fb87 	bl	80083fe <SDMMC_CmdReadSingleBlock>
 8004cf0:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004cf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d012      	beq.n	8004d1e <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a7e      	ldr	r2, [pc, #504]	@ (8004ef8 <HAL_SD_ReadBlocks+0x2e4>)
 8004cfe:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d06:	431a      	orrs	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e159      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8004d22:	e061      	b.n	8004de8 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d03c      	beq.n	8004dac <HAL_SD_ReadBlocks+0x198>
 8004d32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d039      	beq.n	8004dac <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8004d38:	2300      	movs	r3, #0
 8004d3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d3c:	e033      	b.n	8004da6 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f003 fa89 	bl	800825a <SDIO_ReadFIFO>
 8004d48:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8004d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d4c:	b2da      	uxtb	r2, r3
 8004d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d50:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d54:	3301      	adds	r3, #1
 8004d56:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d60:	0a1b      	lsrs	r3, r3, #8
 8004d62:	b2da      	uxtb	r2, r3
 8004d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d66:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d70:	3b01      	subs	r3, #1
 8004d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d76:	0c1b      	lsrs	r3, r3, #16
 8004d78:	b2da      	uxtb	r2, r3
 8004d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d7c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d80:	3301      	adds	r3, #1
 8004d82:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004d84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d86:	3b01      	subs	r3, #1
 8004d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d8c:	0e1b      	lsrs	r3, r3, #24
 8004d8e:	b2da      	uxtb	r2, r3
 8004d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d92:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d96:	3301      	adds	r3, #1
 8004d98:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8004da0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004da2:	3301      	adds	r3, #1
 8004da4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004da6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004da8:	2b07      	cmp	r3, #7
 8004daa:	d9c8      	bls.n	8004d3e <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004dac:	f7fe f914 	bl	8002fd8 <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d902      	bls.n	8004dc2 <HAL_SD_ReadBlocks+0x1ae>
 8004dbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d112      	bne.n	8004de8 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a4c      	ldr	r2, [pc, #304]	@ (8004ef8 <HAL_SD_ReadBlocks+0x2e4>)
 8004dc8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e0f4      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004dee:	f240 332a 	movw	r3, #810	@ 0x32a
 8004df2:	4013      	ands	r3, r2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d095      	beq.n	8004d24 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d022      	beq.n	8004e4c <HAL_SD_ReadBlocks+0x238>
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d91f      	bls.n	8004e4c <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e10:	2b03      	cmp	r3, #3
 8004e12:	d01b      	beq.n	8004e4c <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f003 fb79 	bl	8008510 <SDMMC_CmdStopTransfer>
 8004e1e:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004e20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d012      	beq.n	8004e4c <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a33      	ldr	r2, [pc, #204]	@ (8004ef8 <HAL_SD_ReadBlocks+0x2e4>)
 8004e2c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e34:	431a      	orrs	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e0c2      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e52:	f003 0308 	and.w	r3, r3, #8
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d106      	bne.n	8004e68 <HAL_SD_ReadBlocks+0x254>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d012      	beq.n	8004e8e <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a22      	ldr	r2, [pc, #136]	@ (8004ef8 <HAL_SD_ReadBlocks+0x2e4>)
 8004e6e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e74:	f043 0208 	orr.w	r2, r3, #8
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e0a1      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e94:	f003 0302 	and.w	r3, r3, #2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d012      	beq.n	8004ec2 <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a15      	ldr	r2, [pc, #84]	@ (8004ef8 <HAL_SD_ReadBlocks+0x2e4>)
 8004ea2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea8:	f043 0202 	orr.w	r2, r3, #2
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e087      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec8:	f003 0320 	and.w	r3, r3, #32
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d064      	beq.n	8004f9a <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a08      	ldr	r2, [pc, #32]	@ (8004ef8 <HAL_SD_ReadBlocks+0x2e4>)
 8004ed6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004edc:	f043 0220 	orr.w	r2, r3, #32
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e06d      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
 8004ef6:	bf00      	nop
 8004ef8:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f003 f9aa 	bl	800825a <SDIO_ReadFIFO>
 8004f06:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8004f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f0a:	b2da      	uxtb	r2, r3
 8004f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f0e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f12:	3301      	adds	r3, #1
 8004f14:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8004f16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f1e:	0a1b      	lsrs	r3, r3, #8
 8004f20:	b2da      	uxtb	r2, r3
 8004f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f24:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f28:	3301      	adds	r3, #1
 8004f2a:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8004f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f34:	0c1b      	lsrs	r3, r3, #16
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f3a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f3e:	3301      	adds	r3, #1
 8004f40:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8004f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f44:	3b01      	subs	r3, #1
 8004f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f4a:	0e1b      	lsrs	r3, r3, #24
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f50:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f54:	3301      	adds	r3, #1
 8004f56:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8004f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004f5e:	f7fe f83b 	bl	8002fd8 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d902      	bls.n	8004f74 <HAL_SD_ReadBlocks+0x360>
 8004f6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d112      	bne.n	8004f9a <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a18      	ldr	r2, [pc, #96]	@ (8004fdc <HAL_SD_ReadBlocks+0x3c8>)
 8004f7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f80:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e01b      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d002      	beq.n	8004fae <HAL_SD_ReadBlocks+0x39a>
 8004fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1a6      	bne.n	8004efc <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004fb6:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	e006      	b.n	8004fd2 <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
  }
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3748      	adds	r7, #72	@ 0x48
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	004005ff 	.word	0x004005ff

08004fe0 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b092      	sub	sp, #72	@ 0x48
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
 8004fec:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004fee:	f7fd fff3 	bl	8002fd8 <HAL_GetTick>
 8004ff2:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d107      	bne.n	8005012 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005006:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e16d      	b.n	80052ee <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005018:	b2db      	uxtb	r3, r3
 800501a:	2b01      	cmp	r3, #1
 800501c:	f040 8160 	bne.w	80052e0 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2200      	movs	r2, #0
 8005024:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005026:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	441a      	add	r2, r3
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005030:	429a      	cmp	r2, r3
 8005032:	d907      	bls.n	8005044 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005038:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e154      	b.n	80052ee <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2203      	movs	r2, #3
 8005048:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2200      	movs	r2, #0
 8005052:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005058:	2b01      	cmp	r3, #1
 800505a:	d002      	beq.n	8005062 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800505c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505e:	025b      	lsls	r3, r3, #9
 8005060:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005062:	f04f 33ff 	mov.w	r3, #4294967295
 8005066:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	025b      	lsls	r3, r3, #9
 800506c:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800506e:	2390      	movs	r3, #144	@ 0x90
 8005070:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005072:	2300      	movs	r3, #0
 8005074:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005076:	2300      	movs	r3, #0
 8005078:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800507a:	2301      	movs	r3, #1
 800507c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f107 0218 	add.w	r2, r7, #24
 8005086:	4611      	mov	r1, r2
 8005088:	4618      	mov	r0, r3
 800508a:	f003 f96a 	bl	8008362 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	2b01      	cmp	r3, #1
 8005092:	d90a      	bls.n	80050aa <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2220      	movs	r2, #32
 8005098:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80050a0:	4618      	mov	r0, r3
 80050a2:	f003 fa12 	bl	80084ca <SDMMC_CmdWriteMultiBlock>
 80050a6:	6478      	str	r0, [r7, #68]	@ 0x44
 80050a8:	e009      	b.n	80050be <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2210      	movs	r2, #16
 80050ae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80050b6:	4618      	mov	r0, r3
 80050b8:	f003 f9e5 	bl	8008486 <SDMMC_CmdWriteSingleBlock>
 80050bc:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80050be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d012      	beq.n	80050ea <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a8b      	ldr	r2, [pc, #556]	@ (80052f8 <HAL_SD_WriteBlocks+0x318>)
 80050ca:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050d2:	431a      	orrs	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e101      	b.n	80052ee <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80050ee:	e065      	b.n	80051bc <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d040      	beq.n	8005180 <HAL_SD_WriteBlocks+0x1a0>
 80050fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005100:	2b00      	cmp	r3, #0
 8005102:	d03d      	beq.n	8005180 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8005104:	2300      	movs	r3, #0
 8005106:	643b      	str	r3, [r7, #64]	@ 0x40
 8005108:	e037      	b.n	800517a <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800510a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005112:	3301      	adds	r3, #1
 8005114:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005116:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005118:	3b01      	subs	r3, #1
 800511a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800511c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	021a      	lsls	r2, r3, #8
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	4313      	orrs	r3, r2
 8005126:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800512a:	3301      	adds	r3, #1
 800512c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800512e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005130:	3b01      	subs	r3, #1
 8005132:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8005134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	041a      	lsls	r2, r3, #16
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	4313      	orrs	r3, r2
 800513e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005142:	3301      	adds	r3, #1
 8005144:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8005146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005148:	3b01      	subs	r3, #1
 800514a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800514c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800514e:	781b      	ldrb	r3, [r3, #0]
 8005150:	061a      	lsls	r2, r3, #24
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	4313      	orrs	r3, r2
 8005156:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800515a:	3301      	adds	r3, #1
 800515c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800515e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005160:	3b01      	subs	r3, #1
 8005162:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f107 0214 	add.w	r2, r7, #20
 800516c:	4611      	mov	r1, r2
 800516e:	4618      	mov	r0, r3
 8005170:	f003 f880 	bl	8008274 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8005174:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005176:	3301      	adds	r3, #1
 8005178:	643b      	str	r3, [r7, #64]	@ 0x40
 800517a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800517c:	2b07      	cmp	r3, #7
 800517e:	d9c4      	bls.n	800510a <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005180:	f7fd ff2a 	bl	8002fd8 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800518c:	429a      	cmp	r2, r3
 800518e:	d902      	bls.n	8005196 <HAL_SD_WriteBlocks+0x1b6>
 8005190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005192:	2b00      	cmp	r3, #0
 8005194:	d112      	bne.n	80051bc <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a57      	ldr	r2, [pc, #348]	@ (80052f8 <HAL_SD_WriteBlocks+0x318>)
 800519c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051a4:	431a      	orrs	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2201      	movs	r2, #1
 80051ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e098      	b.n	80052ee <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051c2:	f240 331a 	movw	r3, #794	@ 0x31a
 80051c6:	4013      	ands	r3, r2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d091      	beq.n	80050f0 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d022      	beq.n	8005220 <HAL_SD_WriteBlocks+0x240>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d91f      	bls.n	8005220 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e4:	2b03      	cmp	r3, #3
 80051e6:	d01b      	beq.n	8005220 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4618      	mov	r0, r3
 80051ee:	f003 f98f 	bl	8008510 <SDMMC_CmdStopTransfer>
 80051f2:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80051f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d012      	beq.n	8005220 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a3e      	ldr	r2, [pc, #248]	@ (80052f8 <HAL_SD_WriteBlocks+0x318>)
 8005200:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005208:	431a      	orrs	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2201      	movs	r2, #1
 8005212:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e066      	b.n	80052ee <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005226:	f003 0308 	and.w	r3, r3, #8
 800522a:	2b00      	cmp	r3, #0
 800522c:	d106      	bne.n	800523c <HAL_SD_WriteBlocks+0x25c>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005234:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005238:	2b00      	cmp	r3, #0
 800523a:	d012      	beq.n	8005262 <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a2d      	ldr	r2, [pc, #180]	@ (80052f8 <HAL_SD_WriteBlocks+0x318>)
 8005242:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005248:	f043 0208 	orr.w	r2, r3, #8
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	e045      	b.n	80052ee <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005268:	f003 0302 	and.w	r3, r3, #2
 800526c:	2b00      	cmp	r3, #0
 800526e:	d012      	beq.n	8005296 <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a20      	ldr	r2, [pc, #128]	@ (80052f8 <HAL_SD_WriteBlocks+0x318>)
 8005276:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800527c:	f043 0202 	orr.w	r2, r3, #2
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e02b      	b.n	80052ee <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800529c:	f003 0310 	and.w	r3, r3, #16
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d012      	beq.n	80052ca <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a13      	ldr	r2, [pc, #76]	@ (80052f8 <HAL_SD_WriteBlocks+0x318>)
 80052aa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b0:	f043 0210 	orr.w	r2, r3, #16
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e011      	b.n	80052ee <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f240 523a 	movw	r2, #1338	@ 0x53a
 80052d2:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 80052dc:	2300      	movs	r3, #0
 80052de:	e006      	b.n	80052ee <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
  }
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3748      	adds	r7, #72	@ 0x48
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
 80052f6:	bf00      	nop
 80052f8:	004005ff 	.word	0x004005ff

080052fc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800530a:	0f9b      	lsrs	r3, r3, #30
 800530c:	b2da      	uxtb	r2, r3
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005316:	0e9b      	lsrs	r3, r3, #26
 8005318:	b2db      	uxtb	r3, r3
 800531a:	f003 030f 	and.w	r3, r3, #15
 800531e:	b2da      	uxtb	r2, r3
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005328:	0e1b      	lsrs	r3, r3, #24
 800532a:	b2db      	uxtb	r3, r3
 800532c:	f003 0303 	and.w	r3, r3, #3
 8005330:	b2da      	uxtb	r2, r3
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800533a:	0c1b      	lsrs	r3, r3, #16
 800533c:	b2da      	uxtb	r2, r3
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005346:	0a1b      	lsrs	r3, r3, #8
 8005348:	b2da      	uxtb	r2, r3
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005352:	b2da      	uxtb	r2, r3
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800535c:	0d1b      	lsrs	r3, r3, #20
 800535e:	b29a      	uxth	r2, r3
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005368:	0c1b      	lsrs	r3, r3, #16
 800536a:	b2db      	uxtb	r3, r3
 800536c:	f003 030f 	and.w	r3, r3, #15
 8005370:	b2da      	uxtb	r2, r3
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800537a:	0bdb      	lsrs	r3, r3, #15
 800537c:	b2db      	uxtb	r3, r3
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	b2da      	uxtb	r2, r3
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800538c:	0b9b      	lsrs	r3, r3, #14
 800538e:	b2db      	uxtb	r3, r3
 8005390:	f003 0301 	and.w	r3, r3, #1
 8005394:	b2da      	uxtb	r2, r3
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800539e:	0b5b      	lsrs	r3, r3, #13
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	b2da      	uxtb	r2, r3
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053b0:	0b1b      	lsrs	r3, r3, #12
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	b2da      	uxtb	r2, r3
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2200      	movs	r2, #0
 80053c2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d163      	bne.n	8005494 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053d0:	009a      	lsls	r2, r3, #2
 80053d2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80053d6:	4013      	ands	r3, r2
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80053dc:	0f92      	lsrs	r2, r2, #30
 80053de:	431a      	orrs	r2, r3
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053e8:	0edb      	lsrs	r3, r3, #27
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	f003 0307 	and.w	r3, r3, #7
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053fa:	0e1b      	lsrs	r3, r3, #24
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	f003 0307 	and.w	r3, r3, #7
 8005402:	b2da      	uxtb	r2, r3
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800540c:	0d5b      	lsrs	r3, r3, #21
 800540e:	b2db      	uxtb	r3, r3
 8005410:	f003 0307 	and.w	r3, r3, #7
 8005414:	b2da      	uxtb	r2, r3
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800541e:	0c9b      	lsrs	r3, r3, #18
 8005420:	b2db      	uxtb	r3, r3
 8005422:	f003 0307 	and.w	r3, r3, #7
 8005426:	b2da      	uxtb	r2, r3
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005430:	0bdb      	lsrs	r3, r3, #15
 8005432:	b2db      	uxtb	r3, r3
 8005434:	f003 0307 	and.w	r3, r3, #7
 8005438:	b2da      	uxtb	r2, r3
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	7e1b      	ldrb	r3, [r3, #24]
 800544c:	b2db      	uxtb	r3, r3
 800544e:	f003 0307 	and.w	r3, r3, #7
 8005452:	3302      	adds	r3, #2
 8005454:	2201      	movs	r2, #1
 8005456:	fa02 f303 	lsl.w	r3, r2, r3
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800545e:	fb03 f202 	mul.w	r2, r3, r2
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	7a1b      	ldrb	r3, [r3, #8]
 800546a:	b2db      	uxtb	r3, r3
 800546c:	f003 030f 	and.w	r3, r3, #15
 8005470:	2201      	movs	r2, #1
 8005472:	409a      	lsls	r2, r3
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8005480:	0a52      	lsrs	r2, r2, #9
 8005482:	fb03 f202 	mul.w	r2, r3, r2
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005490:	661a      	str	r2, [r3, #96]	@ 0x60
 8005492:	e031      	b.n	80054f8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005498:	2b01      	cmp	r3, #1
 800549a:	d11d      	bne.n	80054d8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80054a0:	041b      	lsls	r3, r3, #16
 80054a2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054aa:	0c1b      	lsrs	r3, r3, #16
 80054ac:	431a      	orrs	r2, r3
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	3301      	adds	r3, #1
 80054b8:	029a      	lsls	r2, r3, #10
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054cc:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	661a      	str	r2, [r3, #96]	@ 0x60
 80054d6:	e00f      	b.n	80054f8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a58      	ldr	r2, [pc, #352]	@ (8005640 <HAL_SD_GetCardCSD+0x344>)
 80054de:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e09d      	b.n	8005634 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054fc:	0b9b      	lsrs	r3, r3, #14
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	b2da      	uxtb	r2, r3
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800550e:	09db      	lsrs	r3, r3, #7
 8005510:	b2db      	uxtb	r3, r3
 8005512:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005516:	b2da      	uxtb	r2, r3
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005520:	b2db      	uxtb	r3, r3
 8005522:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005526:	b2da      	uxtb	r2, r3
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005530:	0fdb      	lsrs	r3, r3, #31
 8005532:	b2da      	uxtb	r2, r3
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800553c:	0f5b      	lsrs	r3, r3, #29
 800553e:	b2db      	uxtb	r3, r3
 8005540:	f003 0303 	and.w	r3, r3, #3
 8005544:	b2da      	uxtb	r2, r3
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800554e:	0e9b      	lsrs	r3, r3, #26
 8005550:	b2db      	uxtb	r3, r3
 8005552:	f003 0307 	and.w	r3, r3, #7
 8005556:	b2da      	uxtb	r2, r3
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005560:	0d9b      	lsrs	r3, r3, #22
 8005562:	b2db      	uxtb	r3, r3
 8005564:	f003 030f 	and.w	r3, r3, #15
 8005568:	b2da      	uxtb	r2, r3
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005572:	0d5b      	lsrs	r3, r3, #21
 8005574:	b2db      	uxtb	r3, r3
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	b2da      	uxtb	r2, r3
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800558e:	0c1b      	lsrs	r3, r3, #16
 8005590:	b2db      	uxtb	r3, r3
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	b2da      	uxtb	r2, r3
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055a2:	0bdb      	lsrs	r3, r3, #15
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	b2da      	uxtb	r2, r3
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055b6:	0b9b      	lsrs	r3, r3, #14
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	b2da      	uxtb	r2, r3
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ca:	0b5b      	lsrs	r3, r3, #13
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	b2da      	uxtb	r2, r3
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055de:	0b1b      	lsrs	r3, r3, #12
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055f2:	0a9b      	lsrs	r3, r3, #10
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	f003 0303 	and.w	r3, r3, #3
 80055fa:	b2da      	uxtb	r2, r3
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005606:	0a1b      	lsrs	r3, r3, #8
 8005608:	b2db      	uxtb	r3, r3
 800560a:	f003 0303 	and.w	r3, r3, #3
 800560e:	b2da      	uxtb	r2, r3
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561a:	085b      	lsrs	r3, r3, #1
 800561c:	b2db      	uxtb	r3, r3
 800561e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005622:	b2da      	uxtb	r2, r3
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	004005ff 	.word	0x004005ff

08005644 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005644:	b480      	push	{r7}
 8005646:	b083      	sub	sp, #12
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80056a4:	2300      	movs	r3, #0
 80056a6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80056a8:	f107 030c 	add.w	r3, r7, #12
 80056ac:	4619      	mov	r1, r3
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 f970 	bl	8005994 <SD_SendStatus>
 80056b4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d005      	beq.n	80056c8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	431a      	orrs	r2, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	0a5b      	lsrs	r3, r3, #9
 80056cc:	f003 030f 	and.w	r3, r3, #15
 80056d0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80056d2:	693b      	ldr	r3, [r7, #16]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3718      	adds	r7, #24
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80056dc:	b5b0      	push	{r4, r5, r7, lr}
 80056de:	b094      	sub	sp, #80	@ 0x50
 80056e0:	af04      	add	r7, sp, #16
 80056e2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80056e4:	2301      	movs	r3, #1
 80056e6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f002 fde0 	bl	80082b2 <SDIO_GetPowerState>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d102      	bne.n	80056fe <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80056f8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80056fc:	e0b8      	b.n	8005870 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005702:	2b03      	cmp	r3, #3
 8005704:	d02f      	beq.n	8005766 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4618      	mov	r0, r3
 800570c:	f002 ffc7 	bl	800869e <SDMMC_CmdSendCID>
 8005710:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005712:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005714:	2b00      	cmp	r3, #0
 8005716:	d001      	beq.n	800571c <SD_InitCard+0x40>
    {
      return errorstate;
 8005718:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800571a:	e0a9      	b.n	8005870 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2100      	movs	r1, #0
 8005722:	4618      	mov	r0, r3
 8005724:	f002 fe0a 	bl	800833c <SDIO_GetResponse>
 8005728:	4602      	mov	r2, r0
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2104      	movs	r1, #4
 8005734:	4618      	mov	r0, r3
 8005736:	f002 fe01 	bl	800833c <SDIO_GetResponse>
 800573a:	4602      	mov	r2, r0
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2108      	movs	r1, #8
 8005746:	4618      	mov	r0, r3
 8005748:	f002 fdf8 	bl	800833c <SDIO_GetResponse>
 800574c:	4602      	mov	r2, r0
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	210c      	movs	r1, #12
 8005758:	4618      	mov	r0, r3
 800575a:	f002 fdef 	bl	800833c <SDIO_GetResponse>
 800575e:	4602      	mov	r2, r0
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800576a:	2b03      	cmp	r3, #3
 800576c:	d00d      	beq.n	800578a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f107 020e 	add.w	r2, r7, #14
 8005776:	4611      	mov	r1, r2
 8005778:	4618      	mov	r0, r3
 800577a:	f002 ffcd 	bl	8008718 <SDMMC_CmdSetRelAdd>
 800577e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005782:	2b00      	cmp	r3, #0
 8005784:	d001      	beq.n	800578a <SD_InitCard+0xae>
    {
      return errorstate;
 8005786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005788:	e072      	b.n	8005870 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800578e:	2b03      	cmp	r3, #3
 8005790:	d036      	beq.n	8005800 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005792:	89fb      	ldrh	r3, [r7, #14]
 8005794:	461a      	mov	r2, r3
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057a2:	041b      	lsls	r3, r3, #16
 80057a4:	4619      	mov	r1, r3
 80057a6:	4610      	mov	r0, r2
 80057a8:	f002 ff97 	bl	80086da <SDMMC_CmdSendCSD>
 80057ac:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80057ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d001      	beq.n	80057b8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80057b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057b6:	e05b      	b.n	8005870 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2100      	movs	r1, #0
 80057be:	4618      	mov	r0, r3
 80057c0:	f002 fdbc 	bl	800833c <SDIO_GetResponse>
 80057c4:	4602      	mov	r2, r0
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2104      	movs	r1, #4
 80057d0:	4618      	mov	r0, r3
 80057d2:	f002 fdb3 	bl	800833c <SDIO_GetResponse>
 80057d6:	4602      	mov	r2, r0
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2108      	movs	r1, #8
 80057e2:	4618      	mov	r0, r3
 80057e4:	f002 fdaa 	bl	800833c <SDIO_GetResponse>
 80057e8:	4602      	mov	r2, r0
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	210c      	movs	r1, #12
 80057f4:	4618      	mov	r0, r3
 80057f6:	f002 fda1 	bl	800833c <SDIO_GetResponse>
 80057fa:	4602      	mov	r2, r0
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2104      	movs	r1, #4
 8005806:	4618      	mov	r0, r3
 8005808:	f002 fd98 	bl	800833c <SDIO_GetResponse>
 800580c:	4603      	mov	r3, r0
 800580e:	0d1a      	lsrs	r2, r3, #20
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005814:	f107 0310 	add.w	r3, r7, #16
 8005818:	4619      	mov	r1, r3
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7ff fd6e 	bl	80052fc <HAL_SD_GetCardCSD>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d002      	beq.n	800582c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005826:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800582a:	e021      	b.n	8005870 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6819      	ldr	r1, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005834:	041b      	lsls	r3, r3, #16
 8005836:	2200      	movs	r2, #0
 8005838:	461c      	mov	r4, r3
 800583a:	4615      	mov	r5, r2
 800583c:	4622      	mov	r2, r4
 800583e:	462b      	mov	r3, r5
 8005840:	4608      	mov	r0, r1
 8005842:	f002 fe87 	bl	8008554 <SDMMC_CmdSelDesel>
 8005846:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800584a:	2b00      	cmp	r3, #0
 800584c:	d001      	beq.n	8005852 <SD_InitCard+0x176>
  {
    return errorstate;
 800584e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005850:	e00e      	b.n	8005870 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681d      	ldr	r5, [r3, #0]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	466c      	mov	r4, sp
 800585a:	f103 0210 	add.w	r2, r3, #16
 800585e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005860:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005864:	3304      	adds	r3, #4
 8005866:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005868:	4628      	mov	r0, r5
 800586a:	f002 fccb 	bl	8008204 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800586e:	2300      	movs	r3, #0
}
 8005870:	4618      	mov	r0, r3
 8005872:	3740      	adds	r7, #64	@ 0x40
 8005874:	46bd      	mov	sp, r7
 8005876:	bdb0      	pop	{r4, r5, r7, pc}

08005878 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005880:	2300      	movs	r3, #0
 8005882:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005884:	2300      	movs	r3, #0
 8005886:	617b      	str	r3, [r7, #20]
 8005888:	2300      	movs	r3, #0
 800588a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4618      	mov	r0, r3
 8005892:	f002 fe82 	bl	800859a <SDMMC_CmdGoIdleState>
 8005896:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d001      	beq.n	80058a2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	e072      	b.n	8005988 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f002 fe95 	bl	80085d6 <SDMMC_CmdOperCond>
 80058ac:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d00d      	beq.n	80058d0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4618      	mov	r0, r3
 80058c0:	f002 fe6b 	bl	800859a <SDMMC_CmdGoIdleState>
 80058c4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d004      	beq.n	80058d6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	e05b      	b.n	8005988 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d137      	bne.n	800594e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2100      	movs	r1, #0
 80058e4:	4618      	mov	r0, r3
 80058e6:	f002 fe95 	bl	8008614 <SDMMC_CmdAppCommand>
 80058ea:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d02d      	beq.n	800594e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80058f2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80058f6:	e047      	b.n	8005988 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2100      	movs	r1, #0
 80058fe:	4618      	mov	r0, r3
 8005900:	f002 fe88 	bl	8008614 <SDMMC_CmdAppCommand>
 8005904:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d001      	beq.n	8005910 <SD_PowerON+0x98>
    {
      return errorstate;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	e03b      	b.n	8005988 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	491e      	ldr	r1, [pc, #120]	@ (8005990 <SD_PowerON+0x118>)
 8005916:	4618      	mov	r0, r3
 8005918:	f002 fe9e 	bl	8008658 <SDMMC_CmdAppOperCommand>
 800591c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d002      	beq.n	800592a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005924:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005928:	e02e      	b.n	8005988 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	2100      	movs	r1, #0
 8005930:	4618      	mov	r0, r3
 8005932:	f002 fd03 	bl	800833c <SDIO_GetResponse>
 8005936:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	0fdb      	lsrs	r3, r3, #31
 800593c:	2b01      	cmp	r3, #1
 800593e:	d101      	bne.n	8005944 <SD_PowerON+0xcc>
 8005940:	2301      	movs	r3, #1
 8005942:	e000      	b.n	8005946 <SD_PowerON+0xce>
 8005944:	2300      	movs	r3, #0
 8005946:	613b      	str	r3, [r7, #16]

    count++;
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	3301      	adds	r3, #1
 800594c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005954:	4293      	cmp	r3, r2
 8005956:	d802      	bhi.n	800595e <SD_PowerON+0xe6>
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d0cc      	beq.n	80058f8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005964:	4293      	cmp	r3, r2
 8005966:	d902      	bls.n	800596e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005968:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800596c:	e00c      	b.n	8005988 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005974:	2b00      	cmp	r3, #0
 8005976:	d003      	beq.n	8005980 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	645a      	str	r2, [r3, #68]	@ 0x44
 800597e:	e002      	b.n	8005986 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005986:	2300      	movs	r3, #0
}
 8005988:	4618      	mov	r0, r3
 800598a:	3718      	adds	r7, #24
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}
 8005990:	c1100000 	.word	0xc1100000

08005994 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d102      	bne.n	80059aa <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80059a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80059a8:	e018      	b.n	80059dc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059b2:	041b      	lsls	r3, r3, #16
 80059b4:	4619      	mov	r1, r3
 80059b6:	4610      	mov	r0, r2
 80059b8:	f002 fecf 	bl	800875a <SDMMC_CmdSendStatus>
 80059bc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d001      	beq.n	80059c8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	e009      	b.n	80059dc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2100      	movs	r1, #0
 80059ce:	4618      	mov	r0, r3
 80059d0:	f002 fcb4 	bl	800833c <SDIO_GetResponse>
 80059d4:	4602      	mov	r2, r0
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3710      	adds	r7, #16
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d101      	bne.n	80059f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e07b      	b.n	8005aee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d108      	bne.n	8005a10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a06:	d009      	beq.n	8005a1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	61da      	str	r2, [r3, #28]
 8005a0e:	e005      	b.n	8005a1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d106      	bne.n	8005a3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f7fd f882 	bl	8002b40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a52:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005a64:	431a      	orrs	r2, r3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	f003 0302 	and.w	r3, r3, #2
 8005a78:	431a      	orrs	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	431a      	orrs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a8c:	431a      	orrs	r2, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	69db      	ldr	r3, [r3, #28]
 8005a92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a96:	431a      	orrs	r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
 8005a9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa0:	ea42 0103 	orr.w	r1, r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	699b      	ldr	r3, [r3, #24]
 8005ab8:	0c1b      	lsrs	r3, r3, #16
 8005aba:	f003 0104 	and.w	r1, r3, #4
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac2:	f003 0210 	and.w	r2, r3, #16
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	69da      	ldr	r2, [r3, #28]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005adc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b088      	sub	sp, #32
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	60f8      	str	r0, [r7, #12]
 8005afe:	60b9      	str	r1, [r7, #8]
 8005b00:	603b      	str	r3, [r7, #0]
 8005b02:	4613      	mov	r3, r2
 8005b04:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b06:	f7fd fa67 	bl	8002fd8 <HAL_GetTick>
 8005b0a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005b0c:	88fb      	ldrh	r3, [r7, #6]
 8005b0e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d001      	beq.n	8005b20 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	e12a      	b.n	8005d76 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d002      	beq.n	8005b2c <HAL_SPI_Transmit+0x36>
 8005b26:	88fb      	ldrh	r3, [r7, #6]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d101      	bne.n	8005b30 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e122      	b.n	8005d76 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d101      	bne.n	8005b3e <HAL_SPI_Transmit+0x48>
 8005b3a:	2302      	movs	r3, #2
 8005b3c:	e11b      	b.n	8005d76 <HAL_SPI_Transmit+0x280>
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2203      	movs	r2, #3
 8005b4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	68ba      	ldr	r2, [r7, #8]
 8005b58:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	88fa      	ldrh	r2, [r7, #6]
 8005b5e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	88fa      	ldrh	r2, [r7, #6]
 8005b64:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b8c:	d10f      	bne.n	8005bae <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b9c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb8:	2b40      	cmp	r3, #64	@ 0x40
 8005bba:	d007      	beq.n	8005bcc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bd4:	d152      	bne.n	8005c7c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d002      	beq.n	8005be4 <HAL_SPI_Transmit+0xee>
 8005bde:	8b7b      	ldrh	r3, [r7, #26]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d145      	bne.n	8005c70 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005be8:	881a      	ldrh	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf4:	1c9a      	adds	r2, r3, #2
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	3b01      	subs	r3, #1
 8005c02:	b29a      	uxth	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c08:	e032      	b.n	8005c70 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	f003 0302 	and.w	r3, r3, #2
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d112      	bne.n	8005c3e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c1c:	881a      	ldrh	r2, [r3, #0]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c28:	1c9a      	adds	r2, r3, #2
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	3b01      	subs	r3, #1
 8005c36:	b29a      	uxth	r2, r3
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c3c:	e018      	b.n	8005c70 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c3e:	f7fd f9cb 	bl	8002fd8 <HAL_GetTick>
 8005c42:	4602      	mov	r2, r0
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	683a      	ldr	r2, [r7, #0]
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d803      	bhi.n	8005c56 <HAL_SPI_Transmit+0x160>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c54:	d102      	bne.n	8005c5c <HAL_SPI_Transmit+0x166>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d109      	bne.n	8005c70 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e082      	b.n	8005d76 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1c7      	bne.n	8005c0a <HAL_SPI_Transmit+0x114>
 8005c7a:	e053      	b.n	8005d24 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d002      	beq.n	8005c8a <HAL_SPI_Transmit+0x194>
 8005c84:	8b7b      	ldrh	r3, [r7, #26]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d147      	bne.n	8005d1a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	330c      	adds	r3, #12
 8005c94:	7812      	ldrb	r2, [r2, #0]
 8005c96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9c:	1c5a      	adds	r2, r3, #1
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005cb0:	e033      	b.n	8005d1a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	2b02      	cmp	r3, #2
 8005cbe:	d113      	bne.n	8005ce8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	330c      	adds	r3, #12
 8005cca:	7812      	ldrb	r2, [r2, #0]
 8005ccc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cd2:	1c5a      	adds	r2, r3, #1
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005ce6:	e018      	b.n	8005d1a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ce8:	f7fd f976 	bl	8002fd8 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d803      	bhi.n	8005d00 <HAL_SPI_Transmit+0x20a>
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfe:	d102      	bne.n	8005d06 <HAL_SPI_Transmit+0x210>
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d109      	bne.n	8005d1a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e02d      	b.n	8005d76 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d1c6      	bne.n	8005cb2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d24:	69fa      	ldr	r2, [r7, #28]
 8005d26:	6839      	ldr	r1, [r7, #0]
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 ffb7 	bl	8006c9c <SPI_EndRxTxTransaction>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2220      	movs	r2, #32
 8005d38:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10a      	bne.n	8005d58 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d42:	2300      	movs	r3, #0
 8005d44:	617b      	str	r3, [r7, #20]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	617b      	str	r3, [r7, #20]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	617b      	str	r3, [r7, #20]
 8005d56:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d001      	beq.n	8005d74 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e000      	b.n	8005d76 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005d74:	2300      	movs	r3, #0
  }
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	3720      	adds	r7, #32
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b088      	sub	sp, #32
 8005d82:	af02      	add	r7, sp, #8
 8005d84:	60f8      	str	r0, [r7, #12]
 8005d86:	60b9      	str	r1, [r7, #8]
 8005d88:	603b      	str	r3, [r7, #0]
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d001      	beq.n	8005d9e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	e104      	b.n	8005fa8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005da6:	d112      	bne.n	8005dce <HAL_SPI_Receive+0x50>
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10e      	bne.n	8005dce <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2204      	movs	r2, #4
 8005db4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005db8:	88fa      	ldrh	r2, [r7, #6]
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	9300      	str	r3, [sp, #0]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	68ba      	ldr	r2, [r7, #8]
 8005dc2:	68b9      	ldr	r1, [r7, #8]
 8005dc4:	68f8      	ldr	r0, [r7, #12]
 8005dc6:	f000 f8f3 	bl	8005fb0 <HAL_SPI_TransmitReceive>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	e0ec      	b.n	8005fa8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dce:	f7fd f903 	bl	8002fd8 <HAL_GetTick>
 8005dd2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d002      	beq.n	8005de0 <HAL_SPI_Receive+0x62>
 8005dda:	88fb      	ldrh	r3, [r7, #6]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d101      	bne.n	8005de4 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e0e1      	b.n	8005fa8 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d101      	bne.n	8005df2 <HAL_SPI_Receive+0x74>
 8005dee:	2302      	movs	r3, #2
 8005df0:	e0da      	b.n	8005fa8 <HAL_SPI_Receive+0x22a>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2204      	movs	r2, #4
 8005dfe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	88fa      	ldrh	r2, [r7, #6]
 8005e12:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	88fa      	ldrh	r2, [r7, #6]
 8005e18:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e40:	d10f      	bne.n	8005e62 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e50:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005e60:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e6c:	2b40      	cmp	r3, #64	@ 0x40
 8005e6e:	d007      	beq.n	8005e80 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e7e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d170      	bne.n	8005f6a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005e88:	e035      	b.n	8005ef6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f003 0301 	and.w	r3, r3, #1
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d115      	bne.n	8005ec4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f103 020c 	add.w	r2, r3, #12
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea4:	7812      	ldrb	r2, [r2, #0]
 8005ea6:	b2d2      	uxtb	r2, r2
 8005ea8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eae:	1c5a      	adds	r2, r3, #1
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ec2:	e018      	b.n	8005ef6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ec4:	f7fd f888 	bl	8002fd8 <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d803      	bhi.n	8005edc <HAL_SPI_Receive+0x15e>
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eda:	d102      	bne.n	8005ee2 <HAL_SPI_Receive+0x164>
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d109      	bne.n	8005ef6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e058      	b.n	8005fa8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1c4      	bne.n	8005e8a <HAL_SPI_Receive+0x10c>
 8005f00:	e038      	b.n	8005f74 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	f003 0301 	and.w	r3, r3, #1
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d113      	bne.n	8005f38 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68da      	ldr	r2, [r3, #12]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f1a:	b292      	uxth	r2, r2
 8005f1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f22:	1c9a      	adds	r2, r3, #2
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f36:	e018      	b.n	8005f6a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f38:	f7fd f84e 	bl	8002fd8 <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d803      	bhi.n	8005f50 <HAL_SPI_Receive+0x1d2>
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4e:	d102      	bne.n	8005f56 <HAL_SPI_Receive+0x1d8>
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d109      	bne.n	8005f6a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e01e      	b.n	8005fa8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1c6      	bne.n	8005f02 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	6839      	ldr	r1, [r7, #0]
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f000 fe29 	bl	8006bd0 <SPI_EndRxTransaction>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2220      	movs	r2, #32
 8005f88:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d001      	beq.n	8005fa6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e000      	b.n	8005fa8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
  }
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3718      	adds	r7, #24
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b08a      	sub	sp, #40	@ 0x28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	607a      	str	r2, [r7, #4]
 8005fbc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fc2:	f7fd f809 	bl	8002fd8 <HAL_GetTick>
 8005fc6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005fce:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005fd6:	887b      	ldrh	r3, [r7, #2]
 8005fd8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005fda:	7ffb      	ldrb	r3, [r7, #31]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d00c      	beq.n	8005ffa <HAL_SPI_TransmitReceive+0x4a>
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fe6:	d106      	bne.n	8005ff6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d102      	bne.n	8005ff6 <HAL_SPI_TransmitReceive+0x46>
 8005ff0:	7ffb      	ldrb	r3, [r7, #31]
 8005ff2:	2b04      	cmp	r3, #4
 8005ff4:	d001      	beq.n	8005ffa <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	e17f      	b.n	80062fa <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d005      	beq.n	800600c <HAL_SPI_TransmitReceive+0x5c>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d002      	beq.n	800600c <HAL_SPI_TransmitReceive+0x5c>
 8006006:	887b      	ldrh	r3, [r7, #2]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d101      	bne.n	8006010 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	e174      	b.n	80062fa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006016:	2b01      	cmp	r3, #1
 8006018:	d101      	bne.n	800601e <HAL_SPI_TransmitReceive+0x6e>
 800601a:	2302      	movs	r3, #2
 800601c:	e16d      	b.n	80062fa <HAL_SPI_TransmitReceive+0x34a>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2201      	movs	r2, #1
 8006022:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b04      	cmp	r3, #4
 8006030:	d003      	beq.n	800603a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2205      	movs	r2, #5
 8006036:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	887a      	ldrh	r2, [r7, #2]
 800604a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	887a      	ldrh	r2, [r7, #2]
 8006050:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	68ba      	ldr	r2, [r7, #8]
 8006056:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	887a      	ldrh	r2, [r7, #2]
 800605c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	887a      	ldrh	r2, [r7, #2]
 8006062:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800607a:	2b40      	cmp	r3, #64	@ 0x40
 800607c:	d007      	beq.n	800608e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800608c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006096:	d17e      	bne.n	8006196 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d002      	beq.n	80060a6 <HAL_SPI_TransmitReceive+0xf6>
 80060a0:	8afb      	ldrh	r3, [r7, #22]
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d16c      	bne.n	8006180 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060aa:	881a      	ldrh	r2, [r3, #0]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b6:	1c9a      	adds	r2, r3, #2
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	3b01      	subs	r3, #1
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060ca:	e059      	b.n	8006180 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f003 0302 	and.w	r3, r3, #2
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d11b      	bne.n	8006112 <HAL_SPI_TransmitReceive+0x162>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80060de:	b29b      	uxth	r3, r3
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d016      	beq.n	8006112 <HAL_SPI_TransmitReceive+0x162>
 80060e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d113      	bne.n	8006112 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ee:	881a      	ldrh	r2, [r3, #0]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060fa:	1c9a      	adds	r2, r3, #2
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006104:	b29b      	uxth	r3, r3
 8006106:	3b01      	subs	r3, #1
 8006108:	b29a      	uxth	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800610e:	2300      	movs	r3, #0
 8006110:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	f003 0301 	and.w	r3, r3, #1
 800611c:	2b01      	cmp	r3, #1
 800611e:	d119      	bne.n	8006154 <HAL_SPI_TransmitReceive+0x1a4>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006124:	b29b      	uxth	r3, r3
 8006126:	2b00      	cmp	r3, #0
 8006128:	d014      	beq.n	8006154 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68da      	ldr	r2, [r3, #12]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006134:	b292      	uxth	r2, r2
 8006136:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800613c:	1c9a      	adds	r2, r3, #2
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006146:	b29b      	uxth	r3, r3
 8006148:	3b01      	subs	r3, #1
 800614a:	b29a      	uxth	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006150:	2301      	movs	r3, #1
 8006152:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006154:	f7fc ff40 	bl	8002fd8 <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	6a3b      	ldr	r3, [r7, #32]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006160:	429a      	cmp	r2, r3
 8006162:	d80d      	bhi.n	8006180 <HAL_SPI_TransmitReceive+0x1d0>
 8006164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800616a:	d009      	beq.n	8006180 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800617c:	2303      	movs	r3, #3
 800617e:	e0bc      	b.n	80062fa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006184:	b29b      	uxth	r3, r3
 8006186:	2b00      	cmp	r3, #0
 8006188:	d1a0      	bne.n	80060cc <HAL_SPI_TransmitReceive+0x11c>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800618e:	b29b      	uxth	r3, r3
 8006190:	2b00      	cmp	r3, #0
 8006192:	d19b      	bne.n	80060cc <HAL_SPI_TransmitReceive+0x11c>
 8006194:	e082      	b.n	800629c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <HAL_SPI_TransmitReceive+0x1f4>
 800619e:	8afb      	ldrh	r3, [r7, #22]
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d171      	bne.n	8006288 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	330c      	adds	r3, #12
 80061ae:	7812      	ldrb	r2, [r2, #0]
 80061b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061b6:	1c5a      	adds	r2, r3, #1
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	3b01      	subs	r3, #1
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061ca:	e05d      	b.n	8006288 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	f003 0302 	and.w	r3, r3, #2
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d11c      	bne.n	8006214 <HAL_SPI_TransmitReceive+0x264>
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80061de:	b29b      	uxth	r3, r3
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d017      	beq.n	8006214 <HAL_SPI_TransmitReceive+0x264>
 80061e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d114      	bne.n	8006214 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	330c      	adds	r3, #12
 80061f4:	7812      	ldrb	r2, [r2, #0]
 80061f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061fc:	1c5a      	adds	r2, r3, #1
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006206:	b29b      	uxth	r3, r3
 8006208:	3b01      	subs	r3, #1
 800620a:	b29a      	uxth	r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006210:	2300      	movs	r3, #0
 8006212:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	f003 0301 	and.w	r3, r3, #1
 800621e:	2b01      	cmp	r3, #1
 8006220:	d119      	bne.n	8006256 <HAL_SPI_TransmitReceive+0x2a6>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006226:	b29b      	uxth	r3, r3
 8006228:	2b00      	cmp	r3, #0
 800622a:	d014      	beq.n	8006256 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68da      	ldr	r2, [r3, #12]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006236:	b2d2      	uxtb	r2, r2
 8006238:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800623e:	1c5a      	adds	r2, r3, #1
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006248:	b29b      	uxth	r3, r3
 800624a:	3b01      	subs	r3, #1
 800624c:	b29a      	uxth	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006252:	2301      	movs	r3, #1
 8006254:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006256:	f7fc febf 	bl	8002fd8 <HAL_GetTick>
 800625a:	4602      	mov	r2, r0
 800625c:	6a3b      	ldr	r3, [r7, #32]
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006262:	429a      	cmp	r2, r3
 8006264:	d803      	bhi.n	800626e <HAL_SPI_TransmitReceive+0x2be>
 8006266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626c:	d102      	bne.n	8006274 <HAL_SPI_TransmitReceive+0x2c4>
 800626e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006270:	2b00      	cmp	r3, #0
 8006272:	d109      	bne.n	8006288 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2201      	movs	r2, #1
 8006278:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	e038      	b.n	80062fa <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800628c:	b29b      	uxth	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d19c      	bne.n	80061cc <HAL_SPI_TransmitReceive+0x21c>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006296:	b29b      	uxth	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	d197      	bne.n	80061cc <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800629c:	6a3a      	ldr	r2, [r7, #32]
 800629e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f000 fcfb 	bl	8006c9c <SPI_EndRxTxTransaction>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d008      	beq.n	80062be <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2220      	movs	r2, #32
 80062b0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e01d      	b.n	80062fa <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	689b      	ldr	r3, [r3, #8]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d10a      	bne.n	80062dc <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062c6:	2300      	movs	r3, #0
 80062c8:	613b      	str	r3, [r7, #16]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	613b      	str	r3, [r7, #16]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	613b      	str	r3, [r7, #16]
 80062da:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d001      	beq.n	80062f8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e000      	b.n	80062fa <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80062f8:	2300      	movs	r3, #0
  }
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3728      	adds	r7, #40	@ 0x28
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
	...

08006304 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b084      	sub	sp, #16
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	4613      	mov	r3, r2
 8006310:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b01      	cmp	r3, #1
 800631c:	d001      	beq.n	8006322 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800631e:	2302      	movs	r3, #2
 8006320:	e097      	b.n	8006452 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d002      	beq.n	800632e <HAL_SPI_Transmit_DMA+0x2a>
 8006328:	88fb      	ldrh	r3, [r7, #6]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d101      	bne.n	8006332 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e08f      	b.n	8006452 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006338:	2b01      	cmp	r3, #1
 800633a:	d101      	bne.n	8006340 <HAL_SPI_Transmit_DMA+0x3c>
 800633c:	2302      	movs	r3, #2
 800633e:	e088      	b.n	8006452 <HAL_SPI_Transmit_DMA+0x14e>
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2203      	movs	r2, #3
 800634c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	68ba      	ldr	r2, [r7, #8]
 800635a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	88fa      	ldrh	r2, [r7, #6]
 8006360:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	88fa      	ldrh	r2, [r7, #6]
 8006366:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800638e:	d10f      	bne.n	80063b0 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800639e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063ae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063b4:	4a29      	ldr	r2, [pc, #164]	@ (800645c <HAL_SPI_Transmit_DMA+0x158>)
 80063b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063bc:	4a28      	ldr	r2, [pc, #160]	@ (8006460 <HAL_SPI_Transmit_DMA+0x15c>)
 80063be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063c4:	4a27      	ldr	r2, [pc, #156]	@ (8006464 <HAL_SPI_Transmit_DMA+0x160>)
 80063c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063cc:	2200      	movs	r2, #0
 80063ce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063d8:	4619      	mov	r1, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	330c      	adds	r3, #12
 80063e0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063e6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80063e8:	f7fd f9c2 	bl	8003770 <HAL_DMA_Start_IT>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00b      	beq.n	800640a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063f6:	f043 0210 	orr.w	r2, r3, #16
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e023      	b.n	8006452 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006414:	2b40      	cmp	r3, #64	@ 0x40
 8006416:	d007      	beq.n	8006428 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006426:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	685a      	ldr	r2, [r3, #4]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f042 0220 	orr.w	r2, r2, #32
 800643e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	685a      	ldr	r2, [r3, #4]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f042 0202 	orr.w	r2, r2, #2
 800644e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	08006a2d 	.word	0x08006a2d
 8006460:	0800684d 	.word	0x0800684d
 8006464:	08006a81 	.word	0x08006a81

08006468 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	4613      	mov	r3, r2
 8006474:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800647c:	b2db      	uxtb	r3, r3
 800647e:	2b01      	cmp	r3, #1
 8006480:	d001      	beq.n	8006486 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8006482:	2302      	movs	r3, #2
 8006484:	e0a9      	b.n	80065da <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d110      	bne.n	80064b0 <HAL_SPI_Receive_DMA+0x48>
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006496:	d10b      	bne.n	80064b0 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2204      	movs	r2, #4
 800649c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80064a0:	88fb      	ldrh	r3, [r7, #6]
 80064a2:	68ba      	ldr	r2, [r7, #8]
 80064a4:	68b9      	ldr	r1, [r7, #8]
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	f000 f8a2 	bl	80065f0 <HAL_SPI_TransmitReceive_DMA>
 80064ac:	4603      	mov	r3, r0
 80064ae:	e094      	b.n	80065da <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d002      	beq.n	80064bc <HAL_SPI_Receive_DMA+0x54>
 80064b6:	88fb      	ldrh	r3, [r7, #6]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d101      	bne.n	80064c0 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e08c      	b.n	80065da <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d101      	bne.n	80064ce <HAL_SPI_Receive_DMA+0x66>
 80064ca:	2302      	movs	r3, #2
 80064cc:	e085      	b.n	80065da <HAL_SPI_Receive_DMA+0x172>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2204      	movs	r2, #4
 80064da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	88fa      	ldrh	r2, [r7, #6]
 80064ee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	88fa      	ldrh	r2, [r7, #6]
 80064f4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006516:	d10f      	bne.n	8006538 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006526:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681a      	ldr	r2, [r3, #0]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006536:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800653c:	4a29      	ldr	r2, [pc, #164]	@ (80065e4 <HAL_SPI_Receive_DMA+0x17c>)
 800653e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006544:	4a28      	ldr	r2, [pc, #160]	@ (80065e8 <HAL_SPI_Receive_DMA+0x180>)
 8006546:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800654c:	4a27      	ldr	r2, [pc, #156]	@ (80065ec <HAL_SPI_Receive_DMA+0x184>)
 800654e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006554:	2200      	movs	r2, #0
 8006556:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	330c      	adds	r3, #12
 8006562:	4619      	mov	r1, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006568:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800656e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006570:	f7fd f8fe 	bl	8003770 <HAL_DMA_Start_IT>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d00b      	beq.n	8006592 <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800657e:	f043 0210 	orr.w	r2, r3, #16
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2200      	movs	r2, #0
 800658a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e023      	b.n	80065da <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800659c:	2b40      	cmp	r3, #64	@ 0x40
 800659e:	d007      	beq.n	80065b0 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065ae:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f042 0220 	orr.w	r2, r2, #32
 80065c6:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	685a      	ldr	r2, [r3, #4]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f042 0201 	orr.w	r2, r2, #1
 80065d6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	08006a49 	.word	0x08006a49
 80065e8:	080068f5 	.word	0x080068f5
 80065ec:	08006a81 	.word	0x08006a81

080065f0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b086      	sub	sp, #24
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
 80065fc:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006604:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800660c:	7dfb      	ldrb	r3, [r7, #23]
 800660e:	2b01      	cmp	r3, #1
 8006610:	d00c      	beq.n	800662c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006618:	d106      	bne.n	8006628 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d102      	bne.n	8006628 <HAL_SPI_TransmitReceive_DMA+0x38>
 8006622:	7dfb      	ldrb	r3, [r7, #23]
 8006624:	2b04      	cmp	r3, #4
 8006626:	d001      	beq.n	800662c <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 8006628:	2302      	movs	r3, #2
 800662a:	e0cf      	b.n	80067cc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d005      	beq.n	800663e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d002      	beq.n	800663e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8006638:	887b      	ldrh	r3, [r7, #2]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d101      	bne.n	8006642 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e0c4      	b.n	80067cc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006648:	2b01      	cmp	r3, #1
 800664a:	d101      	bne.n	8006650 <HAL_SPI_TransmitReceive_DMA+0x60>
 800664c:	2302      	movs	r3, #2
 800664e:	e0bd      	b.n	80067cc <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b04      	cmp	r3, #4
 8006662:	d003      	beq.n	800666c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2205      	movs	r2, #5
 8006668:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2200      	movs	r2, #0
 8006670:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	68ba      	ldr	r2, [r7, #8]
 8006676:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	887a      	ldrh	r2, [r7, #2]
 800667c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	887a      	ldrh	r2, [r7, #2]
 8006682:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	887a      	ldrh	r2, [r7, #2]
 800668e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	887a      	ldrh	r2, [r7, #2]
 8006694:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2200      	movs	r2, #0
 800669a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d108      	bne.n	80066c0 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066b2:	4a48      	ldr	r2, [pc, #288]	@ (80067d4 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80066b4:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066ba:	4a47      	ldr	r2, [pc, #284]	@ (80067d8 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80066bc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80066be:	e007      	b.n	80066d0 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066c4:	4a45      	ldr	r2, [pc, #276]	@ (80067dc <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80066c6:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066cc:	4a44      	ldr	r2, [pc, #272]	@ (80067e0 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80066ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066d4:	4a43      	ldr	r2, [pc, #268]	@ (80067e4 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80066d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066dc:	2200      	movs	r2, #0
 80066de:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	330c      	adds	r3, #12
 80066ea:	4619      	mov	r1, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066f6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80066f8:	f7fd f83a 	bl	8003770 <HAL_DMA_Start_IT>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00b      	beq.n	800671a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006706:	f043 0210 	orr.w	r2, r3, #16
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e058      	b.n	80067cc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f042 0201 	orr.w	r2, r2, #1
 8006728:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800672e:	2200      	movs	r2, #0
 8006730:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006736:	2200      	movs	r2, #0
 8006738:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800673e:	2200      	movs	r2, #0
 8006740:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006746:	2200      	movs	r2, #0
 8006748:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006752:	4619      	mov	r1, r3
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	330c      	adds	r3, #12
 800675a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006760:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006762:	f7fd f805 	bl	8003770 <HAL_DMA_Start_IT>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00b      	beq.n	8006784 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006770:	f043 0210 	orr.w	r2, r3, #16
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	e023      	b.n	80067cc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800678e:	2b40      	cmp	r3, #64	@ 0x40
 8006790:	d007      	beq.n	80067a2 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067a0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	685a      	ldr	r2, [r3, #4]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f042 0220 	orr.w	r2, r2, #32
 80067b8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	685a      	ldr	r2, [r3, #4]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f042 0202 	orr.w	r2, r2, #2
 80067c8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80067ca:	2300      	movs	r3, #0
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3718      	adds	r7, #24
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	08006a49 	.word	0x08006a49
 80067d8:	080068f5 	.word	0x080068f5
 80067dc:	08006a65 	.word	0x08006a65
 80067e0:	0800699d 	.word	0x0800699d
 80067e4:	08006a81 	.word	0x08006a81

080067e8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr

08006810 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006818:	bf00      	nop
 800681a:	370c      	adds	r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006822:	4770      	bx	lr

08006824 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b086      	sub	sp, #24
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006858:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800685a:	f7fc fbbd 	bl	8002fd8 <HAL_GetTick>
 800685e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800686a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800686e:	d03b      	beq.n	80068e8 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	685a      	ldr	r2, [r3, #4]
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f022 0220 	bic.w	r2, r2, #32
 800687e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	685a      	ldr	r2, [r3, #4]
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 0202 	bic.w	r2, r2, #2
 800688e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	2164      	movs	r1, #100	@ 0x64
 8006894:	6978      	ldr	r0, [r7, #20]
 8006896:	f000 fa01 	bl	8006c9c <SPI_EndRxTxTransaction>
 800689a:	4603      	mov	r3, r0
 800689c:	2b00      	cmp	r3, #0
 800689e:	d005      	beq.n	80068ac <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068a4:	f043 0220 	orr.w	r2, r3, #32
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d10a      	bne.n	80068ca <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068b4:	2300      	movs	r3, #0
 80068b6:	60fb      	str	r3, [r7, #12]
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	60fb      	str	r3, [r7, #12]
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	60fb      	str	r3, [r7, #12]
 80068c8:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	2200      	movs	r2, #0
 80068ce:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d003      	beq.n	80068e8 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80068e0:	6978      	ldr	r0, [r7, #20]
 80068e2:	f7ff ffa9 	bl	8006838 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80068e6:	e002      	b.n	80068ee <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80068e8:	6978      	ldr	r0, [r7, #20]
 80068ea:	f7fa fed5 	bl	8001698 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80068ee:	3718      	adds	r7, #24
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006900:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006902:	f7fc fb69 	bl	8002fd8 <HAL_GetTick>
 8006906:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006912:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006916:	d03b      	beq.n	8006990 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	685a      	ldr	r2, [r3, #4]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f022 0220 	bic.w	r2, r2, #32
 8006926:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d10d      	bne.n	800694c <SPI_DMAReceiveCplt+0x58>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006938:	d108      	bne.n	800694c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	685a      	ldr	r2, [r3, #4]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f022 0203 	bic.w	r2, r2, #3
 8006948:	605a      	str	r2, [r3, #4]
 800694a:	e007      	b.n	800695c <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	685a      	ldr	r2, [r3, #4]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f022 0201 	bic.w	r2, r2, #1
 800695a:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800695c:	68ba      	ldr	r2, [r7, #8]
 800695e:	2164      	movs	r1, #100	@ 0x64
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f000 f935 	bl	8006bd0 <SPI_EndRxTransaction>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d002      	beq.n	8006972 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2220      	movs	r2, #32
 8006970:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006984:	2b00      	cmp	r3, #0
 8006986:	d003      	beq.n	8006990 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f7ff ff55 	bl	8006838 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800698e:	e002      	b.n	8006996 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f7fa fe91 	bl	80016b8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006996:	3710      	adds	r7, #16
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}

0800699c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069aa:	f7fc fb15 	bl	8002fd8 <HAL_GetTick>
 80069ae:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069be:	d02f      	beq.n	8006a20 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	685a      	ldr	r2, [r3, #4]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f022 0220 	bic.w	r2, r2, #32
 80069ce:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80069d0:	68ba      	ldr	r2, [r7, #8]
 80069d2:	2164      	movs	r1, #100	@ 0x64
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	f000 f961 	bl	8006c9c <SPI_EndRxTxTransaction>
 80069da:	4603      	mov	r3, r0
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d005      	beq.n	80069ec <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e4:	f043 0220 	orr.w	r2, r3, #32
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	685a      	ldr	r2, [r3, #4]
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f022 0203 	bic.w	r2, r2, #3
 80069fa:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2200      	movs	r2, #0
 8006a00:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2200      	movs	r2, #0
 8006a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d003      	beq.n	8006a20 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006a18:	68f8      	ldr	r0, [r7, #12]
 8006a1a:	f7ff ff0d 	bl	8006838 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006a1e:	e002      	b.n	8006a26 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f7ff fee1 	bl	80067e8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a38:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f7ff fede 	bl	80067fc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a40:	bf00      	nop
 8006a42:	3710      	adds	r7, #16
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a54:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006a56:	68f8      	ldr	r0, [r7, #12]
 8006a58:	f7ff feda 	bl	8006810 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a5c:	bf00      	nop
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a70:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006a72:	68f8      	ldr	r0, [r7, #12]
 8006a74:	f7ff fed6 	bl	8006824 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a78:	bf00      	nop
 8006a7a:	3710      	adds	r7, #16
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	685a      	ldr	r2, [r3, #4]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f022 0203 	bic.w	r2, r2, #3
 8006a9c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aa2:	f043 0210 	orr.w	r2, r3, #16
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006ab2:	68f8      	ldr	r0, [r7, #12]
 8006ab4:	f7ff fec0 	bl	8006838 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ab8:	bf00      	nop
 8006aba:	3710      	adds	r7, #16
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b088      	sub	sp, #32
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	603b      	str	r3, [r7, #0]
 8006acc:	4613      	mov	r3, r2
 8006ace:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006ad0:	f7fc fa82 	bl	8002fd8 <HAL_GetTick>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad8:	1a9b      	subs	r3, r3, r2
 8006ada:	683a      	ldr	r2, [r7, #0]
 8006adc:	4413      	add	r3, r2
 8006ade:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ae0:	f7fc fa7a 	bl	8002fd8 <HAL_GetTick>
 8006ae4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006ae6:	4b39      	ldr	r3, [pc, #228]	@ (8006bcc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	015b      	lsls	r3, r3, #5
 8006aec:	0d1b      	lsrs	r3, r3, #20
 8006aee:	69fa      	ldr	r2, [r7, #28]
 8006af0:	fb02 f303 	mul.w	r3, r2, r3
 8006af4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006af6:	e054      	b.n	8006ba2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006afe:	d050      	beq.n	8006ba2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b00:	f7fc fa6a 	bl	8002fd8 <HAL_GetTick>
 8006b04:	4602      	mov	r2, r0
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	1ad3      	subs	r3, r2, r3
 8006b0a:	69fa      	ldr	r2, [r7, #28]
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d902      	bls.n	8006b16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d13d      	bne.n	8006b92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b2e:	d111      	bne.n	8006b54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b38:	d004      	beq.n	8006b44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b42:	d107      	bne.n	8006b54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b5c:	d10f      	bne.n	8006b7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b6c:	601a      	str	r2, [r3, #0]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006b8e:	2303      	movs	r3, #3
 8006b90:	e017      	b.n	8006bc2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d101      	bne.n	8006b9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	689a      	ldr	r2, [r3, #8]
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	4013      	ands	r3, r2
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	bf0c      	ite	eq
 8006bb2:	2301      	moveq	r3, #1
 8006bb4:	2300      	movne	r3, #0
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	461a      	mov	r2, r3
 8006bba:	79fb      	ldrb	r3, [r7, #7]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d19b      	bne.n	8006af8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3720      	adds	r7, #32
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	2000000c 	.word	0x2000000c

08006bd0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b086      	sub	sp, #24
 8006bd4:	af02      	add	r7, sp, #8
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006be4:	d111      	bne.n	8006c0a <SPI_EndRxTransaction+0x3a>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bee:	d004      	beq.n	8006bfa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bf8:	d107      	bne.n	8006c0a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c08:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c12:	d12a      	bne.n	8006c6a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c1c:	d012      	beq.n	8006c44 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	2200      	movs	r2, #0
 8006c26:	2180      	movs	r1, #128	@ 0x80
 8006c28:	68f8      	ldr	r0, [r7, #12]
 8006c2a:	f7ff ff49 	bl	8006ac0 <SPI_WaitFlagStateUntilTimeout>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d02d      	beq.n	8006c90 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c38:	f043 0220 	orr.w	r2, r3, #32
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e026      	b.n	8006c92 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	9300      	str	r3, [sp, #0]
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	2101      	movs	r1, #1
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f7ff ff36 	bl	8006ac0 <SPI_WaitFlagStateUntilTimeout>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d01a      	beq.n	8006c90 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c5e:	f043 0220 	orr.w	r2, r3, #32
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006c66:	2303      	movs	r3, #3
 8006c68:	e013      	b.n	8006c92 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	9300      	str	r3, [sp, #0]
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	2200      	movs	r2, #0
 8006c72:	2101      	movs	r1, #1
 8006c74:	68f8      	ldr	r0, [r7, #12]
 8006c76:	f7ff ff23 	bl	8006ac0 <SPI_WaitFlagStateUntilTimeout>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d007      	beq.n	8006c90 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c84:	f043 0220 	orr.w	r2, r3, #32
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e000      	b.n	8006c92 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3710      	adds	r7, #16
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
	...

08006c9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b088      	sub	sp, #32
 8006ca0:	af02      	add	r7, sp, #8
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	2102      	movs	r1, #2
 8006cb2:	68f8      	ldr	r0, [r7, #12]
 8006cb4:	f7ff ff04 	bl	8006ac0 <SPI_WaitFlagStateUntilTimeout>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d007      	beq.n	8006cce <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cc2:	f043 0220 	orr.w	r2, r3, #32
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006cca:	2303      	movs	r3, #3
 8006ccc:	e032      	b.n	8006d34 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006cce:	4b1b      	ldr	r3, [pc, #108]	@ (8006d3c <SPI_EndRxTxTransaction+0xa0>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8006d40 <SPI_EndRxTxTransaction+0xa4>)
 8006cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd8:	0d5b      	lsrs	r3, r3, #21
 8006cda:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006cde:	fb02 f303 	mul.w	r3, r2, r3
 8006ce2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cec:	d112      	bne.n	8006d14 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	2180      	movs	r1, #128	@ 0x80
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f7ff fee1 	bl	8006ac0 <SPI_WaitFlagStateUntilTimeout>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d016      	beq.n	8006d32 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d08:	f043 0220 	orr.w	r2, r3, #32
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e00f      	b.n	8006d34 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d00a      	beq.n	8006d30 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d2a:	2b80      	cmp	r3, #128	@ 0x80
 8006d2c:	d0f2      	beq.n	8006d14 <SPI_EndRxTxTransaction+0x78>
 8006d2e:	e000      	b.n	8006d32 <SPI_EndRxTxTransaction+0x96>
        break;
 8006d30:	bf00      	nop
  }

  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3718      	adds	r7, #24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	2000000c 	.word	0x2000000c
 8006d40:	165e9f81 	.word	0x165e9f81

08006d44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b082      	sub	sp, #8
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d101      	bne.n	8006d56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e041      	b.n	8006dda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d106      	bne.n	8006d70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f7fb ff94 	bl	8002c98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2202      	movs	r2, #2
 8006d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	3304      	adds	r3, #4
 8006d80:	4619      	mov	r1, r3
 8006d82:	4610      	mov	r0, r2
 8006d84:	f000 f95e 	bl	8007044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3708      	adds	r7, #8
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
	...

08006de4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006de4:	b480      	push	{r7}
 8006de6:	b085      	sub	sp, #20
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d001      	beq.n	8006dfc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e046      	b.n	8006e8a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2202      	movs	r2, #2
 8006e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a23      	ldr	r2, [pc, #140]	@ (8006e98 <HAL_TIM_Base_Start+0xb4>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d022      	beq.n	8006e54 <HAL_TIM_Base_Start+0x70>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e16:	d01d      	beq.n	8006e54 <HAL_TIM_Base_Start+0x70>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a1f      	ldr	r2, [pc, #124]	@ (8006e9c <HAL_TIM_Base_Start+0xb8>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d018      	beq.n	8006e54 <HAL_TIM_Base_Start+0x70>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a1e      	ldr	r2, [pc, #120]	@ (8006ea0 <HAL_TIM_Base_Start+0xbc>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d013      	beq.n	8006e54 <HAL_TIM_Base_Start+0x70>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a1c      	ldr	r2, [pc, #112]	@ (8006ea4 <HAL_TIM_Base_Start+0xc0>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d00e      	beq.n	8006e54 <HAL_TIM_Base_Start+0x70>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ea8 <HAL_TIM_Base_Start+0xc4>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d009      	beq.n	8006e54 <HAL_TIM_Base_Start+0x70>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a19      	ldr	r2, [pc, #100]	@ (8006eac <HAL_TIM_Base_Start+0xc8>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d004      	beq.n	8006e54 <HAL_TIM_Base_Start+0x70>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a18      	ldr	r2, [pc, #96]	@ (8006eb0 <HAL_TIM_Base_Start+0xcc>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d111      	bne.n	8006e78 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	f003 0307 	and.w	r3, r3, #7
 8006e5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2b06      	cmp	r3, #6
 8006e64:	d010      	beq.n	8006e88 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f042 0201 	orr.w	r2, r2, #1
 8006e74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e76:	e007      	b.n	8006e88 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f042 0201 	orr.w	r2, r2, #1
 8006e86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3714      	adds	r7, #20
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	40010000 	.word	0x40010000
 8006e9c:	40000400 	.word	0x40000400
 8006ea0:	40000800 	.word	0x40000800
 8006ea4:	40000c00 	.word	0x40000c00
 8006ea8:	40010400 	.word	0x40010400
 8006eac:	40014000 	.word	0x40014000
 8006eb0:	40001800 	.word	0x40001800

08006eb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d101      	bne.n	8006ed0 <HAL_TIM_ConfigClockSource+0x1c>
 8006ecc:	2302      	movs	r3, #2
 8006ece:	e0b4      	b.n	800703a <HAL_TIM_ConfigClockSource+0x186>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2202      	movs	r2, #2
 8006edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006eee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ef6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	68ba      	ldr	r2, [r7, #8]
 8006efe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f08:	d03e      	beq.n	8006f88 <HAL_TIM_ConfigClockSource+0xd4>
 8006f0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f0e:	f200 8087 	bhi.w	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f16:	f000 8086 	beq.w	8007026 <HAL_TIM_ConfigClockSource+0x172>
 8006f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f1e:	d87f      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f20:	2b70      	cmp	r3, #112	@ 0x70
 8006f22:	d01a      	beq.n	8006f5a <HAL_TIM_ConfigClockSource+0xa6>
 8006f24:	2b70      	cmp	r3, #112	@ 0x70
 8006f26:	d87b      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f28:	2b60      	cmp	r3, #96	@ 0x60
 8006f2a:	d050      	beq.n	8006fce <HAL_TIM_ConfigClockSource+0x11a>
 8006f2c:	2b60      	cmp	r3, #96	@ 0x60
 8006f2e:	d877      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f30:	2b50      	cmp	r3, #80	@ 0x50
 8006f32:	d03c      	beq.n	8006fae <HAL_TIM_ConfigClockSource+0xfa>
 8006f34:	2b50      	cmp	r3, #80	@ 0x50
 8006f36:	d873      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f38:	2b40      	cmp	r3, #64	@ 0x40
 8006f3a:	d058      	beq.n	8006fee <HAL_TIM_ConfigClockSource+0x13a>
 8006f3c:	2b40      	cmp	r3, #64	@ 0x40
 8006f3e:	d86f      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f40:	2b30      	cmp	r3, #48	@ 0x30
 8006f42:	d064      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x15a>
 8006f44:	2b30      	cmp	r3, #48	@ 0x30
 8006f46:	d86b      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f48:	2b20      	cmp	r3, #32
 8006f4a:	d060      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x15a>
 8006f4c:	2b20      	cmp	r3, #32
 8006f4e:	d867      	bhi.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d05c      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x15a>
 8006f54:	2b10      	cmp	r3, #16
 8006f56:	d05a      	beq.n	800700e <HAL_TIM_ConfigClockSource+0x15a>
 8006f58:	e062      	b.n	8007020 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f6a:	f000 f991 	bl	8007290 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006f7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	609a      	str	r2, [r3, #8]
      break;
 8006f86:	e04f      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006f98:	f000 f97a 	bl	8007290 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689a      	ldr	r2, [r3, #8]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006faa:	609a      	str	r2, [r3, #8]
      break;
 8006fac:	e03c      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fba:	461a      	mov	r2, r3
 8006fbc:	f000 f8ee 	bl	800719c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2150      	movs	r1, #80	@ 0x50
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f000 f947 	bl	800725a <TIM_ITRx_SetConfig>
      break;
 8006fcc:	e02c      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006fda:	461a      	mov	r2, r3
 8006fdc:	f000 f90d 	bl	80071fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2160      	movs	r1, #96	@ 0x60
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f000 f937 	bl	800725a <TIM_ITRx_SetConfig>
      break;
 8006fec:	e01c      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	f000 f8ce 	bl	800719c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2140      	movs	r1, #64	@ 0x40
 8007006:	4618      	mov	r0, r3
 8007008:	f000 f927 	bl	800725a <TIM_ITRx_SetConfig>
      break;
 800700c:	e00c      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4619      	mov	r1, r3
 8007018:	4610      	mov	r0, r2
 800701a:	f000 f91e 	bl	800725a <TIM_ITRx_SetConfig>
      break;
 800701e:	e003      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	73fb      	strb	r3, [r7, #15]
      break;
 8007024:	e000      	b.n	8007028 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007026:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2200      	movs	r2, #0
 8007034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007038:	7bfb      	ldrb	r3, [r7, #15]
}
 800703a:	4618      	mov	r0, r3
 800703c:	3710      	adds	r7, #16
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
	...

08007044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a46      	ldr	r2, [pc, #280]	@ (8007170 <TIM_Base_SetConfig+0x12c>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d013      	beq.n	8007084 <TIM_Base_SetConfig+0x40>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007062:	d00f      	beq.n	8007084 <TIM_Base_SetConfig+0x40>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	4a43      	ldr	r2, [pc, #268]	@ (8007174 <TIM_Base_SetConfig+0x130>)
 8007068:	4293      	cmp	r3, r2
 800706a:	d00b      	beq.n	8007084 <TIM_Base_SetConfig+0x40>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4a42      	ldr	r2, [pc, #264]	@ (8007178 <TIM_Base_SetConfig+0x134>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d007      	beq.n	8007084 <TIM_Base_SetConfig+0x40>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	4a41      	ldr	r2, [pc, #260]	@ (800717c <TIM_Base_SetConfig+0x138>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d003      	beq.n	8007084 <TIM_Base_SetConfig+0x40>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4a40      	ldr	r2, [pc, #256]	@ (8007180 <TIM_Base_SetConfig+0x13c>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d108      	bne.n	8007096 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800708a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	68fa      	ldr	r2, [r7, #12]
 8007092:	4313      	orrs	r3, r2
 8007094:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a35      	ldr	r2, [pc, #212]	@ (8007170 <TIM_Base_SetConfig+0x12c>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d02b      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070a4:	d027      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a32      	ldr	r2, [pc, #200]	@ (8007174 <TIM_Base_SetConfig+0x130>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d023      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a31      	ldr	r2, [pc, #196]	@ (8007178 <TIM_Base_SetConfig+0x134>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d01f      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	4a30      	ldr	r2, [pc, #192]	@ (800717c <TIM_Base_SetConfig+0x138>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d01b      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a2f      	ldr	r2, [pc, #188]	@ (8007180 <TIM_Base_SetConfig+0x13c>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d017      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4a2e      	ldr	r2, [pc, #184]	@ (8007184 <TIM_Base_SetConfig+0x140>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d013      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a2d      	ldr	r2, [pc, #180]	@ (8007188 <TIM_Base_SetConfig+0x144>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d00f      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a2c      	ldr	r2, [pc, #176]	@ (800718c <TIM_Base_SetConfig+0x148>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d00b      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a2b      	ldr	r2, [pc, #172]	@ (8007190 <TIM_Base_SetConfig+0x14c>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d007      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4a2a      	ldr	r2, [pc, #168]	@ (8007194 <TIM_Base_SetConfig+0x150>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d003      	beq.n	80070f6 <TIM_Base_SetConfig+0xb2>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4a29      	ldr	r2, [pc, #164]	@ (8007198 <TIM_Base_SetConfig+0x154>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d108      	bne.n	8007108 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	68db      	ldr	r3, [r3, #12]
 8007102:	68fa      	ldr	r2, [r7, #12]
 8007104:	4313      	orrs	r3, r2
 8007106:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	695b      	ldr	r3, [r3, #20]
 8007112:	4313      	orrs	r3, r2
 8007114:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	68fa      	ldr	r2, [r7, #12]
 800711a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	689a      	ldr	r2, [r3, #8]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a10      	ldr	r2, [pc, #64]	@ (8007170 <TIM_Base_SetConfig+0x12c>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d003      	beq.n	800713c <TIM_Base_SetConfig+0xf8>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	4a12      	ldr	r2, [pc, #72]	@ (8007180 <TIM_Base_SetConfig+0x13c>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d103      	bne.n	8007144 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	691a      	ldr	r2, [r3, #16]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b01      	cmp	r3, #1
 8007154:	d105      	bne.n	8007162 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	691b      	ldr	r3, [r3, #16]
 800715a:	f023 0201 	bic.w	r2, r3, #1
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	611a      	str	r2, [r3, #16]
  }
}
 8007162:	bf00      	nop
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	40010000 	.word	0x40010000
 8007174:	40000400 	.word	0x40000400
 8007178:	40000800 	.word	0x40000800
 800717c:	40000c00 	.word	0x40000c00
 8007180:	40010400 	.word	0x40010400
 8007184:	40014000 	.word	0x40014000
 8007188:	40014400 	.word	0x40014400
 800718c:	40014800 	.word	0x40014800
 8007190:	40001800 	.word	0x40001800
 8007194:	40001c00 	.word	0x40001c00
 8007198:	40002000 	.word	0x40002000

0800719c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800719c:	b480      	push	{r7}
 800719e:	b087      	sub	sp, #28
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6a1b      	ldr	r3, [r3, #32]
 80071ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	f023 0201 	bic.w	r2, r3, #1
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80071c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	011b      	lsls	r3, r3, #4
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	f023 030a 	bic.w	r3, r3, #10
 80071d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80071da:	697a      	ldr	r2, [r7, #20]
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	4313      	orrs	r3, r2
 80071e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	693a      	ldr	r2, [r7, #16]
 80071e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	697a      	ldr	r2, [r7, #20]
 80071ec:	621a      	str	r2, [r3, #32]
}
 80071ee:	bf00      	nop
 80071f0:	371c      	adds	r7, #28
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr

080071fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071fa:	b480      	push	{r7}
 80071fc:	b087      	sub	sp, #28
 80071fe:	af00      	add	r7, sp, #0
 8007200:	60f8      	str	r0, [r7, #12]
 8007202:	60b9      	str	r1, [r7, #8]
 8007204:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6a1b      	ldr	r3, [r3, #32]
 800720a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6a1b      	ldr	r3, [r3, #32]
 8007210:	f023 0210 	bic.w	r2, r3, #16
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	699b      	ldr	r3, [r3, #24]
 800721c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007224:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	031b      	lsls	r3, r3, #12
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	4313      	orrs	r3, r2
 800722e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007236:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	011b      	lsls	r3, r3, #4
 800723c:	697a      	ldr	r2, [r7, #20]
 800723e:	4313      	orrs	r3, r2
 8007240:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	693a      	ldr	r2, [r7, #16]
 8007246:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	697a      	ldr	r2, [r7, #20]
 800724c:	621a      	str	r2, [r3, #32]
}
 800724e:	bf00      	nop
 8007250:	371c      	adds	r7, #28
 8007252:	46bd      	mov	sp, r7
 8007254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007258:	4770      	bx	lr

0800725a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800725a:	b480      	push	{r7}
 800725c:	b085      	sub	sp, #20
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
 8007262:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007270:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007272:	683a      	ldr	r2, [r7, #0]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	4313      	orrs	r3, r2
 8007278:	f043 0307 	orr.w	r3, r3, #7
 800727c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	609a      	str	r2, [r3, #8]
}
 8007284:	bf00      	nop
 8007286:	3714      	adds	r7, #20
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007290:	b480      	push	{r7}
 8007292:	b087      	sub	sp, #28
 8007294:	af00      	add	r7, sp, #0
 8007296:	60f8      	str	r0, [r7, #12]
 8007298:	60b9      	str	r1, [r7, #8]
 800729a:	607a      	str	r2, [r7, #4]
 800729c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	021a      	lsls	r2, r3, #8
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	431a      	orrs	r2, r3
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	697a      	ldr	r2, [r7, #20]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	697a      	ldr	r2, [r7, #20]
 80072c2:	609a      	str	r2, [r3, #8]
}
 80072c4:	bf00      	nop
 80072c6:	371c      	adds	r7, #28
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b085      	sub	sp, #20
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d101      	bne.n	80072e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80072e4:	2302      	movs	r3, #2
 80072e6:	e05a      	b.n	800739e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2202      	movs	r2, #2
 80072f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800730e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	4313      	orrs	r3, r2
 8007318:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a21      	ldr	r2, [pc, #132]	@ (80073ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d022      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007334:	d01d      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a1d      	ldr	r2, [pc, #116]	@ (80073b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d018      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a1b      	ldr	r2, [pc, #108]	@ (80073b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d013      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a1a      	ldr	r2, [pc, #104]	@ (80073b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d00e      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a18      	ldr	r2, [pc, #96]	@ (80073bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d009      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a17      	ldr	r2, [pc, #92]	@ (80073c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d004      	beq.n	8007372 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a15      	ldr	r2, [pc, #84]	@ (80073c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d10c      	bne.n	800738c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007378:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	4313      	orrs	r3, r2
 8007382:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68ba      	ldr	r2, [r7, #8]
 800738a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3714      	adds	r7, #20
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	40010000 	.word	0x40010000
 80073b0:	40000400 	.word	0x40000400
 80073b4:	40000800 	.word	0x40000800
 80073b8:	40000c00 	.word	0x40000c00
 80073bc:	40010400 	.word	0x40010400
 80073c0:	40014000 	.word	0x40014000
 80073c4:	40001800 	.word	0x40001800

080073c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d101      	bne.n	80073da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e042      	b.n	8007460 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d106      	bne.n	80073f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f7fb fc72 	bl	8002cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2224      	movs	r2, #36	@ 0x24
 80073f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	68da      	ldr	r2, [r3, #12]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800740a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 fc85 	bl	8007d1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	691a      	ldr	r2, [r3, #16]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007420:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	695a      	ldr	r2, [r3, #20]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007430:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68da      	ldr	r2, [r3, #12]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007440:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2220      	movs	r2, #32
 800744c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2220      	movs	r2, #32
 8007454:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3708      	adds	r7, #8
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b0ba      	sub	sp, #232	@ 0xe8
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800748e:	2300      	movs	r3, #0
 8007490:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007494:	2300      	movs	r3, #0
 8007496:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800749a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800749e:	f003 030f 	and.w	r3, r3, #15
 80074a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80074a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d10f      	bne.n	80074ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80074ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074b2:	f003 0320 	and.w	r3, r3, #32
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d009      	beq.n	80074ce <HAL_UART_IRQHandler+0x66>
 80074ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074be:	f003 0320 	and.w	r3, r3, #32
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d003      	beq.n	80074ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 fb69 	bl	8007b9e <UART_Receive_IT>
      return;
 80074cc:	e25b      	b.n	8007986 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80074ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	f000 80de 	beq.w	8007694 <HAL_UART_IRQHandler+0x22c>
 80074d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074dc:	f003 0301 	and.w	r3, r3, #1
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d106      	bne.n	80074f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80074e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074e8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f000 80d1 	beq.w	8007694 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80074f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074f6:	f003 0301 	and.w	r3, r3, #1
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00b      	beq.n	8007516 <HAL_UART_IRQHandler+0xae>
 80074fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007502:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007506:	2b00      	cmp	r3, #0
 8007508:	d005      	beq.n	8007516 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800750e:	f043 0201 	orr.w	r2, r3, #1
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800751a:	f003 0304 	and.w	r3, r3, #4
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00b      	beq.n	800753a <HAL_UART_IRQHandler+0xd2>
 8007522:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	2b00      	cmp	r3, #0
 800752c:	d005      	beq.n	800753a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007532:	f043 0202 	orr.w	r2, r3, #2
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800753a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800753e:	f003 0302 	and.w	r3, r3, #2
 8007542:	2b00      	cmp	r3, #0
 8007544:	d00b      	beq.n	800755e <HAL_UART_IRQHandler+0xf6>
 8007546:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800754a:	f003 0301 	and.w	r3, r3, #1
 800754e:	2b00      	cmp	r3, #0
 8007550:	d005      	beq.n	800755e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007556:	f043 0204 	orr.w	r2, r3, #4
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800755e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007562:	f003 0308 	and.w	r3, r3, #8
 8007566:	2b00      	cmp	r3, #0
 8007568:	d011      	beq.n	800758e <HAL_UART_IRQHandler+0x126>
 800756a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800756e:	f003 0320 	and.w	r3, r3, #32
 8007572:	2b00      	cmp	r3, #0
 8007574:	d105      	bne.n	8007582 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007576:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800757a:	f003 0301 	and.w	r3, r3, #1
 800757e:	2b00      	cmp	r3, #0
 8007580:	d005      	beq.n	800758e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007586:	f043 0208 	orr.w	r2, r3, #8
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007592:	2b00      	cmp	r3, #0
 8007594:	f000 81f2 	beq.w	800797c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800759c:	f003 0320 	and.w	r3, r3, #32
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d008      	beq.n	80075b6 <HAL_UART_IRQHandler+0x14e>
 80075a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075a8:	f003 0320 	and.w	r3, r3, #32
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d002      	beq.n	80075b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 faf4 	bl	8007b9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	695b      	ldr	r3, [r3, #20]
 80075bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075c0:	2b40      	cmp	r3, #64	@ 0x40
 80075c2:	bf0c      	ite	eq
 80075c4:	2301      	moveq	r3, #1
 80075c6:	2300      	movne	r3, #0
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075d2:	f003 0308 	and.w	r3, r3, #8
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d103      	bne.n	80075e2 <HAL_UART_IRQHandler+0x17a>
 80075da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d04f      	beq.n	8007682 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 f9fc 	bl	80079e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	695b      	ldr	r3, [r3, #20]
 80075ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075f2:	2b40      	cmp	r3, #64	@ 0x40
 80075f4:	d141      	bne.n	800767a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	3314      	adds	r3, #20
 80075fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007600:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007604:	e853 3f00 	ldrex	r3, [r3]
 8007608:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800760c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007610:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007614:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	3314      	adds	r3, #20
 800761e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007622:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007626:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800762e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007632:	e841 2300 	strex	r3, r2, [r1]
 8007636:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800763a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d1d9      	bne.n	80075f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007646:	2b00      	cmp	r3, #0
 8007648:	d013      	beq.n	8007672 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800764e:	4a7e      	ldr	r2, [pc, #504]	@ (8007848 <HAL_UART_IRQHandler+0x3e0>)
 8007650:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007656:	4618      	mov	r0, r3
 8007658:	f7fc f952 	bl	8003900 <HAL_DMA_Abort_IT>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d016      	beq.n	8007690 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007668:	687a      	ldr	r2, [r7, #4]
 800766a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800766c:	4610      	mov	r0, r2
 800766e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007670:	e00e      	b.n	8007690 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 f99e 	bl	80079b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007678:	e00a      	b.n	8007690 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f99a 	bl	80079b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007680:	e006      	b.n	8007690 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 f996 	bl	80079b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800768e:	e175      	b.n	800797c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007690:	bf00      	nop
    return;
 8007692:	e173      	b.n	800797c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007698:	2b01      	cmp	r3, #1
 800769a:	f040 814f 	bne.w	800793c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800769e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076a2:	f003 0310 	and.w	r3, r3, #16
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f000 8148 	beq.w	800793c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80076ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076b0:	f003 0310 	and.w	r3, r3, #16
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 8141 	beq.w	800793c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80076ba:	2300      	movs	r3, #0
 80076bc:	60bb      	str	r3, [r7, #8]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	60bb      	str	r3, [r7, #8]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	60bb      	str	r3, [r7, #8]
 80076ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076da:	2b40      	cmp	r3, #64	@ 0x40
 80076dc:	f040 80b6 	bne.w	800784c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80076ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f000 8145 	beq.w	8007980 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80076fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80076fe:	429a      	cmp	r2, r3
 8007700:	f080 813e 	bcs.w	8007980 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800770a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007710:	69db      	ldr	r3, [r3, #28]
 8007712:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007716:	f000 8088 	beq.w	800782a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	330c      	adds	r3, #12
 8007720:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007724:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007728:	e853 3f00 	ldrex	r3, [r3]
 800772c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007730:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007734:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007738:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	330c      	adds	r3, #12
 8007742:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007746:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800774a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007752:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007756:	e841 2300 	strex	r3, r2, [r1]
 800775a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800775e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007762:	2b00      	cmp	r3, #0
 8007764:	d1d9      	bne.n	800771a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3314      	adds	r3, #20
 800776c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007770:	e853 3f00 	ldrex	r3, [r3]
 8007774:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007776:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007778:	f023 0301 	bic.w	r3, r3, #1
 800777c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	3314      	adds	r3, #20
 8007786:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800778a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800778e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007790:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007792:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007796:	e841 2300 	strex	r3, r2, [r1]
 800779a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800779c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d1e1      	bne.n	8007766 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	3314      	adds	r3, #20
 80077a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077ac:	e853 3f00 	ldrex	r3, [r3]
 80077b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80077b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	3314      	adds	r3, #20
 80077c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80077c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80077c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80077cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80077ce:	e841 2300 	strex	r3, r2, [r1]
 80077d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80077d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1e3      	bne.n	80077a2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2220      	movs	r2, #32
 80077de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2200      	movs	r2, #0
 80077e6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	330c      	adds	r3, #12
 80077ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077f2:	e853 3f00 	ldrex	r3, [r3]
 80077f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80077f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077fa:	f023 0310 	bic.w	r3, r3, #16
 80077fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	330c      	adds	r3, #12
 8007808:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800780c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800780e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007810:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007812:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007814:	e841 2300 	strex	r3, r2, [r1]
 8007818:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800781a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800781c:	2b00      	cmp	r3, #0
 800781e:	d1e3      	bne.n	80077e8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007824:	4618      	mov	r0, r3
 8007826:	f7fb fffb 	bl	8003820 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2202      	movs	r2, #2
 800782e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007838:	b29b      	uxth	r3, r3
 800783a:	1ad3      	subs	r3, r2, r3
 800783c:	b29b      	uxth	r3, r3
 800783e:	4619      	mov	r1, r3
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 f8c1 	bl	80079c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007846:	e09b      	b.n	8007980 <HAL_UART_IRQHandler+0x518>
 8007848:	08007aa7 	.word	0x08007aa7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007854:	b29b      	uxth	r3, r3
 8007856:	1ad3      	subs	r3, r2, r3
 8007858:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007860:	b29b      	uxth	r3, r3
 8007862:	2b00      	cmp	r3, #0
 8007864:	f000 808e 	beq.w	8007984 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007868:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800786c:	2b00      	cmp	r3, #0
 800786e:	f000 8089 	beq.w	8007984 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	330c      	adds	r3, #12
 8007878:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800787a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800787c:	e853 3f00 	ldrex	r3, [r3]
 8007880:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007884:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007888:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	330c      	adds	r3, #12
 8007892:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007896:	647a      	str	r2, [r7, #68]	@ 0x44
 8007898:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800789a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800789c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800789e:	e841 2300 	strex	r3, r2, [r1]
 80078a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80078a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1e3      	bne.n	8007872 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	3314      	adds	r3, #20
 80078b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078b4:	e853 3f00 	ldrex	r3, [r3]
 80078b8:	623b      	str	r3, [r7, #32]
   return(result);
 80078ba:	6a3b      	ldr	r3, [r7, #32]
 80078bc:	f023 0301 	bic.w	r3, r3, #1
 80078c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	3314      	adds	r3, #20
 80078ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80078ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80078d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078d6:	e841 2300 	strex	r3, r2, [r1]
 80078da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d1e3      	bne.n	80078aa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2220      	movs	r2, #32
 80078e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2200      	movs	r2, #0
 80078ee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	330c      	adds	r3, #12
 80078f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	e853 3f00 	ldrex	r3, [r3]
 80078fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f023 0310 	bic.w	r3, r3, #16
 8007906:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	330c      	adds	r3, #12
 8007910:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007914:	61fa      	str	r2, [r7, #28]
 8007916:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007918:	69b9      	ldr	r1, [r7, #24]
 800791a:	69fa      	ldr	r2, [r7, #28]
 800791c:	e841 2300 	strex	r3, r2, [r1]
 8007920:	617b      	str	r3, [r7, #20]
   return(result);
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1e3      	bne.n	80078f0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2202      	movs	r2, #2
 800792c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800792e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007932:	4619      	mov	r1, r3
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 f847 	bl	80079c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800793a:	e023      	b.n	8007984 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800793c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007944:	2b00      	cmp	r3, #0
 8007946:	d009      	beq.n	800795c <HAL_UART_IRQHandler+0x4f4>
 8007948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800794c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007950:	2b00      	cmp	r3, #0
 8007952:	d003      	beq.n	800795c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f8ba 	bl	8007ace <UART_Transmit_IT>
    return;
 800795a:	e014      	b.n	8007986 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800795c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007964:	2b00      	cmp	r3, #0
 8007966:	d00e      	beq.n	8007986 <HAL_UART_IRQHandler+0x51e>
 8007968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800796c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007970:	2b00      	cmp	r3, #0
 8007972:	d008      	beq.n	8007986 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 f8fa 	bl	8007b6e <UART_EndTransmit_IT>
    return;
 800797a:	e004      	b.n	8007986 <HAL_UART_IRQHandler+0x51e>
    return;
 800797c:	bf00      	nop
 800797e:	e002      	b.n	8007986 <HAL_UART_IRQHandler+0x51e>
      return;
 8007980:	bf00      	nop
 8007982:	e000      	b.n	8007986 <HAL_UART_IRQHandler+0x51e>
      return;
 8007984:	bf00      	nop
  }
}
 8007986:	37e8      	adds	r7, #232	@ 0xe8
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007994:	bf00      	nop
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799e:	4770      	bx	lr

080079a0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80079a8:	bf00      	nop
 80079aa:	370c      	adds	r7, #12
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr

080079b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	460b      	mov	r3, r1
 80079d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80079d4:	bf00      	nop
 80079d6:	370c      	adds	r7, #12
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b095      	sub	sp, #84	@ 0x54
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	330c      	adds	r3, #12
 80079ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079f2:	e853 3f00 	ldrex	r3, [r3]
 80079f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	330c      	adds	r3, #12
 8007a06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a08:	643a      	str	r2, [r7, #64]	@ 0x40
 8007a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a10:	e841 2300 	strex	r3, r2, [r1]
 8007a14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1e5      	bne.n	80079e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	3314      	adds	r3, #20
 8007a22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a24:	6a3b      	ldr	r3, [r7, #32]
 8007a26:	e853 3f00 	ldrex	r3, [r3]
 8007a2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a2c:	69fb      	ldr	r3, [r7, #28]
 8007a2e:	f023 0301 	bic.w	r3, r3, #1
 8007a32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	3314      	adds	r3, #20
 8007a3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a44:	e841 2300 	strex	r3, r2, [r1]
 8007a48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d1e5      	bne.n	8007a1c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d119      	bne.n	8007a8c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	330c      	adds	r3, #12
 8007a5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	e853 3f00 	ldrex	r3, [r3]
 8007a66:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	f023 0310 	bic.w	r3, r3, #16
 8007a6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	330c      	adds	r3, #12
 8007a76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a78:	61ba      	str	r2, [r7, #24]
 8007a7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7c:	6979      	ldr	r1, [r7, #20]
 8007a7e:	69ba      	ldr	r2, [r7, #24]
 8007a80:	e841 2300 	strex	r3, r2, [r1]
 8007a84:	613b      	str	r3, [r7, #16]
   return(result);
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d1e5      	bne.n	8007a58 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2220      	movs	r2, #32
 8007a90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007a9a:	bf00      	nop
 8007a9c:	3754      	adds	r7, #84	@ 0x54
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa4:	4770      	bx	lr

08007aa6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b084      	sub	sp, #16
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ab2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2200      	movs	r2, #0
 8007abe:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f7ff ff77 	bl	80079b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ac6:	bf00      	nop
 8007ac8:	3710      	adds	r7, #16
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007ace:	b480      	push	{r7}
 8007ad0:	b085      	sub	sp, #20
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	2b21      	cmp	r3, #33	@ 0x21
 8007ae0:	d13e      	bne.n	8007b60 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007aea:	d114      	bne.n	8007b16 <UART_Transmit_IT+0x48>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d110      	bne.n	8007b16 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	881b      	ldrh	r3, [r3, #0]
 8007afe:	461a      	mov	r2, r3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b08:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	1c9a      	adds	r2, r3, #2
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	621a      	str	r2, [r3, #32]
 8007b14:	e008      	b.n	8007b28 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6a1b      	ldr	r3, [r3, #32]
 8007b1a:	1c59      	adds	r1, r3, #1
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	6211      	str	r1, [r2, #32]
 8007b20:	781a      	ldrb	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	4619      	mov	r1, r3
 8007b36:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d10f      	bne.n	8007b5c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	68da      	ldr	r2, [r3, #12]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007b4a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68da      	ldr	r2, [r3, #12]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b5a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	e000      	b.n	8007b62 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007b60:	2302      	movs	r3, #2
  }
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3714      	adds	r7, #20
 8007b66:	46bd      	mov	sp, r7
 8007b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6c:	4770      	bx	lr

08007b6e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b6e:	b580      	push	{r7, lr}
 8007b70:	b082      	sub	sp, #8
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	68da      	ldr	r2, [r3, #12]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b84:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2220      	movs	r2, #32
 8007b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f7ff fefc 	bl	800798c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007b94:	2300      	movs	r3, #0
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3708      	adds	r7, #8
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b08c      	sub	sp, #48	@ 0x30
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	2b22      	cmp	r3, #34	@ 0x22
 8007bb0:	f040 80ae 	bne.w	8007d10 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bbc:	d117      	bne.n	8007bee <UART_Receive_IT+0x50>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d113      	bne.n	8007bee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bce:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be6:	1c9a      	adds	r2, r3, #2
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	629a      	str	r2, [r3, #40]	@ 0x28
 8007bec:	e026      	b.n	8007c3c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c00:	d007      	beq.n	8007c12 <UART_Receive_IT+0x74>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10a      	bne.n	8007c20 <UART_Receive_IT+0x82>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d106      	bne.n	8007c20 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	b2da      	uxtb	r2, r3
 8007c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	e008      	b.n	8007c32 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c2c:	b2da      	uxtb	r2, r3
 8007c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c30:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c36:	1c5a      	adds	r2, r3, #1
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	3b01      	subs	r3, #1
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	4619      	mov	r1, r3
 8007c4a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d15d      	bne.n	8007d0c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	68da      	ldr	r2, [r3, #12]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f022 0220 	bic.w	r2, r2, #32
 8007c5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68da      	ldr	r2, [r3, #12]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007c6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	695a      	ldr	r2, [r3, #20]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f022 0201 	bic.w	r2, r2, #1
 8007c7e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2220      	movs	r2, #32
 8007c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d135      	bne.n	8007d02 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	330c      	adds	r3, #12
 8007ca2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	e853 3f00 	ldrex	r3, [r3]
 8007caa:	613b      	str	r3, [r7, #16]
   return(result);
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	f023 0310 	bic.w	r3, r3, #16
 8007cb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	330c      	adds	r3, #12
 8007cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cbc:	623a      	str	r2, [r7, #32]
 8007cbe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc0:	69f9      	ldr	r1, [r7, #28]
 8007cc2:	6a3a      	ldr	r2, [r7, #32]
 8007cc4:	e841 2300 	strex	r3, r2, [r1]
 8007cc8:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cca:	69bb      	ldr	r3, [r7, #24]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d1e5      	bne.n	8007c9c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 0310 	and.w	r3, r3, #16
 8007cda:	2b10      	cmp	r3, #16
 8007cdc:	d10a      	bne.n	8007cf4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007cde:	2300      	movs	r3, #0
 8007ce0:	60fb      	str	r3, [r7, #12]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	60fb      	str	r3, [r7, #12]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	60fb      	str	r3, [r7, #12]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007cf8:	4619      	mov	r1, r3
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f7ff fe64 	bl	80079c8 <HAL_UARTEx_RxEventCallback>
 8007d00:	e002      	b.n	8007d08 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f7ff fe4c 	bl	80079a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	e002      	b.n	8007d12 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	e000      	b.n	8007d12 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007d10:	2302      	movs	r3, #2
  }
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3730      	adds	r7, #48	@ 0x30
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
	...

08007d1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d20:	b0c0      	sub	sp, #256	@ 0x100
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	691b      	ldr	r3, [r3, #16]
 8007d30:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d38:	68d9      	ldr	r1, [r3, #12]
 8007d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	ea40 0301 	orr.w	r3, r0, r1
 8007d44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d4a:	689a      	ldr	r2, [r3, #8]
 8007d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d50:	691b      	ldr	r3, [r3, #16]
 8007d52:	431a      	orrs	r2, r3
 8007d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d58:	695b      	ldr	r3, [r3, #20]
 8007d5a:	431a      	orrs	r2, r3
 8007d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d60:	69db      	ldr	r3, [r3, #28]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007d74:	f021 010c 	bic.w	r1, r1, #12
 8007d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007d82:	430b      	orrs	r3, r1
 8007d84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d96:	6999      	ldr	r1, [r3, #24]
 8007d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	ea40 0301 	orr.w	r3, r0, r1
 8007da2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	4b8f      	ldr	r3, [pc, #572]	@ (8007fe8 <UART_SetConfig+0x2cc>)
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d005      	beq.n	8007dbc <UART_SetConfig+0xa0>
 8007db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	4b8d      	ldr	r3, [pc, #564]	@ (8007fec <UART_SetConfig+0x2d0>)
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d104      	bne.n	8007dc6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007dbc:	f7fc fe66 	bl	8004a8c <HAL_RCC_GetPCLK2Freq>
 8007dc0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007dc4:	e003      	b.n	8007dce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007dc6:	f7fc fe4d 	bl	8004a64 <HAL_RCC_GetPCLK1Freq>
 8007dca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dd2:	69db      	ldr	r3, [r3, #28]
 8007dd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dd8:	f040 810c 	bne.w	8007ff4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ddc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007de0:	2200      	movs	r2, #0
 8007de2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007de6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007dea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007dee:	4622      	mov	r2, r4
 8007df0:	462b      	mov	r3, r5
 8007df2:	1891      	adds	r1, r2, r2
 8007df4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007df6:	415b      	adcs	r3, r3
 8007df8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007dfa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007dfe:	4621      	mov	r1, r4
 8007e00:	eb12 0801 	adds.w	r8, r2, r1
 8007e04:	4629      	mov	r1, r5
 8007e06:	eb43 0901 	adc.w	r9, r3, r1
 8007e0a:	f04f 0200 	mov.w	r2, #0
 8007e0e:	f04f 0300 	mov.w	r3, #0
 8007e12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007e16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007e1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007e1e:	4690      	mov	r8, r2
 8007e20:	4699      	mov	r9, r3
 8007e22:	4623      	mov	r3, r4
 8007e24:	eb18 0303 	adds.w	r3, r8, r3
 8007e28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007e2c:	462b      	mov	r3, r5
 8007e2e:	eb49 0303 	adc.w	r3, r9, r3
 8007e32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007e42:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007e46:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007e4a:	460b      	mov	r3, r1
 8007e4c:	18db      	adds	r3, r3, r3
 8007e4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e50:	4613      	mov	r3, r2
 8007e52:	eb42 0303 	adc.w	r3, r2, r3
 8007e56:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e58:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007e5c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007e60:	f7f8 f9b2 	bl	80001c8 <__aeabi_uldivmod>
 8007e64:	4602      	mov	r2, r0
 8007e66:	460b      	mov	r3, r1
 8007e68:	4b61      	ldr	r3, [pc, #388]	@ (8007ff0 <UART_SetConfig+0x2d4>)
 8007e6a:	fba3 2302 	umull	r2, r3, r3, r2
 8007e6e:	095b      	lsrs	r3, r3, #5
 8007e70:	011c      	lsls	r4, r3, #4
 8007e72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e76:	2200      	movs	r2, #0
 8007e78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007e7c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007e80:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007e84:	4642      	mov	r2, r8
 8007e86:	464b      	mov	r3, r9
 8007e88:	1891      	adds	r1, r2, r2
 8007e8a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007e8c:	415b      	adcs	r3, r3
 8007e8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e90:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007e94:	4641      	mov	r1, r8
 8007e96:	eb12 0a01 	adds.w	sl, r2, r1
 8007e9a:	4649      	mov	r1, r9
 8007e9c:	eb43 0b01 	adc.w	fp, r3, r1
 8007ea0:	f04f 0200 	mov.w	r2, #0
 8007ea4:	f04f 0300 	mov.w	r3, #0
 8007ea8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007eac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007eb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007eb4:	4692      	mov	sl, r2
 8007eb6:	469b      	mov	fp, r3
 8007eb8:	4643      	mov	r3, r8
 8007eba:	eb1a 0303 	adds.w	r3, sl, r3
 8007ebe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007ec2:	464b      	mov	r3, r9
 8007ec4:	eb4b 0303 	adc.w	r3, fp, r3
 8007ec8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007ed8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007edc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	18db      	adds	r3, r3, r3
 8007ee4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	eb42 0303 	adc.w	r3, r2, r3
 8007eec:	647b      	str	r3, [r7, #68]	@ 0x44
 8007eee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007ef2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007ef6:	f7f8 f967 	bl	80001c8 <__aeabi_uldivmod>
 8007efa:	4602      	mov	r2, r0
 8007efc:	460b      	mov	r3, r1
 8007efe:	4611      	mov	r1, r2
 8007f00:	4b3b      	ldr	r3, [pc, #236]	@ (8007ff0 <UART_SetConfig+0x2d4>)
 8007f02:	fba3 2301 	umull	r2, r3, r3, r1
 8007f06:	095b      	lsrs	r3, r3, #5
 8007f08:	2264      	movs	r2, #100	@ 0x64
 8007f0a:	fb02 f303 	mul.w	r3, r2, r3
 8007f0e:	1acb      	subs	r3, r1, r3
 8007f10:	00db      	lsls	r3, r3, #3
 8007f12:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007f16:	4b36      	ldr	r3, [pc, #216]	@ (8007ff0 <UART_SetConfig+0x2d4>)
 8007f18:	fba3 2302 	umull	r2, r3, r3, r2
 8007f1c:	095b      	lsrs	r3, r3, #5
 8007f1e:	005b      	lsls	r3, r3, #1
 8007f20:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007f24:	441c      	add	r4, r3
 8007f26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007f30:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007f34:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007f38:	4642      	mov	r2, r8
 8007f3a:	464b      	mov	r3, r9
 8007f3c:	1891      	adds	r1, r2, r2
 8007f3e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007f40:	415b      	adcs	r3, r3
 8007f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007f48:	4641      	mov	r1, r8
 8007f4a:	1851      	adds	r1, r2, r1
 8007f4c:	6339      	str	r1, [r7, #48]	@ 0x30
 8007f4e:	4649      	mov	r1, r9
 8007f50:	414b      	adcs	r3, r1
 8007f52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f54:	f04f 0200 	mov.w	r2, #0
 8007f58:	f04f 0300 	mov.w	r3, #0
 8007f5c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007f60:	4659      	mov	r1, fp
 8007f62:	00cb      	lsls	r3, r1, #3
 8007f64:	4651      	mov	r1, sl
 8007f66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f6a:	4651      	mov	r1, sl
 8007f6c:	00ca      	lsls	r2, r1, #3
 8007f6e:	4610      	mov	r0, r2
 8007f70:	4619      	mov	r1, r3
 8007f72:	4603      	mov	r3, r0
 8007f74:	4642      	mov	r2, r8
 8007f76:	189b      	adds	r3, r3, r2
 8007f78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007f7c:	464b      	mov	r3, r9
 8007f7e:	460a      	mov	r2, r1
 8007f80:	eb42 0303 	adc.w	r3, r2, r3
 8007f84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007f94:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007f98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	18db      	adds	r3, r3, r3
 8007fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	eb42 0303 	adc.w	r3, r2, r3
 8007fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007faa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007fae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007fb2:	f7f8 f909 	bl	80001c8 <__aeabi_uldivmod>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	460b      	mov	r3, r1
 8007fba:	4b0d      	ldr	r3, [pc, #52]	@ (8007ff0 <UART_SetConfig+0x2d4>)
 8007fbc:	fba3 1302 	umull	r1, r3, r3, r2
 8007fc0:	095b      	lsrs	r3, r3, #5
 8007fc2:	2164      	movs	r1, #100	@ 0x64
 8007fc4:	fb01 f303 	mul.w	r3, r1, r3
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	00db      	lsls	r3, r3, #3
 8007fcc:	3332      	adds	r3, #50	@ 0x32
 8007fce:	4a08      	ldr	r2, [pc, #32]	@ (8007ff0 <UART_SetConfig+0x2d4>)
 8007fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8007fd4:	095b      	lsrs	r3, r3, #5
 8007fd6:	f003 0207 	and.w	r2, r3, #7
 8007fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4422      	add	r2, r4
 8007fe2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007fe4:	e106      	b.n	80081f4 <UART_SetConfig+0x4d8>
 8007fe6:	bf00      	nop
 8007fe8:	40011000 	.word	0x40011000
 8007fec:	40011400 	.word	0x40011400
 8007ff0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ff4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007ffe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008002:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008006:	4642      	mov	r2, r8
 8008008:	464b      	mov	r3, r9
 800800a:	1891      	adds	r1, r2, r2
 800800c:	6239      	str	r1, [r7, #32]
 800800e:	415b      	adcs	r3, r3
 8008010:	627b      	str	r3, [r7, #36]	@ 0x24
 8008012:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008016:	4641      	mov	r1, r8
 8008018:	1854      	adds	r4, r2, r1
 800801a:	4649      	mov	r1, r9
 800801c:	eb43 0501 	adc.w	r5, r3, r1
 8008020:	f04f 0200 	mov.w	r2, #0
 8008024:	f04f 0300 	mov.w	r3, #0
 8008028:	00eb      	lsls	r3, r5, #3
 800802a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800802e:	00e2      	lsls	r2, r4, #3
 8008030:	4614      	mov	r4, r2
 8008032:	461d      	mov	r5, r3
 8008034:	4643      	mov	r3, r8
 8008036:	18e3      	adds	r3, r4, r3
 8008038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800803c:	464b      	mov	r3, r9
 800803e:	eb45 0303 	adc.w	r3, r5, r3
 8008042:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008052:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008056:	f04f 0200 	mov.w	r2, #0
 800805a:	f04f 0300 	mov.w	r3, #0
 800805e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008062:	4629      	mov	r1, r5
 8008064:	008b      	lsls	r3, r1, #2
 8008066:	4621      	mov	r1, r4
 8008068:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800806c:	4621      	mov	r1, r4
 800806e:	008a      	lsls	r2, r1, #2
 8008070:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008074:	f7f8 f8a8 	bl	80001c8 <__aeabi_uldivmod>
 8008078:	4602      	mov	r2, r0
 800807a:	460b      	mov	r3, r1
 800807c:	4b60      	ldr	r3, [pc, #384]	@ (8008200 <UART_SetConfig+0x4e4>)
 800807e:	fba3 2302 	umull	r2, r3, r3, r2
 8008082:	095b      	lsrs	r3, r3, #5
 8008084:	011c      	lsls	r4, r3, #4
 8008086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800808a:	2200      	movs	r2, #0
 800808c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008090:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008094:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008098:	4642      	mov	r2, r8
 800809a:	464b      	mov	r3, r9
 800809c:	1891      	adds	r1, r2, r2
 800809e:	61b9      	str	r1, [r7, #24]
 80080a0:	415b      	adcs	r3, r3
 80080a2:	61fb      	str	r3, [r7, #28]
 80080a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80080a8:	4641      	mov	r1, r8
 80080aa:	1851      	adds	r1, r2, r1
 80080ac:	6139      	str	r1, [r7, #16]
 80080ae:	4649      	mov	r1, r9
 80080b0:	414b      	adcs	r3, r1
 80080b2:	617b      	str	r3, [r7, #20]
 80080b4:	f04f 0200 	mov.w	r2, #0
 80080b8:	f04f 0300 	mov.w	r3, #0
 80080bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80080c0:	4659      	mov	r1, fp
 80080c2:	00cb      	lsls	r3, r1, #3
 80080c4:	4651      	mov	r1, sl
 80080c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080ca:	4651      	mov	r1, sl
 80080cc:	00ca      	lsls	r2, r1, #3
 80080ce:	4610      	mov	r0, r2
 80080d0:	4619      	mov	r1, r3
 80080d2:	4603      	mov	r3, r0
 80080d4:	4642      	mov	r2, r8
 80080d6:	189b      	adds	r3, r3, r2
 80080d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080dc:	464b      	mov	r3, r9
 80080de:	460a      	mov	r2, r1
 80080e0:	eb42 0303 	adc.w	r3, r2, r3
 80080e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80080e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	2200      	movs	r2, #0
 80080f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80080f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80080f4:	f04f 0200 	mov.w	r2, #0
 80080f8:	f04f 0300 	mov.w	r3, #0
 80080fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008100:	4649      	mov	r1, r9
 8008102:	008b      	lsls	r3, r1, #2
 8008104:	4641      	mov	r1, r8
 8008106:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800810a:	4641      	mov	r1, r8
 800810c:	008a      	lsls	r2, r1, #2
 800810e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008112:	f7f8 f859 	bl	80001c8 <__aeabi_uldivmod>
 8008116:	4602      	mov	r2, r0
 8008118:	460b      	mov	r3, r1
 800811a:	4611      	mov	r1, r2
 800811c:	4b38      	ldr	r3, [pc, #224]	@ (8008200 <UART_SetConfig+0x4e4>)
 800811e:	fba3 2301 	umull	r2, r3, r3, r1
 8008122:	095b      	lsrs	r3, r3, #5
 8008124:	2264      	movs	r2, #100	@ 0x64
 8008126:	fb02 f303 	mul.w	r3, r2, r3
 800812a:	1acb      	subs	r3, r1, r3
 800812c:	011b      	lsls	r3, r3, #4
 800812e:	3332      	adds	r3, #50	@ 0x32
 8008130:	4a33      	ldr	r2, [pc, #204]	@ (8008200 <UART_SetConfig+0x4e4>)
 8008132:	fba2 2303 	umull	r2, r3, r2, r3
 8008136:	095b      	lsrs	r3, r3, #5
 8008138:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800813c:	441c      	add	r4, r3
 800813e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008142:	2200      	movs	r2, #0
 8008144:	673b      	str	r3, [r7, #112]	@ 0x70
 8008146:	677a      	str	r2, [r7, #116]	@ 0x74
 8008148:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800814c:	4642      	mov	r2, r8
 800814e:	464b      	mov	r3, r9
 8008150:	1891      	adds	r1, r2, r2
 8008152:	60b9      	str	r1, [r7, #8]
 8008154:	415b      	adcs	r3, r3
 8008156:	60fb      	str	r3, [r7, #12]
 8008158:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800815c:	4641      	mov	r1, r8
 800815e:	1851      	adds	r1, r2, r1
 8008160:	6039      	str	r1, [r7, #0]
 8008162:	4649      	mov	r1, r9
 8008164:	414b      	adcs	r3, r1
 8008166:	607b      	str	r3, [r7, #4]
 8008168:	f04f 0200 	mov.w	r2, #0
 800816c:	f04f 0300 	mov.w	r3, #0
 8008170:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008174:	4659      	mov	r1, fp
 8008176:	00cb      	lsls	r3, r1, #3
 8008178:	4651      	mov	r1, sl
 800817a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800817e:	4651      	mov	r1, sl
 8008180:	00ca      	lsls	r2, r1, #3
 8008182:	4610      	mov	r0, r2
 8008184:	4619      	mov	r1, r3
 8008186:	4603      	mov	r3, r0
 8008188:	4642      	mov	r2, r8
 800818a:	189b      	adds	r3, r3, r2
 800818c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800818e:	464b      	mov	r3, r9
 8008190:	460a      	mov	r2, r1
 8008192:	eb42 0303 	adc.w	r3, r2, r3
 8008196:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80081a2:	667a      	str	r2, [r7, #100]	@ 0x64
 80081a4:	f04f 0200 	mov.w	r2, #0
 80081a8:	f04f 0300 	mov.w	r3, #0
 80081ac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80081b0:	4649      	mov	r1, r9
 80081b2:	008b      	lsls	r3, r1, #2
 80081b4:	4641      	mov	r1, r8
 80081b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80081ba:	4641      	mov	r1, r8
 80081bc:	008a      	lsls	r2, r1, #2
 80081be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80081c2:	f7f8 f801 	bl	80001c8 <__aeabi_uldivmod>
 80081c6:	4602      	mov	r2, r0
 80081c8:	460b      	mov	r3, r1
 80081ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008200 <UART_SetConfig+0x4e4>)
 80081cc:	fba3 1302 	umull	r1, r3, r3, r2
 80081d0:	095b      	lsrs	r3, r3, #5
 80081d2:	2164      	movs	r1, #100	@ 0x64
 80081d4:	fb01 f303 	mul.w	r3, r1, r3
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	011b      	lsls	r3, r3, #4
 80081dc:	3332      	adds	r3, #50	@ 0x32
 80081de:	4a08      	ldr	r2, [pc, #32]	@ (8008200 <UART_SetConfig+0x4e4>)
 80081e0:	fba2 2303 	umull	r2, r3, r2, r3
 80081e4:	095b      	lsrs	r3, r3, #5
 80081e6:	f003 020f 	and.w	r2, r3, #15
 80081ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4422      	add	r2, r4
 80081f2:	609a      	str	r2, [r3, #8]
}
 80081f4:	bf00      	nop
 80081f6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80081fa:	46bd      	mov	sp, r7
 80081fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008200:	51eb851f 	.word	0x51eb851f

08008204 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008204:	b084      	sub	sp, #16
 8008206:	b480      	push	{r7}
 8008208:	b085      	sub	sp, #20
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
 800820e:	f107 001c 	add.w	r0, r7, #28
 8008212:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008216:	2300      	movs	r3, #0
 8008218:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800821a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800821c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800821e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8008222:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8008226:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800822a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800822c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800822e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	4313      	orrs	r3, r2
 8008234:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800823e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008242:	68fa      	ldr	r2, [r7, #12]
 8008244:	431a      	orrs	r2, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800824a:	2300      	movs	r3, #0
}
 800824c:	4618      	mov	r0, r3
 800824e:	3714      	adds	r7, #20
 8008250:	46bd      	mov	sp, r7
 8008252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008256:	b004      	add	sp, #16
 8008258:	4770      	bx	lr

0800825a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800825a:	b480      	push	{r7}
 800825c:	b083      	sub	sp, #12
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8008268:	4618      	mov	r0, r3
 800826a:	370c      	adds	r7, #12
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8008274:	b480      	push	{r7}
 8008276:	b083      	sub	sp, #12
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	370c      	adds	r7, #12
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008296:	b480      	push	{r7}
 8008298:	b083      	sub	sp, #12
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2203      	movs	r2, #3
 80082a2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	370c      	adds	r7, #12
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr

080082b2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80082b2:	b480      	push	{r7}
 80082b4:	b083      	sub	sp, #12
 80082b6:	af00      	add	r7, sp, #0
 80082b8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0303 	and.w	r3, r3, #3
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	370c      	adds	r7, #12
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr

080082ce <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80082ce:	b480      	push	{r7}
 80082d0:	b085      	sub	sp, #20
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
 80082d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80082d8:	2300      	movs	r3, #0
 80082da:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80082ec:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80082f2:	431a      	orrs	r2, r3
                       Command->CPSM);
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80082f8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80082fa:	68fa      	ldr	r2, [r7, #12]
 80082fc:	4313      	orrs	r3, r2
 80082fe:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8008308:	f023 030f 	bic.w	r3, r3, #15
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	431a      	orrs	r2, r3
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3714      	adds	r7, #20
 800831a:	46bd      	mov	sp, r7
 800831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008320:	4770      	bx	lr

08008322 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8008322:	b480      	push	{r7}
 8008324:	b083      	sub	sp, #12
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	b2db      	uxtb	r3, r3
}
 8008330:	4618      	mov	r0, r3
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	3314      	adds	r3, #20
 800834a:	461a      	mov	r2, r3
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	4413      	add	r3, r2
 8008350:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
}  
 8008356:	4618      	mov	r0, r3
 8008358:	3714      	adds	r7, #20
 800835a:	46bd      	mov	sp, r7
 800835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008360:	4770      	bx	lr

08008362 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8008362:	b480      	push	{r7}
 8008364:	b085      	sub	sp, #20
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
 800836a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800836c:	2300      	movs	r3, #0
 800836e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	681a      	ldr	r2, [r3, #0]
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	685a      	ldr	r2, [r3, #4]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008388:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800838e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008394:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	4313      	orrs	r3, r2
 800839a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a0:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	431a      	orrs	r2, r3
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80083ac:	2300      	movs	r3, #0

}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3714      	adds	r7, #20
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr

080083ba <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80083ba:	b580      	push	{r7, lr}
 80083bc:	b088      	sub	sp, #32
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
 80083c2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80083c8:	2310      	movs	r3, #16
 80083ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083cc:	2340      	movs	r3, #64	@ 0x40
 80083ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083d0:	2300      	movs	r3, #0
 80083d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083d8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083da:	f107 0308 	add.w	r3, r7, #8
 80083de:	4619      	mov	r1, r3
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f7ff ff74 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80083e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083ea:	2110      	movs	r1, #16
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 f9d7 	bl	80087a0 <SDMMC_GetCmdResp1>
 80083f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083f4:	69fb      	ldr	r3, [r7, #28]
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3720      	adds	r7, #32
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}

080083fe <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80083fe:	b580      	push	{r7, lr}
 8008400:	b088      	sub	sp, #32
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
 8008406:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800840c:	2311      	movs	r3, #17
 800840e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008410:	2340      	movs	r3, #64	@ 0x40
 8008412:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008414:	2300      	movs	r3, #0
 8008416:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008418:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800841c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800841e:	f107 0308 	add.w	r3, r7, #8
 8008422:	4619      	mov	r1, r3
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f7ff ff52 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800842a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800842e:	2111      	movs	r1, #17
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 f9b5 	bl	80087a0 <SDMMC_GetCmdResp1>
 8008436:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008438:	69fb      	ldr	r3, [r7, #28]
}
 800843a:	4618      	mov	r0, r3
 800843c:	3720      	adds	r7, #32
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008442:	b580      	push	{r7, lr}
 8008444:	b088      	sub	sp, #32
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
 800844a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8008450:	2312      	movs	r3, #18
 8008452:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008454:	2340      	movs	r3, #64	@ 0x40
 8008456:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008458:	2300      	movs	r3, #0
 800845a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800845c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008460:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008462:	f107 0308 	add.w	r3, r7, #8
 8008466:	4619      	mov	r1, r3
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7ff ff30 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800846e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008472:	2112      	movs	r1, #18
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f000 f993 	bl	80087a0 <SDMMC_GetCmdResp1>
 800847a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800847c:	69fb      	ldr	r3, [r7, #28]
}
 800847e:	4618      	mov	r0, r3
 8008480:	3720      	adds	r7, #32
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}

08008486 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008486:	b580      	push	{r7, lr}
 8008488:	b088      	sub	sp, #32
 800848a:	af00      	add	r7, sp, #0
 800848c:	6078      	str	r0, [r7, #4]
 800848e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8008494:	2318      	movs	r3, #24
 8008496:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008498:	2340      	movs	r3, #64	@ 0x40
 800849a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800849c:	2300      	movs	r3, #0
 800849e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80084a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084a6:	f107 0308 	add.w	r3, r7, #8
 80084aa:	4619      	mov	r1, r3
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f7ff ff0e 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80084b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084b6:	2118      	movs	r1, #24
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 f971 	bl	80087a0 <SDMMC_GetCmdResp1>
 80084be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084c0:	69fb      	ldr	r3, [r7, #28]
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3720      	adds	r7, #32
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}

080084ca <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b088      	sub	sp, #32
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
 80084d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80084d8:	2319      	movs	r3, #25
 80084da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80084dc:	2340      	movs	r3, #64	@ 0x40
 80084de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084e0:	2300      	movs	r3, #0
 80084e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80084e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084ea:	f107 0308 	add.w	r3, r7, #8
 80084ee:	4619      	mov	r1, r3
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f7ff feec 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80084f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084fa:	2119      	movs	r1, #25
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 f94f 	bl	80087a0 <SDMMC_GetCmdResp1>
 8008502:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008504:	69fb      	ldr	r3, [r7, #28]
}
 8008506:	4618      	mov	r0, r3
 8008508:	3720      	adds	r7, #32
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
	...

08008510 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b088      	sub	sp, #32
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008518:	2300      	movs	r3, #0
 800851a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800851c:	230c      	movs	r3, #12
 800851e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008520:	2340      	movs	r3, #64	@ 0x40
 8008522:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008524:	2300      	movs	r3, #0
 8008526:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008528:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800852c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800852e:	f107 0308 	add.w	r3, r7, #8
 8008532:	4619      	mov	r1, r3
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f7ff feca 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800853a:	4a05      	ldr	r2, [pc, #20]	@ (8008550 <SDMMC_CmdStopTransfer+0x40>)
 800853c:	210c      	movs	r1, #12
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 f92e 	bl	80087a0 <SDMMC_GetCmdResp1>
 8008544:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008546:	69fb      	ldr	r3, [r7, #28]
}
 8008548:	4618      	mov	r0, r3
 800854a:	3720      	adds	r7, #32
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}
 8008550:	05f5e100 	.word	0x05f5e100

08008554 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b08a      	sub	sp, #40	@ 0x28
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008564:	2307      	movs	r3, #7
 8008566:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008568:	2340      	movs	r3, #64	@ 0x40
 800856a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800856c:	2300      	movs	r3, #0
 800856e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008570:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008574:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008576:	f107 0310 	add.w	r3, r7, #16
 800857a:	4619      	mov	r1, r3
 800857c:	68f8      	ldr	r0, [r7, #12]
 800857e:	f7ff fea6 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008586:	2107      	movs	r1, #7
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f000 f909 	bl	80087a0 <SDMMC_GetCmdResp1>
 800858e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8008590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008592:	4618      	mov	r0, r3
 8008594:	3728      	adds	r7, #40	@ 0x28
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}

0800859a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800859a:	b580      	push	{r7, lr}
 800859c:	b088      	sub	sp, #32
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80085a2:	2300      	movs	r3, #0
 80085a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80085a6:	2300      	movs	r3, #0
 80085a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80085aa:	2300      	movs	r3, #0
 80085ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80085ae:	2300      	movs	r3, #0
 80085b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80085b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80085b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085b8:	f107 0308 	add.w	r3, r7, #8
 80085bc:	4619      	mov	r1, r3
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f7ff fe85 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fb23 	bl	8008c10 <SDMMC_GetCmdError>
 80085ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80085cc:	69fb      	ldr	r3, [r7, #28]
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3720      	adds	r7, #32
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}

080085d6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80085d6:	b580      	push	{r7, lr}
 80085d8:	b088      	sub	sp, #32
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80085de:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80085e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80085e4:	2308      	movs	r3, #8
 80085e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80085e8:	2340      	movs	r3, #64	@ 0x40
 80085ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80085ec:	2300      	movs	r3, #0
 80085ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80085f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80085f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085f6:	f107 0308 	add.w	r3, r7, #8
 80085fa:	4619      	mov	r1, r3
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f7ff fe66 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 fab6 	bl	8008b74 <SDMMC_GetCmdResp7>
 8008608:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800860a:	69fb      	ldr	r3, [r7, #28]
}
 800860c:	4618      	mov	r0, r3
 800860e:	3720      	adds	r7, #32
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b088      	sub	sp, #32
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008622:	2337      	movs	r3, #55	@ 0x37
 8008624:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008626:	2340      	movs	r3, #64	@ 0x40
 8008628:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800862a:	2300      	movs	r3, #0
 800862c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800862e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008632:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008634:	f107 0308 	add.w	r3, r7, #8
 8008638:	4619      	mov	r1, r3
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7ff fe47 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008640:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008644:	2137      	movs	r1, #55	@ 0x37
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 f8aa 	bl	80087a0 <SDMMC_GetCmdResp1>
 800864c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800864e:	69fb      	ldr	r3, [r7, #28]
}
 8008650:	4618      	mov	r0, r3
 8008652:	3720      	adds	r7, #32
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b088      	sub	sp, #32
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008668:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800866c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800866e:	2329      	movs	r3, #41	@ 0x29
 8008670:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008672:	2340      	movs	r3, #64	@ 0x40
 8008674:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008676:	2300      	movs	r3, #0
 8008678:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800867a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800867e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008680:	f107 0308 	add.w	r3, r7, #8
 8008684:	4619      	mov	r1, r3
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f7ff fe21 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 f9bd 	bl	8008a0c <SDMMC_GetCmdResp3>
 8008692:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008694:	69fb      	ldr	r3, [r7, #28]
}
 8008696:	4618      	mov	r0, r3
 8008698:	3720      	adds	r7, #32
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}

0800869e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b088      	sub	sp, #32
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80086a6:	2300      	movs	r3, #0
 80086a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80086aa:	2302      	movs	r3, #2
 80086ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80086ae:	23c0      	movs	r3, #192	@ 0xc0
 80086b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80086b2:	2300      	movs	r3, #0
 80086b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80086b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80086bc:	f107 0308 	add.w	r3, r7, #8
 80086c0:	4619      	mov	r1, r3
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f7ff fe03 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 f957 	bl	800897c <SDMMC_GetCmdResp2>
 80086ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086d0:	69fb      	ldr	r3, [r7, #28]
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3720      	adds	r7, #32
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}

080086da <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80086da:	b580      	push	{r7, lr}
 80086dc:	b088      	sub	sp, #32
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]
 80086e2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80086e8:	2309      	movs	r3, #9
 80086ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80086ec:	23c0      	movs	r3, #192	@ 0xc0
 80086ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80086f0:	2300      	movs	r3, #0
 80086f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80086f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80086fa:	f107 0308 	add.w	r3, r7, #8
 80086fe:	4619      	mov	r1, r3
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f7ff fde4 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 f938 	bl	800897c <SDMMC_GetCmdResp2>
 800870c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800870e:	69fb      	ldr	r3, [r7, #28]
}
 8008710:	4618      	mov	r0, r3
 8008712:	3720      	adds	r7, #32
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b088      	sub	sp, #32
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008722:	2300      	movs	r3, #0
 8008724:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008726:	2303      	movs	r3, #3
 8008728:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800872a:	2340      	movs	r3, #64	@ 0x40
 800872c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800872e:	2300      	movs	r3, #0
 8008730:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008732:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008736:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008738:	f107 0308 	add.w	r3, r7, #8
 800873c:	4619      	mov	r1, r3
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f7ff fdc5 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008744:	683a      	ldr	r2, [r7, #0]
 8008746:	2103      	movs	r1, #3
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f99d 	bl	8008a88 <SDMMC_GetCmdResp6>
 800874e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008750:	69fb      	ldr	r3, [r7, #28]
}
 8008752:	4618      	mov	r0, r3
 8008754:	3720      	adds	r7, #32
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800875a:	b580      	push	{r7, lr}
 800875c:	b088      	sub	sp, #32
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
 8008762:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008768:	230d      	movs	r3, #13
 800876a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800876c:	2340      	movs	r3, #64	@ 0x40
 800876e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008770:	2300      	movs	r3, #0
 8008772:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008774:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008778:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800877a:	f107 0308 	add.w	r3, r7, #8
 800877e:	4619      	mov	r1, r3
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f7ff fda4 	bl	80082ce <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800878a:	210d      	movs	r1, #13
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 f807 	bl	80087a0 <SDMMC_GetCmdResp1>
 8008792:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008794:	69fb      	ldr	r3, [r7, #28]
}
 8008796:	4618      	mov	r0, r3
 8008798:	3720      	adds	r7, #32
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
	...

080087a0 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b088      	sub	sp, #32
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	60f8      	str	r0, [r7, #12]
 80087a8:	460b      	mov	r3, r1
 80087aa:	607a      	str	r2, [r7, #4]
 80087ac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80087ae:	4b70      	ldr	r3, [pc, #448]	@ (8008970 <SDMMC_GetCmdResp1+0x1d0>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a70      	ldr	r2, [pc, #448]	@ (8008974 <SDMMC_GetCmdResp1+0x1d4>)
 80087b4:	fba2 2303 	umull	r2, r3, r2, r3
 80087b8:	0a5a      	lsrs	r2, r3, #9
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	fb02 f303 	mul.w	r3, r2, r3
 80087c0:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80087c2:	69fb      	ldr	r3, [r7, #28]
 80087c4:	1e5a      	subs	r2, r3, #1
 80087c6:	61fa      	str	r2, [r7, #28]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d102      	bne.n	80087d2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80087cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80087d0:	e0c9      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087d6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80087d8:	69bb      	ldr	r3, [r7, #24]
 80087da:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d0ef      	beq.n	80087c2 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d1ea      	bne.n	80087c2 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087f0:	f003 0304 	and.w	r3, r3, #4
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d004      	beq.n	8008802 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2204      	movs	r2, #4
 80087fc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80087fe:	2304      	movs	r3, #4
 8008800:	e0b1      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008806:	f003 0301 	and.w	r3, r3, #1
 800880a:	2b00      	cmp	r3, #0
 800880c:	d004      	beq.n	8008818 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2201      	movs	r2, #1
 8008812:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008814:	2301      	movs	r3, #1
 8008816:	e0a6      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	22c5      	movs	r2, #197	@ 0xc5
 800881c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800881e:	68f8      	ldr	r0, [r7, #12]
 8008820:	f7ff fd7f 	bl	8008322 <SDIO_GetCommandResponse>
 8008824:	4603      	mov	r3, r0
 8008826:	461a      	mov	r2, r3
 8008828:	7afb      	ldrb	r3, [r7, #11]
 800882a:	4293      	cmp	r3, r2
 800882c:	d001      	beq.n	8008832 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800882e:	2301      	movs	r3, #1
 8008830:	e099      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008832:	2100      	movs	r1, #0
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f7ff fd81 	bl	800833c <SDIO_GetResponse>
 800883a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800883c:	697a      	ldr	r2, [r7, #20]
 800883e:	4b4e      	ldr	r3, [pc, #312]	@ (8008978 <SDMMC_GetCmdResp1+0x1d8>)
 8008840:	4013      	ands	r3, r2
 8008842:	2b00      	cmp	r3, #0
 8008844:	d101      	bne.n	800884a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008846:	2300      	movs	r3, #0
 8008848:	e08d      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	2b00      	cmp	r3, #0
 800884e:	da02      	bge.n	8008856 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008850:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008854:	e087      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800885c:	2b00      	cmp	r3, #0
 800885e:	d001      	beq.n	8008864 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008860:	2340      	movs	r3, #64	@ 0x40
 8008862:	e080      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800886a:	2b00      	cmp	r3, #0
 800886c:	d001      	beq.n	8008872 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800886e:	2380      	movs	r3, #128	@ 0x80
 8008870:	e079      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008872:	697b      	ldr	r3, [r7, #20]
 8008874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008878:	2b00      	cmp	r3, #0
 800887a:	d002      	beq.n	8008882 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800887c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008880:	e071      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008888:	2b00      	cmp	r3, #0
 800888a:	d002      	beq.n	8008892 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800888c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008890:	e069      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008898:	2b00      	cmp	r3, #0
 800889a:	d002      	beq.n	80088a2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800889c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088a0:	e061      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d002      	beq.n	80088b2 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80088ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80088b0:	e059      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d002      	beq.n	80088c2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80088bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80088c0:	e051      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d002      	beq.n	80088d2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80088cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80088d0:	e049      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d002      	beq.n	80088e2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80088dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80088e0:	e041      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d002      	beq.n	80088f2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80088ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088f0:	e039      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d002      	beq.n	8008902 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80088fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008900:	e031      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008908:	2b00      	cmp	r3, #0
 800890a:	d002      	beq.n	8008912 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800890c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008910:	e029      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008918:	2b00      	cmp	r3, #0
 800891a:	d002      	beq.n	8008922 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800891c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008920:	e021      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008928:	2b00      	cmp	r3, #0
 800892a:	d002      	beq.n	8008932 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800892c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008930:	e019      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008938:	2b00      	cmp	r3, #0
 800893a:	d002      	beq.n	8008942 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800893c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008940:	e011      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008948:	2b00      	cmp	r3, #0
 800894a:	d002      	beq.n	8008952 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800894c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008950:	e009      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	f003 0308 	and.w	r3, r3, #8
 8008958:	2b00      	cmp	r3, #0
 800895a:	d002      	beq.n	8008962 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800895c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8008960:	e001      	b.n	8008966 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008962:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8008966:	4618      	mov	r0, r3
 8008968:	3720      	adds	r7, #32
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	2000000c 	.word	0x2000000c
 8008974:	10624dd3 	.word	0x10624dd3
 8008978:	fdffe008 	.word	0xfdffe008

0800897c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800897c:	b480      	push	{r7}
 800897e:	b085      	sub	sp, #20
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008984:	4b1f      	ldr	r3, [pc, #124]	@ (8008a04 <SDMMC_GetCmdResp2+0x88>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a1f      	ldr	r2, [pc, #124]	@ (8008a08 <SDMMC_GetCmdResp2+0x8c>)
 800898a:	fba2 2303 	umull	r2, r3, r2, r3
 800898e:	0a5b      	lsrs	r3, r3, #9
 8008990:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008994:	fb02 f303 	mul.w	r3, r2, r3
 8008998:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	1e5a      	subs	r2, r3, #1
 800899e:	60fa      	str	r2, [r7, #12]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d102      	bne.n	80089aa <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80089a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80089a8:	e026      	b.n	80089f8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089ae:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d0ef      	beq.n	800899a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d1ea      	bne.n	800899a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089c8:	f003 0304 	and.w	r3, r3, #4
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d004      	beq.n	80089da <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2204      	movs	r2, #4
 80089d4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80089d6:	2304      	movs	r3, #4
 80089d8:	e00e      	b.n	80089f8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089de:	f003 0301 	and.w	r3, r3, #1
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d004      	beq.n	80089f0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2201      	movs	r2, #1
 80089ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e003      	b.n	80089f8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	22c5      	movs	r2, #197	@ 0xc5
 80089f4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80089f6:	2300      	movs	r3, #0
}
 80089f8:	4618      	mov	r0, r3
 80089fa:	3714      	adds	r7, #20
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr
 8008a04:	2000000c 	.word	0x2000000c
 8008a08:	10624dd3 	.word	0x10624dd3

08008a0c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b085      	sub	sp, #20
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008a14:	4b1a      	ldr	r3, [pc, #104]	@ (8008a80 <SDMMC_GetCmdResp3+0x74>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a1a      	ldr	r2, [pc, #104]	@ (8008a84 <SDMMC_GetCmdResp3+0x78>)
 8008a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a1e:	0a5b      	lsrs	r3, r3, #9
 8008a20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a24:	fb02 f303 	mul.w	r3, r2, r3
 8008a28:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	1e5a      	subs	r2, r3, #1
 8008a2e:	60fa      	str	r2, [r7, #12]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d102      	bne.n	8008a3a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008a34:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008a38:	e01b      	b.n	8008a72 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a3e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d0ef      	beq.n	8008a2a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1ea      	bne.n	8008a2a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a58:	f003 0304 	and.w	r3, r3, #4
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d004      	beq.n	8008a6a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2204      	movs	r2, #4
 8008a64:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008a66:	2304      	movs	r3, #4
 8008a68:	e003      	b.n	8008a72 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	22c5      	movs	r2, #197	@ 0xc5
 8008a6e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008a70:	2300      	movs	r3, #0
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	3714      	adds	r7, #20
 8008a76:	46bd      	mov	sp, r7
 8008a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7c:	4770      	bx	lr
 8008a7e:	bf00      	nop
 8008a80:	2000000c 	.word	0x2000000c
 8008a84:	10624dd3 	.word	0x10624dd3

08008a88 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b088      	sub	sp, #32
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	60f8      	str	r0, [r7, #12]
 8008a90:	460b      	mov	r3, r1
 8008a92:	607a      	str	r2, [r7, #4]
 8008a94:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008a96:	4b35      	ldr	r3, [pc, #212]	@ (8008b6c <SDMMC_GetCmdResp6+0xe4>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a35      	ldr	r2, [pc, #212]	@ (8008b70 <SDMMC_GetCmdResp6+0xe8>)
 8008a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8008aa0:	0a5b      	lsrs	r3, r3, #9
 8008aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008aa6:	fb02 f303 	mul.w	r3, r2, r3
 8008aaa:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008aac:	69fb      	ldr	r3, [r7, #28]
 8008aae:	1e5a      	subs	r2, r3, #1
 8008ab0:	61fa      	str	r2, [r7, #28]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d102      	bne.n	8008abc <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ab6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008aba:	e052      	b.n	8008b62 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ac0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008ac2:	69bb      	ldr	r3, [r7, #24]
 8008ac4:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d0ef      	beq.n	8008aac <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008acc:	69bb      	ldr	r3, [r7, #24]
 8008ace:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d1ea      	bne.n	8008aac <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ada:	f003 0304 	and.w	r3, r3, #4
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d004      	beq.n	8008aec <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2204      	movs	r2, #4
 8008ae6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008ae8:	2304      	movs	r3, #4
 8008aea:	e03a      	b.n	8008b62 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008af0:	f003 0301 	and.w	r3, r3, #1
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d004      	beq.n	8008b02 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2201      	movs	r2, #1
 8008afc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008afe:	2301      	movs	r3, #1
 8008b00:	e02f      	b.n	8008b62 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008b02:	68f8      	ldr	r0, [r7, #12]
 8008b04:	f7ff fc0d 	bl	8008322 <SDIO_GetCommandResponse>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	7afb      	ldrb	r3, [r7, #11]
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d001      	beq.n	8008b16 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008b12:	2301      	movs	r3, #1
 8008b14:	e025      	b.n	8008b62 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	22c5      	movs	r2, #197	@ 0xc5
 8008b1a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008b1c:	2100      	movs	r1, #0
 8008b1e:	68f8      	ldr	r0, [r7, #12]
 8008b20:	f7ff fc0c 	bl	800833c <SDIO_GetResponse>
 8008b24:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d106      	bne.n	8008b3e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	0c1b      	lsrs	r3, r3, #16
 8008b34:	b29a      	uxth	r2, r3
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	e011      	b.n	8008b62 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008b3e:	697b      	ldr	r3, [r7, #20]
 8008b40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d002      	beq.n	8008b4e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008b48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008b4c:	e009      	b.n	8008b62 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008b4e:	697b      	ldr	r3, [r7, #20]
 8008b50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d002      	beq.n	8008b5e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008b58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008b5c:	e001      	b.n	8008b62 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008b5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3720      	adds	r7, #32
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	2000000c 	.word	0x2000000c
 8008b70:	10624dd3 	.word	0x10624dd3

08008b74 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008b7c:	4b22      	ldr	r3, [pc, #136]	@ (8008c08 <SDMMC_GetCmdResp7+0x94>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a22      	ldr	r2, [pc, #136]	@ (8008c0c <SDMMC_GetCmdResp7+0x98>)
 8008b82:	fba2 2303 	umull	r2, r3, r2, r3
 8008b86:	0a5b      	lsrs	r3, r3, #9
 8008b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b8c:	fb02 f303 	mul.w	r3, r2, r3
 8008b90:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	1e5a      	subs	r2, r3, #1
 8008b96:	60fa      	str	r2, [r7, #12]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d102      	bne.n	8008ba2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008b9c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008ba0:	e02c      	b.n	8008bfc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ba6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d0ef      	beq.n	8008b92 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d1ea      	bne.n	8008b92 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bc0:	f003 0304 	and.w	r3, r3, #4
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d004      	beq.n	8008bd2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2204      	movs	r2, #4
 8008bcc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008bce:	2304      	movs	r3, #4
 8008bd0:	e014      	b.n	8008bfc <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d004      	beq.n	8008be8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2201      	movs	r2, #1
 8008be2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008be4:	2301      	movs	r3, #1
 8008be6:	e009      	b.n	8008bfc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d002      	beq.n	8008bfa <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2240      	movs	r2, #64	@ 0x40
 8008bf8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008bfa:	2300      	movs	r3, #0
  
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3714      	adds	r7, #20
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr
 8008c08:	2000000c 	.word	0x2000000c
 8008c0c:	10624dd3 	.word	0x10624dd3

08008c10 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008c18:	4b11      	ldr	r3, [pc, #68]	@ (8008c60 <SDMMC_GetCmdError+0x50>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a11      	ldr	r2, [pc, #68]	@ (8008c64 <SDMMC_GetCmdError+0x54>)
 8008c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c22:	0a5b      	lsrs	r3, r3, #9
 8008c24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c28:	fb02 f303 	mul.w	r3, r2, r3
 8008c2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	1e5a      	subs	r2, r3, #1
 8008c32:	60fa      	str	r2, [r7, #12]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d102      	bne.n	8008c3e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008c38:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008c3c:	e009      	b.n	8008c52 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d0f1      	beq.n	8008c2e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	22c5      	movs	r2, #197	@ 0xc5
 8008c4e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8008c50:	2300      	movs	r3, #0
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3714      	adds	r7, #20
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	2000000c 	.word	0x2000000c
 8008c64:	10624dd3 	.word	0x10624dd3

08008c68 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008c6c:	4904      	ldr	r1, [pc, #16]	@ (8008c80 <MX_FATFS_Init+0x18>)
 8008c6e:	4805      	ldr	r0, [pc, #20]	@ (8008c84 <MX_FATFS_Init+0x1c>)
 8008c70:	f002 fcf0 	bl	800b654 <FATFS_LinkDriver>
 8008c74:	4603      	mov	r3, r0
 8008c76:	461a      	mov	r2, r3
 8008c78:	4b03      	ldr	r3, [pc, #12]	@ (8008c88 <MX_FATFS_Init+0x20>)
 8008c7a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008c7c:	bf00      	nop
 8008c7e:	bd80      	pop	{r7, pc}
 8008c80:	20000580 	.word	0x20000580
 8008c84:	0800c7d8 	.word	0x0800c7d8
 8008c88:	2000057c 	.word	0x2000057c

08008c8c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008c90:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	46bd      	mov	sp, r7
 8008c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9a:	4770      	bx	lr

08008c9c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b082      	sub	sp, #8
 8008ca0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8008ca6:	f000 f86b 	bl	8008d80 <BSP_SD_IsDetected>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d001      	beq.n	8008cb4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	e005      	b.n	8008cc0 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8008cb4:	4804      	ldr	r0, [pc, #16]	@ (8008cc8 <BSP_SD_Init+0x2c>)
 8008cb6:	f7fb fefd 	bl	8004ab4 <HAL_SD_Init>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8008cbe:	79fb      	ldrb	r3, [r7, #7]
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3708      	adds	r7, #8
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	200000fc 	.word	0x200000fc

08008ccc <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b088      	sub	sp, #32
 8008cd0:	af02      	add	r7, sp, #8
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	60b9      	str	r1, [r7, #8]
 8008cd6:	607a      	str	r2, [r7, #4]
 8008cd8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	9300      	str	r3, [sp, #0]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	68ba      	ldr	r2, [r7, #8]
 8008ce6:	68f9      	ldr	r1, [r7, #12]
 8008ce8:	4806      	ldr	r0, [pc, #24]	@ (8008d04 <BSP_SD_ReadBlocks+0x38>)
 8008cea:	f7fb ff93 	bl	8004c14 <HAL_SD_ReadBlocks>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d001      	beq.n	8008cf8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3718      	adds	r7, #24
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	200000fc 	.word	0x200000fc

08008d08 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b088      	sub	sp, #32
 8008d0c:	af02      	add	r7, sp, #8
 8008d0e:	60f8      	str	r0, [r7, #12]
 8008d10:	60b9      	str	r1, [r7, #8]
 8008d12:	607a      	str	r2, [r7, #4]
 8008d14:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8008d16:	2300      	movs	r3, #0
 8008d18:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	9300      	str	r3, [sp, #0]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	68ba      	ldr	r2, [r7, #8]
 8008d22:	68f9      	ldr	r1, [r7, #12]
 8008d24:	4806      	ldr	r0, [pc, #24]	@ (8008d40 <BSP_SD_WriteBlocks+0x38>)
 8008d26:	f7fc f95b 	bl	8004fe0 <HAL_SD_WriteBlocks>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d001      	beq.n	8008d34 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008d34:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3718      	adds	r7, #24
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	200000fc 	.word	0x200000fc

08008d44 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008d48:	4805      	ldr	r0, [pc, #20]	@ (8008d60 <BSP_SD_GetCardState+0x1c>)
 8008d4a:	f7fc fca7 	bl	800569c <HAL_SD_GetCardState>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b04      	cmp	r3, #4
 8008d52:	bf14      	ite	ne
 8008d54:	2301      	movne	r3, #1
 8008d56:	2300      	moveq	r3, #0
 8008d58:	b2db      	uxtb	r3, r3
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	bf00      	nop
 8008d60:	200000fc 	.word	0x200000fc

08008d64 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b082      	sub	sp, #8
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8008d6c:	6879      	ldr	r1, [r7, #4]
 8008d6e:	4803      	ldr	r0, [pc, #12]	@ (8008d7c <BSP_SD_GetCardInfo+0x18>)
 8008d70:	f7fc fc68 	bl	8005644 <HAL_SD_GetCardInfo>
}
 8008d74:	bf00      	nop
 8008d76:	3708      	adds	r7, #8
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	200000fc 	.word	0x200000fc

08008d80 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008d86:	2301      	movs	r3, #1
 8008d88:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8008d8a:	79fb      	ldrb	r3, [r7, #7]
 8008d8c:	b2db      	uxtb	r3, r3
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	370c      	adds	r7, #12
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr
	...

08008d9c <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b082      	sub	sp, #8
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	4603      	mov	r3, r0
 8008da4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008da6:	4b0b      	ldr	r3, [pc, #44]	@ (8008dd4 <SD_CheckStatus+0x38>)
 8008da8:	2201      	movs	r2, #1
 8008daa:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8008dac:	f7ff ffca 	bl	8008d44 <BSP_SD_GetCardState>
 8008db0:	4603      	mov	r3, r0
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d107      	bne.n	8008dc6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008db6:	4b07      	ldr	r3, [pc, #28]	@ (8008dd4 <SD_CheckStatus+0x38>)
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	f023 0301 	bic.w	r3, r3, #1
 8008dc0:	b2da      	uxtb	r2, r3
 8008dc2:	4b04      	ldr	r3, [pc, #16]	@ (8008dd4 <SD_CheckStatus+0x38>)
 8008dc4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8008dc6:	4b03      	ldr	r3, [pc, #12]	@ (8008dd4 <SD_CheckStatus+0x38>)
 8008dc8:	781b      	ldrb	r3, [r3, #0]
 8008dca:	b2db      	uxtb	r3, r3
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3708      	adds	r7, #8
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	20000015 	.word	0x20000015

08008dd8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	4603      	mov	r3, r0
 8008de0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8008de2:	4b0b      	ldr	r3, [pc, #44]	@ (8008e10 <SD_initialize+0x38>)
 8008de4:	2201      	movs	r2, #1
 8008de6:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8008de8:	f7ff ff58 	bl	8008c9c <BSP_SD_Init>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d107      	bne.n	8008e02 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8008df2:	79fb      	ldrb	r3, [r7, #7]
 8008df4:	4618      	mov	r0, r3
 8008df6:	f7ff ffd1 	bl	8008d9c <SD_CheckStatus>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	4b04      	ldr	r3, [pc, #16]	@ (8008e10 <SD_initialize+0x38>)
 8008e00:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8008e02:	4b03      	ldr	r3, [pc, #12]	@ (8008e10 <SD_initialize+0x38>)
 8008e04:	781b      	ldrb	r3, [r3, #0]
 8008e06:	b2db      	uxtb	r3, r3
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3708      	adds	r7, #8
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	20000015 	.word	0x20000015

08008e14 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b082      	sub	sp, #8
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8008e1e:	79fb      	ldrb	r3, [r7, #7]
 8008e20:	4618      	mov	r0, r3
 8008e22:	f7ff ffbb 	bl	8008d9c <SD_CheckStatus>
 8008e26:	4603      	mov	r3, r0
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3708      	adds	r7, #8
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b086      	sub	sp, #24
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	60b9      	str	r1, [r7, #8]
 8008e38:	607a      	str	r2, [r7, #4]
 8008e3a:	603b      	str	r3, [r7, #0]
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008e40:	2301      	movs	r3, #1
 8008e42:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8008e44:	f04f 33ff 	mov.w	r3, #4294967295
 8008e48:	683a      	ldr	r2, [r7, #0]
 8008e4a:	6879      	ldr	r1, [r7, #4]
 8008e4c:	68b8      	ldr	r0, [r7, #8]
 8008e4e:	f7ff ff3d 	bl	8008ccc <BSP_SD_ReadBlocks>
 8008e52:	4603      	mov	r3, r0
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d107      	bne.n	8008e68 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008e58:	bf00      	nop
 8008e5a:	f7ff ff73 	bl	8008d44 <BSP_SD_GetCardState>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d1fa      	bne.n	8008e5a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8008e64:	2300      	movs	r3, #0
 8008e66:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008e68:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3718      	adds	r7, #24
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}

08008e72 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008e72:	b580      	push	{r7, lr}
 8008e74:	b086      	sub	sp, #24
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	60b9      	str	r1, [r7, #8]
 8008e7a:	607a      	str	r2, [r7, #4]
 8008e7c:	603b      	str	r3, [r7, #0]
 8008e7e:	4603      	mov	r3, r0
 8008e80:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8008e86:	f04f 33ff 	mov.w	r3, #4294967295
 8008e8a:	683a      	ldr	r2, [r7, #0]
 8008e8c:	6879      	ldr	r1, [r7, #4]
 8008e8e:	68b8      	ldr	r0, [r7, #8]
 8008e90:	f7ff ff3a 	bl	8008d08 <BSP_SD_WriteBlocks>
 8008e94:	4603      	mov	r3, r0
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d107      	bne.n	8008eaa <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8008e9a:	bf00      	nop
 8008e9c:	f7ff ff52 	bl	8008d44 <BSP_SD_GetCardState>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1fa      	bne.n	8008e9c <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008eaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3718      	adds	r7, #24
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b08c      	sub	sp, #48	@ 0x30
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	4603      	mov	r3, r0
 8008ebc:	603a      	str	r2, [r7, #0]
 8008ebe:	71fb      	strb	r3, [r7, #7]
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008eca:	4b25      	ldr	r3, [pc, #148]	@ (8008f60 <SD_ioctl+0xac>)
 8008ecc:	781b      	ldrb	r3, [r3, #0]
 8008ece:	b2db      	uxtb	r3, r3
 8008ed0:	f003 0301 	and.w	r3, r3, #1
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d001      	beq.n	8008edc <SD_ioctl+0x28>
 8008ed8:	2303      	movs	r3, #3
 8008eda:	e03c      	b.n	8008f56 <SD_ioctl+0xa2>

  switch (cmd)
 8008edc:	79bb      	ldrb	r3, [r7, #6]
 8008ede:	2b03      	cmp	r3, #3
 8008ee0:	d834      	bhi.n	8008f4c <SD_ioctl+0x98>
 8008ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ee8 <SD_ioctl+0x34>)
 8008ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ee8:	08008ef9 	.word	0x08008ef9
 8008eec:	08008f01 	.word	0x08008f01
 8008ef0:	08008f19 	.word	0x08008f19
 8008ef4:	08008f33 	.word	0x08008f33
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008efe:	e028      	b.n	8008f52 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008f00:	f107 030c 	add.w	r3, r7, #12
 8008f04:	4618      	mov	r0, r3
 8008f06:	f7ff ff2d 	bl	8008d64 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008f0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008f10:	2300      	movs	r3, #0
 8008f12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008f16:	e01c      	b.n	8008f52 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008f18:	f107 030c 	add.w	r3, r7, #12
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7ff ff21 	bl	8008d64 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008f30:	e00f      	b.n	8008f52 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008f32:	f107 030c 	add.w	r3, r7, #12
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff ff14 	bl	8008d64 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f3e:	0a5a      	lsrs	r2, r3, #9
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008f44:	2300      	movs	r3, #0
 8008f46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008f4a:	e002      	b.n	8008f52 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008f4c:	2304      	movs	r3, #4
 8008f4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8008f52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3730      	adds	r7, #48	@ 0x30
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
 8008f5e:	bf00      	nop
 8008f60:	20000015 	.word	0x20000015

08008f64 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b084      	sub	sp, #16
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008f6e:	79fb      	ldrb	r3, [r7, #7]
 8008f70:	4a08      	ldr	r2, [pc, #32]	@ (8008f94 <disk_status+0x30>)
 8008f72:	009b      	lsls	r3, r3, #2
 8008f74:	4413      	add	r3, r2
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	79fa      	ldrb	r2, [r7, #7]
 8008f7c:	4905      	ldr	r1, [pc, #20]	@ (8008f94 <disk_status+0x30>)
 8008f7e:	440a      	add	r2, r1
 8008f80:	7a12      	ldrb	r2, [r2, #8]
 8008f82:	4610      	mov	r0, r2
 8008f84:	4798      	blx	r3
 8008f86:	4603      	mov	r3, r0
 8008f88:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3710      	adds	r7, #16
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}
 8008f94:	200005ac 	.word	0x200005ac

08008f98 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b084      	sub	sp, #16
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008fa6:	79fb      	ldrb	r3, [r7, #7]
 8008fa8:	4a0e      	ldr	r2, [pc, #56]	@ (8008fe4 <disk_initialize+0x4c>)
 8008faa:	5cd3      	ldrb	r3, [r2, r3]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d114      	bne.n	8008fda <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008fb0:	79fb      	ldrb	r3, [r7, #7]
 8008fb2:	4a0c      	ldr	r2, [pc, #48]	@ (8008fe4 <disk_initialize+0x4c>)
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	4413      	add	r3, r2
 8008fb8:	685b      	ldr	r3, [r3, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	79fa      	ldrb	r2, [r7, #7]
 8008fbe:	4909      	ldr	r1, [pc, #36]	@ (8008fe4 <disk_initialize+0x4c>)
 8008fc0:	440a      	add	r2, r1
 8008fc2:	7a12      	ldrb	r2, [r2, #8]
 8008fc4:	4610      	mov	r0, r2
 8008fc6:	4798      	blx	r3
 8008fc8:	4603      	mov	r3, r0
 8008fca:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8008fcc:	7bfb      	ldrb	r3, [r7, #15]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d103      	bne.n	8008fda <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8008fd2:	79fb      	ldrb	r3, [r7, #7]
 8008fd4:	4a03      	ldr	r2, [pc, #12]	@ (8008fe4 <disk_initialize+0x4c>)
 8008fd6:	2101      	movs	r1, #1
 8008fd8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8008fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3710      	adds	r7, #16
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}
 8008fe4:	200005ac 	.word	0x200005ac

08008fe8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008fe8:	b590      	push	{r4, r7, lr}
 8008fea:	b087      	sub	sp, #28
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	60b9      	str	r1, [r7, #8]
 8008ff0:	607a      	str	r2, [r7, #4]
 8008ff2:	603b      	str	r3, [r7, #0]
 8008ff4:	4603      	mov	r3, r0
 8008ff6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008ff8:	7bfb      	ldrb	r3, [r7, #15]
 8008ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8009024 <disk_read+0x3c>)
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	4413      	add	r3, r2
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	689c      	ldr	r4, [r3, #8]
 8009004:	7bfb      	ldrb	r3, [r7, #15]
 8009006:	4a07      	ldr	r2, [pc, #28]	@ (8009024 <disk_read+0x3c>)
 8009008:	4413      	add	r3, r2
 800900a:	7a18      	ldrb	r0, [r3, #8]
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	687a      	ldr	r2, [r7, #4]
 8009010:	68b9      	ldr	r1, [r7, #8]
 8009012:	47a0      	blx	r4
 8009014:	4603      	mov	r3, r0
 8009016:	75fb      	strb	r3, [r7, #23]
  return res;
 8009018:	7dfb      	ldrb	r3, [r7, #23]
}
 800901a:	4618      	mov	r0, r3
 800901c:	371c      	adds	r7, #28
 800901e:	46bd      	mov	sp, r7
 8009020:	bd90      	pop	{r4, r7, pc}
 8009022:	bf00      	nop
 8009024:	200005ac 	.word	0x200005ac

08009028 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009028:	b590      	push	{r4, r7, lr}
 800902a:	b087      	sub	sp, #28
 800902c:	af00      	add	r7, sp, #0
 800902e:	60b9      	str	r1, [r7, #8]
 8009030:	607a      	str	r2, [r7, #4]
 8009032:	603b      	str	r3, [r7, #0]
 8009034:	4603      	mov	r3, r0
 8009036:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009038:	7bfb      	ldrb	r3, [r7, #15]
 800903a:	4a0a      	ldr	r2, [pc, #40]	@ (8009064 <disk_write+0x3c>)
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	4413      	add	r3, r2
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	68dc      	ldr	r4, [r3, #12]
 8009044:	7bfb      	ldrb	r3, [r7, #15]
 8009046:	4a07      	ldr	r2, [pc, #28]	@ (8009064 <disk_write+0x3c>)
 8009048:	4413      	add	r3, r2
 800904a:	7a18      	ldrb	r0, [r3, #8]
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	68b9      	ldr	r1, [r7, #8]
 8009052:	47a0      	blx	r4
 8009054:	4603      	mov	r3, r0
 8009056:	75fb      	strb	r3, [r7, #23]
  return res;
 8009058:	7dfb      	ldrb	r3, [r7, #23]
}
 800905a:	4618      	mov	r0, r3
 800905c:	371c      	adds	r7, #28
 800905e:	46bd      	mov	sp, r7
 8009060:	bd90      	pop	{r4, r7, pc}
 8009062:	bf00      	nop
 8009064:	200005ac 	.word	0x200005ac

08009068 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b084      	sub	sp, #16
 800906c:	af00      	add	r7, sp, #0
 800906e:	4603      	mov	r3, r0
 8009070:	603a      	str	r2, [r7, #0]
 8009072:	71fb      	strb	r3, [r7, #7]
 8009074:	460b      	mov	r3, r1
 8009076:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009078:	79fb      	ldrb	r3, [r7, #7]
 800907a:	4a09      	ldr	r2, [pc, #36]	@ (80090a0 <disk_ioctl+0x38>)
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	4413      	add	r3, r2
 8009080:	685b      	ldr	r3, [r3, #4]
 8009082:	691b      	ldr	r3, [r3, #16]
 8009084:	79fa      	ldrb	r2, [r7, #7]
 8009086:	4906      	ldr	r1, [pc, #24]	@ (80090a0 <disk_ioctl+0x38>)
 8009088:	440a      	add	r2, r1
 800908a:	7a10      	ldrb	r0, [r2, #8]
 800908c:	79b9      	ldrb	r1, [r7, #6]
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	4798      	blx	r3
 8009092:	4603      	mov	r3, r0
 8009094:	73fb      	strb	r3, [r7, #15]
  return res;
 8009096:	7bfb      	ldrb	r3, [r7, #15]
}
 8009098:	4618      	mov	r0, r3
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}
 80090a0:	200005ac 	.word	0x200005ac

080090a4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80090a4:	b480      	push	{r7}
 80090a6:	b085      	sub	sp, #20
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	3301      	adds	r3, #1
 80090b0:	781b      	ldrb	r3, [r3, #0]
 80090b2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80090b4:	89fb      	ldrh	r3, [r7, #14]
 80090b6:	021b      	lsls	r3, r3, #8
 80090b8:	b21a      	sxth	r2, r3
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	b21b      	sxth	r3, r3
 80090c0:	4313      	orrs	r3, r2
 80090c2:	b21b      	sxth	r3, r3
 80090c4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80090c6:	89fb      	ldrh	r3, [r7, #14]
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3714      	adds	r7, #20
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80090d4:	b480      	push	{r7}
 80090d6:	b085      	sub	sp, #20
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	3303      	adds	r3, #3
 80090e0:	781b      	ldrb	r3, [r3, #0]
 80090e2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	021b      	lsls	r3, r3, #8
 80090e8:	687a      	ldr	r2, [r7, #4]
 80090ea:	3202      	adds	r2, #2
 80090ec:	7812      	ldrb	r2, [r2, #0]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	021b      	lsls	r3, r3, #8
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	3201      	adds	r2, #1
 80090fa:	7812      	ldrb	r2, [r2, #0]
 80090fc:	4313      	orrs	r3, r2
 80090fe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	021b      	lsls	r3, r3, #8
 8009104:	687a      	ldr	r2, [r7, #4]
 8009106:	7812      	ldrb	r2, [r2, #0]
 8009108:	4313      	orrs	r3, r2
 800910a:	60fb      	str	r3, [r7, #12]
	return rv;
 800910c:	68fb      	ldr	r3, [r7, #12]
}
 800910e:	4618      	mov	r0, r3
 8009110:	3714      	adds	r7, #20
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr

0800911a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800911a:	b480      	push	{r7}
 800911c:	b083      	sub	sp, #12
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
 8009122:	460b      	mov	r3, r1
 8009124:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	1c5a      	adds	r2, r3, #1
 800912a:	607a      	str	r2, [r7, #4]
 800912c:	887a      	ldrh	r2, [r7, #2]
 800912e:	b2d2      	uxtb	r2, r2
 8009130:	701a      	strb	r2, [r3, #0]
 8009132:	887b      	ldrh	r3, [r7, #2]
 8009134:	0a1b      	lsrs	r3, r3, #8
 8009136:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	1c5a      	adds	r2, r3, #1
 800913c:	607a      	str	r2, [r7, #4]
 800913e:	887a      	ldrh	r2, [r7, #2]
 8009140:	b2d2      	uxtb	r2, r2
 8009142:	701a      	strb	r2, [r3, #0]
}
 8009144:	bf00      	nop
 8009146:	370c      	adds	r7, #12
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009150:	b480      	push	{r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	1c5a      	adds	r2, r3, #1
 800915e:	607a      	str	r2, [r7, #4]
 8009160:	683a      	ldr	r2, [r7, #0]
 8009162:	b2d2      	uxtb	r2, r2
 8009164:	701a      	strb	r2, [r3, #0]
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	0a1b      	lsrs	r3, r3, #8
 800916a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	1c5a      	adds	r2, r3, #1
 8009170:	607a      	str	r2, [r7, #4]
 8009172:	683a      	ldr	r2, [r7, #0]
 8009174:	b2d2      	uxtb	r2, r2
 8009176:	701a      	strb	r2, [r3, #0]
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	0a1b      	lsrs	r3, r3, #8
 800917c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	1c5a      	adds	r2, r3, #1
 8009182:	607a      	str	r2, [r7, #4]
 8009184:	683a      	ldr	r2, [r7, #0]
 8009186:	b2d2      	uxtb	r2, r2
 8009188:	701a      	strb	r2, [r3, #0]
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	0a1b      	lsrs	r3, r3, #8
 800918e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	1c5a      	adds	r2, r3, #1
 8009194:	607a      	str	r2, [r7, #4]
 8009196:	683a      	ldr	r2, [r7, #0]
 8009198:	b2d2      	uxtb	r2, r2
 800919a:	701a      	strb	r2, [r3, #0]
}
 800919c:	bf00      	nop
 800919e:	370c      	adds	r7, #12
 80091a0:	46bd      	mov	sp, r7
 80091a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a6:	4770      	bx	lr

080091a8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80091a8:	b480      	push	{r7}
 80091aa:	b087      	sub	sp, #28
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d00d      	beq.n	80091de <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80091c2:	693a      	ldr	r2, [r7, #16]
 80091c4:	1c53      	adds	r3, r2, #1
 80091c6:	613b      	str	r3, [r7, #16]
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	1c59      	adds	r1, r3, #1
 80091cc:	6179      	str	r1, [r7, #20]
 80091ce:	7812      	ldrb	r2, [r2, #0]
 80091d0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	3b01      	subs	r3, #1
 80091d6:	607b      	str	r3, [r7, #4]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d1f1      	bne.n	80091c2 <mem_cpy+0x1a>
	}
}
 80091de:	bf00      	nop
 80091e0:	371c      	adds	r7, #28
 80091e2:	46bd      	mov	sp, r7
 80091e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e8:	4770      	bx	lr

080091ea <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80091ea:	b480      	push	{r7}
 80091ec:	b087      	sub	sp, #28
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	60f8      	str	r0, [r7, #12]
 80091f2:	60b9      	str	r1, [r7, #8]
 80091f4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	1c5a      	adds	r2, r3, #1
 80091fe:	617a      	str	r2, [r7, #20]
 8009200:	68ba      	ldr	r2, [r7, #8]
 8009202:	b2d2      	uxtb	r2, r2
 8009204:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	3b01      	subs	r3, #1
 800920a:	607b      	str	r3, [r7, #4]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d1f3      	bne.n	80091fa <mem_set+0x10>
}
 8009212:	bf00      	nop
 8009214:	bf00      	nop
 8009216:	371c      	adds	r7, #28
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr

08009220 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009220:	b480      	push	{r7}
 8009222:	b089      	sub	sp, #36	@ 0x24
 8009224:	af00      	add	r7, sp, #0
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	60b9      	str	r1, [r7, #8]
 800922a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	61fb      	str	r3, [r7, #28]
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009234:	2300      	movs	r3, #0
 8009236:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009238:	69fb      	ldr	r3, [r7, #28]
 800923a:	1c5a      	adds	r2, r3, #1
 800923c:	61fa      	str	r2, [r7, #28]
 800923e:	781b      	ldrb	r3, [r3, #0]
 8009240:	4619      	mov	r1, r3
 8009242:	69bb      	ldr	r3, [r7, #24]
 8009244:	1c5a      	adds	r2, r3, #1
 8009246:	61ba      	str	r2, [r7, #24]
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	1acb      	subs	r3, r1, r3
 800924c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	3b01      	subs	r3, #1
 8009252:	607b      	str	r3, [r7, #4]
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d002      	beq.n	8009260 <mem_cmp+0x40>
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d0eb      	beq.n	8009238 <mem_cmp+0x18>

	return r;
 8009260:	697b      	ldr	r3, [r7, #20]
}
 8009262:	4618      	mov	r0, r3
 8009264:	3724      	adds	r7, #36	@ 0x24
 8009266:	46bd      	mov	sp, r7
 8009268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926c:	4770      	bx	lr

0800926e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800926e:	b480      	push	{r7}
 8009270:	b083      	sub	sp, #12
 8009272:	af00      	add	r7, sp, #0
 8009274:	6078      	str	r0, [r7, #4]
 8009276:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009278:	e002      	b.n	8009280 <chk_chr+0x12>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	3301      	adds	r3, #1
 800927e:	607b      	str	r3, [r7, #4]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d005      	beq.n	8009294 <chk_chr+0x26>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	461a      	mov	r2, r3
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	4293      	cmp	r3, r2
 8009292:	d1f2      	bne.n	800927a <chk_chr+0xc>
	return *str;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	781b      	ldrb	r3, [r3, #0]
}
 8009298:	4618      	mov	r0, r3
 800929a:	370c      	adds	r7, #12
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr

080092a4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80092a4:	b480      	push	{r7}
 80092a6:	b085      	sub	sp, #20
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80092ae:	2300      	movs	r3, #0
 80092b0:	60bb      	str	r3, [r7, #8]
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	60fb      	str	r3, [r7, #12]
 80092b6:	e029      	b.n	800930c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80092b8:	4a27      	ldr	r2, [pc, #156]	@ (8009358 <chk_lock+0xb4>)
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	011b      	lsls	r3, r3, #4
 80092be:	4413      	add	r3, r2
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d01d      	beq.n	8009302 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80092c6:	4a24      	ldr	r2, [pc, #144]	@ (8009358 <chk_lock+0xb4>)
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	011b      	lsls	r3, r3, #4
 80092cc:	4413      	add	r3, r2
 80092ce:	681a      	ldr	r2, [r3, #0]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	429a      	cmp	r2, r3
 80092d6:	d116      	bne.n	8009306 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80092d8:	4a1f      	ldr	r2, [pc, #124]	@ (8009358 <chk_lock+0xb4>)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	011b      	lsls	r3, r3, #4
 80092de:	4413      	add	r3, r2
 80092e0:	3304      	adds	r3, #4
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d10c      	bne.n	8009306 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80092ec:	4a1a      	ldr	r2, [pc, #104]	@ (8009358 <chk_lock+0xb4>)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	011b      	lsls	r3, r3, #4
 80092f2:	4413      	add	r3, r2
 80092f4:	3308      	adds	r3, #8
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d102      	bne.n	8009306 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009300:	e007      	b.n	8009312 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009302:	2301      	movs	r3, #1
 8009304:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	3301      	adds	r3, #1
 800930a:	60fb      	str	r3, [r7, #12]
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2b01      	cmp	r3, #1
 8009310:	d9d2      	bls.n	80092b8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2b02      	cmp	r3, #2
 8009316:	d109      	bne.n	800932c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d102      	bne.n	8009324 <chk_lock+0x80>
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	2b02      	cmp	r3, #2
 8009322:	d101      	bne.n	8009328 <chk_lock+0x84>
 8009324:	2300      	movs	r3, #0
 8009326:	e010      	b.n	800934a <chk_lock+0xa6>
 8009328:	2312      	movs	r3, #18
 800932a:	e00e      	b.n	800934a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d108      	bne.n	8009344 <chk_lock+0xa0>
 8009332:	4a09      	ldr	r2, [pc, #36]	@ (8009358 <chk_lock+0xb4>)
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	011b      	lsls	r3, r3, #4
 8009338:	4413      	add	r3, r2
 800933a:	330c      	adds	r3, #12
 800933c:	881b      	ldrh	r3, [r3, #0]
 800933e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009342:	d101      	bne.n	8009348 <chk_lock+0xa4>
 8009344:	2310      	movs	r3, #16
 8009346:	e000      	b.n	800934a <chk_lock+0xa6>
 8009348:	2300      	movs	r3, #0
}
 800934a:	4618      	mov	r0, r3
 800934c:	3714      	adds	r7, #20
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr
 8009356:	bf00      	nop
 8009358:	2000058c 	.word	0x2000058c

0800935c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800935c:	b480      	push	{r7}
 800935e:	b083      	sub	sp, #12
 8009360:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009362:	2300      	movs	r3, #0
 8009364:	607b      	str	r3, [r7, #4]
 8009366:	e002      	b.n	800936e <enq_lock+0x12>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	3301      	adds	r3, #1
 800936c:	607b      	str	r3, [r7, #4]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2b01      	cmp	r3, #1
 8009372:	d806      	bhi.n	8009382 <enq_lock+0x26>
 8009374:	4a09      	ldr	r2, [pc, #36]	@ (800939c <enq_lock+0x40>)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	011b      	lsls	r3, r3, #4
 800937a:	4413      	add	r3, r2
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1f2      	bne.n	8009368 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2b02      	cmp	r3, #2
 8009386:	bf14      	ite	ne
 8009388:	2301      	movne	r3, #1
 800938a:	2300      	moveq	r3, #0
 800938c:	b2db      	uxtb	r3, r3
}
 800938e:	4618      	mov	r0, r3
 8009390:	370c      	adds	r7, #12
 8009392:	46bd      	mov	sp, r7
 8009394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009398:	4770      	bx	lr
 800939a:	bf00      	nop
 800939c:	2000058c 	.word	0x2000058c

080093a0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b085      	sub	sp, #20
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80093aa:	2300      	movs	r3, #0
 80093ac:	60fb      	str	r3, [r7, #12]
 80093ae:	e01f      	b.n	80093f0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80093b0:	4a41      	ldr	r2, [pc, #260]	@ (80094b8 <inc_lock+0x118>)
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	011b      	lsls	r3, r3, #4
 80093b6:	4413      	add	r3, r2
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	429a      	cmp	r2, r3
 80093c0:	d113      	bne.n	80093ea <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80093c2:	4a3d      	ldr	r2, [pc, #244]	@ (80094b8 <inc_lock+0x118>)
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	011b      	lsls	r3, r3, #4
 80093c8:	4413      	add	r3, r2
 80093ca:	3304      	adds	r3, #4
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d109      	bne.n	80093ea <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80093d6:	4a38      	ldr	r2, [pc, #224]	@ (80094b8 <inc_lock+0x118>)
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	011b      	lsls	r3, r3, #4
 80093dc:	4413      	add	r3, r2
 80093de:	3308      	adds	r3, #8
 80093e0:	681a      	ldr	r2, [r3, #0]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d006      	beq.n	80093f8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	3301      	adds	r3, #1
 80093ee:	60fb      	str	r3, [r7, #12]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d9dc      	bls.n	80093b0 <inc_lock+0x10>
 80093f6:	e000      	b.n	80093fa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80093f8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	2b02      	cmp	r3, #2
 80093fe:	d132      	bne.n	8009466 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009400:	2300      	movs	r3, #0
 8009402:	60fb      	str	r3, [r7, #12]
 8009404:	e002      	b.n	800940c <inc_lock+0x6c>
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	3301      	adds	r3, #1
 800940a:	60fb      	str	r3, [r7, #12]
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2b01      	cmp	r3, #1
 8009410:	d806      	bhi.n	8009420 <inc_lock+0x80>
 8009412:	4a29      	ldr	r2, [pc, #164]	@ (80094b8 <inc_lock+0x118>)
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	011b      	lsls	r3, r3, #4
 8009418:	4413      	add	r3, r2
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d1f2      	bne.n	8009406 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2b02      	cmp	r3, #2
 8009424:	d101      	bne.n	800942a <inc_lock+0x8a>
 8009426:	2300      	movs	r3, #0
 8009428:	e040      	b.n	80094ac <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681a      	ldr	r2, [r3, #0]
 800942e:	4922      	ldr	r1, [pc, #136]	@ (80094b8 <inc_lock+0x118>)
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	011b      	lsls	r3, r3, #4
 8009434:	440b      	add	r3, r1
 8009436:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	689a      	ldr	r2, [r3, #8]
 800943c:	491e      	ldr	r1, [pc, #120]	@ (80094b8 <inc_lock+0x118>)
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	011b      	lsls	r3, r3, #4
 8009442:	440b      	add	r3, r1
 8009444:	3304      	adds	r3, #4
 8009446:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	695a      	ldr	r2, [r3, #20]
 800944c:	491a      	ldr	r1, [pc, #104]	@ (80094b8 <inc_lock+0x118>)
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	011b      	lsls	r3, r3, #4
 8009452:	440b      	add	r3, r1
 8009454:	3308      	adds	r3, #8
 8009456:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009458:	4a17      	ldr	r2, [pc, #92]	@ (80094b8 <inc_lock+0x118>)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	011b      	lsls	r3, r3, #4
 800945e:	4413      	add	r3, r2
 8009460:	330c      	adds	r3, #12
 8009462:	2200      	movs	r2, #0
 8009464:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d009      	beq.n	8009480 <inc_lock+0xe0>
 800946c:	4a12      	ldr	r2, [pc, #72]	@ (80094b8 <inc_lock+0x118>)
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	011b      	lsls	r3, r3, #4
 8009472:	4413      	add	r3, r2
 8009474:	330c      	adds	r3, #12
 8009476:	881b      	ldrh	r3, [r3, #0]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d001      	beq.n	8009480 <inc_lock+0xe0>
 800947c:	2300      	movs	r3, #0
 800947e:	e015      	b.n	80094ac <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d108      	bne.n	8009498 <inc_lock+0xf8>
 8009486:	4a0c      	ldr	r2, [pc, #48]	@ (80094b8 <inc_lock+0x118>)
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	011b      	lsls	r3, r3, #4
 800948c:	4413      	add	r3, r2
 800948e:	330c      	adds	r3, #12
 8009490:	881b      	ldrh	r3, [r3, #0]
 8009492:	3301      	adds	r3, #1
 8009494:	b29a      	uxth	r2, r3
 8009496:	e001      	b.n	800949c <inc_lock+0xfc>
 8009498:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800949c:	4906      	ldr	r1, [pc, #24]	@ (80094b8 <inc_lock+0x118>)
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	011b      	lsls	r3, r3, #4
 80094a2:	440b      	add	r3, r1
 80094a4:	330c      	adds	r3, #12
 80094a6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	3301      	adds	r3, #1
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3714      	adds	r7, #20
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr
 80094b8:	2000058c 	.word	0x2000058c

080094bc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80094bc:	b480      	push	{r7}
 80094be:	b085      	sub	sp, #20
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	3b01      	subs	r3, #1
 80094c8:	607b      	str	r3, [r7, #4]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d825      	bhi.n	800951c <dec_lock+0x60>
		n = Files[i].ctr;
 80094d0:	4a17      	ldr	r2, [pc, #92]	@ (8009530 <dec_lock+0x74>)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	011b      	lsls	r3, r3, #4
 80094d6:	4413      	add	r3, r2
 80094d8:	330c      	adds	r3, #12
 80094da:	881b      	ldrh	r3, [r3, #0]
 80094dc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80094de:	89fb      	ldrh	r3, [r7, #14]
 80094e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094e4:	d101      	bne.n	80094ea <dec_lock+0x2e>
 80094e6:	2300      	movs	r3, #0
 80094e8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80094ea:	89fb      	ldrh	r3, [r7, #14]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d002      	beq.n	80094f6 <dec_lock+0x3a>
 80094f0:	89fb      	ldrh	r3, [r7, #14]
 80094f2:	3b01      	subs	r3, #1
 80094f4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80094f6:	4a0e      	ldr	r2, [pc, #56]	@ (8009530 <dec_lock+0x74>)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	011b      	lsls	r3, r3, #4
 80094fc:	4413      	add	r3, r2
 80094fe:	330c      	adds	r3, #12
 8009500:	89fa      	ldrh	r2, [r7, #14]
 8009502:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009504:	89fb      	ldrh	r3, [r7, #14]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d105      	bne.n	8009516 <dec_lock+0x5a>
 800950a:	4a09      	ldr	r2, [pc, #36]	@ (8009530 <dec_lock+0x74>)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	011b      	lsls	r3, r3, #4
 8009510:	4413      	add	r3, r2
 8009512:	2200      	movs	r2, #0
 8009514:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009516:	2300      	movs	r3, #0
 8009518:	737b      	strb	r3, [r7, #13]
 800951a:	e001      	b.n	8009520 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800951c:	2302      	movs	r3, #2
 800951e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009520:	7b7b      	ldrb	r3, [r7, #13]
}
 8009522:	4618      	mov	r0, r3
 8009524:	3714      	adds	r7, #20
 8009526:	46bd      	mov	sp, r7
 8009528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	2000058c 	.word	0x2000058c

08009534 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009534:	b480      	push	{r7}
 8009536:	b085      	sub	sp, #20
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800953c:	2300      	movs	r3, #0
 800953e:	60fb      	str	r3, [r7, #12]
 8009540:	e010      	b.n	8009564 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009542:	4a0d      	ldr	r2, [pc, #52]	@ (8009578 <clear_lock+0x44>)
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	011b      	lsls	r3, r3, #4
 8009548:	4413      	add	r3, r2
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	687a      	ldr	r2, [r7, #4]
 800954e:	429a      	cmp	r2, r3
 8009550:	d105      	bne.n	800955e <clear_lock+0x2a>
 8009552:	4a09      	ldr	r2, [pc, #36]	@ (8009578 <clear_lock+0x44>)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	011b      	lsls	r3, r3, #4
 8009558:	4413      	add	r3, r2
 800955a:	2200      	movs	r2, #0
 800955c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	3301      	adds	r3, #1
 8009562:	60fb      	str	r3, [r7, #12]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2b01      	cmp	r3, #1
 8009568:	d9eb      	bls.n	8009542 <clear_lock+0xe>
	}
}
 800956a:	bf00      	nop
 800956c:	bf00      	nop
 800956e:	3714      	adds	r7, #20
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr
 8009578:	2000058c 	.word	0x2000058c

0800957c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009584:	2300      	movs	r3, #0
 8009586:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	78db      	ldrb	r3, [r3, #3]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d034      	beq.n	80095fa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009594:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	7858      	ldrb	r0, [r3, #1]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80095a0:	2301      	movs	r3, #1
 80095a2:	697a      	ldr	r2, [r7, #20]
 80095a4:	f7ff fd40 	bl	8009028 <disk_write>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d002      	beq.n	80095b4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80095ae:	2301      	movs	r3, #1
 80095b0:	73fb      	strb	r3, [r7, #15]
 80095b2:	e022      	b.n	80095fa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6a1b      	ldr	r3, [r3, #32]
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	1ad2      	subs	r2, r2, r3
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	699b      	ldr	r3, [r3, #24]
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d217      	bcs.n	80095fa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	789b      	ldrb	r3, [r3, #2]
 80095ce:	613b      	str	r3, [r7, #16]
 80095d0:	e010      	b.n	80095f4 <sync_window+0x78>
					wsect += fs->fsize;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	699b      	ldr	r3, [r3, #24]
 80095d6:	697a      	ldr	r2, [r7, #20]
 80095d8:	4413      	add	r3, r2
 80095da:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	7858      	ldrb	r0, [r3, #1]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80095e6:	2301      	movs	r3, #1
 80095e8:	697a      	ldr	r2, [r7, #20]
 80095ea:	f7ff fd1d 	bl	8009028 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	3b01      	subs	r3, #1
 80095f2:	613b      	str	r3, [r7, #16]
 80095f4:	693b      	ldr	r3, [r7, #16]
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d8eb      	bhi.n	80095d2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80095fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3718      	adds	r7, #24
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}

08009604 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800960e:	2300      	movs	r3, #0
 8009610:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009616:	683a      	ldr	r2, [r7, #0]
 8009618:	429a      	cmp	r2, r3
 800961a:	d01b      	beq.n	8009654 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f7ff ffad 	bl	800957c <sync_window>
 8009622:	4603      	mov	r3, r0
 8009624:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009626:	7bfb      	ldrb	r3, [r7, #15]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d113      	bne.n	8009654 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	7858      	ldrb	r0, [r3, #1]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009636:	2301      	movs	r3, #1
 8009638:	683a      	ldr	r2, [r7, #0]
 800963a:	f7ff fcd5 	bl	8008fe8 <disk_read>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	d004      	beq.n	800964e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009644:	f04f 33ff 	mov.w	r3, #4294967295
 8009648:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800964a:	2301      	movs	r3, #1
 800964c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	683a      	ldr	r2, [r7, #0]
 8009652:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8009654:	7bfb      	ldrb	r3, [r7, #15]
}
 8009656:	4618      	mov	r0, r3
 8009658:	3710      	adds	r7, #16
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
	...

08009660 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b084      	sub	sp, #16
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f7ff ff87 	bl	800957c <sync_window>
 800966e:	4603      	mov	r3, r0
 8009670:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009672:	7bfb      	ldrb	r3, [r7, #15]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d158      	bne.n	800972a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	781b      	ldrb	r3, [r3, #0]
 800967c:	2b03      	cmp	r3, #3
 800967e:	d148      	bne.n	8009712 <sync_fs+0xb2>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	791b      	ldrb	r3, [r3, #4]
 8009684:	2b01      	cmp	r3, #1
 8009686:	d144      	bne.n	8009712 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	3330      	adds	r3, #48	@ 0x30
 800968c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009690:	2100      	movs	r1, #0
 8009692:	4618      	mov	r0, r3
 8009694:	f7ff fda9 	bl	80091ea <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	3330      	adds	r3, #48	@ 0x30
 800969c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80096a0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7ff fd38 	bl	800911a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	3330      	adds	r3, #48	@ 0x30
 80096ae:	4921      	ldr	r1, [pc, #132]	@ (8009734 <sync_fs+0xd4>)
 80096b0:	4618      	mov	r0, r3
 80096b2:	f7ff fd4d 	bl	8009150 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	3330      	adds	r3, #48	@ 0x30
 80096ba:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80096be:	491e      	ldr	r1, [pc, #120]	@ (8009738 <sync_fs+0xd8>)
 80096c0:	4618      	mov	r0, r3
 80096c2:	f7ff fd45 	bl	8009150 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	3330      	adds	r3, #48	@ 0x30
 80096ca:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	691b      	ldr	r3, [r3, #16]
 80096d2:	4619      	mov	r1, r3
 80096d4:	4610      	mov	r0, r2
 80096d6:	f7ff fd3b 	bl	8009150 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	3330      	adds	r3, #48	@ 0x30
 80096de:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	68db      	ldr	r3, [r3, #12]
 80096e6:	4619      	mov	r1, r3
 80096e8:	4610      	mov	r0, r2
 80096ea:	f7ff fd31 	bl	8009150 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	69db      	ldr	r3, [r3, #28]
 80096f2:	1c5a      	adds	r2, r3, #1
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	7858      	ldrb	r0, [r3, #1]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009706:	2301      	movs	r3, #1
 8009708:	f7ff fc8e 	bl	8009028 <disk_write>
			fs->fsi_flag = 0;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	785b      	ldrb	r3, [r3, #1]
 8009716:	2200      	movs	r2, #0
 8009718:	2100      	movs	r1, #0
 800971a:	4618      	mov	r0, r3
 800971c:	f7ff fca4 	bl	8009068 <disk_ioctl>
 8009720:	4603      	mov	r3, r0
 8009722:	2b00      	cmp	r3, #0
 8009724:	d001      	beq.n	800972a <sync_fs+0xca>
 8009726:	2301      	movs	r3, #1
 8009728:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800972a:	7bfb      	ldrb	r3, [r7, #15]
}
 800972c:	4618      	mov	r0, r3
 800972e:	3710      	adds	r7, #16
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}
 8009734:	41615252 	.word	0x41615252
 8009738:	61417272 	.word	0x61417272

0800973c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	3b02      	subs	r3, #2
 800974a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	695b      	ldr	r3, [r3, #20]
 8009750:	3b02      	subs	r3, #2
 8009752:	683a      	ldr	r2, [r7, #0]
 8009754:	429a      	cmp	r2, r3
 8009756:	d301      	bcc.n	800975c <clust2sect+0x20>
 8009758:	2300      	movs	r3, #0
 800975a:	e008      	b.n	800976e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	895b      	ldrh	r3, [r3, #10]
 8009760:	461a      	mov	r2, r3
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	fb03 f202 	mul.w	r2, r3, r2
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800976c:	4413      	add	r3, r2
}
 800976e:	4618      	mov	r0, r3
 8009770:	370c      	adds	r7, #12
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr

0800977a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800977a:	b580      	push	{r7, lr}
 800977c:	b086      	sub	sp, #24
 800977e:	af00      	add	r7, sp, #0
 8009780:	6078      	str	r0, [r7, #4]
 8009782:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	2b01      	cmp	r3, #1
 800978e:	d904      	bls.n	800979a <get_fat+0x20>
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	695b      	ldr	r3, [r3, #20]
 8009794:	683a      	ldr	r2, [r7, #0]
 8009796:	429a      	cmp	r2, r3
 8009798:	d302      	bcc.n	80097a0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800979a:	2301      	movs	r3, #1
 800979c:	617b      	str	r3, [r7, #20]
 800979e:	e08e      	b.n	80098be <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80097a0:	f04f 33ff 	mov.w	r3, #4294967295
 80097a4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	2b03      	cmp	r3, #3
 80097ac:	d061      	beq.n	8009872 <get_fat+0xf8>
 80097ae:	2b03      	cmp	r3, #3
 80097b0:	dc7b      	bgt.n	80098aa <get_fat+0x130>
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d002      	beq.n	80097bc <get_fat+0x42>
 80097b6:	2b02      	cmp	r3, #2
 80097b8:	d041      	beq.n	800983e <get_fat+0xc4>
 80097ba:	e076      	b.n	80098aa <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	60fb      	str	r3, [r7, #12]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	085b      	lsrs	r3, r3, #1
 80097c4:	68fa      	ldr	r2, [r7, #12]
 80097c6:	4413      	add	r3, r2
 80097c8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	6a1a      	ldr	r2, [r3, #32]
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	0a5b      	lsrs	r3, r3, #9
 80097d2:	4413      	add	r3, r2
 80097d4:	4619      	mov	r1, r3
 80097d6:	6938      	ldr	r0, [r7, #16]
 80097d8:	f7ff ff14 	bl	8009604 <move_window>
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d166      	bne.n	80098b0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	1c5a      	adds	r2, r3, #1
 80097e6:	60fa      	str	r2, [r7, #12]
 80097e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097ec:	693a      	ldr	r2, [r7, #16]
 80097ee:	4413      	add	r3, r2
 80097f0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80097f4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	6a1a      	ldr	r2, [r3, #32]
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	0a5b      	lsrs	r3, r3, #9
 80097fe:	4413      	add	r3, r2
 8009800:	4619      	mov	r1, r3
 8009802:	6938      	ldr	r0, [r7, #16]
 8009804:	f7ff fefe 	bl	8009604 <move_window>
 8009808:	4603      	mov	r3, r0
 800980a:	2b00      	cmp	r3, #0
 800980c:	d152      	bne.n	80098b4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009814:	693a      	ldr	r2, [r7, #16]
 8009816:	4413      	add	r3, r2
 8009818:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800981c:	021b      	lsls	r3, r3, #8
 800981e:	68ba      	ldr	r2, [r7, #8]
 8009820:	4313      	orrs	r3, r2
 8009822:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	f003 0301 	and.w	r3, r3, #1
 800982a:	2b00      	cmp	r3, #0
 800982c:	d002      	beq.n	8009834 <get_fat+0xba>
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	091b      	lsrs	r3, r3, #4
 8009832:	e002      	b.n	800983a <get_fat+0xc0>
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800983a:	617b      	str	r3, [r7, #20]
			break;
 800983c:	e03f      	b.n	80098be <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	6a1a      	ldr	r2, [r3, #32]
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	0a1b      	lsrs	r3, r3, #8
 8009846:	4413      	add	r3, r2
 8009848:	4619      	mov	r1, r3
 800984a:	6938      	ldr	r0, [r7, #16]
 800984c:	f7ff feda 	bl	8009604 <move_window>
 8009850:	4603      	mov	r3, r0
 8009852:	2b00      	cmp	r3, #0
 8009854:	d130      	bne.n	80098b8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800985c:	683b      	ldr	r3, [r7, #0]
 800985e:	005b      	lsls	r3, r3, #1
 8009860:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009864:	4413      	add	r3, r2
 8009866:	4618      	mov	r0, r3
 8009868:	f7ff fc1c 	bl	80090a4 <ld_word>
 800986c:	4603      	mov	r3, r0
 800986e:	617b      	str	r3, [r7, #20]
			break;
 8009870:	e025      	b.n	80098be <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	6a1a      	ldr	r2, [r3, #32]
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	09db      	lsrs	r3, r3, #7
 800987a:	4413      	add	r3, r2
 800987c:	4619      	mov	r1, r3
 800987e:	6938      	ldr	r0, [r7, #16]
 8009880:	f7ff fec0 	bl	8009604 <move_window>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d118      	bne.n	80098bc <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800988a:	693b      	ldr	r3, [r7, #16]
 800988c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	009b      	lsls	r3, r3, #2
 8009894:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009898:	4413      	add	r3, r2
 800989a:	4618      	mov	r0, r3
 800989c:	f7ff fc1a 	bl	80090d4 <ld_dword>
 80098a0:	4603      	mov	r3, r0
 80098a2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80098a6:	617b      	str	r3, [r7, #20]
			break;
 80098a8:	e009      	b.n	80098be <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80098aa:	2301      	movs	r3, #1
 80098ac:	617b      	str	r3, [r7, #20]
 80098ae:	e006      	b.n	80098be <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80098b0:	bf00      	nop
 80098b2:	e004      	b.n	80098be <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80098b4:	bf00      	nop
 80098b6:	e002      	b.n	80098be <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80098b8:	bf00      	nop
 80098ba:	e000      	b.n	80098be <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80098bc:	bf00      	nop
		}
	}

	return val;
 80098be:	697b      	ldr	r3, [r7, #20]
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3718      	adds	r7, #24
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}

080098c8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80098c8:	b590      	push	{r4, r7, lr}
 80098ca:	b089      	sub	sp, #36	@ 0x24
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	60f8      	str	r0, [r7, #12]
 80098d0:	60b9      	str	r1, [r7, #8]
 80098d2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80098d4:	2302      	movs	r3, #2
 80098d6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	2b01      	cmp	r3, #1
 80098dc:	f240 80d9 	bls.w	8009a92 <put_fat+0x1ca>
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	695b      	ldr	r3, [r3, #20]
 80098e4:	68ba      	ldr	r2, [r7, #8]
 80098e6:	429a      	cmp	r2, r3
 80098e8:	f080 80d3 	bcs.w	8009a92 <put_fat+0x1ca>
		switch (fs->fs_type) {
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	781b      	ldrb	r3, [r3, #0]
 80098f0:	2b03      	cmp	r3, #3
 80098f2:	f000 8096 	beq.w	8009a22 <put_fat+0x15a>
 80098f6:	2b03      	cmp	r3, #3
 80098f8:	f300 80cb 	bgt.w	8009a92 <put_fat+0x1ca>
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d002      	beq.n	8009906 <put_fat+0x3e>
 8009900:	2b02      	cmp	r3, #2
 8009902:	d06e      	beq.n	80099e2 <put_fat+0x11a>
 8009904:	e0c5      	b.n	8009a92 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	61bb      	str	r3, [r7, #24]
 800990a:	69bb      	ldr	r3, [r7, #24]
 800990c:	085b      	lsrs	r3, r3, #1
 800990e:	69ba      	ldr	r2, [r7, #24]
 8009910:	4413      	add	r3, r2
 8009912:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	6a1a      	ldr	r2, [r3, #32]
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	0a5b      	lsrs	r3, r3, #9
 800991c:	4413      	add	r3, r2
 800991e:	4619      	mov	r1, r3
 8009920:	68f8      	ldr	r0, [r7, #12]
 8009922:	f7ff fe6f 	bl	8009604 <move_window>
 8009926:	4603      	mov	r3, r0
 8009928:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800992a:	7ffb      	ldrb	r3, [r7, #31]
 800992c:	2b00      	cmp	r3, #0
 800992e:	f040 80a9 	bne.w	8009a84 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009938:	69bb      	ldr	r3, [r7, #24]
 800993a:	1c59      	adds	r1, r3, #1
 800993c:	61b9      	str	r1, [r7, #24]
 800993e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009942:	4413      	add	r3, r2
 8009944:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	f003 0301 	and.w	r3, r3, #1
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00d      	beq.n	800996c <put_fat+0xa4>
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	781b      	ldrb	r3, [r3, #0]
 8009954:	b25b      	sxtb	r3, r3
 8009956:	f003 030f 	and.w	r3, r3, #15
 800995a:	b25a      	sxtb	r2, r3
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	b2db      	uxtb	r3, r3
 8009960:	011b      	lsls	r3, r3, #4
 8009962:	b25b      	sxtb	r3, r3
 8009964:	4313      	orrs	r3, r2
 8009966:	b25b      	sxtb	r3, r3
 8009968:	b2db      	uxtb	r3, r3
 800996a:	e001      	b.n	8009970 <put_fat+0xa8>
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	b2db      	uxtb	r3, r3
 8009970:	697a      	ldr	r2, [r7, #20]
 8009972:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2201      	movs	r2, #1
 8009978:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6a1a      	ldr	r2, [r3, #32]
 800997e:	69bb      	ldr	r3, [r7, #24]
 8009980:	0a5b      	lsrs	r3, r3, #9
 8009982:	4413      	add	r3, r2
 8009984:	4619      	mov	r1, r3
 8009986:	68f8      	ldr	r0, [r7, #12]
 8009988:	f7ff fe3c 	bl	8009604 <move_window>
 800998c:	4603      	mov	r3, r0
 800998e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009990:	7ffb      	ldrb	r3, [r7, #31]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d178      	bne.n	8009a88 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800999c:	69bb      	ldr	r3, [r7, #24]
 800999e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099a2:	4413      	add	r3, r2
 80099a4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	f003 0301 	and.w	r3, r3, #1
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d003      	beq.n	80099b8 <put_fat+0xf0>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	091b      	lsrs	r3, r3, #4
 80099b4:	b2db      	uxtb	r3, r3
 80099b6:	e00e      	b.n	80099d6 <put_fat+0x10e>
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	781b      	ldrb	r3, [r3, #0]
 80099bc:	b25b      	sxtb	r3, r3
 80099be:	f023 030f 	bic.w	r3, r3, #15
 80099c2:	b25a      	sxtb	r2, r3
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	0a1b      	lsrs	r3, r3, #8
 80099c8:	b25b      	sxtb	r3, r3
 80099ca:	f003 030f 	and.w	r3, r3, #15
 80099ce:	b25b      	sxtb	r3, r3
 80099d0:	4313      	orrs	r3, r2
 80099d2:	b25b      	sxtb	r3, r3
 80099d4:	b2db      	uxtb	r3, r3
 80099d6:	697a      	ldr	r2, [r7, #20]
 80099d8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2201      	movs	r2, #1
 80099de:	70da      	strb	r2, [r3, #3]
			break;
 80099e0:	e057      	b.n	8009a92 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	6a1a      	ldr	r2, [r3, #32]
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	0a1b      	lsrs	r3, r3, #8
 80099ea:	4413      	add	r3, r2
 80099ec:	4619      	mov	r1, r3
 80099ee:	68f8      	ldr	r0, [r7, #12]
 80099f0:	f7ff fe08 	bl	8009604 <move_window>
 80099f4:	4603      	mov	r3, r0
 80099f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80099f8:	7ffb      	ldrb	r3, [r7, #31]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d146      	bne.n	8009a8c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	005b      	lsls	r3, r3, #1
 8009a08:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009a0c:	4413      	add	r3, r2
 8009a0e:	687a      	ldr	r2, [r7, #4]
 8009a10:	b292      	uxth	r2, r2
 8009a12:	4611      	mov	r1, r2
 8009a14:	4618      	mov	r0, r3
 8009a16:	f7ff fb80 	bl	800911a <st_word>
			fs->wflag = 1;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2201      	movs	r2, #1
 8009a1e:	70da      	strb	r2, [r3, #3]
			break;
 8009a20:	e037      	b.n	8009a92 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	6a1a      	ldr	r2, [r3, #32]
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	09db      	lsrs	r3, r3, #7
 8009a2a:	4413      	add	r3, r2
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	68f8      	ldr	r0, [r7, #12]
 8009a30:	f7ff fde8 	bl	8009604 <move_window>
 8009a34:	4603      	mov	r3, r0
 8009a36:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009a38:	7ffb      	ldrb	r3, [r7, #31]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d128      	bne.n	8009a90 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009a52:	4413      	add	r3, r2
 8009a54:	4618      	mov	r0, r3
 8009a56:	f7ff fb3d 	bl	80090d4 <ld_dword>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8009a60:	4323      	orrs	r3, r4
 8009a62:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	009b      	lsls	r3, r3, #2
 8009a6e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009a72:	4413      	add	r3, r2
 8009a74:	6879      	ldr	r1, [r7, #4]
 8009a76:	4618      	mov	r0, r3
 8009a78:	f7ff fb6a 	bl	8009150 <st_dword>
			fs->wflag = 1;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2201      	movs	r2, #1
 8009a80:	70da      	strb	r2, [r3, #3]
			break;
 8009a82:	e006      	b.n	8009a92 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009a84:	bf00      	nop
 8009a86:	e004      	b.n	8009a92 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009a88:	bf00      	nop
 8009a8a:	e002      	b.n	8009a92 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009a8c:	bf00      	nop
 8009a8e:	e000      	b.n	8009a92 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009a90:	bf00      	nop
		}
	}
	return res;
 8009a92:	7ffb      	ldrb	r3, [r7, #31]
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3724      	adds	r7, #36	@ 0x24
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd90      	pop	{r4, r7, pc}

08009a9c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b088      	sub	sp, #32
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d904      	bls.n	8009ac2 <remove_chain+0x26>
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	695b      	ldr	r3, [r3, #20]
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d301      	bcc.n	8009ac6 <remove_chain+0x2a>
 8009ac2:	2302      	movs	r3, #2
 8009ac4:	e04b      	b.n	8009b5e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d00c      	beq.n	8009ae6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009acc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ad0:	6879      	ldr	r1, [r7, #4]
 8009ad2:	69b8      	ldr	r0, [r7, #24]
 8009ad4:	f7ff fef8 	bl	80098c8 <put_fat>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009adc:	7ffb      	ldrb	r3, [r7, #31]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d001      	beq.n	8009ae6 <remove_chain+0x4a>
 8009ae2:	7ffb      	ldrb	r3, [r7, #31]
 8009ae4:	e03b      	b.n	8009b5e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009ae6:	68b9      	ldr	r1, [r7, #8]
 8009ae8:	68f8      	ldr	r0, [r7, #12]
 8009aea:	f7ff fe46 	bl	800977a <get_fat>
 8009aee:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d031      	beq.n	8009b5a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d101      	bne.n	8009b00 <remove_chain+0x64>
 8009afc:	2302      	movs	r3, #2
 8009afe:	e02e      	b.n	8009b5e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b06:	d101      	bne.n	8009b0c <remove_chain+0x70>
 8009b08:	2301      	movs	r3, #1
 8009b0a:	e028      	b.n	8009b5e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	68b9      	ldr	r1, [r7, #8]
 8009b10:	69b8      	ldr	r0, [r7, #24]
 8009b12:	f7ff fed9 	bl	80098c8 <put_fat>
 8009b16:	4603      	mov	r3, r0
 8009b18:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009b1a:	7ffb      	ldrb	r3, [r7, #31]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d001      	beq.n	8009b24 <remove_chain+0x88>
 8009b20:	7ffb      	ldrb	r3, [r7, #31]
 8009b22:	e01c      	b.n	8009b5e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009b24:	69bb      	ldr	r3, [r7, #24]
 8009b26:	691a      	ldr	r2, [r3, #16]
 8009b28:	69bb      	ldr	r3, [r7, #24]
 8009b2a:	695b      	ldr	r3, [r3, #20]
 8009b2c:	3b02      	subs	r3, #2
 8009b2e:	429a      	cmp	r2, r3
 8009b30:	d20b      	bcs.n	8009b4a <remove_chain+0xae>
			fs->free_clst++;
 8009b32:	69bb      	ldr	r3, [r7, #24]
 8009b34:	691b      	ldr	r3, [r3, #16]
 8009b36:	1c5a      	adds	r2, r3, #1
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	791b      	ldrb	r3, [r3, #4]
 8009b40:	f043 0301 	orr.w	r3, r3, #1
 8009b44:	b2da      	uxtb	r2, r3
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009b4e:	69bb      	ldr	r3, [r7, #24]
 8009b50:	695b      	ldr	r3, [r3, #20]
 8009b52:	68ba      	ldr	r2, [r7, #8]
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d3c6      	bcc.n	8009ae6 <remove_chain+0x4a>
 8009b58:	e000      	b.n	8009b5c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009b5a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009b5c:	2300      	movs	r3, #0
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3720      	adds	r7, #32
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}

08009b66 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009b66:	b580      	push	{r7, lr}
 8009b68:	b088      	sub	sp, #32
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	6078      	str	r0, [r7, #4]
 8009b6e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d10d      	bne.n	8009b98 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	68db      	ldr	r3, [r3, #12]
 8009b80:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009b82:	69bb      	ldr	r3, [r7, #24]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d004      	beq.n	8009b92 <create_chain+0x2c>
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	695b      	ldr	r3, [r3, #20]
 8009b8c:	69ba      	ldr	r2, [r7, #24]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d31b      	bcc.n	8009bca <create_chain+0x64>
 8009b92:	2301      	movs	r3, #1
 8009b94:	61bb      	str	r3, [r7, #24]
 8009b96:	e018      	b.n	8009bca <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009b98:	6839      	ldr	r1, [r7, #0]
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f7ff fded 	bl	800977a <get_fat>
 8009ba0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2b01      	cmp	r3, #1
 8009ba6:	d801      	bhi.n	8009bac <create_chain+0x46>
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e070      	b.n	8009c8e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bb2:	d101      	bne.n	8009bb8 <create_chain+0x52>
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	e06a      	b.n	8009c8e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	695b      	ldr	r3, [r3, #20]
 8009bbc:	68fa      	ldr	r2, [r7, #12]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d201      	bcs.n	8009bc6 <create_chain+0x60>
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	e063      	b.n	8009c8e <create_chain+0x128>
		scl = clst;
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8009bca:	69bb      	ldr	r3, [r7, #24]
 8009bcc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009bce:	69fb      	ldr	r3, [r7, #28]
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	695b      	ldr	r3, [r3, #20]
 8009bd8:	69fa      	ldr	r2, [r7, #28]
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	d307      	bcc.n	8009bee <create_chain+0x88>
				ncl = 2;
 8009bde:	2302      	movs	r3, #2
 8009be0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009be2:	69fa      	ldr	r2, [r7, #28]
 8009be4:	69bb      	ldr	r3, [r7, #24]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d901      	bls.n	8009bee <create_chain+0x88>
 8009bea:	2300      	movs	r3, #0
 8009bec:	e04f      	b.n	8009c8e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009bee:	69f9      	ldr	r1, [r7, #28]
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f7ff fdc2 	bl	800977a <get_fat>
 8009bf6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00e      	beq.n	8009c1c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d003      	beq.n	8009c0c <create_chain+0xa6>
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c0a:	d101      	bne.n	8009c10 <create_chain+0xaa>
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	e03e      	b.n	8009c8e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009c10:	69fa      	ldr	r2, [r7, #28]
 8009c12:	69bb      	ldr	r3, [r7, #24]
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d1da      	bne.n	8009bce <create_chain+0x68>
 8009c18:	2300      	movs	r3, #0
 8009c1a:	e038      	b.n	8009c8e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009c1c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c22:	69f9      	ldr	r1, [r7, #28]
 8009c24:	6938      	ldr	r0, [r7, #16]
 8009c26:	f7ff fe4f 	bl	80098c8 <put_fat>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009c2e:	7dfb      	ldrb	r3, [r7, #23]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d109      	bne.n	8009c48 <create_chain+0xe2>
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d006      	beq.n	8009c48 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009c3a:	69fa      	ldr	r2, [r7, #28]
 8009c3c:	6839      	ldr	r1, [r7, #0]
 8009c3e:	6938      	ldr	r0, [r7, #16]
 8009c40:	f7ff fe42 	bl	80098c8 <put_fat>
 8009c44:	4603      	mov	r3, r0
 8009c46:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009c48:	7dfb      	ldrb	r3, [r7, #23]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d116      	bne.n	8009c7c <create_chain+0x116>
		fs->last_clst = ncl;
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	69fa      	ldr	r2, [r7, #28]
 8009c52:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	691a      	ldr	r2, [r3, #16]
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	695b      	ldr	r3, [r3, #20]
 8009c5c:	3b02      	subs	r3, #2
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d804      	bhi.n	8009c6c <create_chain+0x106>
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	691b      	ldr	r3, [r3, #16]
 8009c66:	1e5a      	subs	r2, r3, #1
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	791b      	ldrb	r3, [r3, #4]
 8009c70:	f043 0301 	orr.w	r3, r3, #1
 8009c74:	b2da      	uxtb	r2, r3
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	711a      	strb	r2, [r3, #4]
 8009c7a:	e007      	b.n	8009c8c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009c7c:	7dfb      	ldrb	r3, [r7, #23]
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d102      	bne.n	8009c88 <create_chain+0x122>
 8009c82:	f04f 33ff 	mov.w	r3, #4294967295
 8009c86:	e000      	b.n	8009c8a <create_chain+0x124>
 8009c88:	2301      	movs	r3, #1
 8009c8a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009c8c:	69fb      	ldr	r3, [r7, #28]
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3720      	adds	r7, #32
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}

08009c96 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009c96:	b480      	push	{r7}
 8009c98:	b087      	sub	sp, #28
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	6078      	str	r0, [r7, #4]
 8009c9e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009caa:	3304      	adds	r3, #4
 8009cac:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	0a5b      	lsrs	r3, r3, #9
 8009cb2:	68fa      	ldr	r2, [r7, #12]
 8009cb4:	8952      	ldrh	r2, [r2, #10]
 8009cb6:	fbb3 f3f2 	udiv	r3, r3, r2
 8009cba:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	1d1a      	adds	r2, r3, #4
 8009cc0:	613a      	str	r2, [r7, #16]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d101      	bne.n	8009cd0 <clmt_clust+0x3a>
 8009ccc:	2300      	movs	r3, #0
 8009cce:	e010      	b.n	8009cf2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8009cd0:	697a      	ldr	r2, [r7, #20]
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	429a      	cmp	r2, r3
 8009cd6:	d307      	bcc.n	8009ce8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8009cd8:	697a      	ldr	r2, [r7, #20]
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	1ad3      	subs	r3, r2, r3
 8009cde:	617b      	str	r3, [r7, #20]
 8009ce0:	693b      	ldr	r3, [r7, #16]
 8009ce2:	3304      	adds	r3, #4
 8009ce4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009ce6:	e7e9      	b.n	8009cbc <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8009ce8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009cea:	693b      	ldr	r3, [r7, #16]
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	697b      	ldr	r3, [r7, #20]
 8009cf0:	4413      	add	r3, r2
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	371c      	adds	r7, #28
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr

08009cfe <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b086      	sub	sp, #24
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
 8009d06:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009d14:	d204      	bcs.n	8009d20 <dir_sdi+0x22>
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	f003 031f 	and.w	r3, r3, #31
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d001      	beq.n	8009d24 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009d20:	2302      	movs	r3, #2
 8009d22:	e063      	b.n	8009dec <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	683a      	ldr	r2, [r7, #0]
 8009d28:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	689b      	ldr	r3, [r3, #8]
 8009d2e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009d30:	697b      	ldr	r3, [r7, #20]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d106      	bne.n	8009d44 <dir_sdi+0x46>
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	2b02      	cmp	r3, #2
 8009d3c:	d902      	bls.n	8009d44 <dir_sdi+0x46>
		clst = fs->dirbase;
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d42:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009d44:	697b      	ldr	r3, [r7, #20]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d10c      	bne.n	8009d64 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	095b      	lsrs	r3, r3, #5
 8009d4e:	693a      	ldr	r2, [r7, #16]
 8009d50:	8912      	ldrh	r2, [r2, #8]
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d301      	bcc.n	8009d5a <dir_sdi+0x5c>
 8009d56:	2302      	movs	r3, #2
 8009d58:	e048      	b.n	8009dec <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	61da      	str	r2, [r3, #28]
 8009d62:	e029      	b.n	8009db8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009d64:	693b      	ldr	r3, [r7, #16]
 8009d66:	895b      	ldrh	r3, [r3, #10]
 8009d68:	025b      	lsls	r3, r3, #9
 8009d6a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009d6c:	e019      	b.n	8009da2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6979      	ldr	r1, [r7, #20]
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7ff fd01 	bl	800977a <get_fat>
 8009d78:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d80:	d101      	bne.n	8009d86 <dir_sdi+0x88>
 8009d82:	2301      	movs	r3, #1
 8009d84:	e032      	b.n	8009dec <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d904      	bls.n	8009d96 <dir_sdi+0x98>
 8009d8c:	693b      	ldr	r3, [r7, #16]
 8009d8e:	695b      	ldr	r3, [r3, #20]
 8009d90:	697a      	ldr	r2, [r7, #20]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d301      	bcc.n	8009d9a <dir_sdi+0x9c>
 8009d96:	2302      	movs	r3, #2
 8009d98:	e028      	b.n	8009dec <dir_sdi+0xee>
			ofs -= csz;
 8009d9a:	683a      	ldr	r2, [r7, #0]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	1ad3      	subs	r3, r2, r3
 8009da0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009da2:	683a      	ldr	r2, [r7, #0]
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d2e1      	bcs.n	8009d6e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8009daa:	6979      	ldr	r1, [r7, #20]
 8009dac:	6938      	ldr	r0, [r7, #16]
 8009dae:	f7ff fcc5 	bl	800973c <clust2sect>
 8009db2:	4602      	mov	r2, r0
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	697a      	ldr	r2, [r7, #20]
 8009dbc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	69db      	ldr	r3, [r3, #28]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d101      	bne.n	8009dca <dir_sdi+0xcc>
 8009dc6:	2302      	movs	r3, #2
 8009dc8:	e010      	b.n	8009dec <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	69da      	ldr	r2, [r3, #28]
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	0a5b      	lsrs	r3, r3, #9
 8009dd2:	441a      	add	r2, r3
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009de4:	441a      	add	r2, r3
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3718      	adds	r7, #24
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b086      	sub	sp, #24
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	695b      	ldr	r3, [r3, #20]
 8009e08:	3320      	adds	r3, #32
 8009e0a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	69db      	ldr	r3, [r3, #28]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d003      	beq.n	8009e1c <dir_next+0x28>
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009e1a:	d301      	bcc.n	8009e20 <dir_next+0x2c>
 8009e1c:	2304      	movs	r3, #4
 8009e1e:	e0aa      	b.n	8009f76 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	f040 8098 	bne.w	8009f5c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	69db      	ldr	r3, [r3, #28]
 8009e30:	1c5a      	adds	r2, r3, #1
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	699b      	ldr	r3, [r3, #24]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d10b      	bne.n	8009e56 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	095b      	lsrs	r3, r3, #5
 8009e42:	68fa      	ldr	r2, [r7, #12]
 8009e44:	8912      	ldrh	r2, [r2, #8]
 8009e46:	4293      	cmp	r3, r2
 8009e48:	f0c0 8088 	bcc.w	8009f5c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	61da      	str	r2, [r3, #28]
 8009e52:	2304      	movs	r3, #4
 8009e54:	e08f      	b.n	8009f76 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009e56:	68bb      	ldr	r3, [r7, #8]
 8009e58:	0a5b      	lsrs	r3, r3, #9
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	8952      	ldrh	r2, [r2, #10]
 8009e5e:	3a01      	subs	r2, #1
 8009e60:	4013      	ands	r3, r2
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d17a      	bne.n	8009f5c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009e66:	687a      	ldr	r2, [r7, #4]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	699b      	ldr	r3, [r3, #24]
 8009e6c:	4619      	mov	r1, r3
 8009e6e:	4610      	mov	r0, r2
 8009e70:	f7ff fc83 	bl	800977a <get_fat>
 8009e74:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d801      	bhi.n	8009e80 <dir_next+0x8c>
 8009e7c:	2302      	movs	r3, #2
 8009e7e:	e07a      	b.n	8009f76 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e86:	d101      	bne.n	8009e8c <dir_next+0x98>
 8009e88:	2301      	movs	r3, #1
 8009e8a:	e074      	b.n	8009f76 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	695b      	ldr	r3, [r3, #20]
 8009e90:	697a      	ldr	r2, [r7, #20]
 8009e92:	429a      	cmp	r2, r3
 8009e94:	d358      	bcc.n	8009f48 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d104      	bne.n	8009ea6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	61da      	str	r2, [r3, #28]
 8009ea2:	2304      	movs	r3, #4
 8009ea4:	e067      	b.n	8009f76 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009ea6:	687a      	ldr	r2, [r7, #4]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	699b      	ldr	r3, [r3, #24]
 8009eac:	4619      	mov	r1, r3
 8009eae:	4610      	mov	r0, r2
 8009eb0:	f7ff fe59 	bl	8009b66 <create_chain>
 8009eb4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d101      	bne.n	8009ec0 <dir_next+0xcc>
 8009ebc:	2307      	movs	r3, #7
 8009ebe:	e05a      	b.n	8009f76 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d101      	bne.n	8009eca <dir_next+0xd6>
 8009ec6:	2302      	movs	r3, #2
 8009ec8:	e055      	b.n	8009f76 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed0:	d101      	bne.n	8009ed6 <dir_next+0xe2>
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	e04f      	b.n	8009f76 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009ed6:	68f8      	ldr	r0, [r7, #12]
 8009ed8:	f7ff fb50 	bl	800957c <sync_window>
 8009edc:	4603      	mov	r3, r0
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d001      	beq.n	8009ee6 <dir_next+0xf2>
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	e047      	b.n	8009f76 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	3330      	adds	r3, #48	@ 0x30
 8009eea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009eee:	2100      	movs	r1, #0
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	f7ff f97a 	bl	80091ea <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	613b      	str	r3, [r7, #16]
 8009efa:	6979      	ldr	r1, [r7, #20]
 8009efc:	68f8      	ldr	r0, [r7, #12]
 8009efe:	f7ff fc1d 	bl	800973c <clust2sect>
 8009f02:	4602      	mov	r2, r0
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009f08:	e012      	b.n	8009f30 <dir_next+0x13c>
						fs->wflag = 1;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009f10:	68f8      	ldr	r0, [r7, #12]
 8009f12:	f7ff fb33 	bl	800957c <sync_window>
 8009f16:	4603      	mov	r3, r0
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d001      	beq.n	8009f20 <dir_next+0x12c>
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	e02a      	b.n	8009f76 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	3301      	adds	r3, #1
 8009f24:	613b      	str	r3, [r7, #16]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f2a:	1c5a      	adds	r2, r3, #1
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	895b      	ldrh	r3, [r3, #10]
 8009f34:	461a      	mov	r2, r3
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d3e6      	bcc.n	8009f0a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	1ad2      	subs	r2, r2, r3
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	697a      	ldr	r2, [r7, #20]
 8009f4c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009f4e:	6979      	ldr	r1, [r7, #20]
 8009f50:	68f8      	ldr	r0, [r7, #12]
 8009f52:	f7ff fbf3 	bl	800973c <clust2sect>
 8009f56:	4602      	mov	r2, r0
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	68ba      	ldr	r2, [r7, #8]
 8009f60:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f6e:	441a      	add	r2, r3
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009f74:	2300      	movs	r3, #0
}
 8009f76:	4618      	mov	r0, r3
 8009f78:	3718      	adds	r7, #24
 8009f7a:	46bd      	mov	sp, r7
 8009f7c:	bd80      	pop	{r7, pc}

08009f7e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009f7e:	b580      	push	{r7, lr}
 8009f80:	b086      	sub	sp, #24
 8009f82:	af00      	add	r7, sp, #0
 8009f84:	6078      	str	r0, [r7, #4]
 8009f86:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009f8e:	2100      	movs	r1, #0
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f7ff feb4 	bl	8009cfe <dir_sdi>
 8009f96:	4603      	mov	r3, r0
 8009f98:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009f9a:	7dfb      	ldrb	r3, [r7, #23]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d12b      	bne.n	8009ff8 <dir_alloc+0x7a>
		n = 0;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	69db      	ldr	r3, [r3, #28]
 8009fa8:	4619      	mov	r1, r3
 8009faa:	68f8      	ldr	r0, [r7, #12]
 8009fac:	f7ff fb2a 	bl	8009604 <move_window>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009fb4:	7dfb      	ldrb	r3, [r7, #23]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d11d      	bne.n	8009ff6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6a1b      	ldr	r3, [r3, #32]
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	2be5      	cmp	r3, #229	@ 0xe5
 8009fc2:	d004      	beq.n	8009fce <dir_alloc+0x50>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	6a1b      	ldr	r3, [r3, #32]
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d107      	bne.n	8009fde <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	613b      	str	r3, [r7, #16]
 8009fd4:	693a      	ldr	r2, [r7, #16]
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	429a      	cmp	r2, r3
 8009fda:	d102      	bne.n	8009fe2 <dir_alloc+0x64>
 8009fdc:	e00c      	b.n	8009ff8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009fde:	2300      	movs	r3, #0
 8009fe0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009fe2:	2101      	movs	r1, #1
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f7ff ff05 	bl	8009df4 <dir_next>
 8009fea:	4603      	mov	r3, r0
 8009fec:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009fee:	7dfb      	ldrb	r3, [r7, #23]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d0d7      	beq.n	8009fa4 <dir_alloc+0x26>
 8009ff4:	e000      	b.n	8009ff8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009ff6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009ff8:	7dfb      	ldrb	r3, [r7, #23]
 8009ffa:	2b04      	cmp	r3, #4
 8009ffc:	d101      	bne.n	800a002 <dir_alloc+0x84>
 8009ffe:	2307      	movs	r3, #7
 800a000:	75fb      	strb	r3, [r7, #23]
	return res;
 800a002:	7dfb      	ldrb	r3, [r7, #23]
}
 800a004:	4618      	mov	r0, r3
 800a006:	3718      	adds	r7, #24
 800a008:	46bd      	mov	sp, r7
 800a00a:	bd80      	pop	{r7, pc}

0800a00c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b084      	sub	sp, #16
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	331a      	adds	r3, #26
 800a01a:	4618      	mov	r0, r3
 800a01c:	f7ff f842 	bl	80090a4 <ld_word>
 800a020:	4603      	mov	r3, r0
 800a022:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	2b03      	cmp	r3, #3
 800a02a:	d109      	bne.n	800a040 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	3314      	adds	r3, #20
 800a030:	4618      	mov	r0, r3
 800a032:	f7ff f837 	bl	80090a4 <ld_word>
 800a036:	4603      	mov	r3, r0
 800a038:	041b      	lsls	r3, r3, #16
 800a03a:	68fa      	ldr	r2, [r7, #12]
 800a03c:	4313      	orrs	r3, r2
 800a03e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a040:	68fb      	ldr	r3, [r7, #12]
}
 800a042:	4618      	mov	r0, r3
 800a044:	3710      	adds	r7, #16
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}

0800a04a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a04a:	b580      	push	{r7, lr}
 800a04c:	b084      	sub	sp, #16
 800a04e:	af00      	add	r7, sp, #0
 800a050:	60f8      	str	r0, [r7, #12]
 800a052:	60b9      	str	r1, [r7, #8]
 800a054:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	331a      	adds	r3, #26
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	b292      	uxth	r2, r2
 800a05e:	4611      	mov	r1, r2
 800a060:	4618      	mov	r0, r3
 800a062:	f7ff f85a 	bl	800911a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	2b03      	cmp	r3, #3
 800a06c:	d109      	bne.n	800a082 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a06e:	68bb      	ldr	r3, [r7, #8]
 800a070:	f103 0214 	add.w	r2, r3, #20
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	0c1b      	lsrs	r3, r3, #16
 800a078:	b29b      	uxth	r3, r3
 800a07a:	4619      	mov	r1, r3
 800a07c:	4610      	mov	r0, r2
 800a07e:	f7ff f84c 	bl	800911a <st_word>
	}
}
 800a082:	bf00      	nop
 800a084:	3710      	adds	r7, #16
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}

0800a08a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800a08a:	b580      	push	{r7, lr}
 800a08c:	b086      	sub	sp, #24
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a098:	2100      	movs	r1, #0
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f7ff fe2f 	bl	8009cfe <dir_sdi>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a0a4:	7dfb      	ldrb	r3, [r7, #23]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d001      	beq.n	800a0ae <dir_find+0x24>
 800a0aa:	7dfb      	ldrb	r3, [r7, #23]
 800a0ac:	e03e      	b.n	800a12c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	69db      	ldr	r3, [r3, #28]
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	6938      	ldr	r0, [r7, #16]
 800a0b6:	f7ff faa5 	bl	8009604 <move_window>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a0be:	7dfb      	ldrb	r3, [r7, #23]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d12f      	bne.n	800a124 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6a1b      	ldr	r3, [r3, #32]
 800a0c8:	781b      	ldrb	r3, [r3, #0]
 800a0ca:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a0cc:	7bfb      	ldrb	r3, [r7, #15]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d102      	bne.n	800a0d8 <dir_find+0x4e>
 800a0d2:	2304      	movs	r3, #4
 800a0d4:	75fb      	strb	r3, [r7, #23]
 800a0d6:	e028      	b.n	800a12a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	6a1b      	ldr	r3, [r3, #32]
 800a0dc:	330b      	adds	r3, #11
 800a0de:	781b      	ldrb	r3, [r3, #0]
 800a0e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a0e4:	b2da      	uxtb	r2, r3
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6a1b      	ldr	r3, [r3, #32]
 800a0ee:	330b      	adds	r3, #11
 800a0f0:	781b      	ldrb	r3, [r3, #0]
 800a0f2:	f003 0308 	and.w	r3, r3, #8
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d10a      	bne.n	800a110 <dir_find+0x86>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6a18      	ldr	r0, [r3, #32]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	3324      	adds	r3, #36	@ 0x24
 800a102:	220b      	movs	r2, #11
 800a104:	4619      	mov	r1, r3
 800a106:	f7ff f88b 	bl	8009220 <mem_cmp>
 800a10a:	4603      	mov	r3, r0
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d00b      	beq.n	800a128 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800a110:	2100      	movs	r1, #0
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f7ff fe6e 	bl	8009df4 <dir_next>
 800a118:	4603      	mov	r3, r0
 800a11a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a11c:	7dfb      	ldrb	r3, [r7, #23]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d0c5      	beq.n	800a0ae <dir_find+0x24>
 800a122:	e002      	b.n	800a12a <dir_find+0xa0>
		if (res != FR_OK) break;
 800a124:	bf00      	nop
 800a126:	e000      	b.n	800a12a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a128:	bf00      	nop

	return res;
 800a12a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3718      	adds	r7, #24
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800a142:	2101      	movs	r1, #1
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f7ff ff1a 	bl	8009f7e <dir_alloc>
 800a14a:	4603      	mov	r3, r0
 800a14c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a14e:	7bfb      	ldrb	r3, [r7, #15]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d11c      	bne.n	800a18e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	69db      	ldr	r3, [r3, #28]
 800a158:	4619      	mov	r1, r3
 800a15a:	68b8      	ldr	r0, [r7, #8]
 800a15c:	f7ff fa52 	bl	8009604 <move_window>
 800a160:	4603      	mov	r3, r0
 800a162:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a164:	7bfb      	ldrb	r3, [r7, #15]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d111      	bne.n	800a18e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6a1b      	ldr	r3, [r3, #32]
 800a16e:	2220      	movs	r2, #32
 800a170:	2100      	movs	r1, #0
 800a172:	4618      	mov	r0, r3
 800a174:	f7ff f839 	bl	80091ea <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6a18      	ldr	r0, [r3, #32]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	3324      	adds	r3, #36	@ 0x24
 800a180:	220b      	movs	r2, #11
 800a182:	4619      	mov	r1, r3
 800a184:	f7ff f810 	bl	80091a8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	2201      	movs	r2, #1
 800a18c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a18e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a190:	4618      	mov	r0, r3
 800a192:	3710      	adds	r7, #16
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}

0800a198 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b088      	sub	sp, #32
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	60fb      	str	r3, [r7, #12]
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	3324      	adds	r3, #36	@ 0x24
 800a1ac:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800a1ae:	220b      	movs	r2, #11
 800a1b0:	2120      	movs	r1, #32
 800a1b2:	68b8      	ldr	r0, [r7, #8]
 800a1b4:	f7ff f819 	bl	80091ea <mem_set>
	si = i = 0; ni = 8;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	613b      	str	r3, [r7, #16]
 800a1bc:	693b      	ldr	r3, [r7, #16]
 800a1be:	61fb      	str	r3, [r7, #28]
 800a1c0:	2308      	movs	r3, #8
 800a1c2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800a1c4:	69fb      	ldr	r3, [r7, #28]
 800a1c6:	1c5a      	adds	r2, r3, #1
 800a1c8:	61fa      	str	r2, [r7, #28]
 800a1ca:	68fa      	ldr	r2, [r7, #12]
 800a1cc:	4413      	add	r3, r2
 800a1ce:	781b      	ldrb	r3, [r3, #0]
 800a1d0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a1d2:	7efb      	ldrb	r3, [r7, #27]
 800a1d4:	2b20      	cmp	r3, #32
 800a1d6:	d94e      	bls.n	800a276 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800a1d8:	7efb      	ldrb	r3, [r7, #27]
 800a1da:	2b2f      	cmp	r3, #47	@ 0x2f
 800a1dc:	d006      	beq.n	800a1ec <create_name+0x54>
 800a1de:	7efb      	ldrb	r3, [r7, #27]
 800a1e0:	2b5c      	cmp	r3, #92	@ 0x5c
 800a1e2:	d110      	bne.n	800a206 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a1e4:	e002      	b.n	800a1ec <create_name+0x54>
 800a1e6:	69fb      	ldr	r3, [r7, #28]
 800a1e8:	3301      	adds	r3, #1
 800a1ea:	61fb      	str	r3, [r7, #28]
 800a1ec:	68fa      	ldr	r2, [r7, #12]
 800a1ee:	69fb      	ldr	r3, [r7, #28]
 800a1f0:	4413      	add	r3, r2
 800a1f2:	781b      	ldrb	r3, [r3, #0]
 800a1f4:	2b2f      	cmp	r3, #47	@ 0x2f
 800a1f6:	d0f6      	beq.n	800a1e6 <create_name+0x4e>
 800a1f8:	68fa      	ldr	r2, [r7, #12]
 800a1fa:	69fb      	ldr	r3, [r7, #28]
 800a1fc:	4413      	add	r3, r2
 800a1fe:	781b      	ldrb	r3, [r3, #0]
 800a200:	2b5c      	cmp	r3, #92	@ 0x5c
 800a202:	d0f0      	beq.n	800a1e6 <create_name+0x4e>
			break;
 800a204:	e038      	b.n	800a278 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800a206:	7efb      	ldrb	r3, [r7, #27]
 800a208:	2b2e      	cmp	r3, #46	@ 0x2e
 800a20a:	d003      	beq.n	800a214 <create_name+0x7c>
 800a20c:	693a      	ldr	r2, [r7, #16]
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	429a      	cmp	r2, r3
 800a212:	d30c      	bcc.n	800a22e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	2b0b      	cmp	r3, #11
 800a218:	d002      	beq.n	800a220 <create_name+0x88>
 800a21a:	7efb      	ldrb	r3, [r7, #27]
 800a21c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a21e:	d001      	beq.n	800a224 <create_name+0x8c>
 800a220:	2306      	movs	r3, #6
 800a222:	e044      	b.n	800a2ae <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800a224:	2308      	movs	r3, #8
 800a226:	613b      	str	r3, [r7, #16]
 800a228:	230b      	movs	r3, #11
 800a22a:	617b      	str	r3, [r7, #20]
			continue;
 800a22c:	e022      	b.n	800a274 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800a22e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a232:	2b00      	cmp	r3, #0
 800a234:	da04      	bge.n	800a240 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800a236:	7efb      	ldrb	r3, [r7, #27]
 800a238:	3b80      	subs	r3, #128	@ 0x80
 800a23a:	4a1f      	ldr	r2, [pc, #124]	@ (800a2b8 <create_name+0x120>)
 800a23c:	5cd3      	ldrb	r3, [r2, r3]
 800a23e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800a240:	7efb      	ldrb	r3, [r7, #27]
 800a242:	4619      	mov	r1, r3
 800a244:	481d      	ldr	r0, [pc, #116]	@ (800a2bc <create_name+0x124>)
 800a246:	f7ff f812 	bl	800926e <chk_chr>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d001      	beq.n	800a254 <create_name+0xbc>
 800a250:	2306      	movs	r3, #6
 800a252:	e02c      	b.n	800a2ae <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800a254:	7efb      	ldrb	r3, [r7, #27]
 800a256:	2b60      	cmp	r3, #96	@ 0x60
 800a258:	d905      	bls.n	800a266 <create_name+0xce>
 800a25a:	7efb      	ldrb	r3, [r7, #27]
 800a25c:	2b7a      	cmp	r3, #122	@ 0x7a
 800a25e:	d802      	bhi.n	800a266 <create_name+0xce>
 800a260:	7efb      	ldrb	r3, [r7, #27]
 800a262:	3b20      	subs	r3, #32
 800a264:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	1c5a      	adds	r2, r3, #1
 800a26a:	613a      	str	r2, [r7, #16]
 800a26c:	68ba      	ldr	r2, [r7, #8]
 800a26e:	4413      	add	r3, r2
 800a270:	7efa      	ldrb	r2, [r7, #27]
 800a272:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800a274:	e7a6      	b.n	800a1c4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a276:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800a278:	68fa      	ldr	r2, [r7, #12]
 800a27a:	69fb      	ldr	r3, [r7, #28]
 800a27c:	441a      	add	r2, r3
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d101      	bne.n	800a28c <create_name+0xf4>
 800a288:	2306      	movs	r3, #6
 800a28a:	e010      	b.n	800a2ae <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	781b      	ldrb	r3, [r3, #0]
 800a290:	2be5      	cmp	r3, #229	@ 0xe5
 800a292:	d102      	bne.n	800a29a <create_name+0x102>
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	2205      	movs	r2, #5
 800a298:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a29a:	7efb      	ldrb	r3, [r7, #27]
 800a29c:	2b20      	cmp	r3, #32
 800a29e:	d801      	bhi.n	800a2a4 <create_name+0x10c>
 800a2a0:	2204      	movs	r2, #4
 800a2a2:	e000      	b.n	800a2a6 <create_name+0x10e>
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	330b      	adds	r3, #11
 800a2aa:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800a2ac:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3720      	adds	r7, #32
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}
 800a2b6:	bf00      	nop
 800a2b8:	0800c7ec 	.word	0x0800c7ec
 800a2bc:	0800ba18 	.word	0x0800ba18

0800a2c0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b086      	sub	sp, #24
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a2d4:	e002      	b.n	800a2dc <follow_path+0x1c>
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	3301      	adds	r3, #1
 800a2da:	603b      	str	r3, [r7, #0]
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	781b      	ldrb	r3, [r3, #0]
 800a2e0:	2b2f      	cmp	r3, #47	@ 0x2f
 800a2e2:	d0f8      	beq.n	800a2d6 <follow_path+0x16>
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	2b5c      	cmp	r3, #92	@ 0x5c
 800a2ea:	d0f4      	beq.n	800a2d6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	2b1f      	cmp	r3, #31
 800a2f8:	d80a      	bhi.n	800a310 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2280      	movs	r2, #128	@ 0x80
 800a2fe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800a302:	2100      	movs	r1, #0
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f7ff fcfa 	bl	8009cfe <dir_sdi>
 800a30a:	4603      	mov	r3, r0
 800a30c:	75fb      	strb	r3, [r7, #23]
 800a30e:	e043      	b.n	800a398 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a310:	463b      	mov	r3, r7
 800a312:	4619      	mov	r1, r3
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f7ff ff3f 	bl	800a198 <create_name>
 800a31a:	4603      	mov	r3, r0
 800a31c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a31e:	7dfb      	ldrb	r3, [r7, #23]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d134      	bne.n	800a38e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f7ff feb0 	bl	800a08a <dir_find>
 800a32a:	4603      	mov	r3, r0
 800a32c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a334:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a336:	7dfb      	ldrb	r3, [r7, #23]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d00a      	beq.n	800a352 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a33c:	7dfb      	ldrb	r3, [r7, #23]
 800a33e:	2b04      	cmp	r3, #4
 800a340:	d127      	bne.n	800a392 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a342:	7afb      	ldrb	r3, [r7, #11]
 800a344:	f003 0304 	and.w	r3, r3, #4
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d122      	bne.n	800a392 <follow_path+0xd2>
 800a34c:	2305      	movs	r3, #5
 800a34e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a350:	e01f      	b.n	800a392 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a352:	7afb      	ldrb	r3, [r7, #11]
 800a354:	f003 0304 	and.w	r3, r3, #4
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d11c      	bne.n	800a396 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	799b      	ldrb	r3, [r3, #6]
 800a360:	f003 0310 	and.w	r3, r3, #16
 800a364:	2b00      	cmp	r3, #0
 800a366:	d102      	bne.n	800a36e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a368:	2305      	movs	r3, #5
 800a36a:	75fb      	strb	r3, [r7, #23]
 800a36c:	e014      	b.n	800a398 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	695b      	ldr	r3, [r3, #20]
 800a378:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a37c:	4413      	add	r3, r2
 800a37e:	4619      	mov	r1, r3
 800a380:	68f8      	ldr	r0, [r7, #12]
 800a382:	f7ff fe43 	bl	800a00c <ld_clust>
 800a386:	4602      	mov	r2, r0
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a38c:	e7c0      	b.n	800a310 <follow_path+0x50>
			if (res != FR_OK) break;
 800a38e:	bf00      	nop
 800a390:	e002      	b.n	800a398 <follow_path+0xd8>
				break;
 800a392:	bf00      	nop
 800a394:	e000      	b.n	800a398 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a396:	bf00      	nop
			}
		}
	}

	return res;
 800a398:	7dfb      	ldrb	r3, [r7, #23]
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3718      	adds	r7, #24
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}

0800a3a2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a3a2:	b480      	push	{r7}
 800a3a4:	b087      	sub	sp, #28
 800a3a6:	af00      	add	r7, sp, #0
 800a3a8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a3aa:	f04f 33ff 	mov.w	r3, #4294967295
 800a3ae:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d031      	beq.n	800a41c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	617b      	str	r3, [r7, #20]
 800a3be:	e002      	b.n	800a3c6 <get_ldnumber+0x24>
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	3301      	adds	r3, #1
 800a3c4:	617b      	str	r3, [r7, #20]
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	2b20      	cmp	r3, #32
 800a3cc:	d903      	bls.n	800a3d6 <get_ldnumber+0x34>
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	781b      	ldrb	r3, [r3, #0]
 800a3d2:	2b3a      	cmp	r3, #58	@ 0x3a
 800a3d4:	d1f4      	bne.n	800a3c0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	781b      	ldrb	r3, [r3, #0]
 800a3da:	2b3a      	cmp	r3, #58	@ 0x3a
 800a3dc:	d11c      	bne.n	800a418 <get_ldnumber+0x76>
			tp = *path;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	1c5a      	adds	r2, r3, #1
 800a3e8:	60fa      	str	r2, [r7, #12]
 800a3ea:	781b      	ldrb	r3, [r3, #0]
 800a3ec:	3b30      	subs	r3, #48	@ 0x30
 800a3ee:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	2b09      	cmp	r3, #9
 800a3f4:	d80e      	bhi.n	800a414 <get_ldnumber+0x72>
 800a3f6:	68fa      	ldr	r2, [r7, #12]
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d10a      	bne.n	800a414 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d107      	bne.n	800a414 <get_ldnumber+0x72>
					vol = (int)i;
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a408:	697b      	ldr	r3, [r7, #20]
 800a40a:	3301      	adds	r3, #1
 800a40c:	617b      	str	r3, [r7, #20]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	697a      	ldr	r2, [r7, #20]
 800a412:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	e002      	b.n	800a41e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a418:	2300      	movs	r3, #0
 800a41a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a41c:	693b      	ldr	r3, [r7, #16]
}
 800a41e:	4618      	mov	r0, r3
 800a420:	371c      	adds	r7, #28
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr
	...

0800a42c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b082      	sub	sp, #8
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
 800a434:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	70da      	strb	r2, [r3, #3]
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f04f 32ff 	mov.w	r2, #4294967295
 800a442:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a444:	6839      	ldr	r1, [r7, #0]
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f7ff f8dc 	bl	8009604 <move_window>
 800a44c:	4603      	mov	r3, r0
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d001      	beq.n	800a456 <check_fs+0x2a>
 800a452:	2304      	movs	r3, #4
 800a454:	e038      	b.n	800a4c8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	3330      	adds	r3, #48	@ 0x30
 800a45a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a45e:	4618      	mov	r0, r3
 800a460:	f7fe fe20 	bl	80090a4 <ld_word>
 800a464:	4603      	mov	r3, r0
 800a466:	461a      	mov	r2, r3
 800a468:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d001      	beq.n	800a474 <check_fs+0x48>
 800a470:	2303      	movs	r3, #3
 800a472:	e029      	b.n	800a4c8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a47a:	2be9      	cmp	r3, #233	@ 0xe9
 800a47c:	d009      	beq.n	800a492 <check_fs+0x66>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a484:	2beb      	cmp	r3, #235	@ 0xeb
 800a486:	d11e      	bne.n	800a4c6 <check_fs+0x9a>
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a48e:	2b90      	cmp	r3, #144	@ 0x90
 800a490:	d119      	bne.n	800a4c6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	3330      	adds	r3, #48	@ 0x30
 800a496:	3336      	adds	r3, #54	@ 0x36
 800a498:	4618      	mov	r0, r3
 800a49a:	f7fe fe1b 	bl	80090d4 <ld_dword>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a4a4:	4a0a      	ldr	r2, [pc, #40]	@ (800a4d0 <check_fs+0xa4>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d101      	bne.n	800a4ae <check_fs+0x82>
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	e00c      	b.n	800a4c8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	3330      	adds	r3, #48	@ 0x30
 800a4b2:	3352      	adds	r3, #82	@ 0x52
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	f7fe fe0d 	bl	80090d4 <ld_dword>
 800a4ba:	4603      	mov	r3, r0
 800a4bc:	4a05      	ldr	r2, [pc, #20]	@ (800a4d4 <check_fs+0xa8>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d101      	bne.n	800a4c6 <check_fs+0x9a>
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	e000      	b.n	800a4c8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a4c6:	2302      	movs	r3, #2
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3708      	adds	r7, #8
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}
 800a4d0:	00544146 	.word	0x00544146
 800a4d4:	33544146 	.word	0x33544146

0800a4d8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b096      	sub	sp, #88	@ 0x58
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	60f8      	str	r0, [r7, #12]
 800a4e0:	60b9      	str	r1, [r7, #8]
 800a4e2:	4613      	mov	r3, r2
 800a4e4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a4ec:	68f8      	ldr	r0, [r7, #12]
 800a4ee:	f7ff ff58 	bl	800a3a2 <get_ldnumber>
 800a4f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a4f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	da01      	bge.n	800a4fe <find_volume+0x26>
 800a4fa:	230b      	movs	r3, #11
 800a4fc:	e22d      	b.n	800a95a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a4fe:	4aa1      	ldr	r2, [pc, #644]	@ (800a784 <find_volume+0x2ac>)
 800a500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a502:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a506:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d101      	bne.n	800a512 <find_volume+0x3a>
 800a50e:	230c      	movs	r3, #12
 800a510:	e223      	b.n	800a95a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a516:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a518:	79fb      	ldrb	r3, [r7, #7]
 800a51a:	f023 0301 	bic.w	r3, r3, #1
 800a51e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a522:	781b      	ldrb	r3, [r3, #0]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d01a      	beq.n	800a55e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a52a:	785b      	ldrb	r3, [r3, #1]
 800a52c:	4618      	mov	r0, r3
 800a52e:	f7fe fd19 	bl	8008f64 <disk_status>
 800a532:	4603      	mov	r3, r0
 800a534:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a538:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a53c:	f003 0301 	and.w	r3, r3, #1
 800a540:	2b00      	cmp	r3, #0
 800a542:	d10c      	bne.n	800a55e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a544:	79fb      	ldrb	r3, [r7, #7]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d007      	beq.n	800a55a <find_volume+0x82>
 800a54a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a54e:	f003 0304 	and.w	r3, r3, #4
 800a552:	2b00      	cmp	r3, #0
 800a554:	d001      	beq.n	800a55a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a556:	230a      	movs	r3, #10
 800a558:	e1ff      	b.n	800a95a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800a55a:	2300      	movs	r3, #0
 800a55c:	e1fd      	b.n	800a95a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a55e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a560:	2200      	movs	r2, #0
 800a562:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a566:	b2da      	uxtb	r2, r3
 800a568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a56a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a56e:	785b      	ldrb	r3, [r3, #1]
 800a570:	4618      	mov	r0, r3
 800a572:	f7fe fd11 	bl	8008f98 <disk_initialize>
 800a576:	4603      	mov	r3, r0
 800a578:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a57c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a580:	f003 0301 	and.w	r3, r3, #1
 800a584:	2b00      	cmp	r3, #0
 800a586:	d001      	beq.n	800a58c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a588:	2303      	movs	r3, #3
 800a58a:	e1e6      	b.n	800a95a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a58c:	79fb      	ldrb	r3, [r7, #7]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d007      	beq.n	800a5a2 <find_volume+0xca>
 800a592:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a596:	f003 0304 	and.w	r3, r3, #4
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d001      	beq.n	800a5a2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a59e:	230a      	movs	r3, #10
 800a5a0:	e1db      	b.n	800a95a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a5a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a5a8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a5aa:	f7ff ff3f 	bl	800a42c <check_fs>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a5b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a5b8:	2b02      	cmp	r3, #2
 800a5ba:	d149      	bne.n	800a650 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a5bc:	2300      	movs	r3, #0
 800a5be:	643b      	str	r3, [r7, #64]	@ 0x40
 800a5c0:	e01e      	b.n	800a600 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a5c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5c4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a5c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5ca:	011b      	lsls	r3, r3, #4
 800a5cc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a5d0:	4413      	add	r3, r2
 800a5d2:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a5d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d6:	3304      	adds	r3, #4
 800a5d8:	781b      	ldrb	r3, [r3, #0]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d006      	beq.n	800a5ec <find_volume+0x114>
 800a5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e0:	3308      	adds	r3, #8
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f7fe fd76 	bl	80090d4 <ld_dword>
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	e000      	b.n	800a5ee <find_volume+0x116>
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5f0:	009b      	lsls	r3, r3, #2
 800a5f2:	3358      	adds	r3, #88	@ 0x58
 800a5f4:	443b      	add	r3, r7
 800a5f6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a5fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5fc:	3301      	adds	r3, #1
 800a5fe:	643b      	str	r3, [r7, #64]	@ 0x40
 800a600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a602:	2b03      	cmp	r3, #3
 800a604:	d9dd      	bls.n	800a5c2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a606:	2300      	movs	r3, #0
 800a608:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a60a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d002      	beq.n	800a616 <find_volume+0x13e>
 800a610:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a612:	3b01      	subs	r3, #1
 800a614:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a618:	009b      	lsls	r3, r3, #2
 800a61a:	3358      	adds	r3, #88	@ 0x58
 800a61c:	443b      	add	r3, r7
 800a61e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a622:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a626:	2b00      	cmp	r3, #0
 800a628:	d005      	beq.n	800a636 <find_volume+0x15e>
 800a62a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a62c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a62e:	f7ff fefd 	bl	800a42c <check_fs>
 800a632:	4603      	mov	r3, r0
 800a634:	e000      	b.n	800a638 <find_volume+0x160>
 800a636:	2303      	movs	r3, #3
 800a638:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a63c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a640:	2b01      	cmp	r3, #1
 800a642:	d905      	bls.n	800a650 <find_volume+0x178>
 800a644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a646:	3301      	adds	r3, #1
 800a648:	643b      	str	r3, [r7, #64]	@ 0x40
 800a64a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a64c:	2b03      	cmp	r3, #3
 800a64e:	d9e2      	bls.n	800a616 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a650:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a654:	2b04      	cmp	r3, #4
 800a656:	d101      	bne.n	800a65c <find_volume+0x184>
 800a658:	2301      	movs	r3, #1
 800a65a:	e17e      	b.n	800a95a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a65c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a660:	2b01      	cmp	r3, #1
 800a662:	d901      	bls.n	800a668 <find_volume+0x190>
 800a664:	230d      	movs	r3, #13
 800a666:	e178      	b.n	800a95a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a66a:	3330      	adds	r3, #48	@ 0x30
 800a66c:	330b      	adds	r3, #11
 800a66e:	4618      	mov	r0, r3
 800a670:	f7fe fd18 	bl	80090a4 <ld_word>
 800a674:	4603      	mov	r3, r0
 800a676:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a67a:	d001      	beq.n	800a680 <find_volume+0x1a8>
 800a67c:	230d      	movs	r3, #13
 800a67e:	e16c      	b.n	800a95a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a682:	3330      	adds	r3, #48	@ 0x30
 800a684:	3316      	adds	r3, #22
 800a686:	4618      	mov	r0, r3
 800a688:	f7fe fd0c 	bl	80090a4 <ld_word>
 800a68c:	4603      	mov	r3, r0
 800a68e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a690:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a692:	2b00      	cmp	r3, #0
 800a694:	d106      	bne.n	800a6a4 <find_volume+0x1cc>
 800a696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a698:	3330      	adds	r3, #48	@ 0x30
 800a69a:	3324      	adds	r3, #36	@ 0x24
 800a69c:	4618      	mov	r0, r3
 800a69e:	f7fe fd19 	bl	80090d4 <ld_dword>
 800a6a2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a6a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a6a8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a6aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ac:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800a6b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6b2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a6b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6b6:	789b      	ldrb	r3, [r3, #2]
 800a6b8:	2b01      	cmp	r3, #1
 800a6ba:	d005      	beq.n	800a6c8 <find_volume+0x1f0>
 800a6bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6be:	789b      	ldrb	r3, [r3, #2]
 800a6c0:	2b02      	cmp	r3, #2
 800a6c2:	d001      	beq.n	800a6c8 <find_volume+0x1f0>
 800a6c4:	230d      	movs	r3, #13
 800a6c6:	e148      	b.n	800a95a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ca:	789b      	ldrb	r3, [r3, #2]
 800a6cc:	461a      	mov	r2, r3
 800a6ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6d0:	fb02 f303 	mul.w	r3, r2, r3
 800a6d4:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a6d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6dc:	461a      	mov	r2, r3
 800a6de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6e0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a6e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6e4:	895b      	ldrh	r3, [r3, #10]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d008      	beq.n	800a6fc <find_volume+0x224>
 800a6ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ec:	895b      	ldrh	r3, [r3, #10]
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6f2:	895b      	ldrh	r3, [r3, #10]
 800a6f4:	3b01      	subs	r3, #1
 800a6f6:	4013      	ands	r3, r2
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d001      	beq.n	800a700 <find_volume+0x228>
 800a6fc:	230d      	movs	r3, #13
 800a6fe:	e12c      	b.n	800a95a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a702:	3330      	adds	r3, #48	@ 0x30
 800a704:	3311      	adds	r3, #17
 800a706:	4618      	mov	r0, r3
 800a708:	f7fe fccc 	bl	80090a4 <ld_word>
 800a70c:	4603      	mov	r3, r0
 800a70e:	461a      	mov	r2, r3
 800a710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a712:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a716:	891b      	ldrh	r3, [r3, #8]
 800a718:	f003 030f 	and.w	r3, r3, #15
 800a71c:	b29b      	uxth	r3, r3
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d001      	beq.n	800a726 <find_volume+0x24e>
 800a722:	230d      	movs	r3, #13
 800a724:	e119      	b.n	800a95a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a728:	3330      	adds	r3, #48	@ 0x30
 800a72a:	3313      	adds	r3, #19
 800a72c:	4618      	mov	r0, r3
 800a72e:	f7fe fcb9 	bl	80090a4 <ld_word>
 800a732:	4603      	mov	r3, r0
 800a734:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d106      	bne.n	800a74a <find_volume+0x272>
 800a73c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a73e:	3330      	adds	r3, #48	@ 0x30
 800a740:	3320      	adds	r3, #32
 800a742:	4618      	mov	r0, r3
 800a744:	f7fe fcc6 	bl	80090d4 <ld_dword>
 800a748:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a74a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a74c:	3330      	adds	r3, #48	@ 0x30
 800a74e:	330e      	adds	r3, #14
 800a750:	4618      	mov	r0, r3
 800a752:	f7fe fca7 	bl	80090a4 <ld_word>
 800a756:	4603      	mov	r3, r0
 800a758:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a75a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d101      	bne.n	800a764 <find_volume+0x28c>
 800a760:	230d      	movs	r3, #13
 800a762:	e0fa      	b.n	800a95a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a764:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a768:	4413      	add	r3, r2
 800a76a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a76c:	8912      	ldrh	r2, [r2, #8]
 800a76e:	0912      	lsrs	r2, r2, #4
 800a770:	b292      	uxth	r2, r2
 800a772:	4413      	add	r3, r2
 800a774:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a776:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a77a:	429a      	cmp	r2, r3
 800a77c:	d204      	bcs.n	800a788 <find_volume+0x2b0>
 800a77e:	230d      	movs	r3, #13
 800a780:	e0eb      	b.n	800a95a <find_volume+0x482>
 800a782:	bf00      	nop
 800a784:	20000584 	.word	0x20000584
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a788:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a78a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a78c:	1ad3      	subs	r3, r2, r3
 800a78e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a790:	8952      	ldrh	r2, [r2, #10]
 800a792:	fbb3 f3f2 	udiv	r3, r3, r2
 800a796:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d101      	bne.n	800a7a2 <find_volume+0x2ca>
 800a79e:	230d      	movs	r3, #13
 800a7a0:	e0db      	b.n	800a95a <find_volume+0x482>
		fmt = FS_FAT32;
 800a7a2:	2303      	movs	r3, #3
 800a7a4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7aa:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	d802      	bhi.n	800a7b8 <find_volume+0x2e0>
 800a7b2:	2302      	movs	r3, #2
 800a7b4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ba:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d802      	bhi.n	800a7c8 <find_volume+0x2f0>
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a7c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ca:	1c9a      	adds	r2, r3, #2
 800a7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ce:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800a7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7d2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a7d4:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a7d6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a7d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7da:	441a      	add	r2, r3
 800a7dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7de:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800a7e0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a7e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7e4:	441a      	add	r2, r3
 800a7e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7e8:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800a7ea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a7ee:	2b03      	cmp	r3, #3
 800a7f0:	d11e      	bne.n	800a830 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a7f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7f4:	3330      	adds	r3, #48	@ 0x30
 800a7f6:	332a      	adds	r3, #42	@ 0x2a
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	f7fe fc53 	bl	80090a4 <ld_word>
 800a7fe:	4603      	mov	r3, r0
 800a800:	2b00      	cmp	r3, #0
 800a802:	d001      	beq.n	800a808 <find_volume+0x330>
 800a804:	230d      	movs	r3, #13
 800a806:	e0a8      	b.n	800a95a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a80a:	891b      	ldrh	r3, [r3, #8]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d001      	beq.n	800a814 <find_volume+0x33c>
 800a810:	230d      	movs	r3, #13
 800a812:	e0a2      	b.n	800a95a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a816:	3330      	adds	r3, #48	@ 0x30
 800a818:	332c      	adds	r3, #44	@ 0x2c
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7fe fc5a 	bl	80090d4 <ld_dword>
 800a820:	4602      	mov	r2, r0
 800a822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a824:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a828:	695b      	ldr	r3, [r3, #20]
 800a82a:	009b      	lsls	r3, r3, #2
 800a82c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a82e:	e01f      	b.n	800a870 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a832:	891b      	ldrh	r3, [r3, #8]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d101      	bne.n	800a83c <find_volume+0x364>
 800a838:	230d      	movs	r3, #13
 800a83a:	e08e      	b.n	800a95a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a83c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a83e:	6a1a      	ldr	r2, [r3, #32]
 800a840:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a842:	441a      	add	r2, r3
 800a844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a846:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a848:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a84c:	2b02      	cmp	r3, #2
 800a84e:	d103      	bne.n	800a858 <find_volume+0x380>
 800a850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a852:	695b      	ldr	r3, [r3, #20]
 800a854:	005b      	lsls	r3, r3, #1
 800a856:	e00a      	b.n	800a86e <find_volume+0x396>
 800a858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a85a:	695a      	ldr	r2, [r3, #20]
 800a85c:	4613      	mov	r3, r2
 800a85e:	005b      	lsls	r3, r3, #1
 800a860:	4413      	add	r3, r2
 800a862:	085a      	lsrs	r2, r3, #1
 800a864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a866:	695b      	ldr	r3, [r3, #20]
 800a868:	f003 0301 	and.w	r3, r3, #1
 800a86c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a86e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a872:	699a      	ldr	r2, [r3, #24]
 800a874:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a876:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800a87a:	0a5b      	lsrs	r3, r3, #9
 800a87c:	429a      	cmp	r2, r3
 800a87e:	d201      	bcs.n	800a884 <find_volume+0x3ac>
 800a880:	230d      	movs	r3, #13
 800a882:	e06a      	b.n	800a95a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a886:	f04f 32ff 	mov.w	r2, #4294967295
 800a88a:	611a      	str	r2, [r3, #16]
 800a88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a88e:	691a      	ldr	r2, [r3, #16]
 800a890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a892:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800a894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a896:	2280      	movs	r2, #128	@ 0x80
 800a898:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a89a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a89e:	2b03      	cmp	r3, #3
 800a8a0:	d149      	bne.n	800a936 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a8a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8a4:	3330      	adds	r3, #48	@ 0x30
 800a8a6:	3330      	adds	r3, #48	@ 0x30
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f7fe fbfb 	bl	80090a4 <ld_word>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d140      	bne.n	800a936 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a8b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a8bc:	f7fe fea2 	bl	8009604 <move_window>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d137      	bne.n	800a936 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800a8c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a8cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8ce:	3330      	adds	r3, #48	@ 0x30
 800a8d0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f7fe fbe5 	bl	80090a4 <ld_word>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	461a      	mov	r2, r3
 800a8de:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d127      	bne.n	800a936 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a8e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8e8:	3330      	adds	r3, #48	@ 0x30
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7fe fbf2 	bl	80090d4 <ld_dword>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	4a1c      	ldr	r2, [pc, #112]	@ (800a964 <find_volume+0x48c>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d11e      	bne.n	800a936 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a8f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8fa:	3330      	adds	r3, #48	@ 0x30
 800a8fc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a900:	4618      	mov	r0, r3
 800a902:	f7fe fbe7 	bl	80090d4 <ld_dword>
 800a906:	4603      	mov	r3, r0
 800a908:	4a17      	ldr	r2, [pc, #92]	@ (800a968 <find_volume+0x490>)
 800a90a:	4293      	cmp	r3, r2
 800a90c:	d113      	bne.n	800a936 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a90e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a910:	3330      	adds	r3, #48	@ 0x30
 800a912:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800a916:	4618      	mov	r0, r3
 800a918:	f7fe fbdc 	bl	80090d4 <ld_dword>
 800a91c:	4602      	mov	r2, r0
 800a91e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a920:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a924:	3330      	adds	r3, #48	@ 0x30
 800a926:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7fe fbd2 	bl	80090d4 <ld_dword>
 800a930:	4602      	mov	r2, r0
 800a932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a934:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a938:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a93c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a93e:	4b0b      	ldr	r3, [pc, #44]	@ (800a96c <find_volume+0x494>)
 800a940:	881b      	ldrh	r3, [r3, #0]
 800a942:	3301      	adds	r3, #1
 800a944:	b29a      	uxth	r2, r3
 800a946:	4b09      	ldr	r3, [pc, #36]	@ (800a96c <find_volume+0x494>)
 800a948:	801a      	strh	r2, [r3, #0]
 800a94a:	4b08      	ldr	r3, [pc, #32]	@ (800a96c <find_volume+0x494>)
 800a94c:	881a      	ldrh	r2, [r3, #0]
 800a94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a950:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a952:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a954:	f7fe fdee 	bl	8009534 <clear_lock>
#endif
	return FR_OK;
 800a958:	2300      	movs	r3, #0
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3758      	adds	r7, #88	@ 0x58
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}
 800a962:	bf00      	nop
 800a964:	41615252 	.word	0x41615252
 800a968:	61417272 	.word	0x61417272
 800a96c:	20000588 	.word	0x20000588

0800a970 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
 800a978:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a97a:	2309      	movs	r3, #9
 800a97c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d01c      	beq.n	800a9be <validate+0x4e>
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d018      	beq.n	800a9be <validate+0x4e>
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d013      	beq.n	800a9be <validate+0x4e>
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	889a      	ldrh	r2, [r3, #4]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	88db      	ldrh	r3, [r3, #6]
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d10c      	bne.n	800a9be <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	785b      	ldrb	r3, [r3, #1]
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f7fe fada 	bl	8008f64 <disk_status>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	f003 0301 	and.w	r3, r3, #1
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d101      	bne.n	800a9be <validate+0x4e>
			res = FR_OK;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a9be:	7bfb      	ldrb	r3, [r7, #15]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d102      	bne.n	800a9ca <validate+0x5a>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	e000      	b.n	800a9cc <validate+0x5c>
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	683a      	ldr	r2, [r7, #0]
 800a9ce:	6013      	str	r3, [r2, #0]
	return res;
 800a9d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3710      	adds	r7, #16
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}
	...

0800a9dc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b088      	sub	sp, #32
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	60f8      	str	r0, [r7, #12]
 800a9e4:	60b9      	str	r1, [r7, #8]
 800a9e6:	4613      	mov	r3, r2
 800a9e8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a9ee:	f107 0310 	add.w	r3, r7, #16
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f7ff fcd5 	bl	800a3a2 <get_ldnumber>
 800a9f8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a9fa:	69fb      	ldr	r3, [r7, #28]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	da01      	bge.n	800aa04 <f_mount+0x28>
 800aa00:	230b      	movs	r3, #11
 800aa02:	e02b      	b.n	800aa5c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800aa04:	4a17      	ldr	r2, [pc, #92]	@ (800aa64 <f_mount+0x88>)
 800aa06:	69fb      	ldr	r3, [r7, #28]
 800aa08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa0c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800aa0e:	69bb      	ldr	r3, [r7, #24]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d005      	beq.n	800aa20 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800aa14:	69b8      	ldr	r0, [r7, #24]
 800aa16:	f7fe fd8d 	bl	8009534 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800aa1a:	69bb      	ldr	r3, [r7, #24]
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d002      	beq.n	800aa2c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	2200      	movs	r2, #0
 800aa2a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800aa2c:	68fa      	ldr	r2, [r7, #12]
 800aa2e:	490d      	ldr	r1, [pc, #52]	@ (800aa64 <f_mount+0x88>)
 800aa30:	69fb      	ldr	r3, [r7, #28]
 800aa32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d002      	beq.n	800aa42 <f_mount+0x66>
 800aa3c:	79fb      	ldrb	r3, [r7, #7]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d001      	beq.n	800aa46 <f_mount+0x6a>
 800aa42:	2300      	movs	r3, #0
 800aa44:	e00a      	b.n	800aa5c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800aa46:	f107 010c 	add.w	r1, r7, #12
 800aa4a:	f107 0308 	add.w	r3, r7, #8
 800aa4e:	2200      	movs	r2, #0
 800aa50:	4618      	mov	r0, r3
 800aa52:	f7ff fd41 	bl	800a4d8 <find_volume>
 800aa56:	4603      	mov	r3, r0
 800aa58:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800aa5a:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3720      	adds	r7, #32
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}
 800aa64:	20000584 	.word	0x20000584

0800aa68 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b098      	sub	sp, #96	@ 0x60
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	60f8      	str	r0, [r7, #12]
 800aa70:	60b9      	str	r1, [r7, #8]
 800aa72:	4613      	mov	r3, r2
 800aa74:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d101      	bne.n	800aa80 <f_open+0x18>
 800aa7c:	2309      	movs	r3, #9
 800aa7e:	e1a9      	b.n	800add4 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800aa80:	79fb      	ldrb	r3, [r7, #7]
 800aa82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aa86:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800aa88:	79fa      	ldrb	r2, [r7, #7]
 800aa8a:	f107 0110 	add.w	r1, r7, #16
 800aa8e:	f107 0308 	add.w	r3, r7, #8
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7ff fd20 	bl	800a4d8 <find_volume>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800aa9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	f040 818d 	bne.w	800adc2 <f_open+0x35a>
		dj.obj.fs = fs;
 800aaa8:	693b      	ldr	r3, [r7, #16]
 800aaaa:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800aaac:	68ba      	ldr	r2, [r7, #8]
 800aaae:	f107 0314 	add.w	r3, r7, #20
 800aab2:	4611      	mov	r1, r2
 800aab4:	4618      	mov	r0, r3
 800aab6:	f7ff fc03 	bl	800a2c0 <follow_path>
 800aaba:	4603      	mov	r3, r0
 800aabc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800aac0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d118      	bne.n	800aafa <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800aac8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800aacc:	b25b      	sxtb	r3, r3
 800aace:	2b00      	cmp	r3, #0
 800aad0:	da03      	bge.n	800aada <f_open+0x72>
				res = FR_INVALID_NAME;
 800aad2:	2306      	movs	r3, #6
 800aad4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800aad8:	e00f      	b.n	800aafa <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800aada:	79fb      	ldrb	r3, [r7, #7]
 800aadc:	2b01      	cmp	r3, #1
 800aade:	bf8c      	ite	hi
 800aae0:	2301      	movhi	r3, #1
 800aae2:	2300      	movls	r3, #0
 800aae4:	b2db      	uxtb	r3, r3
 800aae6:	461a      	mov	r2, r3
 800aae8:	f107 0314 	add.w	r3, r7, #20
 800aaec:	4611      	mov	r1, r2
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f7fe fbd8 	bl	80092a4 <chk_lock>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800aafa:	79fb      	ldrb	r3, [r7, #7]
 800aafc:	f003 031c 	and.w	r3, r3, #28
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d07f      	beq.n	800ac04 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800ab04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d017      	beq.n	800ab3c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ab0c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab10:	2b04      	cmp	r3, #4
 800ab12:	d10e      	bne.n	800ab32 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ab14:	f7fe fc22 	bl	800935c <enq_lock>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d006      	beq.n	800ab2c <f_open+0xc4>
 800ab1e:	f107 0314 	add.w	r3, r7, #20
 800ab22:	4618      	mov	r0, r3
 800ab24:	f7ff fb06 	bl	800a134 <dir_register>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	e000      	b.n	800ab2e <f_open+0xc6>
 800ab2c:	2312      	movs	r3, #18
 800ab2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ab32:	79fb      	ldrb	r3, [r7, #7]
 800ab34:	f043 0308 	orr.w	r3, r3, #8
 800ab38:	71fb      	strb	r3, [r7, #7]
 800ab3a:	e010      	b.n	800ab5e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ab3c:	7ebb      	ldrb	r3, [r7, #26]
 800ab3e:	f003 0311 	and.w	r3, r3, #17
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d003      	beq.n	800ab4e <f_open+0xe6>
					res = FR_DENIED;
 800ab46:	2307      	movs	r3, #7
 800ab48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ab4c:	e007      	b.n	800ab5e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ab4e:	79fb      	ldrb	r3, [r7, #7]
 800ab50:	f003 0304 	and.w	r3, r3, #4
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d002      	beq.n	800ab5e <f_open+0xf6>
 800ab58:	2308      	movs	r3, #8
 800ab5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ab5e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d168      	bne.n	800ac38 <f_open+0x1d0>
 800ab66:	79fb      	ldrb	r3, [r7, #7]
 800ab68:	f003 0308 	and.w	r3, r3, #8
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d063      	beq.n	800ac38 <f_open+0x1d0>
				dw = GET_FATTIME();
 800ab70:	f7fe f88c 	bl	8008c8c <get_fattime>
 800ab74:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ab76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab78:	330e      	adds	r3, #14
 800ab7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f7fe fae7 	bl	8009150 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ab82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab84:	3316      	adds	r3, #22
 800ab86:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ab88:	4618      	mov	r0, r3
 800ab8a:	f7fe fae1 	bl	8009150 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ab8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab90:	330b      	adds	r3, #11
 800ab92:	2220      	movs	r2, #32
 800ab94:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab9a:	4611      	mov	r1, r2
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f7ff fa35 	bl	800a00c <ld_clust>
 800aba2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800aba8:	2200      	movs	r2, #0
 800abaa:	4618      	mov	r0, r3
 800abac:	f7ff fa4d 	bl	800a04a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800abb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800abb2:	331c      	adds	r3, #28
 800abb4:	2100      	movs	r1, #0
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7fe faca 	bl	8009150 <st_dword>
					fs->wflag = 1;
 800abbc:	693b      	ldr	r3, [r7, #16]
 800abbe:	2201      	movs	r2, #1
 800abc0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800abc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d037      	beq.n	800ac38 <f_open+0x1d0>
						dw = fs->winsect;
 800abc8:	693b      	ldr	r3, [r7, #16]
 800abca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abcc:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800abce:	f107 0314 	add.w	r3, r7, #20
 800abd2:	2200      	movs	r2, #0
 800abd4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800abd6:	4618      	mov	r0, r3
 800abd8:	f7fe ff60 	bl	8009a9c <remove_chain>
 800abdc:	4603      	mov	r3, r0
 800abde:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800abe2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d126      	bne.n	800ac38 <f_open+0x1d0>
							res = move_window(fs, dw);
 800abea:	693b      	ldr	r3, [r7, #16]
 800abec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800abee:	4618      	mov	r0, r3
 800abf0:	f7fe fd08 	bl	8009604 <move_window>
 800abf4:	4603      	mov	r3, r0
 800abf6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800abfe:	3a01      	subs	r2, #1
 800ac00:	60da      	str	r2, [r3, #12]
 800ac02:	e019      	b.n	800ac38 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ac04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d115      	bne.n	800ac38 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ac0c:	7ebb      	ldrb	r3, [r7, #26]
 800ac0e:	f003 0310 	and.w	r3, r3, #16
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d003      	beq.n	800ac1e <f_open+0x1b6>
					res = FR_NO_FILE;
 800ac16:	2304      	movs	r3, #4
 800ac18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ac1c:	e00c      	b.n	800ac38 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ac1e:	79fb      	ldrb	r3, [r7, #7]
 800ac20:	f003 0302 	and.w	r3, r3, #2
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d007      	beq.n	800ac38 <f_open+0x1d0>
 800ac28:	7ebb      	ldrb	r3, [r7, #26]
 800ac2a:	f003 0301 	and.w	r3, r3, #1
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d002      	beq.n	800ac38 <f_open+0x1d0>
						res = FR_DENIED;
 800ac32:	2307      	movs	r3, #7
 800ac34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800ac38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d126      	bne.n	800ac8e <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ac40:	79fb      	ldrb	r3, [r7, #7]
 800ac42:	f003 0308 	and.w	r3, r3, #8
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d003      	beq.n	800ac52 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800ac4a:	79fb      	ldrb	r3, [r7, #7]
 800ac4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac50:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800ac5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ac60:	79fb      	ldrb	r3, [r7, #7]
 800ac62:	2b01      	cmp	r3, #1
 800ac64:	bf8c      	ite	hi
 800ac66:	2301      	movhi	r3, #1
 800ac68:	2300      	movls	r3, #0
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	461a      	mov	r2, r3
 800ac6e:	f107 0314 	add.w	r3, r7, #20
 800ac72:	4611      	mov	r1, r2
 800ac74:	4618      	mov	r0, r3
 800ac76:	f7fe fb93 	bl	80093a0 <inc_lock>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	691b      	ldr	r3, [r3, #16]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d102      	bne.n	800ac8e <f_open+0x226>
 800ac88:	2302      	movs	r3, #2
 800ac8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ac8e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	f040 8095 	bne.w	800adc2 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ac98:	693b      	ldr	r3, [r7, #16]
 800ac9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac9c:	4611      	mov	r1, r2
 800ac9e:	4618      	mov	r0, r3
 800aca0:	f7ff f9b4 	bl	800a00c <ld_clust>
 800aca4:	4602      	mov	r2, r0
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800acaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acac:	331c      	adds	r3, #28
 800acae:	4618      	mov	r0, r3
 800acb0:	f7fe fa10 	bl	80090d4 <ld_dword>
 800acb4:	4602      	mov	r2, r0
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	2200      	movs	r2, #0
 800acbe:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800acc0:	693a      	ldr	r2, [r7, #16]
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	88da      	ldrh	r2, [r3, #6]
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	79fa      	ldrb	r2, [r7, #7]
 800acd2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2200      	movs	r2, #0
 800acd8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	2200      	movs	r2, #0
 800acde:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	2200      	movs	r2, #0
 800ace4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	3330      	adds	r3, #48	@ 0x30
 800acea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800acee:	2100      	movs	r1, #0
 800acf0:	4618      	mov	r0, r3
 800acf2:	f7fe fa7a 	bl	80091ea <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800acf6:	79fb      	ldrb	r3, [r7, #7]
 800acf8:	f003 0320 	and.w	r3, r3, #32
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d060      	beq.n	800adc2 <f_open+0x35a>
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	68db      	ldr	r3, [r3, #12]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d05c      	beq.n	800adc2 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	68da      	ldr	r2, [r3, #12]
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	895b      	ldrh	r3, [r3, #10]
 800ad14:	025b      	lsls	r3, r3, #9
 800ad16:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	689b      	ldr	r3, [r3, #8]
 800ad1c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	68db      	ldr	r3, [r3, #12]
 800ad22:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad24:	e016      	b.n	800ad54 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f7fe fd25 	bl	800977a <get_fat>
 800ad30:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800ad32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad34:	2b01      	cmp	r3, #1
 800ad36:	d802      	bhi.n	800ad3e <f_open+0x2d6>
 800ad38:	2302      	movs	r3, #2
 800ad3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ad3e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ad40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad44:	d102      	bne.n	800ad4c <f_open+0x2e4>
 800ad46:	2301      	movs	r3, #1
 800ad48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ad4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ad4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad50:	1ad3      	subs	r3, r2, r3
 800ad52:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d103      	bne.n	800ad64 <f_open+0x2fc>
 800ad5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ad5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d8e0      	bhi.n	800ad26 <f_open+0x2be>
				}
				fp->clust = clst;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad68:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ad6a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d127      	bne.n	800adc2 <f_open+0x35a>
 800ad72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d022      	beq.n	800adc2 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ad7c:	693b      	ldr	r3, [r7, #16]
 800ad7e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ad80:	4618      	mov	r0, r3
 800ad82:	f7fe fcdb 	bl	800973c <clust2sect>
 800ad86:	6478      	str	r0, [r7, #68]	@ 0x44
 800ad88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d103      	bne.n	800ad96 <f_open+0x32e>
						res = FR_INT_ERR;
 800ad8e:	2302      	movs	r3, #2
 800ad90:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800ad94:	e015      	b.n	800adc2 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ad96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad98:	0a5a      	lsrs	r2, r3, #9
 800ad9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad9c:	441a      	add	r2, r3
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ada2:	693b      	ldr	r3, [r7, #16]
 800ada4:	7858      	ldrb	r0, [r3, #1]
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	6a1a      	ldr	r2, [r3, #32]
 800adb0:	2301      	movs	r3, #1
 800adb2:	f7fe f919 	bl	8008fe8 <disk_read>
 800adb6:	4603      	mov	r3, r0
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d002      	beq.n	800adc2 <f_open+0x35a>
 800adbc:	2301      	movs	r3, #1
 800adbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800adc2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d002      	beq.n	800add0 <f_open+0x368>
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2200      	movs	r2, #0
 800adce:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800add0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800add4:	4618      	mov	r0, r3
 800add6:	3760      	adds	r7, #96	@ 0x60
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b08e      	sub	sp, #56	@ 0x38
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	60f8      	str	r0, [r7, #12]
 800ade4:	60b9      	str	r1, [r7, #8]
 800ade6:	607a      	str	r2, [r7, #4]
 800ade8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	2200      	movs	r2, #0
 800adf2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	f107 0214 	add.w	r2, r7, #20
 800adfa:	4611      	mov	r1, r2
 800adfc:	4618      	mov	r0, r3
 800adfe:	f7ff fdb7 	bl	800a970 <validate>
 800ae02:	4603      	mov	r3, r0
 800ae04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ae08:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d107      	bne.n	800ae20 <f_read+0x44>
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	7d5b      	ldrb	r3, [r3, #21]
 800ae14:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ae18:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d002      	beq.n	800ae26 <f_read+0x4a>
 800ae20:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ae24:	e115      	b.n	800b052 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	7d1b      	ldrb	r3, [r3, #20]
 800ae2a:	f003 0301 	and.w	r3, r3, #1
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d101      	bne.n	800ae36 <f_read+0x5a>
 800ae32:	2307      	movs	r3, #7
 800ae34:	e10d      	b.n	800b052 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	68da      	ldr	r2, [r3, #12]
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	699b      	ldr	r3, [r3, #24]
 800ae3e:	1ad3      	subs	r3, r2, r3
 800ae40:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800ae42:	687a      	ldr	r2, [r7, #4]
 800ae44:	6a3b      	ldr	r3, [r7, #32]
 800ae46:	429a      	cmp	r2, r3
 800ae48:	f240 80fe 	bls.w	800b048 <f_read+0x26c>
 800ae4c:	6a3b      	ldr	r3, [r7, #32]
 800ae4e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800ae50:	e0fa      	b.n	800b048 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	699b      	ldr	r3, [r3, #24]
 800ae56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	f040 80c6 	bne.w	800afec <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	699b      	ldr	r3, [r3, #24]
 800ae64:	0a5b      	lsrs	r3, r3, #9
 800ae66:	697a      	ldr	r2, [r7, #20]
 800ae68:	8952      	ldrh	r2, [r2, #10]
 800ae6a:	3a01      	subs	r2, #1
 800ae6c:	4013      	ands	r3, r2
 800ae6e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ae70:	69fb      	ldr	r3, [r7, #28]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d12f      	bne.n	800aed6 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	699b      	ldr	r3, [r3, #24]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d103      	bne.n	800ae86 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	689b      	ldr	r3, [r3, #8]
 800ae82:	633b      	str	r3, [r7, #48]	@ 0x30
 800ae84:	e013      	b.n	800aeae <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d007      	beq.n	800ae9e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	699b      	ldr	r3, [r3, #24]
 800ae92:	4619      	mov	r1, r3
 800ae94:	68f8      	ldr	r0, [r7, #12]
 800ae96:	f7fe fefe 	bl	8009c96 <clmt_clust>
 800ae9a:	6338      	str	r0, [r7, #48]	@ 0x30
 800ae9c:	e007      	b.n	800aeae <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	69db      	ldr	r3, [r3, #28]
 800aea4:	4619      	mov	r1, r3
 800aea6:	4610      	mov	r0, r2
 800aea8:	f7fe fc67 	bl	800977a <get_fat>
 800aeac:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800aeae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeb0:	2b01      	cmp	r3, #1
 800aeb2:	d804      	bhi.n	800aebe <f_read+0xe2>
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	2202      	movs	r2, #2
 800aeb8:	755a      	strb	r2, [r3, #21]
 800aeba:	2302      	movs	r3, #2
 800aebc:	e0c9      	b.n	800b052 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800aebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aec4:	d104      	bne.n	800aed0 <f_read+0xf4>
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	2201      	movs	r2, #1
 800aeca:	755a      	strb	r2, [r3, #21]
 800aecc:	2301      	movs	r3, #1
 800aece:	e0c0      	b.n	800b052 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aed4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800aed6:	697a      	ldr	r2, [r7, #20]
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	69db      	ldr	r3, [r3, #28]
 800aedc:	4619      	mov	r1, r3
 800aede:	4610      	mov	r0, r2
 800aee0:	f7fe fc2c 	bl	800973c <clust2sect>
 800aee4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800aee6:	69bb      	ldr	r3, [r7, #24]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d104      	bne.n	800aef6 <f_read+0x11a>
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	2202      	movs	r2, #2
 800aef0:	755a      	strb	r2, [r3, #21]
 800aef2:	2302      	movs	r3, #2
 800aef4:	e0ad      	b.n	800b052 <f_read+0x276>
			sect += csect;
 800aef6:	69ba      	ldr	r2, [r7, #24]
 800aef8:	69fb      	ldr	r3, [r7, #28]
 800aefa:	4413      	add	r3, r2
 800aefc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	0a5b      	lsrs	r3, r3, #9
 800af02:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800af04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af06:	2b00      	cmp	r3, #0
 800af08:	d039      	beq.n	800af7e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800af0a:	69fa      	ldr	r2, [r7, #28]
 800af0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af0e:	4413      	add	r3, r2
 800af10:	697a      	ldr	r2, [r7, #20]
 800af12:	8952      	ldrh	r2, [r2, #10]
 800af14:	4293      	cmp	r3, r2
 800af16:	d905      	bls.n	800af24 <f_read+0x148>
					cc = fs->csize - csect;
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	895b      	ldrh	r3, [r3, #10]
 800af1c:	461a      	mov	r2, r3
 800af1e:	69fb      	ldr	r3, [r7, #28]
 800af20:	1ad3      	subs	r3, r2, r3
 800af22:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800af24:	697b      	ldr	r3, [r7, #20]
 800af26:	7858      	ldrb	r0, [r3, #1]
 800af28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af2a:	69ba      	ldr	r2, [r7, #24]
 800af2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af2e:	f7fe f85b 	bl	8008fe8 <disk_read>
 800af32:	4603      	mov	r3, r0
 800af34:	2b00      	cmp	r3, #0
 800af36:	d004      	beq.n	800af42 <f_read+0x166>
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	2201      	movs	r2, #1
 800af3c:	755a      	strb	r2, [r3, #21]
 800af3e:	2301      	movs	r3, #1
 800af40:	e087      	b.n	800b052 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	7d1b      	ldrb	r3, [r3, #20]
 800af46:	b25b      	sxtb	r3, r3
 800af48:	2b00      	cmp	r3, #0
 800af4a:	da14      	bge.n	800af76 <f_read+0x19a>
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	6a1a      	ldr	r2, [r3, #32]
 800af50:	69bb      	ldr	r3, [r7, #24]
 800af52:	1ad3      	subs	r3, r2, r3
 800af54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af56:	429a      	cmp	r2, r3
 800af58:	d90d      	bls.n	800af76 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	6a1a      	ldr	r2, [r3, #32]
 800af5e:	69bb      	ldr	r3, [r7, #24]
 800af60:	1ad3      	subs	r3, r2, r3
 800af62:	025b      	lsls	r3, r3, #9
 800af64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af66:	18d0      	adds	r0, r2, r3
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	3330      	adds	r3, #48	@ 0x30
 800af6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800af70:	4619      	mov	r1, r3
 800af72:	f7fe f919 	bl	80091a8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800af76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af78:	025b      	lsls	r3, r3, #9
 800af7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800af7c:	e050      	b.n	800b020 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	6a1b      	ldr	r3, [r3, #32]
 800af82:	69ba      	ldr	r2, [r7, #24]
 800af84:	429a      	cmp	r2, r3
 800af86:	d02e      	beq.n	800afe6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	7d1b      	ldrb	r3, [r3, #20]
 800af8c:	b25b      	sxtb	r3, r3
 800af8e:	2b00      	cmp	r3, #0
 800af90:	da18      	bge.n	800afc4 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800af92:	697b      	ldr	r3, [r7, #20]
 800af94:	7858      	ldrb	r0, [r3, #1]
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	6a1a      	ldr	r2, [r3, #32]
 800afa0:	2301      	movs	r3, #1
 800afa2:	f7fe f841 	bl	8009028 <disk_write>
 800afa6:	4603      	mov	r3, r0
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d004      	beq.n	800afb6 <f_read+0x1da>
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	2201      	movs	r2, #1
 800afb0:	755a      	strb	r2, [r3, #21]
 800afb2:	2301      	movs	r3, #1
 800afb4:	e04d      	b.n	800b052 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	7d1b      	ldrb	r3, [r3, #20]
 800afba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800afbe:	b2da      	uxtb	r2, r3
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	7858      	ldrb	r0, [r3, #1]
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800afce:	2301      	movs	r3, #1
 800afd0:	69ba      	ldr	r2, [r7, #24]
 800afd2:	f7fe f809 	bl	8008fe8 <disk_read>
 800afd6:	4603      	mov	r3, r0
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d004      	beq.n	800afe6 <f_read+0x20a>
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	2201      	movs	r2, #1
 800afe0:	755a      	strb	r2, [r3, #21]
 800afe2:	2301      	movs	r3, #1
 800afe4:	e035      	b.n	800b052 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	69ba      	ldr	r2, [r7, #24]
 800afea:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	699b      	ldr	r3, [r3, #24]
 800aff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aff4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800aff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800affa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	429a      	cmp	r2, r3
 800b000:	d901      	bls.n	800b006 <f_read+0x22a>
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	699b      	ldr	r3, [r3, #24]
 800b010:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b014:	4413      	add	r3, r2
 800b016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b018:	4619      	mov	r1, r3
 800b01a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b01c:	f7fe f8c4 	bl	80091a8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800b020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b024:	4413      	add	r3, r2
 800b026:	627b      	str	r3, [r7, #36]	@ 0x24
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	699a      	ldr	r2, [r3, #24]
 800b02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b02e:	441a      	add	r2, r3
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	619a      	str	r2, [r3, #24]
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	681a      	ldr	r2, [r3, #0]
 800b038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b03a:	441a      	add	r2, r3
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	601a      	str	r2, [r3, #0]
 800b040:	687a      	ldr	r2, [r7, #4]
 800b042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b044:	1ad3      	subs	r3, r2, r3
 800b046:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f47f af01 	bne.w	800ae52 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800b050:	2300      	movs	r3, #0
}
 800b052:	4618      	mov	r0, r3
 800b054:	3738      	adds	r7, #56	@ 0x38
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}

0800b05a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b05a:	b580      	push	{r7, lr}
 800b05c:	b086      	sub	sp, #24
 800b05e:	af00      	add	r7, sp, #0
 800b060:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f107 0208 	add.w	r2, r7, #8
 800b068:	4611      	mov	r1, r2
 800b06a:	4618      	mov	r0, r3
 800b06c:	f7ff fc80 	bl	800a970 <validate>
 800b070:	4603      	mov	r3, r0
 800b072:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b074:	7dfb      	ldrb	r3, [r7, #23]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d168      	bne.n	800b14c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	7d1b      	ldrb	r3, [r3, #20]
 800b07e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b082:	2b00      	cmp	r3, #0
 800b084:	d062      	beq.n	800b14c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	7d1b      	ldrb	r3, [r3, #20]
 800b08a:	b25b      	sxtb	r3, r3
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	da15      	bge.n	800b0bc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	7858      	ldrb	r0, [r3, #1]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6a1a      	ldr	r2, [r3, #32]
 800b09e:	2301      	movs	r3, #1
 800b0a0:	f7fd ffc2 	bl	8009028 <disk_write>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d001      	beq.n	800b0ae <f_sync+0x54>
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	e04f      	b.n	800b14e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	7d1b      	ldrb	r3, [r3, #20]
 800b0b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0b6:	b2da      	uxtb	r2, r3
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b0bc:	f7fd fde6 	bl	8008c8c <get_fattime>
 800b0c0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b0c2:	68ba      	ldr	r2, [r7, #8]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	4610      	mov	r0, r2
 800b0cc:	f7fe fa9a 	bl	8009604 <move_window>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b0d4:	7dfb      	ldrb	r3, [r7, #23]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d138      	bne.n	800b14c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0de:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	330b      	adds	r3, #11
 800b0e4:	781a      	ldrb	r2, [r3, #0]
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	330b      	adds	r3, #11
 800b0ea:	f042 0220 	orr.w	r2, r2, #32
 800b0ee:	b2d2      	uxtb	r2, r2
 800b0f0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	6818      	ldr	r0, [r3, #0]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	689b      	ldr	r3, [r3, #8]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	68f9      	ldr	r1, [r7, #12]
 800b0fe:	f7fe ffa4 	bl	800a04a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	f103 021c 	add.w	r2, r3, #28
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	68db      	ldr	r3, [r3, #12]
 800b10c:	4619      	mov	r1, r3
 800b10e:	4610      	mov	r0, r2
 800b110:	f7fe f81e 	bl	8009150 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	3316      	adds	r3, #22
 800b118:	6939      	ldr	r1, [r7, #16]
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7fe f818 	bl	8009150 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	3312      	adds	r3, #18
 800b124:	2100      	movs	r1, #0
 800b126:	4618      	mov	r0, r3
 800b128:	f7fd fff7 	bl	800911a <st_word>
					fs->wflag = 1;
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	2201      	movs	r2, #1
 800b130:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	4618      	mov	r0, r3
 800b136:	f7fe fa93 	bl	8009660 <sync_fs>
 800b13a:	4603      	mov	r3, r0
 800b13c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	7d1b      	ldrb	r3, [r3, #20]
 800b142:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b146:	b2da      	uxtb	r2, r3
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b14c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b14e:	4618      	mov	r0, r3
 800b150:	3718      	adds	r7, #24
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}

0800b156 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b156:	b580      	push	{r7, lr}
 800b158:	b084      	sub	sp, #16
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	f7ff ff7b 	bl	800b05a <f_sync>
 800b164:	4603      	mov	r3, r0
 800b166:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b168:	7bfb      	ldrb	r3, [r7, #15]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d118      	bne.n	800b1a0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f107 0208 	add.w	r2, r7, #8
 800b174:	4611      	mov	r1, r2
 800b176:	4618      	mov	r0, r3
 800b178:	f7ff fbfa 	bl	800a970 <validate>
 800b17c:	4603      	mov	r3, r0
 800b17e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b180:	7bfb      	ldrb	r3, [r7, #15]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d10c      	bne.n	800b1a0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	691b      	ldr	r3, [r3, #16]
 800b18a:	4618      	mov	r0, r3
 800b18c:	f7fe f996 	bl	80094bc <dec_lock>
 800b190:	4603      	mov	r3, r0
 800b192:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b194:	7bfb      	ldrb	r3, [r7, #15]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d102      	bne.n	800b1a0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2200      	movs	r2, #0
 800b19e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b1a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	3710      	adds	r7, #16
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}

0800b1aa <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800b1aa:	b580      	push	{r7, lr}
 800b1ac:	b090      	sub	sp, #64	@ 0x40
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
 800b1b2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f107 0208 	add.w	r2, r7, #8
 800b1ba:	4611      	mov	r1, r2
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7ff fbd7 	bl	800a970 <validate>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800b1c8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d103      	bne.n	800b1d8 <f_lseek+0x2e>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	7d5b      	ldrb	r3, [r3, #21]
 800b1d4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800b1d8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d002      	beq.n	800b1e6 <f_lseek+0x3c>
 800b1e0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b1e4:	e1e6      	b.n	800b5b4 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	f000 80d1 	beq.w	800b392 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1f6:	d15a      	bne.n	800b2ae <f_lseek+0x104>
			tbl = fp->cltbl;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1fc:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800b1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b200:	1d1a      	adds	r2, r3, #4
 800b202:	627a      	str	r2, [r7, #36]	@ 0x24
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	617b      	str	r3, [r7, #20]
 800b208:	2302      	movs	r3, #2
 800b20a:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	689b      	ldr	r3, [r3, #8]
 800b210:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800b212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b214:	2b00      	cmp	r3, #0
 800b216:	d03a      	beq.n	800b28e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800b218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b21a:	613b      	str	r3, [r7, #16]
 800b21c:	2300      	movs	r3, #0
 800b21e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b222:	3302      	adds	r3, #2
 800b224:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800b226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b228:	60fb      	str	r3, [r7, #12]
 800b22a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b22c:	3301      	adds	r3, #1
 800b22e:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b234:	4618      	mov	r0, r3
 800b236:	f7fe faa0 	bl	800977a <get_fat>
 800b23a:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800b23c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b23e:	2b01      	cmp	r3, #1
 800b240:	d804      	bhi.n	800b24c <f_lseek+0xa2>
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	2202      	movs	r2, #2
 800b246:	755a      	strb	r2, [r3, #21]
 800b248:	2302      	movs	r3, #2
 800b24a:	e1b3      	b.n	800b5b4 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b24e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b252:	d104      	bne.n	800b25e <f_lseek+0xb4>
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2201      	movs	r2, #1
 800b258:	755a      	strb	r2, [r3, #21]
 800b25a:	2301      	movs	r3, #1
 800b25c:	e1aa      	b.n	800b5b4 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	3301      	adds	r3, #1
 800b262:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b264:	429a      	cmp	r2, r3
 800b266:	d0de      	beq.n	800b226 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800b268:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b26a:	697b      	ldr	r3, [r7, #20]
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d809      	bhi.n	800b284 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800b270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b272:	1d1a      	adds	r2, r3, #4
 800b274:	627a      	str	r2, [r7, #36]	@ 0x24
 800b276:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b278:	601a      	str	r2, [r3, #0]
 800b27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b27c:	1d1a      	adds	r2, r3, #4
 800b27e:	627a      	str	r2, [r7, #36]	@ 0x24
 800b280:	693a      	ldr	r2, [r7, #16]
 800b282:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	695b      	ldr	r3, [r3, #20]
 800b288:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b28a:	429a      	cmp	r2, r3
 800b28c:	d3c4      	bcc.n	800b218 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b292:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b294:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800b296:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d803      	bhi.n	800b2a6 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800b29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	601a      	str	r2, [r3, #0]
 800b2a4:	e184      	b.n	800b5b0 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800b2a6:	2311      	movs	r3, #17
 800b2a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b2ac:	e180      	b.n	800b5b0 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	683a      	ldr	r2, [r7, #0]
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d902      	bls.n	800b2be <f_lseek+0x114>
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	68db      	ldr	r3, [r3, #12]
 800b2bc:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	683a      	ldr	r2, [r7, #0]
 800b2c2:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	f000 8172 	beq.w	800b5b0 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	3b01      	subs	r3, #1
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f7fe fcdf 	bl	8009c96 <clmt_clust>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800b2de:	68ba      	ldr	r2, [r7, #8]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	69db      	ldr	r3, [r3, #28]
 800b2e4:	4619      	mov	r1, r3
 800b2e6:	4610      	mov	r0, r2
 800b2e8:	f7fe fa28 	bl	800973c <clust2sect>
 800b2ec:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800b2ee:	69bb      	ldr	r3, [r7, #24]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d104      	bne.n	800b2fe <f_lseek+0x154>
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2202      	movs	r2, #2
 800b2f8:	755a      	strb	r2, [r3, #21]
 800b2fa:	2302      	movs	r3, #2
 800b2fc:	e15a      	b.n	800b5b4 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	3b01      	subs	r3, #1
 800b302:	0a5b      	lsrs	r3, r3, #9
 800b304:	68ba      	ldr	r2, [r7, #8]
 800b306:	8952      	ldrh	r2, [r2, #10]
 800b308:	3a01      	subs	r2, #1
 800b30a:	4013      	ands	r3, r2
 800b30c:	69ba      	ldr	r2, [r7, #24]
 800b30e:	4413      	add	r3, r2
 800b310:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	699b      	ldr	r3, [r3, #24]
 800b316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	f000 8148 	beq.w	800b5b0 <f_lseek+0x406>
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6a1b      	ldr	r3, [r3, #32]
 800b324:	69ba      	ldr	r2, [r7, #24]
 800b326:	429a      	cmp	r2, r3
 800b328:	f000 8142 	beq.w	800b5b0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	7d1b      	ldrb	r3, [r3, #20]
 800b330:	b25b      	sxtb	r3, r3
 800b332:	2b00      	cmp	r3, #0
 800b334:	da18      	bge.n	800b368 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	7858      	ldrb	r0, [r3, #1]
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	6a1a      	ldr	r2, [r3, #32]
 800b344:	2301      	movs	r3, #1
 800b346:	f7fd fe6f 	bl	8009028 <disk_write>
 800b34a:	4603      	mov	r3, r0
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d004      	beq.n	800b35a <f_lseek+0x1b0>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	2201      	movs	r2, #1
 800b354:	755a      	strb	r2, [r3, #21]
 800b356:	2301      	movs	r3, #1
 800b358:	e12c      	b.n	800b5b4 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	7d1b      	ldrb	r3, [r3, #20]
 800b35e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b362:	b2da      	uxtb	r2, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	7858      	ldrb	r0, [r3, #1]
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b372:	2301      	movs	r3, #1
 800b374:	69ba      	ldr	r2, [r7, #24]
 800b376:	f7fd fe37 	bl	8008fe8 <disk_read>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d004      	beq.n	800b38a <f_lseek+0x1e0>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2201      	movs	r2, #1
 800b384:	755a      	strb	r2, [r3, #21]
 800b386:	2301      	movs	r3, #1
 800b388:	e114      	b.n	800b5b4 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	69ba      	ldr	r2, [r7, #24]
 800b38e:	621a      	str	r2, [r3, #32]
 800b390:	e10e      	b.n	800b5b0 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	68db      	ldr	r3, [r3, #12]
 800b396:	683a      	ldr	r2, [r7, #0]
 800b398:	429a      	cmp	r2, r3
 800b39a:	d908      	bls.n	800b3ae <f_lseek+0x204>
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	7d1b      	ldrb	r3, [r3, #20]
 800b3a0:	f003 0302 	and.w	r3, r3, #2
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d102      	bne.n	800b3ae <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	68db      	ldr	r3, [r3, #12]
 800b3ac:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	699b      	ldr	r3, [r3, #24]
 800b3b2:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b3bc:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	f000 80a7 	beq.w	800b514 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	895b      	ldrh	r3, [r3, #10]
 800b3ca:	025b      	lsls	r3, r3, #9
 800b3cc:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800b3ce:	6a3b      	ldr	r3, [r7, #32]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d01b      	beq.n	800b40c <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	1e5a      	subs	r2, r3, #1
 800b3d8:	69fb      	ldr	r3, [r7, #28]
 800b3da:	fbb2 f2f3 	udiv	r2, r2, r3
 800b3de:	6a3b      	ldr	r3, [r7, #32]
 800b3e0:	1e59      	subs	r1, r3, #1
 800b3e2:	69fb      	ldr	r3, [r7, #28]
 800b3e4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d30f      	bcc.n	800b40c <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800b3ec:	6a3b      	ldr	r3, [r7, #32]
 800b3ee:	1e5a      	subs	r2, r3, #1
 800b3f0:	69fb      	ldr	r3, [r7, #28]
 800b3f2:	425b      	negs	r3, r3
 800b3f4:	401a      	ands	r2, r3
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	699b      	ldr	r3, [r3, #24]
 800b3fe:	683a      	ldr	r2, [r7, #0]
 800b400:	1ad3      	subs	r3, r2, r3
 800b402:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	69db      	ldr	r3, [r3, #28]
 800b408:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b40a:	e022      	b.n	800b452 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	689b      	ldr	r3, [r3, #8]
 800b410:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800b412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b414:	2b00      	cmp	r3, #0
 800b416:	d119      	bne.n	800b44c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2100      	movs	r1, #0
 800b41c:	4618      	mov	r0, r3
 800b41e:	f7fe fba2 	bl	8009b66 <create_chain>
 800b422:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b426:	2b01      	cmp	r3, #1
 800b428:	d104      	bne.n	800b434 <f_lseek+0x28a>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2202      	movs	r2, #2
 800b42e:	755a      	strb	r2, [r3, #21]
 800b430:	2302      	movs	r3, #2
 800b432:	e0bf      	b.n	800b5b4 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b43a:	d104      	bne.n	800b446 <f_lseek+0x29c>
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	2201      	movs	r2, #1
 800b440:	755a      	strb	r2, [r3, #21]
 800b442:	2301      	movs	r3, #1
 800b444:	e0b6      	b.n	800b5b4 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b44a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b450:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800b452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b454:	2b00      	cmp	r3, #0
 800b456:	d05d      	beq.n	800b514 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800b458:	e03a      	b.n	800b4d0 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800b45a:	683a      	ldr	r2, [r7, #0]
 800b45c:	69fb      	ldr	r3, [r7, #28]
 800b45e:	1ad3      	subs	r3, r2, r3
 800b460:	603b      	str	r3, [r7, #0]
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	699a      	ldr	r2, [r3, #24]
 800b466:	69fb      	ldr	r3, [r7, #28]
 800b468:	441a      	add	r2, r3
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	7d1b      	ldrb	r3, [r3, #20]
 800b472:	f003 0302 	and.w	r3, r3, #2
 800b476:	2b00      	cmp	r3, #0
 800b478:	d00b      	beq.n	800b492 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b47e:	4618      	mov	r0, r3
 800b480:	f7fe fb71 	bl	8009b66 <create_chain>
 800b484:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800b486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d108      	bne.n	800b49e <f_lseek+0x2f4>
							ofs = 0; break;
 800b48c:	2300      	movs	r3, #0
 800b48e:	603b      	str	r3, [r7, #0]
 800b490:	e022      	b.n	800b4d8 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b496:	4618      	mov	r0, r3
 800b498:	f7fe f96f 	bl	800977a <get_fat>
 800b49c:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b49e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4a4:	d104      	bne.n	800b4b0 <f_lseek+0x306>
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2201      	movs	r2, #1
 800b4aa:	755a      	strb	r2, [r3, #21]
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	e081      	b.n	800b5b4 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800b4b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4b2:	2b01      	cmp	r3, #1
 800b4b4:	d904      	bls.n	800b4c0 <f_lseek+0x316>
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	695b      	ldr	r3, [r3, #20]
 800b4ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	d304      	bcc.n	800b4ca <f_lseek+0x320>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2202      	movs	r2, #2
 800b4c4:	755a      	strb	r2, [r3, #21]
 800b4c6:	2302      	movs	r3, #2
 800b4c8:	e074      	b.n	800b5b4 <f_lseek+0x40a>
					fp->clust = clst;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b4ce:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800b4d0:	683a      	ldr	r2, [r7, #0]
 800b4d2:	69fb      	ldr	r3, [r7, #28]
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d8c0      	bhi.n	800b45a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	699a      	ldr	r2, [r3, #24]
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	441a      	add	r2, r3
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d012      	beq.n	800b514 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7fe f922 	bl	800973c <clust2sect>
 800b4f8:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800b4fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d104      	bne.n	800b50a <f_lseek+0x360>
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2202      	movs	r2, #2
 800b504:	755a      	strb	r2, [r3, #21]
 800b506:	2302      	movs	r3, #2
 800b508:	e054      	b.n	800b5b4 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	0a5b      	lsrs	r3, r3, #9
 800b50e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b510:	4413      	add	r3, r2
 800b512:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	699a      	ldr	r2, [r3, #24]
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	68db      	ldr	r3, [r3, #12]
 800b51c:	429a      	cmp	r2, r3
 800b51e:	d90a      	bls.n	800b536 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	699a      	ldr	r2, [r3, #24]
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	7d1b      	ldrb	r3, [r3, #20]
 800b52c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b530:	b2da      	uxtb	r2, r3
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	699b      	ldr	r3, [r3, #24]
 800b53a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d036      	beq.n	800b5b0 <f_lseek+0x406>
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6a1b      	ldr	r3, [r3, #32]
 800b546:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b548:	429a      	cmp	r2, r3
 800b54a:	d031      	beq.n	800b5b0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	7d1b      	ldrb	r3, [r3, #20]
 800b550:	b25b      	sxtb	r3, r3
 800b552:	2b00      	cmp	r3, #0
 800b554:	da18      	bge.n	800b588 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	7858      	ldrb	r0, [r3, #1]
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	6a1a      	ldr	r2, [r3, #32]
 800b564:	2301      	movs	r3, #1
 800b566:	f7fd fd5f 	bl	8009028 <disk_write>
 800b56a:	4603      	mov	r3, r0
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d004      	beq.n	800b57a <f_lseek+0x3d0>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2201      	movs	r2, #1
 800b574:	755a      	strb	r2, [r3, #21]
 800b576:	2301      	movs	r3, #1
 800b578:	e01c      	b.n	800b5b4 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	7d1b      	ldrb	r3, [r3, #20]
 800b57e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b582:	b2da      	uxtb	r2, r3
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	7858      	ldrb	r0, [r3, #1]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b592:	2301      	movs	r3, #1
 800b594:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b596:	f7fd fd27 	bl	8008fe8 <disk_read>
 800b59a:	4603      	mov	r3, r0
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d004      	beq.n	800b5aa <f_lseek+0x400>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	755a      	strb	r2, [r3, #21]
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e004      	b.n	800b5b4 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b5ae:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800b5b0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3740      	adds	r7, #64	@ 0x40
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b087      	sub	sp, #28
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	60f8      	str	r0, [r7, #12]
 800b5c4:	60b9      	str	r1, [r7, #8]
 800b5c6:	4613      	mov	r3, r2
 800b5c8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b5d2:	4b1f      	ldr	r3, [pc, #124]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5d4:	7a5b      	ldrb	r3, [r3, #9]
 800b5d6:	b2db      	uxtb	r3, r3
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d131      	bne.n	800b640 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b5dc:	4b1c      	ldr	r3, [pc, #112]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5de:	7a5b      	ldrb	r3, [r3, #9]
 800b5e0:	b2db      	uxtb	r3, r3
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	4b1a      	ldr	r3, [pc, #104]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5e6:	2100      	movs	r1, #0
 800b5e8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b5ea:	4b19      	ldr	r3, [pc, #100]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5ec:	7a5b      	ldrb	r3, [r3, #9]
 800b5ee:	b2db      	uxtb	r3, r3
 800b5f0:	4a17      	ldr	r2, [pc, #92]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5f2:	009b      	lsls	r3, r3, #2
 800b5f4:	4413      	add	r3, r2
 800b5f6:	68fa      	ldr	r2, [r7, #12]
 800b5f8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b5fa:	4b15      	ldr	r3, [pc, #84]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5fc:	7a5b      	ldrb	r3, [r3, #9]
 800b5fe:	b2db      	uxtb	r3, r3
 800b600:	461a      	mov	r2, r3
 800b602:	4b13      	ldr	r3, [pc, #76]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b604:	4413      	add	r3, r2
 800b606:	79fa      	ldrb	r2, [r7, #7]
 800b608:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b60a:	4b11      	ldr	r3, [pc, #68]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b60c:	7a5b      	ldrb	r3, [r3, #9]
 800b60e:	b2db      	uxtb	r3, r3
 800b610:	1c5a      	adds	r2, r3, #1
 800b612:	b2d1      	uxtb	r1, r2
 800b614:	4a0e      	ldr	r2, [pc, #56]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b616:	7251      	strb	r1, [r2, #9]
 800b618:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b61a:	7dbb      	ldrb	r3, [r7, #22]
 800b61c:	3330      	adds	r3, #48	@ 0x30
 800b61e:	b2da      	uxtb	r2, r3
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	3301      	adds	r3, #1
 800b628:	223a      	movs	r2, #58	@ 0x3a
 800b62a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	3302      	adds	r3, #2
 800b630:	222f      	movs	r2, #47	@ 0x2f
 800b632:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	3303      	adds	r3, #3
 800b638:	2200      	movs	r2, #0
 800b63a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b63c:	2300      	movs	r3, #0
 800b63e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b640:	7dfb      	ldrb	r3, [r7, #23]
}
 800b642:	4618      	mov	r0, r3
 800b644:	371c      	adds	r7, #28
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr
 800b64e:	bf00      	nop
 800b650:	200005ac 	.word	0x200005ac

0800b654 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b082      	sub	sp, #8
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b65e:	2200      	movs	r2, #0
 800b660:	6839      	ldr	r1, [r7, #0]
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f7ff ffaa 	bl	800b5bc <FATFS_LinkDriverEx>
 800b668:	4603      	mov	r3, r0
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3708      	adds	r7, #8
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}
	...

0800b674 <malloc>:
 800b674:	4b02      	ldr	r3, [pc, #8]	@ (800b680 <malloc+0xc>)
 800b676:	4601      	mov	r1, r0
 800b678:	6818      	ldr	r0, [r3, #0]
 800b67a:	f000 b82d 	b.w	800b6d8 <_malloc_r>
 800b67e:	bf00      	nop
 800b680:	20000018 	.word	0x20000018

0800b684 <free>:
 800b684:	4b02      	ldr	r3, [pc, #8]	@ (800b690 <free+0xc>)
 800b686:	4601      	mov	r1, r0
 800b688:	6818      	ldr	r0, [r3, #0]
 800b68a:	f000 b939 	b.w	800b900 <_free_r>
 800b68e:	bf00      	nop
 800b690:	20000018 	.word	0x20000018

0800b694 <sbrk_aligned>:
 800b694:	b570      	push	{r4, r5, r6, lr}
 800b696:	4e0f      	ldr	r6, [pc, #60]	@ (800b6d4 <sbrk_aligned+0x40>)
 800b698:	460c      	mov	r4, r1
 800b69a:	6831      	ldr	r1, [r6, #0]
 800b69c:	4605      	mov	r5, r0
 800b69e:	b911      	cbnz	r1, 800b6a6 <sbrk_aligned+0x12>
 800b6a0:	f000 f8e4 	bl	800b86c <_sbrk_r>
 800b6a4:	6030      	str	r0, [r6, #0]
 800b6a6:	4621      	mov	r1, r4
 800b6a8:	4628      	mov	r0, r5
 800b6aa:	f000 f8df 	bl	800b86c <_sbrk_r>
 800b6ae:	1c43      	adds	r3, r0, #1
 800b6b0:	d103      	bne.n	800b6ba <sbrk_aligned+0x26>
 800b6b2:	f04f 34ff 	mov.w	r4, #4294967295
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	bd70      	pop	{r4, r5, r6, pc}
 800b6ba:	1cc4      	adds	r4, r0, #3
 800b6bc:	f024 0403 	bic.w	r4, r4, #3
 800b6c0:	42a0      	cmp	r0, r4
 800b6c2:	d0f8      	beq.n	800b6b6 <sbrk_aligned+0x22>
 800b6c4:	1a21      	subs	r1, r4, r0
 800b6c6:	4628      	mov	r0, r5
 800b6c8:	f000 f8d0 	bl	800b86c <_sbrk_r>
 800b6cc:	3001      	adds	r0, #1
 800b6ce:	d1f2      	bne.n	800b6b6 <sbrk_aligned+0x22>
 800b6d0:	e7ef      	b.n	800b6b2 <sbrk_aligned+0x1e>
 800b6d2:	bf00      	nop
 800b6d4:	200005b8 	.word	0x200005b8

0800b6d8 <_malloc_r>:
 800b6d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6dc:	1ccd      	adds	r5, r1, #3
 800b6de:	f025 0503 	bic.w	r5, r5, #3
 800b6e2:	3508      	adds	r5, #8
 800b6e4:	2d0c      	cmp	r5, #12
 800b6e6:	bf38      	it	cc
 800b6e8:	250c      	movcc	r5, #12
 800b6ea:	2d00      	cmp	r5, #0
 800b6ec:	4606      	mov	r6, r0
 800b6ee:	db01      	blt.n	800b6f4 <_malloc_r+0x1c>
 800b6f0:	42a9      	cmp	r1, r5
 800b6f2:	d904      	bls.n	800b6fe <_malloc_r+0x26>
 800b6f4:	230c      	movs	r3, #12
 800b6f6:	6033      	str	r3, [r6, #0]
 800b6f8:	2000      	movs	r0, #0
 800b6fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b7d4 <_malloc_r+0xfc>
 800b702:	f000 f869 	bl	800b7d8 <__malloc_lock>
 800b706:	f8d8 3000 	ldr.w	r3, [r8]
 800b70a:	461c      	mov	r4, r3
 800b70c:	bb44      	cbnz	r4, 800b760 <_malloc_r+0x88>
 800b70e:	4629      	mov	r1, r5
 800b710:	4630      	mov	r0, r6
 800b712:	f7ff ffbf 	bl	800b694 <sbrk_aligned>
 800b716:	1c43      	adds	r3, r0, #1
 800b718:	4604      	mov	r4, r0
 800b71a:	d158      	bne.n	800b7ce <_malloc_r+0xf6>
 800b71c:	f8d8 4000 	ldr.w	r4, [r8]
 800b720:	4627      	mov	r7, r4
 800b722:	2f00      	cmp	r7, #0
 800b724:	d143      	bne.n	800b7ae <_malloc_r+0xd6>
 800b726:	2c00      	cmp	r4, #0
 800b728:	d04b      	beq.n	800b7c2 <_malloc_r+0xea>
 800b72a:	6823      	ldr	r3, [r4, #0]
 800b72c:	4639      	mov	r1, r7
 800b72e:	4630      	mov	r0, r6
 800b730:	eb04 0903 	add.w	r9, r4, r3
 800b734:	f000 f89a 	bl	800b86c <_sbrk_r>
 800b738:	4581      	cmp	r9, r0
 800b73a:	d142      	bne.n	800b7c2 <_malloc_r+0xea>
 800b73c:	6821      	ldr	r1, [r4, #0]
 800b73e:	1a6d      	subs	r5, r5, r1
 800b740:	4629      	mov	r1, r5
 800b742:	4630      	mov	r0, r6
 800b744:	f7ff ffa6 	bl	800b694 <sbrk_aligned>
 800b748:	3001      	adds	r0, #1
 800b74a:	d03a      	beq.n	800b7c2 <_malloc_r+0xea>
 800b74c:	6823      	ldr	r3, [r4, #0]
 800b74e:	442b      	add	r3, r5
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	f8d8 3000 	ldr.w	r3, [r8]
 800b756:	685a      	ldr	r2, [r3, #4]
 800b758:	bb62      	cbnz	r2, 800b7b4 <_malloc_r+0xdc>
 800b75a:	f8c8 7000 	str.w	r7, [r8]
 800b75e:	e00f      	b.n	800b780 <_malloc_r+0xa8>
 800b760:	6822      	ldr	r2, [r4, #0]
 800b762:	1b52      	subs	r2, r2, r5
 800b764:	d420      	bmi.n	800b7a8 <_malloc_r+0xd0>
 800b766:	2a0b      	cmp	r2, #11
 800b768:	d917      	bls.n	800b79a <_malloc_r+0xc2>
 800b76a:	1961      	adds	r1, r4, r5
 800b76c:	42a3      	cmp	r3, r4
 800b76e:	6025      	str	r5, [r4, #0]
 800b770:	bf18      	it	ne
 800b772:	6059      	strne	r1, [r3, #4]
 800b774:	6863      	ldr	r3, [r4, #4]
 800b776:	bf08      	it	eq
 800b778:	f8c8 1000 	streq.w	r1, [r8]
 800b77c:	5162      	str	r2, [r4, r5]
 800b77e:	604b      	str	r3, [r1, #4]
 800b780:	4630      	mov	r0, r6
 800b782:	f000 f82f 	bl	800b7e4 <__malloc_unlock>
 800b786:	f104 000b 	add.w	r0, r4, #11
 800b78a:	1d23      	adds	r3, r4, #4
 800b78c:	f020 0007 	bic.w	r0, r0, #7
 800b790:	1ac2      	subs	r2, r0, r3
 800b792:	bf1c      	itt	ne
 800b794:	1a1b      	subne	r3, r3, r0
 800b796:	50a3      	strne	r3, [r4, r2]
 800b798:	e7af      	b.n	800b6fa <_malloc_r+0x22>
 800b79a:	6862      	ldr	r2, [r4, #4]
 800b79c:	42a3      	cmp	r3, r4
 800b79e:	bf0c      	ite	eq
 800b7a0:	f8c8 2000 	streq.w	r2, [r8]
 800b7a4:	605a      	strne	r2, [r3, #4]
 800b7a6:	e7eb      	b.n	800b780 <_malloc_r+0xa8>
 800b7a8:	4623      	mov	r3, r4
 800b7aa:	6864      	ldr	r4, [r4, #4]
 800b7ac:	e7ae      	b.n	800b70c <_malloc_r+0x34>
 800b7ae:	463c      	mov	r4, r7
 800b7b0:	687f      	ldr	r7, [r7, #4]
 800b7b2:	e7b6      	b.n	800b722 <_malloc_r+0x4a>
 800b7b4:	461a      	mov	r2, r3
 800b7b6:	685b      	ldr	r3, [r3, #4]
 800b7b8:	42a3      	cmp	r3, r4
 800b7ba:	d1fb      	bne.n	800b7b4 <_malloc_r+0xdc>
 800b7bc:	2300      	movs	r3, #0
 800b7be:	6053      	str	r3, [r2, #4]
 800b7c0:	e7de      	b.n	800b780 <_malloc_r+0xa8>
 800b7c2:	230c      	movs	r3, #12
 800b7c4:	6033      	str	r3, [r6, #0]
 800b7c6:	4630      	mov	r0, r6
 800b7c8:	f000 f80c 	bl	800b7e4 <__malloc_unlock>
 800b7cc:	e794      	b.n	800b6f8 <_malloc_r+0x20>
 800b7ce:	6005      	str	r5, [r0, #0]
 800b7d0:	e7d6      	b.n	800b780 <_malloc_r+0xa8>
 800b7d2:	bf00      	nop
 800b7d4:	200005bc 	.word	0x200005bc

0800b7d8 <__malloc_lock>:
 800b7d8:	4801      	ldr	r0, [pc, #4]	@ (800b7e0 <__malloc_lock+0x8>)
 800b7da:	f000 b881 	b.w	800b8e0 <__retarget_lock_acquire_recursive>
 800b7de:	bf00      	nop
 800b7e0:	200006fc 	.word	0x200006fc

0800b7e4 <__malloc_unlock>:
 800b7e4:	4801      	ldr	r0, [pc, #4]	@ (800b7ec <__malloc_unlock+0x8>)
 800b7e6:	f000 b87c 	b.w	800b8e2 <__retarget_lock_release_recursive>
 800b7ea:	bf00      	nop
 800b7ec:	200006fc 	.word	0x200006fc

0800b7f0 <realloc>:
 800b7f0:	4b02      	ldr	r3, [pc, #8]	@ (800b7fc <realloc+0xc>)
 800b7f2:	460a      	mov	r2, r1
 800b7f4:	4601      	mov	r1, r0
 800b7f6:	6818      	ldr	r0, [r3, #0]
 800b7f8:	f000 b802 	b.w	800b800 <_realloc_r>
 800b7fc:	20000018 	.word	0x20000018

0800b800 <_realloc_r>:
 800b800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b804:	4680      	mov	r8, r0
 800b806:	4615      	mov	r5, r2
 800b808:	460c      	mov	r4, r1
 800b80a:	b921      	cbnz	r1, 800b816 <_realloc_r+0x16>
 800b80c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b810:	4611      	mov	r1, r2
 800b812:	f7ff bf61 	b.w	800b6d8 <_malloc_r>
 800b816:	b92a      	cbnz	r2, 800b824 <_realloc_r+0x24>
 800b818:	f000 f872 	bl	800b900 <_free_r>
 800b81c:	2400      	movs	r4, #0
 800b81e:	4620      	mov	r0, r4
 800b820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b824:	f000 f8b6 	bl	800b994 <_malloc_usable_size_r>
 800b828:	4285      	cmp	r5, r0
 800b82a:	4606      	mov	r6, r0
 800b82c:	d802      	bhi.n	800b834 <_realloc_r+0x34>
 800b82e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b832:	d8f4      	bhi.n	800b81e <_realloc_r+0x1e>
 800b834:	4629      	mov	r1, r5
 800b836:	4640      	mov	r0, r8
 800b838:	f7ff ff4e 	bl	800b6d8 <_malloc_r>
 800b83c:	4607      	mov	r7, r0
 800b83e:	2800      	cmp	r0, #0
 800b840:	d0ec      	beq.n	800b81c <_realloc_r+0x1c>
 800b842:	42b5      	cmp	r5, r6
 800b844:	462a      	mov	r2, r5
 800b846:	4621      	mov	r1, r4
 800b848:	bf28      	it	cs
 800b84a:	4632      	movcs	r2, r6
 800b84c:	f000 f84a 	bl	800b8e4 <memcpy>
 800b850:	4621      	mov	r1, r4
 800b852:	4640      	mov	r0, r8
 800b854:	f000 f854 	bl	800b900 <_free_r>
 800b858:	463c      	mov	r4, r7
 800b85a:	e7e0      	b.n	800b81e <_realloc_r+0x1e>

0800b85c <memset>:
 800b85c:	4402      	add	r2, r0
 800b85e:	4603      	mov	r3, r0
 800b860:	4293      	cmp	r3, r2
 800b862:	d100      	bne.n	800b866 <memset+0xa>
 800b864:	4770      	bx	lr
 800b866:	f803 1b01 	strb.w	r1, [r3], #1
 800b86a:	e7f9      	b.n	800b860 <memset+0x4>

0800b86c <_sbrk_r>:
 800b86c:	b538      	push	{r3, r4, r5, lr}
 800b86e:	4d06      	ldr	r5, [pc, #24]	@ (800b888 <_sbrk_r+0x1c>)
 800b870:	2300      	movs	r3, #0
 800b872:	4604      	mov	r4, r0
 800b874:	4608      	mov	r0, r1
 800b876:	602b      	str	r3, [r5, #0]
 800b878:	f7f7 fad6 	bl	8002e28 <_sbrk>
 800b87c:	1c43      	adds	r3, r0, #1
 800b87e:	d102      	bne.n	800b886 <_sbrk_r+0x1a>
 800b880:	682b      	ldr	r3, [r5, #0]
 800b882:	b103      	cbz	r3, 800b886 <_sbrk_r+0x1a>
 800b884:	6023      	str	r3, [r4, #0]
 800b886:	bd38      	pop	{r3, r4, r5, pc}
 800b888:	200006f8 	.word	0x200006f8

0800b88c <__errno>:
 800b88c:	4b01      	ldr	r3, [pc, #4]	@ (800b894 <__errno+0x8>)
 800b88e:	6818      	ldr	r0, [r3, #0]
 800b890:	4770      	bx	lr
 800b892:	bf00      	nop
 800b894:	20000018 	.word	0x20000018

0800b898 <__libc_init_array>:
 800b898:	b570      	push	{r4, r5, r6, lr}
 800b89a:	4d0d      	ldr	r5, [pc, #52]	@ (800b8d0 <__libc_init_array+0x38>)
 800b89c:	4c0d      	ldr	r4, [pc, #52]	@ (800b8d4 <__libc_init_array+0x3c>)
 800b89e:	1b64      	subs	r4, r4, r5
 800b8a0:	10a4      	asrs	r4, r4, #2
 800b8a2:	2600      	movs	r6, #0
 800b8a4:	42a6      	cmp	r6, r4
 800b8a6:	d109      	bne.n	800b8bc <__libc_init_array+0x24>
 800b8a8:	4d0b      	ldr	r5, [pc, #44]	@ (800b8d8 <__libc_init_array+0x40>)
 800b8aa:	4c0c      	ldr	r4, [pc, #48]	@ (800b8dc <__libc_init_array+0x44>)
 800b8ac:	f000 f87a 	bl	800b9a4 <_init>
 800b8b0:	1b64      	subs	r4, r4, r5
 800b8b2:	10a4      	asrs	r4, r4, #2
 800b8b4:	2600      	movs	r6, #0
 800b8b6:	42a6      	cmp	r6, r4
 800b8b8:	d105      	bne.n	800b8c6 <__libc_init_array+0x2e>
 800b8ba:	bd70      	pop	{r4, r5, r6, pc}
 800b8bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8c0:	4798      	blx	r3
 800b8c2:	3601      	adds	r6, #1
 800b8c4:	e7ee      	b.n	800b8a4 <__libc_init_array+0xc>
 800b8c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b8ca:	4798      	blx	r3
 800b8cc:	3601      	adds	r6, #1
 800b8ce:	e7f2      	b.n	800b8b6 <__libc_init_array+0x1e>
 800b8d0:	0800c874 	.word	0x0800c874
 800b8d4:	0800c874 	.word	0x0800c874
 800b8d8:	0800c874 	.word	0x0800c874
 800b8dc:	0800c878 	.word	0x0800c878

0800b8e0 <__retarget_lock_acquire_recursive>:
 800b8e0:	4770      	bx	lr

0800b8e2 <__retarget_lock_release_recursive>:
 800b8e2:	4770      	bx	lr

0800b8e4 <memcpy>:
 800b8e4:	440a      	add	r2, r1
 800b8e6:	4291      	cmp	r1, r2
 800b8e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b8ec:	d100      	bne.n	800b8f0 <memcpy+0xc>
 800b8ee:	4770      	bx	lr
 800b8f0:	b510      	push	{r4, lr}
 800b8f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8fa:	4291      	cmp	r1, r2
 800b8fc:	d1f9      	bne.n	800b8f2 <memcpy+0xe>
 800b8fe:	bd10      	pop	{r4, pc}

0800b900 <_free_r>:
 800b900:	b538      	push	{r3, r4, r5, lr}
 800b902:	4605      	mov	r5, r0
 800b904:	2900      	cmp	r1, #0
 800b906:	d041      	beq.n	800b98c <_free_r+0x8c>
 800b908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b90c:	1f0c      	subs	r4, r1, #4
 800b90e:	2b00      	cmp	r3, #0
 800b910:	bfb8      	it	lt
 800b912:	18e4      	addlt	r4, r4, r3
 800b914:	f7ff ff60 	bl	800b7d8 <__malloc_lock>
 800b918:	4a1d      	ldr	r2, [pc, #116]	@ (800b990 <_free_r+0x90>)
 800b91a:	6813      	ldr	r3, [r2, #0]
 800b91c:	b933      	cbnz	r3, 800b92c <_free_r+0x2c>
 800b91e:	6063      	str	r3, [r4, #4]
 800b920:	6014      	str	r4, [r2, #0]
 800b922:	4628      	mov	r0, r5
 800b924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b928:	f7ff bf5c 	b.w	800b7e4 <__malloc_unlock>
 800b92c:	42a3      	cmp	r3, r4
 800b92e:	d908      	bls.n	800b942 <_free_r+0x42>
 800b930:	6820      	ldr	r0, [r4, #0]
 800b932:	1821      	adds	r1, r4, r0
 800b934:	428b      	cmp	r3, r1
 800b936:	bf01      	itttt	eq
 800b938:	6819      	ldreq	r1, [r3, #0]
 800b93a:	685b      	ldreq	r3, [r3, #4]
 800b93c:	1809      	addeq	r1, r1, r0
 800b93e:	6021      	streq	r1, [r4, #0]
 800b940:	e7ed      	b.n	800b91e <_free_r+0x1e>
 800b942:	461a      	mov	r2, r3
 800b944:	685b      	ldr	r3, [r3, #4]
 800b946:	b10b      	cbz	r3, 800b94c <_free_r+0x4c>
 800b948:	42a3      	cmp	r3, r4
 800b94a:	d9fa      	bls.n	800b942 <_free_r+0x42>
 800b94c:	6811      	ldr	r1, [r2, #0]
 800b94e:	1850      	adds	r0, r2, r1
 800b950:	42a0      	cmp	r0, r4
 800b952:	d10b      	bne.n	800b96c <_free_r+0x6c>
 800b954:	6820      	ldr	r0, [r4, #0]
 800b956:	4401      	add	r1, r0
 800b958:	1850      	adds	r0, r2, r1
 800b95a:	4283      	cmp	r3, r0
 800b95c:	6011      	str	r1, [r2, #0]
 800b95e:	d1e0      	bne.n	800b922 <_free_r+0x22>
 800b960:	6818      	ldr	r0, [r3, #0]
 800b962:	685b      	ldr	r3, [r3, #4]
 800b964:	6053      	str	r3, [r2, #4]
 800b966:	4408      	add	r0, r1
 800b968:	6010      	str	r0, [r2, #0]
 800b96a:	e7da      	b.n	800b922 <_free_r+0x22>
 800b96c:	d902      	bls.n	800b974 <_free_r+0x74>
 800b96e:	230c      	movs	r3, #12
 800b970:	602b      	str	r3, [r5, #0]
 800b972:	e7d6      	b.n	800b922 <_free_r+0x22>
 800b974:	6820      	ldr	r0, [r4, #0]
 800b976:	1821      	adds	r1, r4, r0
 800b978:	428b      	cmp	r3, r1
 800b97a:	bf04      	itt	eq
 800b97c:	6819      	ldreq	r1, [r3, #0]
 800b97e:	685b      	ldreq	r3, [r3, #4]
 800b980:	6063      	str	r3, [r4, #4]
 800b982:	bf04      	itt	eq
 800b984:	1809      	addeq	r1, r1, r0
 800b986:	6021      	streq	r1, [r4, #0]
 800b988:	6054      	str	r4, [r2, #4]
 800b98a:	e7ca      	b.n	800b922 <_free_r+0x22>
 800b98c:	bd38      	pop	{r3, r4, r5, pc}
 800b98e:	bf00      	nop
 800b990:	200005bc 	.word	0x200005bc

0800b994 <_malloc_usable_size_r>:
 800b994:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b998:	1f18      	subs	r0, r3, #4
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	bfbc      	itt	lt
 800b99e:	580b      	ldrlt	r3, [r1, r0]
 800b9a0:	18c0      	addlt	r0, r0, r3
 800b9a2:	4770      	bx	lr

0800b9a4 <_init>:
 800b9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9a6:	bf00      	nop
 800b9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9aa:	bc08      	pop	{r3}
 800b9ac:	469e      	mov	lr, r3
 800b9ae:	4770      	bx	lr

0800b9b0 <_fini>:
 800b9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9b2:	bf00      	nop
 800b9b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9b6:	bc08      	pop	{r3}
 800b9b8:	469e      	mov	lr, r3
 800b9ba:	4770      	bx	lr
