Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6a520cfd902e46a3b41b2249ac19c2a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_irq_unit_behav xil_defaultlib.tb_irq_unit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'mem_size_o' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/riscv_unit.sv:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'mtvec_o' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/riscv_core.sv:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'irq_cause_o' [E:/vivadoProjects/APS/APS.srcs/sources_1/new/riscv_core.sv:125]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
