# Concepts : I/O Placement

## ğŸ“š Table des matiÃ¨res

1. [Pin Placement Strategies](#1-pin-placement-strategies)
2. [Layer Assignment](#2-layer-assignment)
3. [Timing-Driven Placement](#3-timing-driven-placement)
4. [Bus Grouping](#4-bus-grouping)

---

## 1. Pin Placement Strategies

### 1.1 Qu'est-ce que le placement de pins ?

Le placement de pins dÃ©finit **oÃ¹** les signaux d'entrÃ©e/sortie sont positionnÃ©s sur le pÃ©rimÃ¨tre du die. C'est crucial car :

- Affecte la longueur des interconnexions internes
- Impact direct sur timing et congestion
- DÃ©termine la facilitÃ© de routage package/PCB

### 1.2 Anatomie d'une pin I/O

Die boundary
    â”‚
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ [PIN: clk]                   â”‚
    â”‚   â†“                          â”‚
    â”‚ â”Œâ”€â” â† Pin shape (M5)         â”‚
    â”‚ â””â”€â”˜                          â”‚
    â”‚   â†“ Connection track         â”‚
    â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”                    â”‚
    â”‚ â”‚ Logic â”‚                    â”‚
    â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”˜                    â”‚
    â”‚                              â”‚
    â”‚           [PIN: out]         â”‚
    â”‚              â†“               â”‚
    â”‚            â”Œâ”€â”               â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                 Pin on edge

### 1.3 StratÃ©gies de placement

#### A. Random Placement

Place les pins alÃ©atoirement sur le pÃ©rimÃ¨tre.

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ [a]     [c]       [e]   â”‚ â† Top edge
â”‚                         â”‚
[f]                     [b] â† Left/Right
â”‚                         â”‚
â”‚   [d]         [g]       â”‚ â† Bottom
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

**Avantages** :
- Rapide
- Bon pour prototypage

**InconvÃ©nients** :
- Peut crÃ©er des chemins longs
- Pas optimal pour timing

**Commande** :

place_pins -random

#### B. Annealing (Simulated Annealing)

Algorithme itÃ©ratif qui optimise le placement pour minimiser wire length.

Iteration 1:               Iteration 100:
â”Œâ”€â”€[a][b][c]â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€[a]â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚               â”‚         [b]             â”‚
[d]           [e]  â†’      â”‚             [c]
â”‚               â”‚         â”‚               â”‚
â””â”€â”€â”€[f][g]â”€â”€â”€â”€â”€â”€â”˜         â””â”€[d][e][f][g]â”€â”€â”˜
                          Better wire length!

**Avantages** :
- Optimise automatiquement
- ConsidÃ¨re la connectivitÃ©

**InconvÃ©nients** :
- Plus lent
- Peut nÃ©cessiter plusieurs essais

**Commande** :

place_pins -annealing

#### C. Constraint-Driven

L'utilisateur spÃ©cifie exactement oÃ¹ placer chaque pin ou groupe de pins.

        Top: clk, rst
â”Œâ”€â”€â”€â”€[clk][rst]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        â”‚
Left:                  Right:
data_in[7:0]          data_out[7:0]
â”‚                        â”‚
[d7]                   [o7]
[d6]                   [o6]
[d5]                   [o5]
...                    ...
[d0]                   [o0]
â”‚                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        Bottom: (vide)

**Avantages** :
- ContrÃ´le total
- OptimisÃ© pour votre contexte (PCB, package)

**InconvÃ©nients** :
- Requiert connaissance design
- Plus de travail manuel

**Commande** :

set_io_pin_constraint -pin_name "clk" -region "top:*"
set_io_pin_constraint -pin_name "data_in*" -region "left:*"

### 1.4 Comparaison visuelle

Design : 8-bit counter
Inputs  : clk, rst, enable, data_in[7:0]
Outputs : count[7:0], overflow

â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                    RANDOM PLACEMENT                      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

    [rst] [d3] [clk]    [d7]      [o2]
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
[o5]                                  [d1]
â”‚                                       â”‚
[en]      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            [d0]
â”‚         â”‚   Counter   â”‚               â”‚
[d6]      â”‚    Logic    â”‚            [o7]
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
[o1]                                  [d4]
â”‚                                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    [d2] [ovf] [o3]    [d5]      [o6]

Wire length: LONG (bad)
Timing: POOR


â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘              CONSTRAINT-DRIVEN PLACEMENT                 â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

         [clk] [rst] [en]
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
[d7]                                  [o7]
[d6]                                  [o6]
[d5]                                  [o5]
[d4]     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              [o4]
[d3]     â”‚   Counter   â”‚              [o3]
[d2]     â”‚    Logic    â”‚              [o2]
[d1]     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              [o1]
[d0]                                  [o0]
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              [ovf]

Wire length: SHORT (good)
Timing: OPTIMAL

### 1.5 Quand utiliser chaque stratÃ©gie ?

| StratÃ©gie | Cas d'usage | Phase projet |
|-----------|-------------|--------------|
| **Random** | Prototypage rapide, pas de contraintes | Exploration initiale |
| **Annealing** | Design standard, optimisation auto | Production (si pas de contraintes externes) |
| **Constraint-Driven** | Package/PCB imposent positions, buses critiques | Production finale |

---

## 2. Layer Assignment

### 2.1 Pourquoi assigner des layers ?

Les pins I/O doivent Ãªtre sur des **metal layers Ã©levÃ©s** car :

1. **Ã‰viter conflit avec routage interne** (M1/M2 utilisÃ©s pour cellules standard)
2. **CompatibilitÃ© package** (bond wires nÃ©cessitent layers supÃ©rieurs)
3. **RÃ©duire rÃ©sistance** (layers Ã©pais = moins de rÃ©sistance)

### 2.2 HiÃ©rarchie des metal layers

Technology stack (exemple sky130) :

M7 (Top)    â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ  â† Layer le plus Ã©pais (I/O possible)
M6          â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ
M5          â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ      â† RecommandÃ© pour I/O
M4          â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ
M3          â–ˆâ–ˆâ–ˆâ–ˆ          â† Minimum pour I/O
M2          â–ˆâ–ˆ            â† Routage local
M1 (Bottom) â–ˆ             â† Connexion cellules standard

Ã‰paisseur âˆ CapacitÃ© courant

### 2.3 RÃ¨gles d'assignation

| Layer | Usage typique | Orientation | Largeur |
|-------|---------------|-------------|---------|
| **M1** | Intra-cell routing | Horizontal | 0.14 Âµm |
| **M2** | Local routing | Vertical | 0.14 Âµm |
| **M3** | I/O minimum | Horizontal | 0.30 Âµm |
| **M4** | IntermÃ©diaire | Vertical | 0.30 Âµm |
| **M5** | I/O recommandÃ© | Horizontal | 0.80 Âµm |
| **M7** | Power/I/O high current | Horizontal | 1.60 Âµm |

### 2.4 Exemple visuel : Pin sur M3 vs M5

Vue en coupe (cross-section) :

PIN ON M3 (thin, closer to cells) :
    
    Package
       â†“
    [Bond wire]
       â†“
    â”Œâ”€â”€â”€â”€â”€â” â† M3 pin (thin)
    â”‚     â”‚
    â”œâ”€â”€â”€â”€â”€â”¤   M2
    â”œâ”€â”€â”€â”€â”€â”¤   M1
    â”œâ”€â”€â”€â”€â”€â”¤   
    [Cell]    Standard cell layer
    
    Risque : Congestion routing


PIN ON M5 (thick, isolated) :

    Package
       â†“
    [Bond wire]
       â†“
         â”Œâ”€â”€â”€â”€â”€â”€â”€â” â† M5 pin (thick)
         â”‚       â”‚
    â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€ M4
         â”‚       â”‚
    â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€ M3
         â”‚       â”‚
    â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€ M2
    â”Œâ”€â”€â”€â”€â”€â”           M1
    [Cell]
    
    Avantage : Pas de conflit, moins R

### 2.5 Assignation dans OpenROAD

#### Syntaxe de base

Horizontal pins sur M5, vertical sur M3
place_pins -hor_layers met5 -ver_layers met3

#### Assignation par edge

Top/Bottom en M5 (horizontal)
Left/Right en M3 (vertical)
place_pins \
  -hor_layers met5 \
  -ver_layers met3 \
  -random

#### Assignation spÃ©cifique par pin

Pin horloge sur M7 (layer le plus Ã©pais)
set_io_pin_constraint \
  -pin_name "clk" \
  -region "top:*" \
  -layer met7

Bus de donnÃ©es sur M5
set_io_pin_constraint \
  -pin_name "data*" \
  -region "left:*" \
  -layer met5

### 2.6 Impact sur le design

Design : Simple adder avec clock

MAUVAISE ASSIGNATION (M1/M2) :
â”Œâ”€â”€â”€â”€[clk:M1]â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   â•±â•² Congestion!   â”‚
â”‚  â•±  â•²              â”‚
[a:M1] [b:M2] [sum:M1]
â”‚ â•²  â•±               â”‚
â”‚  â•²â•± Routing fails  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

BONNE ASSIGNATION (M3/M5) :
â”Œâ”€â”€â”€â”€[clk:M5]â”€â”€â”€â”€â”€â”€â”€â”€â”  â† Clock isolÃ©
â”‚                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
[a:M3] [Logic] [sum:M3]  â† I/O dÃ©gagÃ©s
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚   M1/M2 libre      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â† Routage facile

---

## 3. Timing-Driven Placement

### 3.1 Principe

Le placement timing-driven positionne les pins pour **minimiser les violations de timing** en :

1. PlaÃ§ant les pins critiques **proches** de leur logique interne
2. RÃ©duisant la longueur des chemins critiques
3. Tenant compte des contraintes SDC (setup/hold)

### 3.2 Exemple : Path critique

Design : Pipeline avec path critique

SDC constraint :
create_clock -period 10 [get_ports clk]
set_input_delay -clock clk -max 2 [get_ports data_in]
set_output_delay -clock clk -max 2 [get_ports data_out]

Available time for logic : 10 - 2 - 2 = 6 ns


PLACEMENT NON-OPTIMISÃ‰ :

    [clk]
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    â†“                    â”‚
â”‚  â”Œâ”€â”€â”€â”    Long wire!    â”‚
[data_in]â”€â”€â”€â†’â”‚FF1â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  â””â”€â”€â”€â”˜          3 ns    â”‚
â”‚                â†“        â”‚
â”‚              â”Œâ”€â”€â”€â”      â”‚
â”‚              â”‚FF2â”‚      â”‚
â”‚              â””â”€â”€â”€â”˜      â”‚
â”‚                â†“  Long! â”‚
â”‚                â””â”€â”€â”€â”€â”€â”€â”€â”€[data_out]
â”‚                  2 ns   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Total delay : 2 (input) + 3 (wire) + 1 (logic) + 2 (wire) = 8 ns
Slack : 10 - 8 = 2 ns (OK mais pas optimal)


PLACEMENT TIMING-DRIVEN :

    [clk]
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    â†“                    â”‚
[data_in]â†’â”‚FF1â”‚â†’â”‚FF2â”‚â†’[data_out]
â”‚    0.5ns  0.5ns  0.5ns  â”‚  â† Short wires!
â”‚                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Total delay : 0.5 + 1 + 0.5 + 1 + 0.5 = 3.5 ns
Slack : 10 - 3.5 = 6.5 ns (EXCELLENT)

### 3.3 Algorithme timing-driven

1. Lire les contraintes SDC
   â”œâ”€â”€ setup/hold requirements
   â”œâ”€â”€ input/output delays
   â””â”€â”€ clock periods

2. Analyser la netlist
   â”œâ”€â”€ Identifier les chemins critiques
   â”œâ”€â”€ Calculer les slacks initiaux
   â””â”€â”€ Marquer les pins sur chemins critiques

3. Placer les pins critiques
   â”œâ”€â”€ Pin critique â†’ PrÃ¨s de sa logique
   â”œâ”€â”€ Pin non-critique â†’ Remplir espaces
   â””â”€â”€ ItÃ©rer pour optimiser

4. Valider
   â””â”€â”€ report_checks -path_delay min_max

### 3.4 Commandes OpenROAD

1. Lire le design et contraintes
read_verilog design.v
link_design top
read_sdc design.sdc

2. CrÃ©er floorplan
initialize_floorplan \
  -die_area "0 0 1000 1000" \
  -core_area "100 100 900 900"

3. Placement timing-aware (utilise SDC)
place_pins
OpenROAD analyse automatiquement les slacks!

4. VÃ©rifier timing aprÃ¨s placement
report_checks -path_delay max  ;# Setup
report_checks -path_delay min  ;# Hold

### 3.5 Exemple pratique

Design : data_in[7:0] â†’ Processing â†’ data_out[7:0]

SDC dÃ©finit :
- data_in[0] critique (sur critical path)
- data_in[7] non-critique

Placement rÃ©sultant :

     [clk]
 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 [d0] â† Proche logic â”‚  â† d0 critique
 â”‚                  â”‚
 â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
 â”‚  â”‚ Critical â”‚    â”‚
 â”‚  â”‚   Path   â”‚    â”‚
 â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
 â”‚                  â”‚
 â”‚              [o0] â† Proche logic
 â”‚                  â”‚
 â”‚                  â”‚
 [d7] â† Loin      [o7] â† Loin
 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
   Non-critique placÃ© en dernier

### 3.6 MÃ©triques de validation

AprÃ¨s placement timing-driven :

VÃ©rifier WNS (Worst Negative Slack)
report_worst_slack -max  ;# Setup
Target : WNS > 0 (pas de violation)

VÃ©rifier TNS (Total Negative Slack)
report_tns -max
Target : TNS = 0

Inspecter top 10 paths
report_checks -path_delay max -format full -n 10

**Exemple de rapport** :

Startpoint : data_in[0] (input port clocked by clk)
Endpoint   : FF_critical/D (rising edge-triggered flip-flop clocked by clk)

Point                          Incr      Path
--------------------------------------------------------
clock clk (rise edge)          0.00      0.00
clock network delay (ideal)    0.00      0.00
input external delay           2.00      2.00 r
data_in[0] (in)                0.00      2.00 r
wire_delay                     0.30      2.30 r  â† RÃ©duit par placement!
U1/Y (AND2)                    0.50      2.80 r
FF_critical/D                  0.00      2.80 r
data arrival time                        2.80

clock clk (rise edge)         10.00     10.00
clock network delay (ideal)    0.00     10.00
FF_critical/CLK                          10.00 r
library setup time            -0.20      9.80
data required time                       9.80
--------------------------------------------------------
slack (MET)                               7.00  âœ“ GOOD

---

## 4. Bus Grouping

### 4.1 Qu'est-ce que le bus grouping ?

Placer les pins d'un mÃªme **bus** (ex: data[7:0]) de maniÃ¨re **adjacente et ordonnÃ©e** pour :

1. Simplifier le routage (moins de crossing)
2. AmÃ©liorer lisibilitÃ©
3. RÃ©duire wire length
4. Faciliter debug

### 4.2 Sans bus grouping (MAUVAIS)

Design : 8-bit bus data_in[7:0]

Placement alÃ©atoire :

    [d3] [d0]    [d7]
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
[d5]                    [d1]
â”‚                         â”‚
â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚     â”‚  Logic  â”‚         â”‚
â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                         â”‚
[d6]                    [d2]
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    [d4]         [d1]

ProblÃ¨mes :
- Wires croisent partout (congestion)
- Difficile Ã  router
- Long wire length total

### 4.3 Avec bus grouping (BON)

Bus grouping sur left edge :

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
[d7] â”€â”                   â”‚
[d6] â”€â”¤                   â”‚
[d5] â”€â”¤                   â”‚
[d4] â”€â”¤  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”‚
[d3] â”€â”¼â”€â†’â”‚  Logic  â”‚      â”‚
[d2] â”€â”¤  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚
[d1] â”€â”¤                   â”‚
[d0] â”€â”˜                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Avantages :
âœ“ Parallel routing (pas de crossing)
âœ“ Short wire length
âœ“ Easy to debug/trace

### 4.4 Bus ordering

Deux conventions :

#### MSB-first (Most Significant Bit first)

[d7] â† MSB en haut
[d6]
[d5]
[d4]
[d3]
[d2]
[d1]
[d0] â† LSB en bas

**UtilisÃ© pour** : Affichage naturel (lire de haut en bas = binaire)

#### LSB-first

[d0] â† LSB en haut
[d1]
[d2]
[d3]
[d4]
[d5]
[d6]
[d7] â† MSB en bas

**UtilisÃ© pour** : CompatibilitÃ© avec layout externe

### 4.5 Commandes OpenROAD

#### MÃ©thode 1 : Contrainte de rÃ©gion

Grouper data_in[7:0] sur left edge
set_io_pin_constraint \
  -pin_name "data_in*" \
  -region "left:*"

place_pins -hor_layers met5 -ver_layers met3

#### MÃ©thode 2 : Ordre explicite

DÃ©finir ordre exact (MSB-first)
set_io_pin_constraint \
  -pin_name "data_in\[7\]" \
  -region "left:0.1:0.2"

set_io_pin_constraint \
  -pin_name "data_in\[6\]" \
  -region "left:0.2:0.3"
  
... et ainsi de suite

place_pins -hor_layers met5 -ver_layers met3

#### MÃ©thode 3 : Utiliser matching pattern

Grouper tous les pins commenÃ§ant par "data_"
set_io_pin_constraint \
  -pin_name {data_*} \
  -region "left:*"

Grouper inputs vs outputs
set_io_pin_constraint \
  -pin_name {*_in*} \
  -region "left:*"
  
set_io_pin_constraint \
  -pin_name {*_out*} \
  -region "right:*"

place_pins -random

### 4.6 Exemple complet

Design : 8-bit ALU
Inputs  : a[7:0], b[7:0], opcode[2:0]
Outputs : result[7:0], flags[3:0]

Bus grouping strategy :
- a[7:0] sur left (MSB-first)
- b[7:0] sur bottom (MSB-first)
- result[7:0] sur right (MSB-first)
- opcode + flags sur top

Implementation :
set_io_pin_constraint -pin_name "a*" -region "left:*"
set_io_pin_constraint -pin_name "b*" -region "bottom:*"
set_io_pin_constraint -pin_name "result*" -region "right:*"
set_io_pin_constraint -pin_name "opcode*" -region "top:0.2:0.4"
set_io_pin_constraint -pin_name "flags*" -region "top:0.6:0.8"

place_pins -hor_layers met5 -ver_layers met3

**RÃ©sultat visuel** :

     [op2][op1][op0]  [f3][f2][f1][f0]
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
[a7]                               [r7]
[a6]                               [r6]
[a5]        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”             [r5]
[a4]        â”‚  ALU   â”‚             [r4]
[a3]        â”‚  Logic â”‚             [r3]
[a2]        â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜             [r2]
[a1]                               [r1]
[a0]                               [r0]
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    [b7][b6][b5][b4][b3][b2][b1][b0]

Notation : Tous les buses sont ordonnÃ©s MSB-first

### 4.7 Validation du bus grouping

VÃ©rifier dans le DEF file :

Inspecter le DEF gÃ©nÃ©rÃ©
grep "PINS" results/floorplan.def

Exemple de sortie attendue (ordre sÃ©quentiel) :
- PINS a[7] + 100 200 ;
- PINS a[6] + 100 250 ;  â† Ã‰cart constant (50 unitÃ©s)
- PINS a[5] + 100 300 ;
...

### 4.8 Erreurs courantes

#### Erreur 1 : Pins non-groupÃ©es

SymptÃ´me : Pins du mÃªme bus dispersÃ©es

Cause :
place_pins -random  ;# Pas de contrainte!

Solution :
set_io_pin_constraint -pin_name "data*" -region "left:*"
place_pins -random

#### Erreur 2 : Ordre inversÃ©

SymptÃ´me : LSB en haut au lieu de MSB

Cause : Layer assignment incompatible

Solution : VÃ©rifier l'ordre dans DEF et corriger manuellement si nÃ©cessaire

---

## ï¿½ï¿½ Tableau rÃ©capitulatif

| Concept | Impact | DifficultÃ© | PrioritÃ© |
|---------|--------|------------|----------|
| **Pin Strategies** | Moyen | Facile | â­â­â­ |
| **Layer Assignment** | Ã‰levÃ© | Moyen | â­â­â­â­ |
| **Timing-Driven** | TrÃ¨s Ã©levÃ© | Difficile | â­â­â­â­â­ |
| **Bus Grouping** | Moyen | Facile | â­â­â­ |

---

## ğŸ“ Quiz de validation

Avant de passer aux exercices, testez votre comprÃ©hension :

1. **Quelle stratÃ©gie utiliser pour un design avec des contraintes package fixes ?**
   - RÃ©ponse : Constraint-driven

2. **Quel layer minimum pour les pins I/O ?**
   - RÃ©ponse : M3 (mais M5 recommandÃ©)

3. **Pourquoi placer data_in[0] proche de la logique critique ?**
   - RÃ©ponse : RÃ©duire wire delay sur critical path

4. **Comment grouper un bus data[7:0] sur le left edge ?**
   - RÃ©ponse : set_io_pin_constraint -pin_name "data*" -region "left:*"

---

**PrÃªt pour les exemples ?** â†’ Continuez avec commands.md !
