<use f='tvm/src/tir/schedule/ir_comparator.h' l='44' u='w' c='_ZN3tvm3tir19TensorizeComparatorC1ENS_8IRModuleEb'/>
<dec f='tvm/src/tir/schedule/ir_comparator.h' l='102' type='bool'/>
<offset>1088</offset>
<doc f='tvm/src/tir/schedule/ir_comparator.h' l='101'>/*! \brief Whether assertion mode is enabled. */</doc>
<use f='tvm/src/tir/schedule/ir_comparator.cc' l='68' u='r' c='_ZN3tvm3tir19TensorizeComparator9VisitStmtERKNS0_4StmtES4_'/>
<use f='tvm/src/tir/schedule/ir_comparator.cc' l='78' u='r' c='_ZN3tvm3tir19TensorizeComparator9VisitExprERKNS_8PrimExprES4_'/>
<use f='tvm/src/tir/schedule/ir_comparator.cc' l='263' u='r' c='_ZN3tvm3tir19TensorizeComparator19CompareBufferRegionERKNS0_12BufferRegionES4_'/>
<use f='tvm/src/tir/schedule/ir_comparator.cc' l='329' u='r' c='_ZN3tvm3tir19TensorizeComparator19CompareBufferAccessEPKT_S4_'/>
