// Seed: 1782536038
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output tri1 id_2,
    output tri1 id_3
);
  genvar id_5;
  assign id_2 = 1;
  assign id_3 = 1'h0 - ~id_0;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    input wand id_5,
    input supply0 id_6,
    input wire id_7,
    input wire id_8,
    output tri id_9,
    input wire id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri1 id_15,
    input uwire id_16,
    output uwire id_17,
    input uwire id_18,
    input supply1 id_19,
    output wand id_20
);
  assign id_17 = id_1;
  module_0 modCall_1 (
      id_19,
      id_15,
      id_0,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
