Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Toplyr_TB_behav xil_defaultlib.Toplyr_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 10 for port 'PC_IN' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Datapath.v:84]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 11 for port 'addr_RAM' [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sources_1/new/Toplyr.v:94]
WARNING: [VRFC 10-5021] port 'KeyBoard_clk' is not connected on this instance [/home/marcelo/Desktop/APRESENTACAO_VESPA/Comecar_com_perifericos/vsp/vsp.srcs/sim_1/new/Toplyr_TB.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HALT_AND_CLK
Compiling module xil_defaultlib.ps2
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Address_Adder
Compiling module xil_defaultlib.Instruction_Mem_IP_Address_Adder...
Compiling module xil_defaultlib.Instruction_Mem_IP_Address_Adder...
Compiling module xil_defaultlib.Instruction_Mem_IP_Address_Adder...
Compiling module xil_defaultlib.Conct_Out_RAM
Compiling module xil_defaultlib.Instruction_Mem_IP_Conct_Out_RAM...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.Instruction_Mem_IP_IP_Instructio...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.Instruction_Mem_IP_IP_Instructio...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.Instruction_Mem_IP_IP_Instructio...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.Instruction_Mem_IP_blk_mem_gen_0...
Compiling module xil_defaultlib.Instruction_Mem_IP
Compiling module xil_defaultlib.Instruction_Mem_IP_wrapper
Compiling module xil_defaultlib.Decode_Instruction
Compiling module xil_defaultlib.Mux5b_2x1
Compiling module xil_defaultlib.Mux32b_2x1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.RegFile_IP_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.RegFile_IP_blk_mem_gen_0_1
Compiling module xil_defaultlib.RegFile_IP
Compiling module xil_defaultlib.RegFile_IP_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.CondCode
Compiling module xil_defaultlib.intrController
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.VeSPA_CPU
Compiling module xil_defaultlib.design_1_Conct_Out_RAM_0_1
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_RAM_IP_31_24_0
Compiling module xil_defaultlib.design_1_RAM_IP_31_24_2
Compiling module xil_defaultlib.design_1_RAM_IP_31_24_1
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.SliptD_IN_RAM
Compiling module xil_defaultlib.design_1_SliptD_IN_RAM_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.RAM_IP
Compiling module xil_defaultlib.Toplyr
Compiling module xil_defaultlib.Toplyr_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Toplyr_TB_behav
