//   Ordt 190524.01 autogenerated file 
//   Input: /aha/garnet/global_controller/systemRDL/rdl_models/glc.rdl.final
//   Parms: /aha/garnet/global_controller/systemRDL/ordt_params/glc.parms
//   Date: Fri Jan 19 15:54:40 PST 2024
//

//
//---------- module glc_jrdl_logic
//
module glc_jrdl_logic
(
  clk,
  reset,
  d2l_test_w,
  d2l_test_we,
  d2l_test_re,
  d2l_global_reset_w,
  d2l_global_reset_we,
  d2l_global_reset_re,
  d2l_cgra_stall_w,
  d2l_cgra_stall_we,
  d2l_cgra_stall_re,
  d2l_glb_clk_en_master_w,
  d2l_glb_clk_en_master_we,
  d2l_glb_clk_en_master_re,
  d2l_glb_clk_en_bank_master_w,
  d2l_glb_clk_en_bank_master_we,
  d2l_glb_clk_en_bank_master_re,
  d2l_glb_pcfg_broadcast_stall_w,
  d2l_glb_pcfg_broadcast_stall_we,
  d2l_glb_pcfg_broadcast_stall_re,
  d2l_stream_start_pulse_w,
  d2l_stream_start_pulse_we,
  d2l_stream_start_pulse_re,
  d2l_pc_start_pulse_w,
  d2l_pc_start_pulse_we,
  d2l_pc_start_pulse_re,
  d2l_strm_f2g_ier_w,
  d2l_strm_f2g_ier_we,
  d2l_strm_f2g_ier_re,
  d2l_strm_g2f_ier_w,
  d2l_strm_g2f_ier_we,
  d2l_strm_g2f_ier_re,
  d2l_par_cfg_g2f_ier_w,
  d2l_par_cfg_g2f_ier_we,
  d2l_par_cfg_g2f_ier_re,
  d2l_global_ier_w,
  d2l_global_ier_we,
  d2l_global_ier_re,
  d2l_strm_f2g_isr_w,
  d2l_strm_f2g_isr_we,
  d2l_strm_f2g_isr_re,
  d2l_strm_g2f_isr_w,
  d2l_strm_g2f_isr_we,
  d2l_strm_g2f_isr_re,
  d2l_par_cfg_g2f_isr_w,
  d2l_par_cfg_g2f_isr_we,
  d2l_par_cfg_g2f_isr_re,
  d2l_global_isr_w,
  d2l_global_isr_we,
  d2l_global_isr_re,
  d2l_cgra_config_addr_w,
  d2l_cgra_config_addr_we,
  d2l_cgra_config_addr_re,
  d2l_cgra_config_wr_data_w,
  d2l_cgra_config_wr_data_we,
  d2l_cgra_config_wr_data_re,
  d2l_cgra_config_write_w,
  d2l_cgra_config_write_we,
  d2l_cgra_config_write_re,
  d2l_cgra_config_read_w,
  d2l_cgra_config_read_we,
  d2l_cgra_config_read_re,
  d2l_cgra_config_rd_data_w,
  d2l_cgra_config_rd_data_we,
  d2l_cgra_config_rd_data_re,
  d2l_glb_flush_crossbar_w,
  d2l_glb_flush_crossbar_we,
  d2l_glb_flush_crossbar_re,
  h2l_global_reset_cnt_w,
  h2l_global_reset_cnt_we,
  h2l_strm_f2g_isr_tile_0_intr,
  h2l_strm_f2g_isr_tile_1_intr,
  h2l_strm_f2g_isr_tile_2_intr,
  h2l_strm_f2g_isr_tile_3_intr,
  h2l_strm_f2g_isr_tile_4_intr,
  h2l_strm_f2g_isr_tile_5_intr,
  h2l_strm_f2g_isr_tile_6_intr,
  h2l_strm_f2g_isr_tile_7_intr,
  h2l_strm_f2g_isr_tile_8_intr,
  h2l_strm_f2g_isr_tile_9_intr,
  h2l_strm_f2g_isr_tile_10_intr,
  h2l_strm_f2g_isr_tile_11_intr,
  h2l_strm_f2g_isr_tile_12_intr,
  h2l_strm_f2g_isr_tile_13_intr,
  h2l_strm_f2g_isr_tile_14_intr,
  h2l_strm_f2g_isr_tile_15_intr,
  h2l_strm_g2f_isr_tile_0_intr,
  h2l_strm_g2f_isr_tile_1_intr,
  h2l_strm_g2f_isr_tile_2_intr,
  h2l_strm_g2f_isr_tile_3_intr,
  h2l_strm_g2f_isr_tile_4_intr,
  h2l_strm_g2f_isr_tile_5_intr,
  h2l_strm_g2f_isr_tile_6_intr,
  h2l_strm_g2f_isr_tile_7_intr,
  h2l_strm_g2f_isr_tile_8_intr,
  h2l_strm_g2f_isr_tile_9_intr,
  h2l_strm_g2f_isr_tile_10_intr,
  h2l_strm_g2f_isr_tile_11_intr,
  h2l_strm_g2f_isr_tile_12_intr,
  h2l_strm_g2f_isr_tile_13_intr,
  h2l_strm_g2f_isr_tile_14_intr,
  h2l_strm_g2f_isr_tile_15_intr,
  h2l_par_cfg_g2f_isr_tile_0_intr,
  h2l_par_cfg_g2f_isr_tile_1_intr,
  h2l_par_cfg_g2f_isr_tile_2_intr,
  h2l_par_cfg_g2f_isr_tile_3_intr,
  h2l_par_cfg_g2f_isr_tile_4_intr,
  h2l_par_cfg_g2f_isr_tile_5_intr,
  h2l_par_cfg_g2f_isr_tile_6_intr,
  h2l_par_cfg_g2f_isr_tile_7_intr,
  h2l_par_cfg_g2f_isr_tile_8_intr,
  h2l_par_cfg_g2f_isr_tile_9_intr,
  h2l_par_cfg_g2f_isr_tile_10_intr,
  h2l_par_cfg_g2f_isr_tile_11_intr,
  h2l_par_cfg_g2f_isr_tile_12_intr,
  h2l_par_cfg_g2f_isr_tile_13_intr,
  h2l_par_cfg_g2f_isr_tile_14_intr,
  h2l_par_cfg_g2f_isr_tile_15_intr,
  h2l_global_isr_strm_f2g_w,
  h2l_global_isr_strm_g2f_w,
  h2l_global_isr_par_cfg_g2f_w,
  h2l_cgra_config_write_cnt_w,
  h2l_cgra_config_write_cnt_we,
  h2l_cgra_config_read_cnt_w,
  h2l_cgra_config_read_cnt_we,
  h2l_cgra_config_rd_data_data_w,
  h2l_cgra_config_rd_data_data_we,

  l2d_test_r,
  l2d_global_reset_r,
  l2d_cgra_stall_r,
  l2d_glb_clk_en_master_r,
  l2d_glb_clk_en_bank_master_r,
  l2d_glb_pcfg_broadcast_stall_r,
  l2d_stream_start_pulse_r,
  l2d_pc_start_pulse_r,
  l2d_strm_f2g_ier_r,
  l2d_strm_g2f_ier_r,
  l2d_par_cfg_g2f_ier_r,
  l2d_global_ier_r,
  l2d_strm_f2g_isr_r,
  l2d_strm_g2f_isr_r,
  l2d_par_cfg_g2f_isr_r,
  l2d_global_isr_r,
  l2d_cgra_config_addr_r,
  l2d_cgra_config_wr_data_r,
  l2d_cgra_config_write_r,
  l2d_cgra_config_read_r,
  l2d_cgra_config_rd_data_r,
  l2d_glb_flush_crossbar_r,
  l2h_global_reset_cnt_r,
  l2h_cgra_stall_stall_r,
  l2h_glb_clk_en_master_clk_en_r,
  l2h_glb_clk_en_bank_master_clk_en_r,
  l2h_glb_pcfg_broadcast_stall_stall_r,
  l2h_stream_start_pulse_g2f_glb_tile_0_r,
  l2h_stream_start_pulse_g2f_glb_tile_1_r,
  l2h_stream_start_pulse_g2f_glb_tile_2_r,
  l2h_stream_start_pulse_g2f_glb_tile_3_r,
  l2h_stream_start_pulse_g2f_glb_tile_4_r,
  l2h_stream_start_pulse_g2f_glb_tile_5_r,
  l2h_stream_start_pulse_g2f_glb_tile_6_r,
  l2h_stream_start_pulse_g2f_glb_tile_7_r,
  l2h_stream_start_pulse_g2f_glb_tile_8_r,
  l2h_stream_start_pulse_g2f_glb_tile_9_r,
  l2h_stream_start_pulse_g2f_glb_tile_10_r,
  l2h_stream_start_pulse_g2f_glb_tile_11_r,
  l2h_stream_start_pulse_g2f_glb_tile_12_r,
  l2h_stream_start_pulse_g2f_glb_tile_13_r,
  l2h_stream_start_pulse_g2f_glb_tile_14_r,
  l2h_stream_start_pulse_g2f_glb_tile_15_r,
  l2h_stream_start_pulse_f2g_glb_tile_0_r,
  l2h_stream_start_pulse_f2g_glb_tile_1_r,
  l2h_stream_start_pulse_f2g_glb_tile_2_r,
  l2h_stream_start_pulse_f2g_glb_tile_3_r,
  l2h_stream_start_pulse_f2g_glb_tile_4_r,
  l2h_stream_start_pulse_f2g_glb_tile_5_r,
  l2h_stream_start_pulse_f2g_glb_tile_6_r,
  l2h_stream_start_pulse_f2g_glb_tile_7_r,
  l2h_stream_start_pulse_f2g_glb_tile_8_r,
  l2h_stream_start_pulse_f2g_glb_tile_9_r,
  l2h_stream_start_pulse_f2g_glb_tile_10_r,
  l2h_stream_start_pulse_f2g_glb_tile_11_r,
  l2h_stream_start_pulse_f2g_glb_tile_12_r,
  l2h_stream_start_pulse_f2g_glb_tile_13_r,
  l2h_stream_start_pulse_f2g_glb_tile_14_r,
  l2h_stream_start_pulse_f2g_glb_tile_15_r,
  l2h_pc_start_pulse_glb_tile_0_r,
  l2h_pc_start_pulse_glb_tile_1_r,
  l2h_pc_start_pulse_glb_tile_2_r,
  l2h_pc_start_pulse_glb_tile_3_r,
  l2h_pc_start_pulse_glb_tile_4_r,
  l2h_pc_start_pulse_glb_tile_5_r,
  l2h_pc_start_pulse_glb_tile_6_r,
  l2h_pc_start_pulse_glb_tile_7_r,
  l2h_pc_start_pulse_glb_tile_8_r,
  l2h_pc_start_pulse_glb_tile_9_r,
  l2h_pc_start_pulse_glb_tile_10_r,
  l2h_pc_start_pulse_glb_tile_11_r,
  l2h_pc_start_pulse_glb_tile_12_r,
  l2h_pc_start_pulse_glb_tile_13_r,
  l2h_pc_start_pulse_glb_tile_14_r,
  l2h_pc_start_pulse_glb_tile_15_r,
  l2h_strm_f2g_isr_intr_o,
  l2h_strm_g2f_isr_intr_o,
  l2h_par_cfg_g2f_isr_intr_o,
  l2h_global_isr_intr_o,
  l2h_cgra_config_addr_addr_r,
  l2h_cgra_config_wr_data_data_r,
  l2h_cgra_config_write_cnt_r,
  l2h_cgra_config_write_cnt_ored_o,
  l2h_cgra_config_read_cnt_r,
  l2h_cgra_config_read_cnt_ored_o,
  l2h_cgra_config_rd_data_data_r,
  l2h_glb_flush_crossbar_sel_r );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] d2l_test_w;
  input    d2l_test_we;
  input    d2l_test_re;
  input     [31:0] d2l_global_reset_w;
  input    d2l_global_reset_we;
  input    d2l_global_reset_re;
  input     [31:0] d2l_cgra_stall_w;
  input    d2l_cgra_stall_we;
  input    d2l_cgra_stall_re;
  input     [31:0] d2l_glb_clk_en_master_w;
  input    d2l_glb_clk_en_master_we;
  input    d2l_glb_clk_en_master_re;
  input     [31:0] d2l_glb_clk_en_bank_master_w;
  input    d2l_glb_clk_en_bank_master_we;
  input    d2l_glb_clk_en_bank_master_re;
  input     [31:0] d2l_glb_pcfg_broadcast_stall_w;
  input    d2l_glb_pcfg_broadcast_stall_we;
  input    d2l_glb_pcfg_broadcast_stall_re;
  input     [31:0] d2l_stream_start_pulse_w;
  input    d2l_stream_start_pulse_we;
  input    d2l_stream_start_pulse_re;
  input     [31:0] d2l_pc_start_pulse_w;
  input    d2l_pc_start_pulse_we;
  input    d2l_pc_start_pulse_re;
  input     [31:0] d2l_strm_f2g_ier_w;
  input    d2l_strm_f2g_ier_we;
  input    d2l_strm_f2g_ier_re;
  input     [31:0] d2l_strm_g2f_ier_w;
  input    d2l_strm_g2f_ier_we;
  input    d2l_strm_g2f_ier_re;
  input     [31:0] d2l_par_cfg_g2f_ier_w;
  input    d2l_par_cfg_g2f_ier_we;
  input    d2l_par_cfg_g2f_ier_re;
  input     [31:0] d2l_global_ier_w;
  input    d2l_global_ier_we;
  input    d2l_global_ier_re;
  input     [31:0] d2l_strm_f2g_isr_w;
  input    d2l_strm_f2g_isr_we;
  input    d2l_strm_f2g_isr_re;
  input     [31:0] d2l_strm_g2f_isr_w;
  input    d2l_strm_g2f_isr_we;
  input    d2l_strm_g2f_isr_re;
  input     [31:0] d2l_par_cfg_g2f_isr_w;
  input    d2l_par_cfg_g2f_isr_we;
  input    d2l_par_cfg_g2f_isr_re;
  input     [31:0] d2l_global_isr_w;
  input    d2l_global_isr_we;
  input    d2l_global_isr_re;
  input     [31:0] d2l_cgra_config_addr_w;
  input    d2l_cgra_config_addr_we;
  input    d2l_cgra_config_addr_re;
  input     [31:0] d2l_cgra_config_wr_data_w;
  input    d2l_cgra_config_wr_data_we;
  input    d2l_cgra_config_wr_data_re;
  input     [31:0] d2l_cgra_config_write_w;
  input    d2l_cgra_config_write_we;
  input    d2l_cgra_config_write_re;
  input     [31:0] d2l_cgra_config_read_w;
  input    d2l_cgra_config_read_we;
  input    d2l_cgra_config_read_re;
  input     [31:0] d2l_cgra_config_rd_data_w;
  input    d2l_cgra_config_rd_data_we;
  input    d2l_cgra_config_rd_data_re;
  input     [31:0] d2l_glb_flush_crossbar_w;
  input    d2l_glb_flush_crossbar_we;
  input    d2l_glb_flush_crossbar_re;
  input     [31:0] h2l_global_reset_cnt_w;
  input    h2l_global_reset_cnt_we;
  input    h2l_strm_f2g_isr_tile_0_intr;
  input    h2l_strm_f2g_isr_tile_1_intr;
  input    h2l_strm_f2g_isr_tile_2_intr;
  input    h2l_strm_f2g_isr_tile_3_intr;
  input    h2l_strm_f2g_isr_tile_4_intr;
  input    h2l_strm_f2g_isr_tile_5_intr;
  input    h2l_strm_f2g_isr_tile_6_intr;
  input    h2l_strm_f2g_isr_tile_7_intr;
  input    h2l_strm_f2g_isr_tile_8_intr;
  input    h2l_strm_f2g_isr_tile_9_intr;
  input    h2l_strm_f2g_isr_tile_10_intr;
  input    h2l_strm_f2g_isr_tile_11_intr;
  input    h2l_strm_f2g_isr_tile_12_intr;
  input    h2l_strm_f2g_isr_tile_13_intr;
  input    h2l_strm_f2g_isr_tile_14_intr;
  input    h2l_strm_f2g_isr_tile_15_intr;
  input    h2l_strm_g2f_isr_tile_0_intr;
  input    h2l_strm_g2f_isr_tile_1_intr;
  input    h2l_strm_g2f_isr_tile_2_intr;
  input    h2l_strm_g2f_isr_tile_3_intr;
  input    h2l_strm_g2f_isr_tile_4_intr;
  input    h2l_strm_g2f_isr_tile_5_intr;
  input    h2l_strm_g2f_isr_tile_6_intr;
  input    h2l_strm_g2f_isr_tile_7_intr;
  input    h2l_strm_g2f_isr_tile_8_intr;
  input    h2l_strm_g2f_isr_tile_9_intr;
  input    h2l_strm_g2f_isr_tile_10_intr;
  input    h2l_strm_g2f_isr_tile_11_intr;
  input    h2l_strm_g2f_isr_tile_12_intr;
  input    h2l_strm_g2f_isr_tile_13_intr;
  input    h2l_strm_g2f_isr_tile_14_intr;
  input    h2l_strm_g2f_isr_tile_15_intr;
  input    h2l_par_cfg_g2f_isr_tile_0_intr;
  input    h2l_par_cfg_g2f_isr_tile_1_intr;
  input    h2l_par_cfg_g2f_isr_tile_2_intr;
  input    h2l_par_cfg_g2f_isr_tile_3_intr;
  input    h2l_par_cfg_g2f_isr_tile_4_intr;
  input    h2l_par_cfg_g2f_isr_tile_5_intr;
  input    h2l_par_cfg_g2f_isr_tile_6_intr;
  input    h2l_par_cfg_g2f_isr_tile_7_intr;
  input    h2l_par_cfg_g2f_isr_tile_8_intr;
  input    h2l_par_cfg_g2f_isr_tile_9_intr;
  input    h2l_par_cfg_g2f_isr_tile_10_intr;
  input    h2l_par_cfg_g2f_isr_tile_11_intr;
  input    h2l_par_cfg_g2f_isr_tile_12_intr;
  input    h2l_par_cfg_g2f_isr_tile_13_intr;
  input    h2l_par_cfg_g2f_isr_tile_14_intr;
  input    h2l_par_cfg_g2f_isr_tile_15_intr;
  input    h2l_global_isr_strm_f2g_w;
  input    h2l_global_isr_strm_g2f_w;
  input    h2l_global_isr_par_cfg_g2f_w;
  input     [31:0] h2l_cgra_config_write_cnt_w;
  input    h2l_cgra_config_write_cnt_we;
  input     [31:0] h2l_cgra_config_read_cnt_w;
  input    h2l_cgra_config_read_cnt_we;
  input     [31:0] h2l_cgra_config_rd_data_data_w;
  input    h2l_cgra_config_rd_data_data_we;

  //------- outputs
  output     [31:0] l2d_test_r;
  output     [31:0] l2d_global_reset_r;
  output     [31:0] l2d_cgra_stall_r;
  output     [31:0] l2d_glb_clk_en_master_r;
  output     [31:0] l2d_glb_clk_en_bank_master_r;
  output     [31:0] l2d_glb_pcfg_broadcast_stall_r;
  output     [31:0] l2d_stream_start_pulse_r;
  output     [31:0] l2d_pc_start_pulse_r;
  output     [31:0] l2d_strm_f2g_ier_r;
  output     [31:0] l2d_strm_g2f_ier_r;
  output     [31:0] l2d_par_cfg_g2f_ier_r;
  output     [31:0] l2d_global_ier_r;
  output     [31:0] l2d_strm_f2g_isr_r;
  output     [31:0] l2d_strm_g2f_isr_r;
  output     [31:0] l2d_par_cfg_g2f_isr_r;
  output     [31:0] l2d_global_isr_r;
  output     [31:0] l2d_cgra_config_addr_r;
  output     [31:0] l2d_cgra_config_wr_data_r;
  output     [31:0] l2d_cgra_config_write_r;
  output     [31:0] l2d_cgra_config_read_r;
  output     [31:0] l2d_cgra_config_rd_data_r;
  output     [31:0] l2d_glb_flush_crossbar_r;
  output     [31:0] l2h_global_reset_cnt_r;
  output     [31:0] l2h_cgra_stall_stall_r;
  output     [15:0] l2h_glb_clk_en_master_clk_en_r;
  output     [15:0] l2h_glb_clk_en_bank_master_clk_en_r;
  output     [15:0] l2h_glb_pcfg_broadcast_stall_stall_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_0_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_1_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_2_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_3_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_4_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_5_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_6_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_7_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_8_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_9_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_10_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_11_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_12_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_13_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_14_r;
  output    l2h_stream_start_pulse_g2f_glb_tile_15_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_0_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_1_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_2_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_3_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_4_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_5_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_6_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_7_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_8_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_9_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_10_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_11_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_12_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_13_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_14_r;
  output    l2h_stream_start_pulse_f2g_glb_tile_15_r;
  output    l2h_pc_start_pulse_glb_tile_0_r;
  output    l2h_pc_start_pulse_glb_tile_1_r;
  output    l2h_pc_start_pulse_glb_tile_2_r;
  output    l2h_pc_start_pulse_glb_tile_3_r;
  output    l2h_pc_start_pulse_glb_tile_4_r;
  output    l2h_pc_start_pulse_glb_tile_5_r;
  output    l2h_pc_start_pulse_glb_tile_6_r;
  output    l2h_pc_start_pulse_glb_tile_7_r;
  output    l2h_pc_start_pulse_glb_tile_8_r;
  output    l2h_pc_start_pulse_glb_tile_9_r;
  output    l2h_pc_start_pulse_glb_tile_10_r;
  output    l2h_pc_start_pulse_glb_tile_11_r;
  output    l2h_pc_start_pulse_glb_tile_12_r;
  output    l2h_pc_start_pulse_glb_tile_13_r;
  output    l2h_pc_start_pulse_glb_tile_14_r;
  output    l2h_pc_start_pulse_glb_tile_15_r;
  output    l2h_strm_f2g_isr_intr_o;
  output    l2h_strm_g2f_isr_intr_o;
  output    l2h_par_cfg_g2f_isr_intr_o;
  output    l2h_global_isr_intr_o;
  output     [31:0] l2h_cgra_config_addr_addr_r;
  output     [31:0] l2h_cgra_config_wr_data_data_r;
  output     [31:0] l2h_cgra_config_write_cnt_r;
  output    l2h_cgra_config_write_cnt_ored_o;
  output     [31:0] l2h_cgra_config_read_cnt_r;
  output    l2h_cgra_config_read_cnt_ored_o;
  output     [31:0] l2h_cgra_config_rd_data_data_r;
  output     [31:0] l2h_glb_flush_crossbar_sel_r;


  //------- wire defines
  logic  h2l_strm_f2g_isr_tile_0_intr;
  logic  h2l_strm_f2g_isr_tile_1_intr;
  logic  h2l_strm_f2g_isr_tile_2_intr;
  logic  h2l_strm_f2g_isr_tile_3_intr;
  logic  h2l_strm_f2g_isr_tile_4_intr;
  logic  h2l_strm_f2g_isr_tile_5_intr;
  logic  h2l_strm_f2g_isr_tile_6_intr;
  logic  h2l_strm_f2g_isr_tile_7_intr;
  logic  h2l_strm_f2g_isr_tile_8_intr;
  logic  h2l_strm_f2g_isr_tile_9_intr;
  logic  h2l_strm_f2g_isr_tile_10_intr;
  logic  h2l_strm_f2g_isr_tile_11_intr;
  logic  h2l_strm_f2g_isr_tile_12_intr;
  logic  h2l_strm_f2g_isr_tile_13_intr;
  logic  h2l_strm_f2g_isr_tile_14_intr;
  logic  h2l_strm_f2g_isr_tile_15_intr;
  logic  h2l_strm_g2f_isr_tile_0_intr;
  logic  h2l_strm_g2f_isr_tile_1_intr;
  logic  h2l_strm_g2f_isr_tile_2_intr;
  logic  h2l_strm_g2f_isr_tile_3_intr;
  logic  h2l_strm_g2f_isr_tile_4_intr;
  logic  h2l_strm_g2f_isr_tile_5_intr;
  logic  h2l_strm_g2f_isr_tile_6_intr;
  logic  h2l_strm_g2f_isr_tile_7_intr;
  logic  h2l_strm_g2f_isr_tile_8_intr;
  logic  h2l_strm_g2f_isr_tile_9_intr;
  logic  h2l_strm_g2f_isr_tile_10_intr;
  logic  h2l_strm_g2f_isr_tile_11_intr;
  logic  h2l_strm_g2f_isr_tile_12_intr;
  logic  h2l_strm_g2f_isr_tile_13_intr;
  logic  h2l_strm_g2f_isr_tile_14_intr;
  logic  h2l_strm_g2f_isr_tile_15_intr;
  logic  h2l_par_cfg_g2f_isr_tile_0_intr;
  logic  h2l_par_cfg_g2f_isr_tile_1_intr;
  logic  h2l_par_cfg_g2f_isr_tile_2_intr;
  logic  h2l_par_cfg_g2f_isr_tile_3_intr;
  logic  h2l_par_cfg_g2f_isr_tile_4_intr;
  logic  h2l_par_cfg_g2f_isr_tile_5_intr;
  logic  h2l_par_cfg_g2f_isr_tile_6_intr;
  logic  h2l_par_cfg_g2f_isr_tile_7_intr;
  logic  h2l_par_cfg_g2f_isr_tile_8_intr;
  logic  h2l_par_cfg_g2f_isr_tile_9_intr;
  logic  h2l_par_cfg_g2f_isr_tile_10_intr;
  logic  h2l_par_cfg_g2f_isr_tile_11_intr;
  logic  h2l_par_cfg_g2f_isr_tile_12_intr;
  logic  h2l_par_cfg_g2f_isr_tile_13_intr;
  logic  h2l_par_cfg_g2f_isr_tile_14_intr;
  logic  h2l_par_cfg_g2f_isr_tile_15_intr;
  
  //------- reg defines
  logic   [31:0] rg_test_value;
  logic   [31:0] reg_test_value_next;
  logic   [31:0] l2d_test_r;
  logic   [31:0] rg_global_reset_cnt;
  logic   [31:0] reg_global_reset_cnt_next;
  logic   [31:0] l2h_global_reset_cnt_r;
  logic   [31:0] l2d_global_reset_r;
  logic   [31:0] rg_cgra_stall_stall;
  logic   [31:0] reg_cgra_stall_stall_next;
  logic   [31:0] l2h_cgra_stall_stall_r;
  logic   [31:0] l2d_cgra_stall_r;
  logic   [15:0] rg_glb_clk_en_master_clk_en;
  logic   [15:0] reg_glb_clk_en_master_clk_en_next;
  logic   [15:0] l2h_glb_clk_en_master_clk_en_r;
  logic   [31:0] l2d_glb_clk_en_master_r;
  logic   [15:0] rg_glb_clk_en_bank_master_clk_en;
  logic   [15:0] reg_glb_clk_en_bank_master_clk_en_next;
  logic   [15:0] l2h_glb_clk_en_bank_master_clk_en_r;
  logic   [31:0] l2d_glb_clk_en_bank_master_r;
  logic   [15:0] rg_glb_pcfg_broadcast_stall_stall;
  logic   [15:0] reg_glb_pcfg_broadcast_stall_stall_next;
  logic   [15:0] l2h_glb_pcfg_broadcast_stall_stall_r;
  logic   [31:0] l2d_glb_pcfg_broadcast_stall_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_0;
  logic  reg_stream_start_pulse_g2f_glb_tile_0_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_0_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_1;
  logic  reg_stream_start_pulse_g2f_glb_tile_1_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_1_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_2;
  logic  reg_stream_start_pulse_g2f_glb_tile_2_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_2_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_3;
  logic  reg_stream_start_pulse_g2f_glb_tile_3_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_3_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_4;
  logic  reg_stream_start_pulse_g2f_glb_tile_4_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_4_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_5;
  logic  reg_stream_start_pulse_g2f_glb_tile_5_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_5_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_6;
  logic  reg_stream_start_pulse_g2f_glb_tile_6_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_6_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_7;
  logic  reg_stream_start_pulse_g2f_glb_tile_7_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_7_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_8;
  logic  reg_stream_start_pulse_g2f_glb_tile_8_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_8_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_9;
  logic  reg_stream_start_pulse_g2f_glb_tile_9_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_9_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_10;
  logic  reg_stream_start_pulse_g2f_glb_tile_10_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_10_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_11;
  logic  reg_stream_start_pulse_g2f_glb_tile_11_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_11_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_12;
  logic  reg_stream_start_pulse_g2f_glb_tile_12_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_12_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_13;
  logic  reg_stream_start_pulse_g2f_glb_tile_13_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_13_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_14;
  logic  reg_stream_start_pulse_g2f_glb_tile_14_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_14_r;
  logic  rg_stream_start_pulse_g2f_glb_tile_15;
  logic  reg_stream_start_pulse_g2f_glb_tile_15_next;
  logic  l2h_stream_start_pulse_g2f_glb_tile_15_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_0;
  logic  reg_stream_start_pulse_f2g_glb_tile_0_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_0_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_1;
  logic  reg_stream_start_pulse_f2g_glb_tile_1_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_1_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_2;
  logic  reg_stream_start_pulse_f2g_glb_tile_2_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_2_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_3;
  logic  reg_stream_start_pulse_f2g_glb_tile_3_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_3_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_4;
  logic  reg_stream_start_pulse_f2g_glb_tile_4_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_4_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_5;
  logic  reg_stream_start_pulse_f2g_glb_tile_5_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_5_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_6;
  logic  reg_stream_start_pulse_f2g_glb_tile_6_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_6_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_7;
  logic  reg_stream_start_pulse_f2g_glb_tile_7_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_7_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_8;
  logic  reg_stream_start_pulse_f2g_glb_tile_8_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_8_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_9;
  logic  reg_stream_start_pulse_f2g_glb_tile_9_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_9_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_10;
  logic  reg_stream_start_pulse_f2g_glb_tile_10_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_10_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_11;
  logic  reg_stream_start_pulse_f2g_glb_tile_11_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_11_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_12;
  logic  reg_stream_start_pulse_f2g_glb_tile_12_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_12_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_13;
  logic  reg_stream_start_pulse_f2g_glb_tile_13_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_13_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_14;
  logic  reg_stream_start_pulse_f2g_glb_tile_14_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_14_r;
  logic  rg_stream_start_pulse_f2g_glb_tile_15;
  logic  reg_stream_start_pulse_f2g_glb_tile_15_next;
  logic  l2h_stream_start_pulse_f2g_glb_tile_15_r;
  logic   [31:0] l2d_stream_start_pulse_r;
  logic  rg_pc_start_pulse_glb_tile_0;
  logic  reg_pc_start_pulse_glb_tile_0_next;
  logic  l2h_pc_start_pulse_glb_tile_0_r;
  logic  rg_pc_start_pulse_glb_tile_1;
  logic  reg_pc_start_pulse_glb_tile_1_next;
  logic  l2h_pc_start_pulse_glb_tile_1_r;
  logic  rg_pc_start_pulse_glb_tile_2;
  logic  reg_pc_start_pulse_glb_tile_2_next;
  logic  l2h_pc_start_pulse_glb_tile_2_r;
  logic  rg_pc_start_pulse_glb_tile_3;
  logic  reg_pc_start_pulse_glb_tile_3_next;
  logic  l2h_pc_start_pulse_glb_tile_3_r;
  logic  rg_pc_start_pulse_glb_tile_4;
  logic  reg_pc_start_pulse_glb_tile_4_next;
  logic  l2h_pc_start_pulse_glb_tile_4_r;
  logic  rg_pc_start_pulse_glb_tile_5;
  logic  reg_pc_start_pulse_glb_tile_5_next;
  logic  l2h_pc_start_pulse_glb_tile_5_r;
  logic  rg_pc_start_pulse_glb_tile_6;
  logic  reg_pc_start_pulse_glb_tile_6_next;
  logic  l2h_pc_start_pulse_glb_tile_6_r;
  logic  rg_pc_start_pulse_glb_tile_7;
  logic  reg_pc_start_pulse_glb_tile_7_next;
  logic  l2h_pc_start_pulse_glb_tile_7_r;
  logic  rg_pc_start_pulse_glb_tile_8;
  logic  reg_pc_start_pulse_glb_tile_8_next;
  logic  l2h_pc_start_pulse_glb_tile_8_r;
  logic  rg_pc_start_pulse_glb_tile_9;
  logic  reg_pc_start_pulse_glb_tile_9_next;
  logic  l2h_pc_start_pulse_glb_tile_9_r;
  logic  rg_pc_start_pulse_glb_tile_10;
  logic  reg_pc_start_pulse_glb_tile_10_next;
  logic  l2h_pc_start_pulse_glb_tile_10_r;
  logic  rg_pc_start_pulse_glb_tile_11;
  logic  reg_pc_start_pulse_glb_tile_11_next;
  logic  l2h_pc_start_pulse_glb_tile_11_r;
  logic  rg_pc_start_pulse_glb_tile_12;
  logic  reg_pc_start_pulse_glb_tile_12_next;
  logic  l2h_pc_start_pulse_glb_tile_12_r;
  logic  rg_pc_start_pulse_glb_tile_13;
  logic  reg_pc_start_pulse_glb_tile_13_next;
  logic  l2h_pc_start_pulse_glb_tile_13_r;
  logic  rg_pc_start_pulse_glb_tile_14;
  logic  reg_pc_start_pulse_glb_tile_14_next;
  logic  l2h_pc_start_pulse_glb_tile_14_r;
  logic  rg_pc_start_pulse_glb_tile_15;
  logic  reg_pc_start_pulse_glb_tile_15_next;
  logic  l2h_pc_start_pulse_glb_tile_15_r;
  logic   [31:0] l2d_pc_start_pulse_r;
  logic  rg_strm_f2g_ier_tile_0;
  logic  reg_strm_f2g_ier_tile_0_next;
  logic  rg_strm_f2g_ier_tile_1;
  logic  reg_strm_f2g_ier_tile_1_next;
  logic  rg_strm_f2g_ier_tile_2;
  logic  reg_strm_f2g_ier_tile_2_next;
  logic  rg_strm_f2g_ier_tile_3;
  logic  reg_strm_f2g_ier_tile_3_next;
  logic  rg_strm_f2g_ier_tile_4;
  logic  reg_strm_f2g_ier_tile_4_next;
  logic  rg_strm_f2g_ier_tile_5;
  logic  reg_strm_f2g_ier_tile_5_next;
  logic  rg_strm_f2g_ier_tile_6;
  logic  reg_strm_f2g_ier_tile_6_next;
  logic  rg_strm_f2g_ier_tile_7;
  logic  reg_strm_f2g_ier_tile_7_next;
  logic  rg_strm_f2g_ier_tile_8;
  logic  reg_strm_f2g_ier_tile_8_next;
  logic  rg_strm_f2g_ier_tile_9;
  logic  reg_strm_f2g_ier_tile_9_next;
  logic  rg_strm_f2g_ier_tile_10;
  logic  reg_strm_f2g_ier_tile_10_next;
  logic  rg_strm_f2g_ier_tile_11;
  logic  reg_strm_f2g_ier_tile_11_next;
  logic  rg_strm_f2g_ier_tile_12;
  logic  reg_strm_f2g_ier_tile_12_next;
  logic  rg_strm_f2g_ier_tile_13;
  logic  reg_strm_f2g_ier_tile_13_next;
  logic  rg_strm_f2g_ier_tile_14;
  logic  reg_strm_f2g_ier_tile_14_next;
  logic  rg_strm_f2g_ier_tile_15;
  logic  reg_strm_f2g_ier_tile_15_next;
  logic   [31:0] l2d_strm_f2g_ier_r;
  logic  rg_strm_g2f_ier_tile_0;
  logic  reg_strm_g2f_ier_tile_0_next;
  logic  rg_strm_g2f_ier_tile_1;
  logic  reg_strm_g2f_ier_tile_1_next;
  logic  rg_strm_g2f_ier_tile_2;
  logic  reg_strm_g2f_ier_tile_2_next;
  logic  rg_strm_g2f_ier_tile_3;
  logic  reg_strm_g2f_ier_tile_3_next;
  logic  rg_strm_g2f_ier_tile_4;
  logic  reg_strm_g2f_ier_tile_4_next;
  logic  rg_strm_g2f_ier_tile_5;
  logic  reg_strm_g2f_ier_tile_5_next;
  logic  rg_strm_g2f_ier_tile_6;
  logic  reg_strm_g2f_ier_tile_6_next;
  logic  rg_strm_g2f_ier_tile_7;
  logic  reg_strm_g2f_ier_tile_7_next;
  logic  rg_strm_g2f_ier_tile_8;
  logic  reg_strm_g2f_ier_tile_8_next;
  logic  rg_strm_g2f_ier_tile_9;
  logic  reg_strm_g2f_ier_tile_9_next;
  logic  rg_strm_g2f_ier_tile_10;
  logic  reg_strm_g2f_ier_tile_10_next;
  logic  rg_strm_g2f_ier_tile_11;
  logic  reg_strm_g2f_ier_tile_11_next;
  logic  rg_strm_g2f_ier_tile_12;
  logic  reg_strm_g2f_ier_tile_12_next;
  logic  rg_strm_g2f_ier_tile_13;
  logic  reg_strm_g2f_ier_tile_13_next;
  logic  rg_strm_g2f_ier_tile_14;
  logic  reg_strm_g2f_ier_tile_14_next;
  logic  rg_strm_g2f_ier_tile_15;
  logic  reg_strm_g2f_ier_tile_15_next;
  logic   [31:0] l2d_strm_g2f_ier_r;
  logic  rg_par_cfg_g2f_ier_tile_0;
  logic  reg_par_cfg_g2f_ier_tile_0_next;
  logic  rg_par_cfg_g2f_ier_tile_1;
  logic  reg_par_cfg_g2f_ier_tile_1_next;
  logic  rg_par_cfg_g2f_ier_tile_2;
  logic  reg_par_cfg_g2f_ier_tile_2_next;
  logic  rg_par_cfg_g2f_ier_tile_3;
  logic  reg_par_cfg_g2f_ier_tile_3_next;
  logic  rg_par_cfg_g2f_ier_tile_4;
  logic  reg_par_cfg_g2f_ier_tile_4_next;
  logic  rg_par_cfg_g2f_ier_tile_5;
  logic  reg_par_cfg_g2f_ier_tile_5_next;
  logic  rg_par_cfg_g2f_ier_tile_6;
  logic  reg_par_cfg_g2f_ier_tile_6_next;
  logic  rg_par_cfg_g2f_ier_tile_7;
  logic  reg_par_cfg_g2f_ier_tile_7_next;
  logic  rg_par_cfg_g2f_ier_tile_8;
  logic  reg_par_cfg_g2f_ier_tile_8_next;
  logic  rg_par_cfg_g2f_ier_tile_9;
  logic  reg_par_cfg_g2f_ier_tile_9_next;
  logic  rg_par_cfg_g2f_ier_tile_10;
  logic  reg_par_cfg_g2f_ier_tile_10_next;
  logic  rg_par_cfg_g2f_ier_tile_11;
  logic  reg_par_cfg_g2f_ier_tile_11_next;
  logic  rg_par_cfg_g2f_ier_tile_12;
  logic  reg_par_cfg_g2f_ier_tile_12_next;
  logic  rg_par_cfg_g2f_ier_tile_13;
  logic  reg_par_cfg_g2f_ier_tile_13_next;
  logic  rg_par_cfg_g2f_ier_tile_14;
  logic  reg_par_cfg_g2f_ier_tile_14_next;
  logic  rg_par_cfg_g2f_ier_tile_15;
  logic  reg_par_cfg_g2f_ier_tile_15_next;
  logic   [31:0] l2d_par_cfg_g2f_ier_r;
  logic  rg_global_ier_strm_f2g;
  logic  reg_global_ier_strm_f2g_next;
  logic  rg_global_ier_strm_g2f;
  logic  reg_global_ier_strm_g2f_next;
  logic  rg_global_ier_par_cfg_g2f;
  logic  reg_global_ier_par_cfg_g2f_next;
  logic   [31:0] l2d_global_ier_r;
  logic  rg_strm_f2g_isr_tile_0;
  logic  reg_strm_f2g_isr_tile_0_next;
  logic  l2h_strm_f2g_isr_intr_o;
  logic  rg_strm_f2g_isr_tile_1;
  logic  reg_strm_f2g_isr_tile_1_next;
  logic  rg_strm_f2g_isr_tile_2;
  logic  reg_strm_f2g_isr_tile_2_next;
  logic  rg_strm_f2g_isr_tile_3;
  logic  reg_strm_f2g_isr_tile_3_next;
  logic  rg_strm_f2g_isr_tile_4;
  logic  reg_strm_f2g_isr_tile_4_next;
  logic  rg_strm_f2g_isr_tile_5;
  logic  reg_strm_f2g_isr_tile_5_next;
  logic  rg_strm_f2g_isr_tile_6;
  logic  reg_strm_f2g_isr_tile_6_next;
  logic  rg_strm_f2g_isr_tile_7;
  logic  reg_strm_f2g_isr_tile_7_next;
  logic  rg_strm_f2g_isr_tile_8;
  logic  reg_strm_f2g_isr_tile_8_next;
  logic  rg_strm_f2g_isr_tile_9;
  logic  reg_strm_f2g_isr_tile_9_next;
  logic  rg_strm_f2g_isr_tile_10;
  logic  reg_strm_f2g_isr_tile_10_next;
  logic  rg_strm_f2g_isr_tile_11;
  logic  reg_strm_f2g_isr_tile_11_next;
  logic  rg_strm_f2g_isr_tile_12;
  logic  reg_strm_f2g_isr_tile_12_next;
  logic  rg_strm_f2g_isr_tile_13;
  logic  reg_strm_f2g_isr_tile_13_next;
  logic  rg_strm_f2g_isr_tile_14;
  logic  reg_strm_f2g_isr_tile_14_next;
  logic  rg_strm_f2g_isr_tile_15;
  logic  reg_strm_f2g_isr_tile_15_next;
  logic   [31:0] l2d_strm_f2g_isr_r;
  logic  rg_strm_g2f_isr_tile_0;
  logic  reg_strm_g2f_isr_tile_0_next;
  logic  l2h_strm_g2f_isr_intr_o;
  logic  rg_strm_g2f_isr_tile_1;
  logic  reg_strm_g2f_isr_tile_1_next;
  logic  rg_strm_g2f_isr_tile_2;
  logic  reg_strm_g2f_isr_tile_2_next;
  logic  rg_strm_g2f_isr_tile_3;
  logic  reg_strm_g2f_isr_tile_3_next;
  logic  rg_strm_g2f_isr_tile_4;
  logic  reg_strm_g2f_isr_tile_4_next;
  logic  rg_strm_g2f_isr_tile_5;
  logic  reg_strm_g2f_isr_tile_5_next;
  logic  rg_strm_g2f_isr_tile_6;
  logic  reg_strm_g2f_isr_tile_6_next;
  logic  rg_strm_g2f_isr_tile_7;
  logic  reg_strm_g2f_isr_tile_7_next;
  logic  rg_strm_g2f_isr_tile_8;
  logic  reg_strm_g2f_isr_tile_8_next;
  logic  rg_strm_g2f_isr_tile_9;
  logic  reg_strm_g2f_isr_tile_9_next;
  logic  rg_strm_g2f_isr_tile_10;
  logic  reg_strm_g2f_isr_tile_10_next;
  logic  rg_strm_g2f_isr_tile_11;
  logic  reg_strm_g2f_isr_tile_11_next;
  logic  rg_strm_g2f_isr_tile_12;
  logic  reg_strm_g2f_isr_tile_12_next;
  logic  rg_strm_g2f_isr_tile_13;
  logic  reg_strm_g2f_isr_tile_13_next;
  logic  rg_strm_g2f_isr_tile_14;
  logic  reg_strm_g2f_isr_tile_14_next;
  logic  rg_strm_g2f_isr_tile_15;
  logic  reg_strm_g2f_isr_tile_15_next;
  logic   [31:0] l2d_strm_g2f_isr_r;
  logic  rg_par_cfg_g2f_isr_tile_0;
  logic  reg_par_cfg_g2f_isr_tile_0_next;
  logic  l2h_par_cfg_g2f_isr_intr_o;
  logic  rg_par_cfg_g2f_isr_tile_1;
  logic  reg_par_cfg_g2f_isr_tile_1_next;
  logic  rg_par_cfg_g2f_isr_tile_2;
  logic  reg_par_cfg_g2f_isr_tile_2_next;
  logic  rg_par_cfg_g2f_isr_tile_3;
  logic  reg_par_cfg_g2f_isr_tile_3_next;
  logic  rg_par_cfg_g2f_isr_tile_4;
  logic  reg_par_cfg_g2f_isr_tile_4_next;
  logic  rg_par_cfg_g2f_isr_tile_5;
  logic  reg_par_cfg_g2f_isr_tile_5_next;
  logic  rg_par_cfg_g2f_isr_tile_6;
  logic  reg_par_cfg_g2f_isr_tile_6_next;
  logic  rg_par_cfg_g2f_isr_tile_7;
  logic  reg_par_cfg_g2f_isr_tile_7_next;
  logic  rg_par_cfg_g2f_isr_tile_8;
  logic  reg_par_cfg_g2f_isr_tile_8_next;
  logic  rg_par_cfg_g2f_isr_tile_9;
  logic  reg_par_cfg_g2f_isr_tile_9_next;
  logic  rg_par_cfg_g2f_isr_tile_10;
  logic  reg_par_cfg_g2f_isr_tile_10_next;
  logic  rg_par_cfg_g2f_isr_tile_11;
  logic  reg_par_cfg_g2f_isr_tile_11_next;
  logic  rg_par_cfg_g2f_isr_tile_12;
  logic  reg_par_cfg_g2f_isr_tile_12_next;
  logic  rg_par_cfg_g2f_isr_tile_13;
  logic  reg_par_cfg_g2f_isr_tile_13_next;
  logic  rg_par_cfg_g2f_isr_tile_14;
  logic  reg_par_cfg_g2f_isr_tile_14_next;
  logic  rg_par_cfg_g2f_isr_tile_15;
  logic  reg_par_cfg_g2f_isr_tile_15_next;
  logic   [31:0] l2d_par_cfg_g2f_isr_r;
  logic  rg_global_isr_strm_f2g;
  logic  reg_global_isr_strm_f2g_next;
  logic  l2h_global_isr_intr_o;
  logic  rg_global_isr_strm_g2f;
  logic  reg_global_isr_strm_g2f_next;
  logic  rg_global_isr_par_cfg_g2f;
  logic  reg_global_isr_par_cfg_g2f_next;
  logic   [31:0] l2d_global_isr_r;
  logic   [31:0] rg_cgra_config_addr_addr;
  logic   [31:0] reg_cgra_config_addr_addr_next;
  logic   [31:0] l2h_cgra_config_addr_addr_r;
  logic   [31:0] l2d_cgra_config_addr_r;
  logic   [31:0] rg_cgra_config_wr_data_data;
  logic   [31:0] reg_cgra_config_wr_data_data_next;
  logic   [31:0] l2h_cgra_config_wr_data_data_r;
  logic   [31:0] l2d_cgra_config_wr_data_r;
  logic   [31:0] rg_cgra_config_write_cnt;
  logic   [31:0] reg_cgra_config_write_cnt_next;
  logic   [31:0] l2h_cgra_config_write_cnt_r;
  logic  l2h_cgra_config_write_cnt_ored_o;
  logic   [31:0] l2d_cgra_config_write_r;
  logic   [31:0] rg_cgra_config_read_cnt;
  logic   [31:0] reg_cgra_config_read_cnt_next;
  logic   [31:0] l2h_cgra_config_read_cnt_r;
  logic  l2h_cgra_config_read_cnt_ored_o;
  logic   [31:0] l2d_cgra_config_read_r;
  logic   [31:0] rg_cgra_config_rd_data_data;
  logic   [31:0] reg_cgra_config_rd_data_data_next;
  logic   [31:0] l2h_cgra_config_rd_data_data_r;
  logic   [31:0] l2d_cgra_config_rd_data_r;
  logic   [31:0] rg_glb_flush_crossbar_sel;
  logic   [31:0] reg_glb_flush_crossbar_sel_next;
  logic   [31:0] l2h_glb_flush_crossbar_sel_r;
  logic   [31:0] l2d_glb_flush_crossbar_r;
  
  
  //------- combinatorial assigns for pc_start_pulse (pio read data)
  always_comb begin
    l2d_pc_start_pulse_r = 32'b0;
    l2d_pc_start_pulse_r [0]  = rg_pc_start_pulse_glb_tile_0;
    l2d_pc_start_pulse_r [1]  = rg_pc_start_pulse_glb_tile_1;
    l2d_pc_start_pulse_r [2]  = rg_pc_start_pulse_glb_tile_2;
    l2d_pc_start_pulse_r [3]  = rg_pc_start_pulse_glb_tile_3;
    l2d_pc_start_pulse_r [4]  = rg_pc_start_pulse_glb_tile_4;
    l2d_pc_start_pulse_r [5]  = rg_pc_start_pulse_glb_tile_5;
    l2d_pc_start_pulse_r [6]  = rg_pc_start_pulse_glb_tile_6;
    l2d_pc_start_pulse_r [7]  = rg_pc_start_pulse_glb_tile_7;
    l2d_pc_start_pulse_r [8]  = rg_pc_start_pulse_glb_tile_8;
    l2d_pc_start_pulse_r [9]  = rg_pc_start_pulse_glb_tile_9;
    l2d_pc_start_pulse_r [10]  = rg_pc_start_pulse_glb_tile_10;
    l2d_pc_start_pulse_r [11]  = rg_pc_start_pulse_glb_tile_11;
    l2d_pc_start_pulse_r [12]  = rg_pc_start_pulse_glb_tile_12;
    l2d_pc_start_pulse_r [13]  = rg_pc_start_pulse_glb_tile_13;
    l2d_pc_start_pulse_r [14]  = rg_pc_start_pulse_glb_tile_14;
    l2d_pc_start_pulse_r [15]  = rg_pc_start_pulse_glb_tile_15;
  end
  
  //------- combinatorial assigns for global_isr (pio read data)
  always_comb begin
    l2d_global_isr_r = 32'b0;
    l2d_global_isr_r [0]  = rg_global_isr_strm_f2g;
    l2d_global_isr_r [1]  = rg_global_isr_strm_g2f;
    l2d_global_isr_r [2]  = rg_global_isr_par_cfg_g2f;
  end
  
  //------- combinatorial assigns for glb_pcfg_broadcast_stall
  always_comb begin
    reg_glb_pcfg_broadcast_stall_stall_next = rg_glb_pcfg_broadcast_stall_stall;
    l2h_glb_pcfg_broadcast_stall_stall_r = rg_glb_pcfg_broadcast_stall_stall;
    if (d2l_glb_pcfg_broadcast_stall_we) reg_glb_pcfg_broadcast_stall_stall_next = d2l_glb_pcfg_broadcast_stall_w [15:0] ;
  end
  
  //------- reg assigns for glb_pcfg_broadcast_stall
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_glb_pcfg_broadcast_stall_stall <= #1 16'h0;
    end
    else begin
      rg_glb_pcfg_broadcast_stall_stall <= #1  reg_glb_pcfg_broadcast_stall_stall_next;
    end
  end
  
  //------- combinatorial assigns for cgra_config_write
  always_comb begin
    reg_cgra_config_write_cnt_next = rg_cgra_config_write_cnt;
    l2h_cgra_config_write_cnt_r = rg_cgra_config_write_cnt;
    l2h_cgra_config_write_cnt_ored_o = | rg_cgra_config_write_cnt;
    if (h2l_cgra_config_write_cnt_we) reg_cgra_config_write_cnt_next = h2l_cgra_config_write_cnt_w;
    if (d2l_cgra_config_write_we) reg_cgra_config_write_cnt_next = d2l_cgra_config_write_w;
  end
  
  //------- reg assigns for cgra_config_write
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_cgra_config_write_cnt <= #1 32'h0;
    end
    else begin
      rg_cgra_config_write_cnt <= #1  reg_cgra_config_write_cnt_next;
    end
  end
  
  //------- combinatorial assigns for cgra_config_rd_data
  always_comb begin
    reg_cgra_config_rd_data_data_next = rg_cgra_config_rd_data_data;
    l2h_cgra_config_rd_data_data_r = rg_cgra_config_rd_data_data;
    if (h2l_cgra_config_rd_data_data_we) reg_cgra_config_rd_data_data_next = h2l_cgra_config_rd_data_data_w;
  end
  
  //------- reg assigns for cgra_config_rd_data
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_cgra_config_rd_data_data <= #1 32'h0;
    end
    else begin
      rg_cgra_config_rd_data_data <= #1  reg_cgra_config_rd_data_data_next;
    end
  end
  
  //------- combinatorial assigns for strm_g2f_ier (pio read data)
  always_comb begin
    l2d_strm_g2f_ier_r = 32'b0;
    l2d_strm_g2f_ier_r [0]  = rg_strm_g2f_ier_tile_0;
    l2d_strm_g2f_ier_r [1]  = rg_strm_g2f_ier_tile_1;
    l2d_strm_g2f_ier_r [2]  = rg_strm_g2f_ier_tile_2;
    l2d_strm_g2f_ier_r [3]  = rg_strm_g2f_ier_tile_3;
    l2d_strm_g2f_ier_r [4]  = rg_strm_g2f_ier_tile_4;
    l2d_strm_g2f_ier_r [5]  = rg_strm_g2f_ier_tile_5;
    l2d_strm_g2f_ier_r [6]  = rg_strm_g2f_ier_tile_6;
    l2d_strm_g2f_ier_r [7]  = rg_strm_g2f_ier_tile_7;
    l2d_strm_g2f_ier_r [8]  = rg_strm_g2f_ier_tile_8;
    l2d_strm_g2f_ier_r [9]  = rg_strm_g2f_ier_tile_9;
    l2d_strm_g2f_ier_r [10]  = rg_strm_g2f_ier_tile_10;
    l2d_strm_g2f_ier_r [11]  = rg_strm_g2f_ier_tile_11;
    l2d_strm_g2f_ier_r [12]  = rg_strm_g2f_ier_tile_12;
    l2d_strm_g2f_ier_r [13]  = rg_strm_g2f_ier_tile_13;
    l2d_strm_g2f_ier_r [14]  = rg_strm_g2f_ier_tile_14;
    l2d_strm_g2f_ier_r [15]  = rg_strm_g2f_ier_tile_15;
  end
  
  //------- combinatorial assigns for cgra_config_wr_data (pio read data)
  always_comb begin
    l2d_cgra_config_wr_data_r = rg_cgra_config_wr_data_data;
  end
  
  //------- combinatorial assigns for glb_pcfg_broadcast_stall (pio read data)
  always_comb begin
    l2d_glb_pcfg_broadcast_stall_r = 32'b0;
    l2d_glb_pcfg_broadcast_stall_r [15:0]  = rg_glb_pcfg_broadcast_stall_stall;
  end
  
  //------- combinatorial assigns for strm_f2g_ier (pio read data)
  always_comb begin
    l2d_strm_f2g_ier_r = 32'b0;
    l2d_strm_f2g_ier_r [0]  = rg_strm_f2g_ier_tile_0;
    l2d_strm_f2g_ier_r [1]  = rg_strm_f2g_ier_tile_1;
    l2d_strm_f2g_ier_r [2]  = rg_strm_f2g_ier_tile_2;
    l2d_strm_f2g_ier_r [3]  = rg_strm_f2g_ier_tile_3;
    l2d_strm_f2g_ier_r [4]  = rg_strm_f2g_ier_tile_4;
    l2d_strm_f2g_ier_r [5]  = rg_strm_f2g_ier_tile_5;
    l2d_strm_f2g_ier_r [6]  = rg_strm_f2g_ier_tile_6;
    l2d_strm_f2g_ier_r [7]  = rg_strm_f2g_ier_tile_7;
    l2d_strm_f2g_ier_r [8]  = rg_strm_f2g_ier_tile_8;
    l2d_strm_f2g_ier_r [9]  = rg_strm_f2g_ier_tile_9;
    l2d_strm_f2g_ier_r [10]  = rg_strm_f2g_ier_tile_10;
    l2d_strm_f2g_ier_r [11]  = rg_strm_f2g_ier_tile_11;
    l2d_strm_f2g_ier_r [12]  = rg_strm_f2g_ier_tile_12;
    l2d_strm_f2g_ier_r [13]  = rg_strm_f2g_ier_tile_13;
    l2d_strm_f2g_ier_r [14]  = rg_strm_f2g_ier_tile_14;
    l2d_strm_f2g_ier_r [15]  = rg_strm_f2g_ier_tile_15;
  end
  
  //------- combinatorial assigns for strm_g2f_isr
  always_comb begin
    reg_strm_g2f_isr_tile_0_next = rg_strm_g2f_isr_tile_0;
    reg_strm_g2f_isr_tile_1_next = rg_strm_g2f_isr_tile_1;
    reg_strm_g2f_isr_tile_2_next = rg_strm_g2f_isr_tile_2;
    reg_strm_g2f_isr_tile_3_next = rg_strm_g2f_isr_tile_3;
    reg_strm_g2f_isr_tile_4_next = rg_strm_g2f_isr_tile_4;
    reg_strm_g2f_isr_tile_5_next = rg_strm_g2f_isr_tile_5;
    reg_strm_g2f_isr_tile_6_next = rg_strm_g2f_isr_tile_6;
    reg_strm_g2f_isr_tile_7_next = rg_strm_g2f_isr_tile_7;
    reg_strm_g2f_isr_tile_8_next = rg_strm_g2f_isr_tile_8;
    reg_strm_g2f_isr_tile_9_next = rg_strm_g2f_isr_tile_9;
    reg_strm_g2f_isr_tile_10_next = rg_strm_g2f_isr_tile_10;
    reg_strm_g2f_isr_tile_11_next = rg_strm_g2f_isr_tile_11;
    reg_strm_g2f_isr_tile_12_next = rg_strm_g2f_isr_tile_12;
    reg_strm_g2f_isr_tile_13_next = rg_strm_g2f_isr_tile_13;
    reg_strm_g2f_isr_tile_14_next = rg_strm_g2f_isr_tile_14;
    reg_strm_g2f_isr_tile_15_next = rg_strm_g2f_isr_tile_15;
    l2h_strm_g2f_isr_intr_o = 1'b0;
    reg_strm_g2f_isr_tile_0_next = (h2l_strm_g2f_isr_tile_0_intr | rg_strm_g2f_isr_tile_0);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_0 & rg_strm_g2f_ier_tile_0);
    reg_strm_g2f_isr_tile_1_next = (h2l_strm_g2f_isr_tile_1_intr | rg_strm_g2f_isr_tile_1);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_1 & rg_strm_g2f_ier_tile_1);
    reg_strm_g2f_isr_tile_2_next = (h2l_strm_g2f_isr_tile_2_intr | rg_strm_g2f_isr_tile_2);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_2 & rg_strm_g2f_ier_tile_2);
    reg_strm_g2f_isr_tile_3_next = (h2l_strm_g2f_isr_tile_3_intr | rg_strm_g2f_isr_tile_3);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_3 & rg_strm_g2f_ier_tile_3);
    reg_strm_g2f_isr_tile_4_next = (h2l_strm_g2f_isr_tile_4_intr | rg_strm_g2f_isr_tile_4);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_4 & rg_strm_g2f_ier_tile_4);
    reg_strm_g2f_isr_tile_5_next = (h2l_strm_g2f_isr_tile_5_intr | rg_strm_g2f_isr_tile_5);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_5 & rg_strm_g2f_ier_tile_5);
    reg_strm_g2f_isr_tile_6_next = (h2l_strm_g2f_isr_tile_6_intr | rg_strm_g2f_isr_tile_6);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_6 & rg_strm_g2f_ier_tile_6);
    reg_strm_g2f_isr_tile_7_next = (h2l_strm_g2f_isr_tile_7_intr | rg_strm_g2f_isr_tile_7);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_7 & rg_strm_g2f_ier_tile_7);
    reg_strm_g2f_isr_tile_8_next = (h2l_strm_g2f_isr_tile_8_intr | rg_strm_g2f_isr_tile_8);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_8 & rg_strm_g2f_ier_tile_8);
    reg_strm_g2f_isr_tile_9_next = (h2l_strm_g2f_isr_tile_9_intr | rg_strm_g2f_isr_tile_9);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_9 & rg_strm_g2f_ier_tile_9);
    reg_strm_g2f_isr_tile_10_next = (h2l_strm_g2f_isr_tile_10_intr | rg_strm_g2f_isr_tile_10);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_10 & rg_strm_g2f_ier_tile_10);
    reg_strm_g2f_isr_tile_11_next = (h2l_strm_g2f_isr_tile_11_intr | rg_strm_g2f_isr_tile_11);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_11 & rg_strm_g2f_ier_tile_11);
    reg_strm_g2f_isr_tile_12_next = (h2l_strm_g2f_isr_tile_12_intr | rg_strm_g2f_isr_tile_12);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_12 & rg_strm_g2f_ier_tile_12);
    reg_strm_g2f_isr_tile_13_next = (h2l_strm_g2f_isr_tile_13_intr | rg_strm_g2f_isr_tile_13);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_13 & rg_strm_g2f_ier_tile_13);
    reg_strm_g2f_isr_tile_14_next = (h2l_strm_g2f_isr_tile_14_intr | rg_strm_g2f_isr_tile_14);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_14 & rg_strm_g2f_ier_tile_14);
    reg_strm_g2f_isr_tile_15_next = (h2l_strm_g2f_isr_tile_15_intr | rg_strm_g2f_isr_tile_15);
    l2h_strm_g2f_isr_intr_o = l2h_strm_g2f_isr_intr_o | (rg_strm_g2f_isr_tile_15 & rg_strm_g2f_ier_tile_15);
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_0_next = (reg_strm_g2f_isr_tile_0_next & ~d2l_strm_g2f_isr_w [0] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_1_next = (reg_strm_g2f_isr_tile_1_next & ~d2l_strm_g2f_isr_w [1] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_2_next = (reg_strm_g2f_isr_tile_2_next & ~d2l_strm_g2f_isr_w [2] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_3_next = (reg_strm_g2f_isr_tile_3_next & ~d2l_strm_g2f_isr_w [3] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_4_next = (reg_strm_g2f_isr_tile_4_next & ~d2l_strm_g2f_isr_w [4] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_5_next = (reg_strm_g2f_isr_tile_5_next & ~d2l_strm_g2f_isr_w [5] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_6_next = (reg_strm_g2f_isr_tile_6_next & ~d2l_strm_g2f_isr_w [6] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_7_next = (reg_strm_g2f_isr_tile_7_next & ~d2l_strm_g2f_isr_w [7] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_8_next = (reg_strm_g2f_isr_tile_8_next & ~d2l_strm_g2f_isr_w [8] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_9_next = (reg_strm_g2f_isr_tile_9_next & ~d2l_strm_g2f_isr_w [9] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_10_next = (reg_strm_g2f_isr_tile_10_next & ~d2l_strm_g2f_isr_w [10] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_11_next = (reg_strm_g2f_isr_tile_11_next & ~d2l_strm_g2f_isr_w [11] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_12_next = (reg_strm_g2f_isr_tile_12_next & ~d2l_strm_g2f_isr_w [12] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_13_next = (reg_strm_g2f_isr_tile_13_next & ~d2l_strm_g2f_isr_w [13] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_14_next = (reg_strm_g2f_isr_tile_14_next & ~d2l_strm_g2f_isr_w [14] );
    if (d2l_strm_g2f_isr_we) reg_strm_g2f_isr_tile_15_next = (reg_strm_g2f_isr_tile_15_next & ~d2l_strm_g2f_isr_w [15] );
  end
  
  //------- reg assigns for strm_g2f_isr
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_strm_g2f_isr_tile_0 <= #1 1'h0;
      rg_strm_g2f_isr_tile_1 <= #1 1'h0;
      rg_strm_g2f_isr_tile_2 <= #1 1'h0;
      rg_strm_g2f_isr_tile_3 <= #1 1'h0;
      rg_strm_g2f_isr_tile_4 <= #1 1'h0;
      rg_strm_g2f_isr_tile_5 <= #1 1'h0;
      rg_strm_g2f_isr_tile_6 <= #1 1'h0;
      rg_strm_g2f_isr_tile_7 <= #1 1'h0;
      rg_strm_g2f_isr_tile_8 <= #1 1'h0;
      rg_strm_g2f_isr_tile_9 <= #1 1'h0;
      rg_strm_g2f_isr_tile_10 <= #1 1'h0;
      rg_strm_g2f_isr_tile_11 <= #1 1'h0;
      rg_strm_g2f_isr_tile_12 <= #1 1'h0;
      rg_strm_g2f_isr_tile_13 <= #1 1'h0;
      rg_strm_g2f_isr_tile_14 <= #1 1'h0;
      rg_strm_g2f_isr_tile_15 <= #1 1'h0;
    end
    else begin
      rg_strm_g2f_isr_tile_0 <= #1  reg_strm_g2f_isr_tile_0_next;
      rg_strm_g2f_isr_tile_1 <= #1  reg_strm_g2f_isr_tile_1_next;
      rg_strm_g2f_isr_tile_2 <= #1  reg_strm_g2f_isr_tile_2_next;
      rg_strm_g2f_isr_tile_3 <= #1  reg_strm_g2f_isr_tile_3_next;
      rg_strm_g2f_isr_tile_4 <= #1  reg_strm_g2f_isr_tile_4_next;
      rg_strm_g2f_isr_tile_5 <= #1  reg_strm_g2f_isr_tile_5_next;
      rg_strm_g2f_isr_tile_6 <= #1  reg_strm_g2f_isr_tile_6_next;
      rg_strm_g2f_isr_tile_7 <= #1  reg_strm_g2f_isr_tile_7_next;
      rg_strm_g2f_isr_tile_8 <= #1  reg_strm_g2f_isr_tile_8_next;
      rg_strm_g2f_isr_tile_9 <= #1  reg_strm_g2f_isr_tile_9_next;
      rg_strm_g2f_isr_tile_10 <= #1  reg_strm_g2f_isr_tile_10_next;
      rg_strm_g2f_isr_tile_11 <= #1  reg_strm_g2f_isr_tile_11_next;
      rg_strm_g2f_isr_tile_12 <= #1  reg_strm_g2f_isr_tile_12_next;
      rg_strm_g2f_isr_tile_13 <= #1  reg_strm_g2f_isr_tile_13_next;
      rg_strm_g2f_isr_tile_14 <= #1  reg_strm_g2f_isr_tile_14_next;
      rg_strm_g2f_isr_tile_15 <= #1  reg_strm_g2f_isr_tile_15_next;
    end
  end
  
  //------- combinatorial assigns for stream_start_pulse (pio read data)
  always_comb begin
    l2d_stream_start_pulse_r [0]  = rg_stream_start_pulse_g2f_glb_tile_0;
    l2d_stream_start_pulse_r [1]  = rg_stream_start_pulse_g2f_glb_tile_1;
    l2d_stream_start_pulse_r [2]  = rg_stream_start_pulse_g2f_glb_tile_2;
    l2d_stream_start_pulse_r [3]  = rg_stream_start_pulse_g2f_glb_tile_3;
    l2d_stream_start_pulse_r [4]  = rg_stream_start_pulse_g2f_glb_tile_4;
    l2d_stream_start_pulse_r [5]  = rg_stream_start_pulse_g2f_glb_tile_5;
    l2d_stream_start_pulse_r [6]  = rg_stream_start_pulse_g2f_glb_tile_6;
    l2d_stream_start_pulse_r [7]  = rg_stream_start_pulse_g2f_glb_tile_7;
    l2d_stream_start_pulse_r [8]  = rg_stream_start_pulse_g2f_glb_tile_8;
    l2d_stream_start_pulse_r [9]  = rg_stream_start_pulse_g2f_glb_tile_9;
    l2d_stream_start_pulse_r [10]  = rg_stream_start_pulse_g2f_glb_tile_10;
    l2d_stream_start_pulse_r [11]  = rg_stream_start_pulse_g2f_glb_tile_11;
    l2d_stream_start_pulse_r [12]  = rg_stream_start_pulse_g2f_glb_tile_12;
    l2d_stream_start_pulse_r [13]  = rg_stream_start_pulse_g2f_glb_tile_13;
    l2d_stream_start_pulse_r [14]  = rg_stream_start_pulse_g2f_glb_tile_14;
    l2d_stream_start_pulse_r [15]  = rg_stream_start_pulse_g2f_glb_tile_15;
    l2d_stream_start_pulse_r [16]  = rg_stream_start_pulse_f2g_glb_tile_0;
    l2d_stream_start_pulse_r [17]  = rg_stream_start_pulse_f2g_glb_tile_1;
    l2d_stream_start_pulse_r [18]  = rg_stream_start_pulse_f2g_glb_tile_2;
    l2d_stream_start_pulse_r [19]  = rg_stream_start_pulse_f2g_glb_tile_3;
    l2d_stream_start_pulse_r [20]  = rg_stream_start_pulse_f2g_glb_tile_4;
    l2d_stream_start_pulse_r [21]  = rg_stream_start_pulse_f2g_glb_tile_5;
    l2d_stream_start_pulse_r [22]  = rg_stream_start_pulse_f2g_glb_tile_6;
    l2d_stream_start_pulse_r [23]  = rg_stream_start_pulse_f2g_glb_tile_7;
    l2d_stream_start_pulse_r [24]  = rg_stream_start_pulse_f2g_glb_tile_8;
    l2d_stream_start_pulse_r [25]  = rg_stream_start_pulse_f2g_glb_tile_9;
    l2d_stream_start_pulse_r [26]  = rg_stream_start_pulse_f2g_glb_tile_10;
    l2d_stream_start_pulse_r [27]  = rg_stream_start_pulse_f2g_glb_tile_11;
    l2d_stream_start_pulse_r [28]  = rg_stream_start_pulse_f2g_glb_tile_12;
    l2d_stream_start_pulse_r [29]  = rg_stream_start_pulse_f2g_glb_tile_13;
    l2d_stream_start_pulse_r [30]  = rg_stream_start_pulse_f2g_glb_tile_14;
    l2d_stream_start_pulse_r [31]  = rg_stream_start_pulse_f2g_glb_tile_15;
  end
  
  //------- combinatorial assigns for par_cfg_g2f_isr (pio read data)
  always_comb begin
    l2d_par_cfg_g2f_isr_r = 32'b0;
    l2d_par_cfg_g2f_isr_r [0]  = rg_par_cfg_g2f_isr_tile_0;
    l2d_par_cfg_g2f_isr_r [1]  = rg_par_cfg_g2f_isr_tile_1;
    l2d_par_cfg_g2f_isr_r [2]  = rg_par_cfg_g2f_isr_tile_2;
    l2d_par_cfg_g2f_isr_r [3]  = rg_par_cfg_g2f_isr_tile_3;
    l2d_par_cfg_g2f_isr_r [4]  = rg_par_cfg_g2f_isr_tile_4;
    l2d_par_cfg_g2f_isr_r [5]  = rg_par_cfg_g2f_isr_tile_5;
    l2d_par_cfg_g2f_isr_r [6]  = rg_par_cfg_g2f_isr_tile_6;
    l2d_par_cfg_g2f_isr_r [7]  = rg_par_cfg_g2f_isr_tile_7;
    l2d_par_cfg_g2f_isr_r [8]  = rg_par_cfg_g2f_isr_tile_8;
    l2d_par_cfg_g2f_isr_r [9]  = rg_par_cfg_g2f_isr_tile_9;
    l2d_par_cfg_g2f_isr_r [10]  = rg_par_cfg_g2f_isr_tile_10;
    l2d_par_cfg_g2f_isr_r [11]  = rg_par_cfg_g2f_isr_tile_11;
    l2d_par_cfg_g2f_isr_r [12]  = rg_par_cfg_g2f_isr_tile_12;
    l2d_par_cfg_g2f_isr_r [13]  = rg_par_cfg_g2f_isr_tile_13;
    l2d_par_cfg_g2f_isr_r [14]  = rg_par_cfg_g2f_isr_tile_14;
    l2d_par_cfg_g2f_isr_r [15]  = rg_par_cfg_g2f_isr_tile_15;
  end
  
  //------- combinatorial assigns for glb_clk_en_bank_master
  always_comb begin
    reg_glb_clk_en_bank_master_clk_en_next = rg_glb_clk_en_bank_master_clk_en;
    l2h_glb_clk_en_bank_master_clk_en_r = rg_glb_clk_en_bank_master_clk_en;
    if (d2l_glb_clk_en_bank_master_we) reg_glb_clk_en_bank_master_clk_en_next = d2l_glb_clk_en_bank_master_w [15:0] ;
  end
  
  //------- reg assigns for glb_clk_en_bank_master
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_glb_clk_en_bank_master_clk_en <= #1 16'h0;
    end
    else begin
      rg_glb_clk_en_bank_master_clk_en <= #1  reg_glb_clk_en_bank_master_clk_en_next;
    end
  end
  
  //------- combinatorial assigns for cgra_config_read
  always_comb begin
    reg_cgra_config_read_cnt_next = rg_cgra_config_read_cnt;
    l2h_cgra_config_read_cnt_r = rg_cgra_config_read_cnt;
    l2h_cgra_config_read_cnt_ored_o = | rg_cgra_config_read_cnt;
    if (h2l_cgra_config_read_cnt_we) reg_cgra_config_read_cnt_next = h2l_cgra_config_read_cnt_w;
    if (d2l_cgra_config_read_we) reg_cgra_config_read_cnt_next = d2l_cgra_config_read_w;
  end
  
  //------- reg assigns for cgra_config_read
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_cgra_config_read_cnt <= #1 32'h0;
    end
    else begin
      rg_cgra_config_read_cnt <= #1  reg_cgra_config_read_cnt_next;
    end
  end
  
  //------- combinatorial assigns for glb_clk_en_master
  always_comb begin
    reg_glb_clk_en_master_clk_en_next = rg_glb_clk_en_master_clk_en;
    l2h_glb_clk_en_master_clk_en_r = rg_glb_clk_en_master_clk_en;
    if (d2l_glb_clk_en_master_we) reg_glb_clk_en_master_clk_en_next = d2l_glb_clk_en_master_w [15:0] ;
  end
  
  //------- reg assigns for glb_clk_en_master
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_glb_clk_en_master_clk_en <= #1 16'h0;
    end
    else begin
      rg_glb_clk_en_master_clk_en <= #1  reg_glb_clk_en_master_clk_en_next;
    end
  end
  
  //------- combinatorial assigns for pc_start_pulse
  always_comb begin
    reg_pc_start_pulse_glb_tile_0_next = 0;
    l2h_pc_start_pulse_glb_tile_0_r = rg_pc_start_pulse_glb_tile_0;
    reg_pc_start_pulse_glb_tile_1_next = 0;
    l2h_pc_start_pulse_glb_tile_1_r = rg_pc_start_pulse_glb_tile_1;
    reg_pc_start_pulse_glb_tile_2_next = 0;
    l2h_pc_start_pulse_glb_tile_2_r = rg_pc_start_pulse_glb_tile_2;
    reg_pc_start_pulse_glb_tile_3_next = 0;
    l2h_pc_start_pulse_glb_tile_3_r = rg_pc_start_pulse_glb_tile_3;
    reg_pc_start_pulse_glb_tile_4_next = 0;
    l2h_pc_start_pulse_glb_tile_4_r = rg_pc_start_pulse_glb_tile_4;
    reg_pc_start_pulse_glb_tile_5_next = 0;
    l2h_pc_start_pulse_glb_tile_5_r = rg_pc_start_pulse_glb_tile_5;
    reg_pc_start_pulse_glb_tile_6_next = 0;
    l2h_pc_start_pulse_glb_tile_6_r = rg_pc_start_pulse_glb_tile_6;
    reg_pc_start_pulse_glb_tile_7_next = 0;
    l2h_pc_start_pulse_glb_tile_7_r = rg_pc_start_pulse_glb_tile_7;
    reg_pc_start_pulse_glb_tile_8_next = 0;
    l2h_pc_start_pulse_glb_tile_8_r = rg_pc_start_pulse_glb_tile_8;
    reg_pc_start_pulse_glb_tile_9_next = 0;
    l2h_pc_start_pulse_glb_tile_9_r = rg_pc_start_pulse_glb_tile_9;
    reg_pc_start_pulse_glb_tile_10_next = 0;
    l2h_pc_start_pulse_glb_tile_10_r = rg_pc_start_pulse_glb_tile_10;
    reg_pc_start_pulse_glb_tile_11_next = 0;
    l2h_pc_start_pulse_glb_tile_11_r = rg_pc_start_pulse_glb_tile_11;
    reg_pc_start_pulse_glb_tile_12_next = 0;
    l2h_pc_start_pulse_glb_tile_12_r = rg_pc_start_pulse_glb_tile_12;
    reg_pc_start_pulse_glb_tile_13_next = 0;
    l2h_pc_start_pulse_glb_tile_13_r = rg_pc_start_pulse_glb_tile_13;
    reg_pc_start_pulse_glb_tile_14_next = 0;
    l2h_pc_start_pulse_glb_tile_14_r = rg_pc_start_pulse_glb_tile_14;
    reg_pc_start_pulse_glb_tile_15_next = 0;
    l2h_pc_start_pulse_glb_tile_15_r = rg_pc_start_pulse_glb_tile_15;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_0_next = d2l_pc_start_pulse_w [0] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_1_next = d2l_pc_start_pulse_w [1] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_2_next = d2l_pc_start_pulse_w [2] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_3_next = d2l_pc_start_pulse_w [3] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_4_next = d2l_pc_start_pulse_w [4] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_5_next = d2l_pc_start_pulse_w [5] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_6_next = d2l_pc_start_pulse_w [6] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_7_next = d2l_pc_start_pulse_w [7] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_8_next = d2l_pc_start_pulse_w [8] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_9_next = d2l_pc_start_pulse_w [9] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_10_next = d2l_pc_start_pulse_w [10] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_11_next = d2l_pc_start_pulse_w [11] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_12_next = d2l_pc_start_pulse_w [12] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_13_next = d2l_pc_start_pulse_w [13] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_14_next = d2l_pc_start_pulse_w [14] ;
    if (d2l_pc_start_pulse_we) reg_pc_start_pulse_glb_tile_15_next = d2l_pc_start_pulse_w [15] ;
  end
  
  //------- reg assigns for pc_start_pulse
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_pc_start_pulse_glb_tile_0 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_1 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_2 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_3 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_4 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_5 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_6 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_7 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_8 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_9 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_10 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_11 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_12 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_13 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_14 <= #1 1'h0;
      rg_pc_start_pulse_glb_tile_15 <= #1 1'h0;
    end
    else begin
      rg_pc_start_pulse_glb_tile_0 <= #1  reg_pc_start_pulse_glb_tile_0_next;
      rg_pc_start_pulse_glb_tile_1 <= #1  reg_pc_start_pulse_glb_tile_1_next;
      rg_pc_start_pulse_glb_tile_2 <= #1  reg_pc_start_pulse_glb_tile_2_next;
      rg_pc_start_pulse_glb_tile_3 <= #1  reg_pc_start_pulse_glb_tile_3_next;
      rg_pc_start_pulse_glb_tile_4 <= #1  reg_pc_start_pulse_glb_tile_4_next;
      rg_pc_start_pulse_glb_tile_5 <= #1  reg_pc_start_pulse_glb_tile_5_next;
      rg_pc_start_pulse_glb_tile_6 <= #1  reg_pc_start_pulse_glb_tile_6_next;
      rg_pc_start_pulse_glb_tile_7 <= #1  reg_pc_start_pulse_glb_tile_7_next;
      rg_pc_start_pulse_glb_tile_8 <= #1  reg_pc_start_pulse_glb_tile_8_next;
      rg_pc_start_pulse_glb_tile_9 <= #1  reg_pc_start_pulse_glb_tile_9_next;
      rg_pc_start_pulse_glb_tile_10 <= #1  reg_pc_start_pulse_glb_tile_10_next;
      rg_pc_start_pulse_glb_tile_11 <= #1  reg_pc_start_pulse_glb_tile_11_next;
      rg_pc_start_pulse_glb_tile_12 <= #1  reg_pc_start_pulse_glb_tile_12_next;
      rg_pc_start_pulse_glb_tile_13 <= #1  reg_pc_start_pulse_glb_tile_13_next;
      rg_pc_start_pulse_glb_tile_14 <= #1  reg_pc_start_pulse_glb_tile_14_next;
      rg_pc_start_pulse_glb_tile_15 <= #1  reg_pc_start_pulse_glb_tile_15_next;
    end
  end
  
  //------- combinatorial assigns for cgra_config_wr_data
  always_comb begin
    reg_cgra_config_wr_data_data_next = rg_cgra_config_wr_data_data;
    l2h_cgra_config_wr_data_data_r = rg_cgra_config_wr_data_data;
    if (d2l_cgra_config_wr_data_we) reg_cgra_config_wr_data_data_next = d2l_cgra_config_wr_data_w;
  end
  
  //------- reg assigns for cgra_config_wr_data
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_cgra_config_wr_data_data <= #1 32'h0;
    end
    else begin
      rg_cgra_config_wr_data_data <= #1  reg_cgra_config_wr_data_data_next;
    end
  end
  
  //------- combinatorial assigns for strm_g2f_ier
  always_comb begin
    reg_strm_g2f_ier_tile_0_next = rg_strm_g2f_ier_tile_0;
    reg_strm_g2f_ier_tile_1_next = rg_strm_g2f_ier_tile_1;
    reg_strm_g2f_ier_tile_2_next = rg_strm_g2f_ier_tile_2;
    reg_strm_g2f_ier_tile_3_next = rg_strm_g2f_ier_tile_3;
    reg_strm_g2f_ier_tile_4_next = rg_strm_g2f_ier_tile_4;
    reg_strm_g2f_ier_tile_5_next = rg_strm_g2f_ier_tile_5;
    reg_strm_g2f_ier_tile_6_next = rg_strm_g2f_ier_tile_6;
    reg_strm_g2f_ier_tile_7_next = rg_strm_g2f_ier_tile_7;
    reg_strm_g2f_ier_tile_8_next = rg_strm_g2f_ier_tile_8;
    reg_strm_g2f_ier_tile_9_next = rg_strm_g2f_ier_tile_9;
    reg_strm_g2f_ier_tile_10_next = rg_strm_g2f_ier_tile_10;
    reg_strm_g2f_ier_tile_11_next = rg_strm_g2f_ier_tile_11;
    reg_strm_g2f_ier_tile_12_next = rg_strm_g2f_ier_tile_12;
    reg_strm_g2f_ier_tile_13_next = rg_strm_g2f_ier_tile_13;
    reg_strm_g2f_ier_tile_14_next = rg_strm_g2f_ier_tile_14;
    reg_strm_g2f_ier_tile_15_next = rg_strm_g2f_ier_tile_15;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_0_next = d2l_strm_g2f_ier_w [0] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_1_next = d2l_strm_g2f_ier_w [1] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_2_next = d2l_strm_g2f_ier_w [2] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_3_next = d2l_strm_g2f_ier_w [3] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_4_next = d2l_strm_g2f_ier_w [4] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_5_next = d2l_strm_g2f_ier_w [5] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_6_next = d2l_strm_g2f_ier_w [6] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_7_next = d2l_strm_g2f_ier_w [7] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_8_next = d2l_strm_g2f_ier_w [8] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_9_next = d2l_strm_g2f_ier_w [9] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_10_next = d2l_strm_g2f_ier_w [10] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_11_next = d2l_strm_g2f_ier_w [11] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_12_next = d2l_strm_g2f_ier_w [12] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_13_next = d2l_strm_g2f_ier_w [13] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_14_next = d2l_strm_g2f_ier_w [14] ;
    if (d2l_strm_g2f_ier_we) reg_strm_g2f_ier_tile_15_next = d2l_strm_g2f_ier_w [15] ;
  end
  
  //------- reg assigns for strm_g2f_ier
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_strm_g2f_ier_tile_0 <= #1 1'h0;
      rg_strm_g2f_ier_tile_1 <= #1 1'h0;
      rg_strm_g2f_ier_tile_2 <= #1 1'h0;
      rg_strm_g2f_ier_tile_3 <= #1 1'h0;
      rg_strm_g2f_ier_tile_4 <= #1 1'h0;
      rg_strm_g2f_ier_tile_5 <= #1 1'h0;
      rg_strm_g2f_ier_tile_6 <= #1 1'h0;
      rg_strm_g2f_ier_tile_7 <= #1 1'h0;
      rg_strm_g2f_ier_tile_8 <= #1 1'h0;
      rg_strm_g2f_ier_tile_9 <= #1 1'h0;
      rg_strm_g2f_ier_tile_10 <= #1 1'h0;
      rg_strm_g2f_ier_tile_11 <= #1 1'h0;
      rg_strm_g2f_ier_tile_12 <= #1 1'h0;
      rg_strm_g2f_ier_tile_13 <= #1 1'h0;
      rg_strm_g2f_ier_tile_14 <= #1 1'h0;
      rg_strm_g2f_ier_tile_15 <= #1 1'h0;
    end
    else begin
      rg_strm_g2f_ier_tile_0 <= #1  reg_strm_g2f_ier_tile_0_next;
      rg_strm_g2f_ier_tile_1 <= #1  reg_strm_g2f_ier_tile_1_next;
      rg_strm_g2f_ier_tile_2 <= #1  reg_strm_g2f_ier_tile_2_next;
      rg_strm_g2f_ier_tile_3 <= #1  reg_strm_g2f_ier_tile_3_next;
      rg_strm_g2f_ier_tile_4 <= #1  reg_strm_g2f_ier_tile_4_next;
      rg_strm_g2f_ier_tile_5 <= #1  reg_strm_g2f_ier_tile_5_next;
      rg_strm_g2f_ier_tile_6 <= #1  reg_strm_g2f_ier_tile_6_next;
      rg_strm_g2f_ier_tile_7 <= #1  reg_strm_g2f_ier_tile_7_next;
      rg_strm_g2f_ier_tile_8 <= #1  reg_strm_g2f_ier_tile_8_next;
      rg_strm_g2f_ier_tile_9 <= #1  reg_strm_g2f_ier_tile_9_next;
      rg_strm_g2f_ier_tile_10 <= #1  reg_strm_g2f_ier_tile_10_next;
      rg_strm_g2f_ier_tile_11 <= #1  reg_strm_g2f_ier_tile_11_next;
      rg_strm_g2f_ier_tile_12 <= #1  reg_strm_g2f_ier_tile_12_next;
      rg_strm_g2f_ier_tile_13 <= #1  reg_strm_g2f_ier_tile_13_next;
      rg_strm_g2f_ier_tile_14 <= #1  reg_strm_g2f_ier_tile_14_next;
      rg_strm_g2f_ier_tile_15 <= #1  reg_strm_g2f_ier_tile_15_next;
    end
  end
  
  //------- combinatorial assigns for strm_g2f_isr (pio read data)
  always_comb begin
    l2d_strm_g2f_isr_r = 32'b0;
    l2d_strm_g2f_isr_r [0]  = rg_strm_g2f_isr_tile_0;
    l2d_strm_g2f_isr_r [1]  = rg_strm_g2f_isr_tile_1;
    l2d_strm_g2f_isr_r [2]  = rg_strm_g2f_isr_tile_2;
    l2d_strm_g2f_isr_r [3]  = rg_strm_g2f_isr_tile_3;
    l2d_strm_g2f_isr_r [4]  = rg_strm_g2f_isr_tile_4;
    l2d_strm_g2f_isr_r [5]  = rg_strm_g2f_isr_tile_5;
    l2d_strm_g2f_isr_r [6]  = rg_strm_g2f_isr_tile_6;
    l2d_strm_g2f_isr_r [7]  = rg_strm_g2f_isr_tile_7;
    l2d_strm_g2f_isr_r [8]  = rg_strm_g2f_isr_tile_8;
    l2d_strm_g2f_isr_r [9]  = rg_strm_g2f_isr_tile_9;
    l2d_strm_g2f_isr_r [10]  = rg_strm_g2f_isr_tile_10;
    l2d_strm_g2f_isr_r [11]  = rg_strm_g2f_isr_tile_11;
    l2d_strm_g2f_isr_r [12]  = rg_strm_g2f_isr_tile_12;
    l2d_strm_g2f_isr_r [13]  = rg_strm_g2f_isr_tile_13;
    l2d_strm_g2f_isr_r [14]  = rg_strm_g2f_isr_tile_14;
    l2d_strm_g2f_isr_r [15]  = rg_strm_g2f_isr_tile_15;
  end
  
  //------- combinatorial assigns for test
  always_comb begin
    reg_test_value_next = rg_test_value;
    if (d2l_test_we) reg_test_value_next = d2l_test_w;
  end
  
  //------- reg assigns for test
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_test_value <= #1 32'h0;
    end
    else begin
      rg_test_value <= #1  reg_test_value_next;
    end
  end
  
  //------- combinatorial assigns for glb_flush_crossbar (pio read data)
  always_comb begin
    l2d_glb_flush_crossbar_r = rg_glb_flush_crossbar_sel;
  end
  
  //------- combinatorial assigns for cgra_config_addr
  always_comb begin
    reg_cgra_config_addr_addr_next = rg_cgra_config_addr_addr;
    l2h_cgra_config_addr_addr_r = rg_cgra_config_addr_addr;
    if (d2l_cgra_config_addr_we) reg_cgra_config_addr_addr_next = d2l_cgra_config_addr_w;
  end
  
  //------- reg assigns for cgra_config_addr
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_cgra_config_addr_addr <= #1 32'h0;
    end
    else begin
      rg_cgra_config_addr_addr <= #1  reg_cgra_config_addr_addr_next;
    end
  end
  
  //------- combinatorial assigns for glb_flush_crossbar
  always_comb begin
    reg_glb_flush_crossbar_sel_next = rg_glb_flush_crossbar_sel;
    l2h_glb_flush_crossbar_sel_r = rg_glb_flush_crossbar_sel;
    if (d2l_glb_flush_crossbar_we) reg_glb_flush_crossbar_sel_next = d2l_glb_flush_crossbar_w;
  end
  
  //------- reg assigns for glb_flush_crossbar
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_glb_flush_crossbar_sel <= #1 32'h0;
    end
    else begin
      rg_glb_flush_crossbar_sel <= #1  reg_glb_flush_crossbar_sel_next;
    end
  end
  
  //------- combinatorial assigns for test (pio read data)
  always_comb begin
    l2d_test_r = rg_test_value;
  end
  
  //------- combinatorial assigns for cgra_stall
  always_comb begin
    reg_cgra_stall_stall_next = rg_cgra_stall_stall;
    l2h_cgra_stall_stall_r = rg_cgra_stall_stall;
    if (d2l_cgra_stall_we) reg_cgra_stall_stall_next = d2l_cgra_stall_w;
  end
  
  //------- reg assigns for cgra_stall
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_cgra_stall_stall <= #1 32'h0;
    end
    else begin
      rg_cgra_stall_stall <= #1  reg_cgra_stall_stall_next;
    end
  end
  
  //------- combinatorial assigns for global_reset (pio read data)
  always_comb begin
    l2d_global_reset_r = rg_global_reset_cnt;
  end
  
  //------- combinatorial assigns for par_cfg_g2f_ier (pio read data)
  always_comb begin
    l2d_par_cfg_g2f_ier_r = 32'b0;
    l2d_par_cfg_g2f_ier_r [0]  = rg_par_cfg_g2f_ier_tile_0;
    l2d_par_cfg_g2f_ier_r [1]  = rg_par_cfg_g2f_ier_tile_1;
    l2d_par_cfg_g2f_ier_r [2]  = rg_par_cfg_g2f_ier_tile_2;
    l2d_par_cfg_g2f_ier_r [3]  = rg_par_cfg_g2f_ier_tile_3;
    l2d_par_cfg_g2f_ier_r [4]  = rg_par_cfg_g2f_ier_tile_4;
    l2d_par_cfg_g2f_ier_r [5]  = rg_par_cfg_g2f_ier_tile_5;
    l2d_par_cfg_g2f_ier_r [6]  = rg_par_cfg_g2f_ier_tile_6;
    l2d_par_cfg_g2f_ier_r [7]  = rg_par_cfg_g2f_ier_tile_7;
    l2d_par_cfg_g2f_ier_r [8]  = rg_par_cfg_g2f_ier_tile_8;
    l2d_par_cfg_g2f_ier_r [9]  = rg_par_cfg_g2f_ier_tile_9;
    l2d_par_cfg_g2f_ier_r [10]  = rg_par_cfg_g2f_ier_tile_10;
    l2d_par_cfg_g2f_ier_r [11]  = rg_par_cfg_g2f_ier_tile_11;
    l2d_par_cfg_g2f_ier_r [12]  = rg_par_cfg_g2f_ier_tile_12;
    l2d_par_cfg_g2f_ier_r [13]  = rg_par_cfg_g2f_ier_tile_13;
    l2d_par_cfg_g2f_ier_r [14]  = rg_par_cfg_g2f_ier_tile_14;
    l2d_par_cfg_g2f_ier_r [15]  = rg_par_cfg_g2f_ier_tile_15;
  end
  
  //------- combinatorial assigns for par_cfg_g2f_ier
  always_comb begin
    reg_par_cfg_g2f_ier_tile_0_next = rg_par_cfg_g2f_ier_tile_0;
    reg_par_cfg_g2f_ier_tile_1_next = rg_par_cfg_g2f_ier_tile_1;
    reg_par_cfg_g2f_ier_tile_2_next = rg_par_cfg_g2f_ier_tile_2;
    reg_par_cfg_g2f_ier_tile_3_next = rg_par_cfg_g2f_ier_tile_3;
    reg_par_cfg_g2f_ier_tile_4_next = rg_par_cfg_g2f_ier_tile_4;
    reg_par_cfg_g2f_ier_tile_5_next = rg_par_cfg_g2f_ier_tile_5;
    reg_par_cfg_g2f_ier_tile_6_next = rg_par_cfg_g2f_ier_tile_6;
    reg_par_cfg_g2f_ier_tile_7_next = rg_par_cfg_g2f_ier_tile_7;
    reg_par_cfg_g2f_ier_tile_8_next = rg_par_cfg_g2f_ier_tile_8;
    reg_par_cfg_g2f_ier_tile_9_next = rg_par_cfg_g2f_ier_tile_9;
    reg_par_cfg_g2f_ier_tile_10_next = rg_par_cfg_g2f_ier_tile_10;
    reg_par_cfg_g2f_ier_tile_11_next = rg_par_cfg_g2f_ier_tile_11;
    reg_par_cfg_g2f_ier_tile_12_next = rg_par_cfg_g2f_ier_tile_12;
    reg_par_cfg_g2f_ier_tile_13_next = rg_par_cfg_g2f_ier_tile_13;
    reg_par_cfg_g2f_ier_tile_14_next = rg_par_cfg_g2f_ier_tile_14;
    reg_par_cfg_g2f_ier_tile_15_next = rg_par_cfg_g2f_ier_tile_15;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_0_next = d2l_par_cfg_g2f_ier_w [0] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_1_next = d2l_par_cfg_g2f_ier_w [1] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_2_next = d2l_par_cfg_g2f_ier_w [2] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_3_next = d2l_par_cfg_g2f_ier_w [3] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_4_next = d2l_par_cfg_g2f_ier_w [4] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_5_next = d2l_par_cfg_g2f_ier_w [5] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_6_next = d2l_par_cfg_g2f_ier_w [6] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_7_next = d2l_par_cfg_g2f_ier_w [7] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_8_next = d2l_par_cfg_g2f_ier_w [8] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_9_next = d2l_par_cfg_g2f_ier_w [9] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_10_next = d2l_par_cfg_g2f_ier_w [10] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_11_next = d2l_par_cfg_g2f_ier_w [11] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_12_next = d2l_par_cfg_g2f_ier_w [12] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_13_next = d2l_par_cfg_g2f_ier_w [13] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_14_next = d2l_par_cfg_g2f_ier_w [14] ;
    if (d2l_par_cfg_g2f_ier_we) reg_par_cfg_g2f_ier_tile_15_next = d2l_par_cfg_g2f_ier_w [15] ;
  end
  
  //------- reg assigns for par_cfg_g2f_ier
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_par_cfg_g2f_ier_tile_0 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_1 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_2 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_3 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_4 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_5 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_6 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_7 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_8 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_9 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_10 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_11 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_12 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_13 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_14 <= #1 1'h0;
      rg_par_cfg_g2f_ier_tile_15 <= #1 1'h0;
    end
    else begin
      rg_par_cfg_g2f_ier_tile_0 <= #1  reg_par_cfg_g2f_ier_tile_0_next;
      rg_par_cfg_g2f_ier_tile_1 <= #1  reg_par_cfg_g2f_ier_tile_1_next;
      rg_par_cfg_g2f_ier_tile_2 <= #1  reg_par_cfg_g2f_ier_tile_2_next;
      rg_par_cfg_g2f_ier_tile_3 <= #1  reg_par_cfg_g2f_ier_tile_3_next;
      rg_par_cfg_g2f_ier_tile_4 <= #1  reg_par_cfg_g2f_ier_tile_4_next;
      rg_par_cfg_g2f_ier_tile_5 <= #1  reg_par_cfg_g2f_ier_tile_5_next;
      rg_par_cfg_g2f_ier_tile_6 <= #1  reg_par_cfg_g2f_ier_tile_6_next;
      rg_par_cfg_g2f_ier_tile_7 <= #1  reg_par_cfg_g2f_ier_tile_7_next;
      rg_par_cfg_g2f_ier_tile_8 <= #1  reg_par_cfg_g2f_ier_tile_8_next;
      rg_par_cfg_g2f_ier_tile_9 <= #1  reg_par_cfg_g2f_ier_tile_9_next;
      rg_par_cfg_g2f_ier_tile_10 <= #1  reg_par_cfg_g2f_ier_tile_10_next;
      rg_par_cfg_g2f_ier_tile_11 <= #1  reg_par_cfg_g2f_ier_tile_11_next;
      rg_par_cfg_g2f_ier_tile_12 <= #1  reg_par_cfg_g2f_ier_tile_12_next;
      rg_par_cfg_g2f_ier_tile_13 <= #1  reg_par_cfg_g2f_ier_tile_13_next;
      rg_par_cfg_g2f_ier_tile_14 <= #1  reg_par_cfg_g2f_ier_tile_14_next;
      rg_par_cfg_g2f_ier_tile_15 <= #1  reg_par_cfg_g2f_ier_tile_15_next;
    end
  end
  
  //------- combinatorial assigns for cgra_config_write (pio read data)
  always_comb begin
    l2d_cgra_config_write_r = rg_cgra_config_write_cnt;
  end
  
  //------- combinatorial assigns for global_ier
  always_comb begin
    reg_global_ier_strm_f2g_next = rg_global_ier_strm_f2g;
    reg_global_ier_strm_g2f_next = rg_global_ier_strm_g2f;
    reg_global_ier_par_cfg_g2f_next = rg_global_ier_par_cfg_g2f;
    if (d2l_global_ier_we) reg_global_ier_strm_f2g_next = d2l_global_ier_w [0] ;
    if (d2l_global_ier_we) reg_global_ier_strm_g2f_next = d2l_global_ier_w [1] ;
    if (d2l_global_ier_we) reg_global_ier_par_cfg_g2f_next = d2l_global_ier_w [2] ;
  end
  
  //------- reg assigns for global_ier
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_global_ier_strm_f2g <= #1 1'h0;
      rg_global_ier_strm_g2f <= #1 1'h0;
      rg_global_ier_par_cfg_g2f <= #1 1'h0;
    end
    else begin
      rg_global_ier_strm_f2g <= #1  reg_global_ier_strm_f2g_next;
      rg_global_ier_strm_g2f <= #1  reg_global_ier_strm_g2f_next;
      rg_global_ier_par_cfg_g2f <= #1  reg_global_ier_par_cfg_g2f_next;
    end
  end
  
  //------- combinatorial assigns for cgra_config_read (pio read data)
  always_comb begin
    l2d_cgra_config_read_r = rg_cgra_config_read_cnt;
  end
  
  //------- combinatorial assigns for cgra_config_rd_data (pio read data)
  always_comb begin
    l2d_cgra_config_rd_data_r = rg_cgra_config_rd_data_data;
  end
  
  //------- combinatorial assigns for stream_start_pulse
  always_comb begin
    reg_stream_start_pulse_g2f_glb_tile_0_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_0_r = rg_stream_start_pulse_g2f_glb_tile_0;
    reg_stream_start_pulse_g2f_glb_tile_1_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_1_r = rg_stream_start_pulse_g2f_glb_tile_1;
    reg_stream_start_pulse_g2f_glb_tile_2_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_2_r = rg_stream_start_pulse_g2f_glb_tile_2;
    reg_stream_start_pulse_g2f_glb_tile_3_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_3_r = rg_stream_start_pulse_g2f_glb_tile_3;
    reg_stream_start_pulse_g2f_glb_tile_4_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_4_r = rg_stream_start_pulse_g2f_glb_tile_4;
    reg_stream_start_pulse_g2f_glb_tile_5_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_5_r = rg_stream_start_pulse_g2f_glb_tile_5;
    reg_stream_start_pulse_g2f_glb_tile_6_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_6_r = rg_stream_start_pulse_g2f_glb_tile_6;
    reg_stream_start_pulse_g2f_glb_tile_7_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_7_r = rg_stream_start_pulse_g2f_glb_tile_7;
    reg_stream_start_pulse_g2f_glb_tile_8_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_8_r = rg_stream_start_pulse_g2f_glb_tile_8;
    reg_stream_start_pulse_g2f_glb_tile_9_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_9_r = rg_stream_start_pulse_g2f_glb_tile_9;
    reg_stream_start_pulse_g2f_glb_tile_10_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_10_r = rg_stream_start_pulse_g2f_glb_tile_10;
    reg_stream_start_pulse_g2f_glb_tile_11_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_11_r = rg_stream_start_pulse_g2f_glb_tile_11;
    reg_stream_start_pulse_g2f_glb_tile_12_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_12_r = rg_stream_start_pulse_g2f_glb_tile_12;
    reg_stream_start_pulse_g2f_glb_tile_13_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_13_r = rg_stream_start_pulse_g2f_glb_tile_13;
    reg_stream_start_pulse_g2f_glb_tile_14_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_14_r = rg_stream_start_pulse_g2f_glb_tile_14;
    reg_stream_start_pulse_g2f_glb_tile_15_next = 0;
    l2h_stream_start_pulse_g2f_glb_tile_15_r = rg_stream_start_pulse_g2f_glb_tile_15;
    reg_stream_start_pulse_f2g_glb_tile_0_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_0_r = rg_stream_start_pulse_f2g_glb_tile_0;
    reg_stream_start_pulse_f2g_glb_tile_1_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_1_r = rg_stream_start_pulse_f2g_glb_tile_1;
    reg_stream_start_pulse_f2g_glb_tile_2_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_2_r = rg_stream_start_pulse_f2g_glb_tile_2;
    reg_stream_start_pulse_f2g_glb_tile_3_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_3_r = rg_stream_start_pulse_f2g_glb_tile_3;
    reg_stream_start_pulse_f2g_glb_tile_4_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_4_r = rg_stream_start_pulse_f2g_glb_tile_4;
    reg_stream_start_pulse_f2g_glb_tile_5_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_5_r = rg_stream_start_pulse_f2g_glb_tile_5;
    reg_stream_start_pulse_f2g_glb_tile_6_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_6_r = rg_stream_start_pulse_f2g_glb_tile_6;
    reg_stream_start_pulse_f2g_glb_tile_7_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_7_r = rg_stream_start_pulse_f2g_glb_tile_7;
    reg_stream_start_pulse_f2g_glb_tile_8_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_8_r = rg_stream_start_pulse_f2g_glb_tile_8;
    reg_stream_start_pulse_f2g_glb_tile_9_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_9_r = rg_stream_start_pulse_f2g_glb_tile_9;
    reg_stream_start_pulse_f2g_glb_tile_10_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_10_r = rg_stream_start_pulse_f2g_glb_tile_10;
    reg_stream_start_pulse_f2g_glb_tile_11_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_11_r = rg_stream_start_pulse_f2g_glb_tile_11;
    reg_stream_start_pulse_f2g_glb_tile_12_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_12_r = rg_stream_start_pulse_f2g_glb_tile_12;
    reg_stream_start_pulse_f2g_glb_tile_13_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_13_r = rg_stream_start_pulse_f2g_glb_tile_13;
    reg_stream_start_pulse_f2g_glb_tile_14_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_14_r = rg_stream_start_pulse_f2g_glb_tile_14;
    reg_stream_start_pulse_f2g_glb_tile_15_next = 0;
    l2h_stream_start_pulse_f2g_glb_tile_15_r = rg_stream_start_pulse_f2g_glb_tile_15;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_0_next = d2l_stream_start_pulse_w [0] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_1_next = d2l_stream_start_pulse_w [1] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_2_next = d2l_stream_start_pulse_w [2] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_3_next = d2l_stream_start_pulse_w [3] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_4_next = d2l_stream_start_pulse_w [4] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_5_next = d2l_stream_start_pulse_w [5] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_6_next = d2l_stream_start_pulse_w [6] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_7_next = d2l_stream_start_pulse_w [7] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_8_next = d2l_stream_start_pulse_w [8] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_9_next = d2l_stream_start_pulse_w [9] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_10_next = d2l_stream_start_pulse_w [10] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_11_next = d2l_stream_start_pulse_w [11] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_12_next = d2l_stream_start_pulse_w [12] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_13_next = d2l_stream_start_pulse_w [13] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_14_next = d2l_stream_start_pulse_w [14] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_g2f_glb_tile_15_next = d2l_stream_start_pulse_w [15] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_0_next = d2l_stream_start_pulse_w [16] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_1_next = d2l_stream_start_pulse_w [17] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_2_next = d2l_stream_start_pulse_w [18] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_3_next = d2l_stream_start_pulse_w [19] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_4_next = d2l_stream_start_pulse_w [20] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_5_next = d2l_stream_start_pulse_w [21] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_6_next = d2l_stream_start_pulse_w [22] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_7_next = d2l_stream_start_pulse_w [23] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_8_next = d2l_stream_start_pulse_w [24] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_9_next = d2l_stream_start_pulse_w [25] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_10_next = d2l_stream_start_pulse_w [26] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_11_next = d2l_stream_start_pulse_w [27] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_12_next = d2l_stream_start_pulse_w [28] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_13_next = d2l_stream_start_pulse_w [29] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_14_next = d2l_stream_start_pulse_w [30] ;
    if (d2l_stream_start_pulse_we) reg_stream_start_pulse_f2g_glb_tile_15_next = d2l_stream_start_pulse_w [31] ;
  end
  
  //------- reg assigns for stream_start_pulse
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_stream_start_pulse_g2f_glb_tile_0 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_1 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_2 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_3 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_4 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_5 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_6 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_7 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_8 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_9 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_10 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_11 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_12 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_13 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_14 <= #1 1'h0;
      rg_stream_start_pulse_g2f_glb_tile_15 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_0 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_1 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_2 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_3 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_4 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_5 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_6 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_7 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_8 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_9 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_10 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_11 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_12 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_13 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_14 <= #1 1'h0;
      rg_stream_start_pulse_f2g_glb_tile_15 <= #1 1'h0;
    end
    else begin
      rg_stream_start_pulse_g2f_glb_tile_0 <= #1  reg_stream_start_pulse_g2f_glb_tile_0_next;
      rg_stream_start_pulse_g2f_glb_tile_1 <= #1  reg_stream_start_pulse_g2f_glb_tile_1_next;
      rg_stream_start_pulse_g2f_glb_tile_2 <= #1  reg_stream_start_pulse_g2f_glb_tile_2_next;
      rg_stream_start_pulse_g2f_glb_tile_3 <= #1  reg_stream_start_pulse_g2f_glb_tile_3_next;
      rg_stream_start_pulse_g2f_glb_tile_4 <= #1  reg_stream_start_pulse_g2f_glb_tile_4_next;
      rg_stream_start_pulse_g2f_glb_tile_5 <= #1  reg_stream_start_pulse_g2f_glb_tile_5_next;
      rg_stream_start_pulse_g2f_glb_tile_6 <= #1  reg_stream_start_pulse_g2f_glb_tile_6_next;
      rg_stream_start_pulse_g2f_glb_tile_7 <= #1  reg_stream_start_pulse_g2f_glb_tile_7_next;
      rg_stream_start_pulse_g2f_glb_tile_8 <= #1  reg_stream_start_pulse_g2f_glb_tile_8_next;
      rg_stream_start_pulse_g2f_glb_tile_9 <= #1  reg_stream_start_pulse_g2f_glb_tile_9_next;
      rg_stream_start_pulse_g2f_glb_tile_10 <= #1  reg_stream_start_pulse_g2f_glb_tile_10_next;
      rg_stream_start_pulse_g2f_glb_tile_11 <= #1  reg_stream_start_pulse_g2f_glb_tile_11_next;
      rg_stream_start_pulse_g2f_glb_tile_12 <= #1  reg_stream_start_pulse_g2f_glb_tile_12_next;
      rg_stream_start_pulse_g2f_glb_tile_13 <= #1  reg_stream_start_pulse_g2f_glb_tile_13_next;
      rg_stream_start_pulse_g2f_glb_tile_14 <= #1  reg_stream_start_pulse_g2f_glb_tile_14_next;
      rg_stream_start_pulse_g2f_glb_tile_15 <= #1  reg_stream_start_pulse_g2f_glb_tile_15_next;
      rg_stream_start_pulse_f2g_glb_tile_0 <= #1  reg_stream_start_pulse_f2g_glb_tile_0_next;
      rg_stream_start_pulse_f2g_glb_tile_1 <= #1  reg_stream_start_pulse_f2g_glb_tile_1_next;
      rg_stream_start_pulse_f2g_glb_tile_2 <= #1  reg_stream_start_pulse_f2g_glb_tile_2_next;
      rg_stream_start_pulse_f2g_glb_tile_3 <= #1  reg_stream_start_pulse_f2g_glb_tile_3_next;
      rg_stream_start_pulse_f2g_glb_tile_4 <= #1  reg_stream_start_pulse_f2g_glb_tile_4_next;
      rg_stream_start_pulse_f2g_glb_tile_5 <= #1  reg_stream_start_pulse_f2g_glb_tile_5_next;
      rg_stream_start_pulse_f2g_glb_tile_6 <= #1  reg_stream_start_pulse_f2g_glb_tile_6_next;
      rg_stream_start_pulse_f2g_glb_tile_7 <= #1  reg_stream_start_pulse_f2g_glb_tile_7_next;
      rg_stream_start_pulse_f2g_glb_tile_8 <= #1  reg_stream_start_pulse_f2g_glb_tile_8_next;
      rg_stream_start_pulse_f2g_glb_tile_9 <= #1  reg_stream_start_pulse_f2g_glb_tile_9_next;
      rg_stream_start_pulse_f2g_glb_tile_10 <= #1  reg_stream_start_pulse_f2g_glb_tile_10_next;
      rg_stream_start_pulse_f2g_glb_tile_11 <= #1  reg_stream_start_pulse_f2g_glb_tile_11_next;
      rg_stream_start_pulse_f2g_glb_tile_12 <= #1  reg_stream_start_pulse_f2g_glb_tile_12_next;
      rg_stream_start_pulse_f2g_glb_tile_13 <= #1  reg_stream_start_pulse_f2g_glb_tile_13_next;
      rg_stream_start_pulse_f2g_glb_tile_14 <= #1  reg_stream_start_pulse_f2g_glb_tile_14_next;
      rg_stream_start_pulse_f2g_glb_tile_15 <= #1  reg_stream_start_pulse_f2g_glb_tile_15_next;
    end
  end
  
  //------- combinatorial assigns for strm_f2g_ier
  always_comb begin
    reg_strm_f2g_ier_tile_0_next = rg_strm_f2g_ier_tile_0;
    reg_strm_f2g_ier_tile_1_next = rg_strm_f2g_ier_tile_1;
    reg_strm_f2g_ier_tile_2_next = rg_strm_f2g_ier_tile_2;
    reg_strm_f2g_ier_tile_3_next = rg_strm_f2g_ier_tile_3;
    reg_strm_f2g_ier_tile_4_next = rg_strm_f2g_ier_tile_4;
    reg_strm_f2g_ier_tile_5_next = rg_strm_f2g_ier_tile_5;
    reg_strm_f2g_ier_tile_6_next = rg_strm_f2g_ier_tile_6;
    reg_strm_f2g_ier_tile_7_next = rg_strm_f2g_ier_tile_7;
    reg_strm_f2g_ier_tile_8_next = rg_strm_f2g_ier_tile_8;
    reg_strm_f2g_ier_tile_9_next = rg_strm_f2g_ier_tile_9;
    reg_strm_f2g_ier_tile_10_next = rg_strm_f2g_ier_tile_10;
    reg_strm_f2g_ier_tile_11_next = rg_strm_f2g_ier_tile_11;
    reg_strm_f2g_ier_tile_12_next = rg_strm_f2g_ier_tile_12;
    reg_strm_f2g_ier_tile_13_next = rg_strm_f2g_ier_tile_13;
    reg_strm_f2g_ier_tile_14_next = rg_strm_f2g_ier_tile_14;
    reg_strm_f2g_ier_tile_15_next = rg_strm_f2g_ier_tile_15;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_0_next = d2l_strm_f2g_ier_w [0] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_1_next = d2l_strm_f2g_ier_w [1] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_2_next = d2l_strm_f2g_ier_w [2] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_3_next = d2l_strm_f2g_ier_w [3] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_4_next = d2l_strm_f2g_ier_w [4] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_5_next = d2l_strm_f2g_ier_w [5] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_6_next = d2l_strm_f2g_ier_w [6] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_7_next = d2l_strm_f2g_ier_w [7] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_8_next = d2l_strm_f2g_ier_w [8] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_9_next = d2l_strm_f2g_ier_w [9] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_10_next = d2l_strm_f2g_ier_w [10] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_11_next = d2l_strm_f2g_ier_w [11] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_12_next = d2l_strm_f2g_ier_w [12] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_13_next = d2l_strm_f2g_ier_w [13] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_14_next = d2l_strm_f2g_ier_w [14] ;
    if (d2l_strm_f2g_ier_we) reg_strm_f2g_ier_tile_15_next = d2l_strm_f2g_ier_w [15] ;
  end
  
  //------- reg assigns for strm_f2g_ier
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_strm_f2g_ier_tile_0 <= #1 1'h0;
      rg_strm_f2g_ier_tile_1 <= #1 1'h0;
      rg_strm_f2g_ier_tile_2 <= #1 1'h0;
      rg_strm_f2g_ier_tile_3 <= #1 1'h0;
      rg_strm_f2g_ier_tile_4 <= #1 1'h0;
      rg_strm_f2g_ier_tile_5 <= #1 1'h0;
      rg_strm_f2g_ier_tile_6 <= #1 1'h0;
      rg_strm_f2g_ier_tile_7 <= #1 1'h0;
      rg_strm_f2g_ier_tile_8 <= #1 1'h0;
      rg_strm_f2g_ier_tile_9 <= #1 1'h0;
      rg_strm_f2g_ier_tile_10 <= #1 1'h0;
      rg_strm_f2g_ier_tile_11 <= #1 1'h0;
      rg_strm_f2g_ier_tile_12 <= #1 1'h0;
      rg_strm_f2g_ier_tile_13 <= #1 1'h0;
      rg_strm_f2g_ier_tile_14 <= #1 1'h0;
      rg_strm_f2g_ier_tile_15 <= #1 1'h0;
    end
    else begin
      rg_strm_f2g_ier_tile_0 <= #1  reg_strm_f2g_ier_tile_0_next;
      rg_strm_f2g_ier_tile_1 <= #1  reg_strm_f2g_ier_tile_1_next;
      rg_strm_f2g_ier_tile_2 <= #1  reg_strm_f2g_ier_tile_2_next;
      rg_strm_f2g_ier_tile_3 <= #1  reg_strm_f2g_ier_tile_3_next;
      rg_strm_f2g_ier_tile_4 <= #1  reg_strm_f2g_ier_tile_4_next;
      rg_strm_f2g_ier_tile_5 <= #1  reg_strm_f2g_ier_tile_5_next;
      rg_strm_f2g_ier_tile_6 <= #1  reg_strm_f2g_ier_tile_6_next;
      rg_strm_f2g_ier_tile_7 <= #1  reg_strm_f2g_ier_tile_7_next;
      rg_strm_f2g_ier_tile_8 <= #1  reg_strm_f2g_ier_tile_8_next;
      rg_strm_f2g_ier_tile_9 <= #1  reg_strm_f2g_ier_tile_9_next;
      rg_strm_f2g_ier_tile_10 <= #1  reg_strm_f2g_ier_tile_10_next;
      rg_strm_f2g_ier_tile_11 <= #1  reg_strm_f2g_ier_tile_11_next;
      rg_strm_f2g_ier_tile_12 <= #1  reg_strm_f2g_ier_tile_12_next;
      rg_strm_f2g_ier_tile_13 <= #1  reg_strm_f2g_ier_tile_13_next;
      rg_strm_f2g_ier_tile_14 <= #1  reg_strm_f2g_ier_tile_14_next;
      rg_strm_f2g_ier_tile_15 <= #1  reg_strm_f2g_ier_tile_15_next;
    end
  end
  
  //------- combinatorial assigns for cgra_stall (pio read data)
  always_comb begin
    l2d_cgra_stall_r = rg_cgra_stall_stall;
  end
  
  //------- combinatorial assigns for glb_clk_en_bank_master (pio read data)
  always_comb begin
    l2d_glb_clk_en_bank_master_r = 32'b0;
    l2d_glb_clk_en_bank_master_r [15:0]  = rg_glb_clk_en_bank_master_clk_en;
  end
  
  //------- combinatorial assigns for strm_f2g_isr (pio read data)
  always_comb begin
    l2d_strm_f2g_isr_r = 32'b0;
    l2d_strm_f2g_isr_r [0]  = rg_strm_f2g_isr_tile_0;
    l2d_strm_f2g_isr_r [1]  = rg_strm_f2g_isr_tile_1;
    l2d_strm_f2g_isr_r [2]  = rg_strm_f2g_isr_tile_2;
    l2d_strm_f2g_isr_r [3]  = rg_strm_f2g_isr_tile_3;
    l2d_strm_f2g_isr_r [4]  = rg_strm_f2g_isr_tile_4;
    l2d_strm_f2g_isr_r [5]  = rg_strm_f2g_isr_tile_5;
    l2d_strm_f2g_isr_r [6]  = rg_strm_f2g_isr_tile_6;
    l2d_strm_f2g_isr_r [7]  = rg_strm_f2g_isr_tile_7;
    l2d_strm_f2g_isr_r [8]  = rg_strm_f2g_isr_tile_8;
    l2d_strm_f2g_isr_r [9]  = rg_strm_f2g_isr_tile_9;
    l2d_strm_f2g_isr_r [10]  = rg_strm_f2g_isr_tile_10;
    l2d_strm_f2g_isr_r [11]  = rg_strm_f2g_isr_tile_11;
    l2d_strm_f2g_isr_r [12]  = rg_strm_f2g_isr_tile_12;
    l2d_strm_f2g_isr_r [13]  = rg_strm_f2g_isr_tile_13;
    l2d_strm_f2g_isr_r [14]  = rg_strm_f2g_isr_tile_14;
    l2d_strm_f2g_isr_r [15]  = rg_strm_f2g_isr_tile_15;
  end
  
  //------- combinatorial assigns for global_reset
  always_comb begin
    reg_global_reset_cnt_next = rg_global_reset_cnt;
    l2h_global_reset_cnt_r = rg_global_reset_cnt;
    if (h2l_global_reset_cnt_we) reg_global_reset_cnt_next = h2l_global_reset_cnt_w;
    if (d2l_global_reset_we) reg_global_reset_cnt_next = d2l_global_reset_w;
  end
  
  //------- reg assigns for global_reset
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_global_reset_cnt <= #1 32'h0;
    end
    else begin
      rg_global_reset_cnt <= #1  reg_global_reset_cnt_next;
    end
  end
  
  //------- combinatorial assigns for global_ier (pio read data)
  always_comb begin
    l2d_global_ier_r = 32'b0;
    l2d_global_ier_r [0]  = rg_global_ier_strm_f2g;
    l2d_global_ier_r [1]  = rg_global_ier_strm_g2f;
    l2d_global_ier_r [2]  = rg_global_ier_par_cfg_g2f;
  end
  
  //------- combinatorial assigns for global_isr
  always_comb begin
    reg_global_isr_strm_f2g_next = h2l_global_isr_strm_f2g_w;
    reg_global_isr_strm_g2f_next = h2l_global_isr_strm_g2f_w;
    reg_global_isr_par_cfg_g2f_next = h2l_global_isr_par_cfg_g2f_w;
    l2h_global_isr_intr_o = 1'b0;
    l2h_global_isr_intr_o = l2h_global_isr_intr_o | (rg_global_isr_strm_f2g);
    reg_global_isr_strm_f2g_next = l2h_strm_f2g_isr_intr_o;
    l2h_global_isr_intr_o = l2h_global_isr_intr_o | (rg_global_isr_strm_g2f);
    reg_global_isr_strm_g2f_next = l2h_strm_g2f_isr_intr_o;
    l2h_global_isr_intr_o = l2h_global_isr_intr_o | (rg_global_isr_par_cfg_g2f);
    reg_global_isr_par_cfg_g2f_next = l2h_par_cfg_g2f_isr_intr_o;
  end
  
  //------- reg assigns for global_isr
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_global_isr_strm_f2g <= #1 1'h0;
      rg_global_isr_strm_g2f <= #1 1'h0;
      rg_global_isr_par_cfg_g2f <= #1 1'h0;
    end
    else begin
      rg_global_isr_strm_f2g <= #1  reg_global_isr_strm_f2g_next;
      rg_global_isr_strm_g2f <= #1  reg_global_isr_strm_g2f_next;
      rg_global_isr_par_cfg_g2f <= #1  reg_global_isr_par_cfg_g2f_next;
    end
  end
  
  //------- combinatorial assigns for strm_f2g_isr
  always_comb begin
    reg_strm_f2g_isr_tile_0_next = rg_strm_f2g_isr_tile_0;
    reg_strm_f2g_isr_tile_1_next = rg_strm_f2g_isr_tile_1;
    reg_strm_f2g_isr_tile_2_next = rg_strm_f2g_isr_tile_2;
    reg_strm_f2g_isr_tile_3_next = rg_strm_f2g_isr_tile_3;
    reg_strm_f2g_isr_tile_4_next = rg_strm_f2g_isr_tile_4;
    reg_strm_f2g_isr_tile_5_next = rg_strm_f2g_isr_tile_5;
    reg_strm_f2g_isr_tile_6_next = rg_strm_f2g_isr_tile_6;
    reg_strm_f2g_isr_tile_7_next = rg_strm_f2g_isr_tile_7;
    reg_strm_f2g_isr_tile_8_next = rg_strm_f2g_isr_tile_8;
    reg_strm_f2g_isr_tile_9_next = rg_strm_f2g_isr_tile_9;
    reg_strm_f2g_isr_tile_10_next = rg_strm_f2g_isr_tile_10;
    reg_strm_f2g_isr_tile_11_next = rg_strm_f2g_isr_tile_11;
    reg_strm_f2g_isr_tile_12_next = rg_strm_f2g_isr_tile_12;
    reg_strm_f2g_isr_tile_13_next = rg_strm_f2g_isr_tile_13;
    reg_strm_f2g_isr_tile_14_next = rg_strm_f2g_isr_tile_14;
    reg_strm_f2g_isr_tile_15_next = rg_strm_f2g_isr_tile_15;
    l2h_strm_f2g_isr_intr_o = 1'b0;
    reg_strm_f2g_isr_tile_0_next = (h2l_strm_f2g_isr_tile_0_intr | rg_strm_f2g_isr_tile_0);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_0 & rg_strm_f2g_ier_tile_0);
    reg_strm_f2g_isr_tile_1_next = (h2l_strm_f2g_isr_tile_1_intr | rg_strm_f2g_isr_tile_1);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_1 & rg_strm_f2g_ier_tile_1);
    reg_strm_f2g_isr_tile_2_next = (h2l_strm_f2g_isr_tile_2_intr | rg_strm_f2g_isr_tile_2);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_2 & rg_strm_f2g_ier_tile_2);
    reg_strm_f2g_isr_tile_3_next = (h2l_strm_f2g_isr_tile_3_intr | rg_strm_f2g_isr_tile_3);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_3 & rg_strm_f2g_ier_tile_3);
    reg_strm_f2g_isr_tile_4_next = (h2l_strm_f2g_isr_tile_4_intr | rg_strm_f2g_isr_tile_4);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_4 & rg_strm_f2g_ier_tile_4);
    reg_strm_f2g_isr_tile_5_next = (h2l_strm_f2g_isr_tile_5_intr | rg_strm_f2g_isr_tile_5);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_5 & rg_strm_f2g_ier_tile_5);
    reg_strm_f2g_isr_tile_6_next = (h2l_strm_f2g_isr_tile_6_intr | rg_strm_f2g_isr_tile_6);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_6 & rg_strm_f2g_ier_tile_6);
    reg_strm_f2g_isr_tile_7_next = (h2l_strm_f2g_isr_tile_7_intr | rg_strm_f2g_isr_tile_7);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_7 & rg_strm_f2g_ier_tile_7);
    reg_strm_f2g_isr_tile_8_next = (h2l_strm_f2g_isr_tile_8_intr | rg_strm_f2g_isr_tile_8);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_8 & rg_strm_f2g_ier_tile_8);
    reg_strm_f2g_isr_tile_9_next = (h2l_strm_f2g_isr_tile_9_intr | rg_strm_f2g_isr_tile_9);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_9 & rg_strm_f2g_ier_tile_9);
    reg_strm_f2g_isr_tile_10_next = (h2l_strm_f2g_isr_tile_10_intr | rg_strm_f2g_isr_tile_10);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_10 & rg_strm_f2g_ier_tile_10);
    reg_strm_f2g_isr_tile_11_next = (h2l_strm_f2g_isr_tile_11_intr | rg_strm_f2g_isr_tile_11);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_11 & rg_strm_f2g_ier_tile_11);
    reg_strm_f2g_isr_tile_12_next = (h2l_strm_f2g_isr_tile_12_intr | rg_strm_f2g_isr_tile_12);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_12 & rg_strm_f2g_ier_tile_12);
    reg_strm_f2g_isr_tile_13_next = (h2l_strm_f2g_isr_tile_13_intr | rg_strm_f2g_isr_tile_13);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_13 & rg_strm_f2g_ier_tile_13);
    reg_strm_f2g_isr_tile_14_next = (h2l_strm_f2g_isr_tile_14_intr | rg_strm_f2g_isr_tile_14);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_14 & rg_strm_f2g_ier_tile_14);
    reg_strm_f2g_isr_tile_15_next = (h2l_strm_f2g_isr_tile_15_intr | rg_strm_f2g_isr_tile_15);
    l2h_strm_f2g_isr_intr_o = l2h_strm_f2g_isr_intr_o | (rg_strm_f2g_isr_tile_15 & rg_strm_f2g_ier_tile_15);
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_0_next = (reg_strm_f2g_isr_tile_0_next & ~d2l_strm_f2g_isr_w [0] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_1_next = (reg_strm_f2g_isr_tile_1_next & ~d2l_strm_f2g_isr_w [1] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_2_next = (reg_strm_f2g_isr_tile_2_next & ~d2l_strm_f2g_isr_w [2] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_3_next = (reg_strm_f2g_isr_tile_3_next & ~d2l_strm_f2g_isr_w [3] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_4_next = (reg_strm_f2g_isr_tile_4_next & ~d2l_strm_f2g_isr_w [4] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_5_next = (reg_strm_f2g_isr_tile_5_next & ~d2l_strm_f2g_isr_w [5] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_6_next = (reg_strm_f2g_isr_tile_6_next & ~d2l_strm_f2g_isr_w [6] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_7_next = (reg_strm_f2g_isr_tile_7_next & ~d2l_strm_f2g_isr_w [7] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_8_next = (reg_strm_f2g_isr_tile_8_next & ~d2l_strm_f2g_isr_w [8] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_9_next = (reg_strm_f2g_isr_tile_9_next & ~d2l_strm_f2g_isr_w [9] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_10_next = (reg_strm_f2g_isr_tile_10_next & ~d2l_strm_f2g_isr_w [10] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_11_next = (reg_strm_f2g_isr_tile_11_next & ~d2l_strm_f2g_isr_w [11] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_12_next = (reg_strm_f2g_isr_tile_12_next & ~d2l_strm_f2g_isr_w [12] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_13_next = (reg_strm_f2g_isr_tile_13_next & ~d2l_strm_f2g_isr_w [13] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_14_next = (reg_strm_f2g_isr_tile_14_next & ~d2l_strm_f2g_isr_w [14] );
    if (d2l_strm_f2g_isr_we) reg_strm_f2g_isr_tile_15_next = (reg_strm_f2g_isr_tile_15_next & ~d2l_strm_f2g_isr_w [15] );
  end
  
  //------- reg assigns for strm_f2g_isr
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_strm_f2g_isr_tile_0 <= #1 1'h0;
      rg_strm_f2g_isr_tile_1 <= #1 1'h0;
      rg_strm_f2g_isr_tile_2 <= #1 1'h0;
      rg_strm_f2g_isr_tile_3 <= #1 1'h0;
      rg_strm_f2g_isr_tile_4 <= #1 1'h0;
      rg_strm_f2g_isr_tile_5 <= #1 1'h0;
      rg_strm_f2g_isr_tile_6 <= #1 1'h0;
      rg_strm_f2g_isr_tile_7 <= #1 1'h0;
      rg_strm_f2g_isr_tile_8 <= #1 1'h0;
      rg_strm_f2g_isr_tile_9 <= #1 1'h0;
      rg_strm_f2g_isr_tile_10 <= #1 1'h0;
      rg_strm_f2g_isr_tile_11 <= #1 1'h0;
      rg_strm_f2g_isr_tile_12 <= #1 1'h0;
      rg_strm_f2g_isr_tile_13 <= #1 1'h0;
      rg_strm_f2g_isr_tile_14 <= #1 1'h0;
      rg_strm_f2g_isr_tile_15 <= #1 1'h0;
    end
    else begin
      rg_strm_f2g_isr_tile_0 <= #1  reg_strm_f2g_isr_tile_0_next;
      rg_strm_f2g_isr_tile_1 <= #1  reg_strm_f2g_isr_tile_1_next;
      rg_strm_f2g_isr_tile_2 <= #1  reg_strm_f2g_isr_tile_2_next;
      rg_strm_f2g_isr_tile_3 <= #1  reg_strm_f2g_isr_tile_3_next;
      rg_strm_f2g_isr_tile_4 <= #1  reg_strm_f2g_isr_tile_4_next;
      rg_strm_f2g_isr_tile_5 <= #1  reg_strm_f2g_isr_tile_5_next;
      rg_strm_f2g_isr_tile_6 <= #1  reg_strm_f2g_isr_tile_6_next;
      rg_strm_f2g_isr_tile_7 <= #1  reg_strm_f2g_isr_tile_7_next;
      rg_strm_f2g_isr_tile_8 <= #1  reg_strm_f2g_isr_tile_8_next;
      rg_strm_f2g_isr_tile_9 <= #1  reg_strm_f2g_isr_tile_9_next;
      rg_strm_f2g_isr_tile_10 <= #1  reg_strm_f2g_isr_tile_10_next;
      rg_strm_f2g_isr_tile_11 <= #1  reg_strm_f2g_isr_tile_11_next;
      rg_strm_f2g_isr_tile_12 <= #1  reg_strm_f2g_isr_tile_12_next;
      rg_strm_f2g_isr_tile_13 <= #1  reg_strm_f2g_isr_tile_13_next;
      rg_strm_f2g_isr_tile_14 <= #1  reg_strm_f2g_isr_tile_14_next;
      rg_strm_f2g_isr_tile_15 <= #1  reg_strm_f2g_isr_tile_15_next;
    end
  end
  
  //------- combinatorial assigns for cgra_config_addr (pio read data)
  always_comb begin
    l2d_cgra_config_addr_r = rg_cgra_config_addr_addr;
  end
  
  //------- combinatorial assigns for glb_clk_en_master (pio read data)
  always_comb begin
    l2d_glb_clk_en_master_r = 32'b0;
    l2d_glb_clk_en_master_r [15:0]  = rg_glb_clk_en_master_clk_en;
  end
  
  //------- combinatorial assigns for par_cfg_g2f_isr
  always_comb begin
    reg_par_cfg_g2f_isr_tile_0_next = rg_par_cfg_g2f_isr_tile_0;
    reg_par_cfg_g2f_isr_tile_1_next = rg_par_cfg_g2f_isr_tile_1;
    reg_par_cfg_g2f_isr_tile_2_next = rg_par_cfg_g2f_isr_tile_2;
    reg_par_cfg_g2f_isr_tile_3_next = rg_par_cfg_g2f_isr_tile_3;
    reg_par_cfg_g2f_isr_tile_4_next = rg_par_cfg_g2f_isr_tile_4;
    reg_par_cfg_g2f_isr_tile_5_next = rg_par_cfg_g2f_isr_tile_5;
    reg_par_cfg_g2f_isr_tile_6_next = rg_par_cfg_g2f_isr_tile_6;
    reg_par_cfg_g2f_isr_tile_7_next = rg_par_cfg_g2f_isr_tile_7;
    reg_par_cfg_g2f_isr_tile_8_next = rg_par_cfg_g2f_isr_tile_8;
    reg_par_cfg_g2f_isr_tile_9_next = rg_par_cfg_g2f_isr_tile_9;
    reg_par_cfg_g2f_isr_tile_10_next = rg_par_cfg_g2f_isr_tile_10;
    reg_par_cfg_g2f_isr_tile_11_next = rg_par_cfg_g2f_isr_tile_11;
    reg_par_cfg_g2f_isr_tile_12_next = rg_par_cfg_g2f_isr_tile_12;
    reg_par_cfg_g2f_isr_tile_13_next = rg_par_cfg_g2f_isr_tile_13;
    reg_par_cfg_g2f_isr_tile_14_next = rg_par_cfg_g2f_isr_tile_14;
    reg_par_cfg_g2f_isr_tile_15_next = rg_par_cfg_g2f_isr_tile_15;
    l2h_par_cfg_g2f_isr_intr_o = 1'b0;
    reg_par_cfg_g2f_isr_tile_0_next = (h2l_par_cfg_g2f_isr_tile_0_intr | rg_par_cfg_g2f_isr_tile_0);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_0 & rg_par_cfg_g2f_ier_tile_0);
    reg_par_cfg_g2f_isr_tile_1_next = (h2l_par_cfg_g2f_isr_tile_1_intr | rg_par_cfg_g2f_isr_tile_1);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_1 & rg_par_cfg_g2f_ier_tile_1);
    reg_par_cfg_g2f_isr_tile_2_next = (h2l_par_cfg_g2f_isr_tile_2_intr | rg_par_cfg_g2f_isr_tile_2);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_2 & rg_par_cfg_g2f_ier_tile_2);
    reg_par_cfg_g2f_isr_tile_3_next = (h2l_par_cfg_g2f_isr_tile_3_intr | rg_par_cfg_g2f_isr_tile_3);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_3 & rg_par_cfg_g2f_ier_tile_3);
    reg_par_cfg_g2f_isr_tile_4_next = (h2l_par_cfg_g2f_isr_tile_4_intr | rg_par_cfg_g2f_isr_tile_4);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_4 & rg_par_cfg_g2f_ier_tile_4);
    reg_par_cfg_g2f_isr_tile_5_next = (h2l_par_cfg_g2f_isr_tile_5_intr | rg_par_cfg_g2f_isr_tile_5);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_5 & rg_par_cfg_g2f_ier_tile_5);
    reg_par_cfg_g2f_isr_tile_6_next = (h2l_par_cfg_g2f_isr_tile_6_intr | rg_par_cfg_g2f_isr_tile_6);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_6 & rg_par_cfg_g2f_ier_tile_6);
    reg_par_cfg_g2f_isr_tile_7_next = (h2l_par_cfg_g2f_isr_tile_7_intr | rg_par_cfg_g2f_isr_tile_7);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_7 & rg_par_cfg_g2f_ier_tile_7);
    reg_par_cfg_g2f_isr_tile_8_next = (h2l_par_cfg_g2f_isr_tile_8_intr | rg_par_cfg_g2f_isr_tile_8);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_8 & rg_par_cfg_g2f_ier_tile_8);
    reg_par_cfg_g2f_isr_tile_9_next = (h2l_par_cfg_g2f_isr_tile_9_intr | rg_par_cfg_g2f_isr_tile_9);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_9 & rg_par_cfg_g2f_ier_tile_9);
    reg_par_cfg_g2f_isr_tile_10_next = (h2l_par_cfg_g2f_isr_tile_10_intr | rg_par_cfg_g2f_isr_tile_10);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_10 & rg_par_cfg_g2f_ier_tile_10);
    reg_par_cfg_g2f_isr_tile_11_next = (h2l_par_cfg_g2f_isr_tile_11_intr | rg_par_cfg_g2f_isr_tile_11);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_11 & rg_par_cfg_g2f_ier_tile_11);
    reg_par_cfg_g2f_isr_tile_12_next = (h2l_par_cfg_g2f_isr_tile_12_intr | rg_par_cfg_g2f_isr_tile_12);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_12 & rg_par_cfg_g2f_ier_tile_12);
    reg_par_cfg_g2f_isr_tile_13_next = (h2l_par_cfg_g2f_isr_tile_13_intr | rg_par_cfg_g2f_isr_tile_13);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_13 & rg_par_cfg_g2f_ier_tile_13);
    reg_par_cfg_g2f_isr_tile_14_next = (h2l_par_cfg_g2f_isr_tile_14_intr | rg_par_cfg_g2f_isr_tile_14);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_14 & rg_par_cfg_g2f_ier_tile_14);
    reg_par_cfg_g2f_isr_tile_15_next = (h2l_par_cfg_g2f_isr_tile_15_intr | rg_par_cfg_g2f_isr_tile_15);
    l2h_par_cfg_g2f_isr_intr_o = l2h_par_cfg_g2f_isr_intr_o | (rg_par_cfg_g2f_isr_tile_15 & rg_par_cfg_g2f_ier_tile_15);
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_0_next = (reg_par_cfg_g2f_isr_tile_0_next & ~d2l_par_cfg_g2f_isr_w [0] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_1_next = (reg_par_cfg_g2f_isr_tile_1_next & ~d2l_par_cfg_g2f_isr_w [1] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_2_next = (reg_par_cfg_g2f_isr_tile_2_next & ~d2l_par_cfg_g2f_isr_w [2] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_3_next = (reg_par_cfg_g2f_isr_tile_3_next & ~d2l_par_cfg_g2f_isr_w [3] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_4_next = (reg_par_cfg_g2f_isr_tile_4_next & ~d2l_par_cfg_g2f_isr_w [4] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_5_next = (reg_par_cfg_g2f_isr_tile_5_next & ~d2l_par_cfg_g2f_isr_w [5] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_6_next = (reg_par_cfg_g2f_isr_tile_6_next & ~d2l_par_cfg_g2f_isr_w [6] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_7_next = (reg_par_cfg_g2f_isr_tile_7_next & ~d2l_par_cfg_g2f_isr_w [7] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_8_next = (reg_par_cfg_g2f_isr_tile_8_next & ~d2l_par_cfg_g2f_isr_w [8] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_9_next = (reg_par_cfg_g2f_isr_tile_9_next & ~d2l_par_cfg_g2f_isr_w [9] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_10_next = (reg_par_cfg_g2f_isr_tile_10_next & ~d2l_par_cfg_g2f_isr_w [10] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_11_next = (reg_par_cfg_g2f_isr_tile_11_next & ~d2l_par_cfg_g2f_isr_w [11] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_12_next = (reg_par_cfg_g2f_isr_tile_12_next & ~d2l_par_cfg_g2f_isr_w [12] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_13_next = (reg_par_cfg_g2f_isr_tile_13_next & ~d2l_par_cfg_g2f_isr_w [13] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_14_next = (reg_par_cfg_g2f_isr_tile_14_next & ~d2l_par_cfg_g2f_isr_w [14] );
    if (d2l_par_cfg_g2f_isr_we) reg_par_cfg_g2f_isr_tile_15_next = (reg_par_cfg_g2f_isr_tile_15_next & ~d2l_par_cfg_g2f_isr_w [15] );
  end
  
  //------- reg assigns for par_cfg_g2f_isr
  always_ff @ (posedge clk or posedge reset) begin
    if (reset) begin
      rg_par_cfg_g2f_isr_tile_0 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_1 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_2 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_3 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_4 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_5 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_6 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_7 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_8 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_9 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_10 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_11 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_12 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_13 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_14 <= #1 1'h0;
      rg_par_cfg_g2f_isr_tile_15 <= #1 1'h0;
    end
    else begin
      rg_par_cfg_g2f_isr_tile_0 <= #1  reg_par_cfg_g2f_isr_tile_0_next;
      rg_par_cfg_g2f_isr_tile_1 <= #1  reg_par_cfg_g2f_isr_tile_1_next;
      rg_par_cfg_g2f_isr_tile_2 <= #1  reg_par_cfg_g2f_isr_tile_2_next;
      rg_par_cfg_g2f_isr_tile_3 <= #1  reg_par_cfg_g2f_isr_tile_3_next;
      rg_par_cfg_g2f_isr_tile_4 <= #1  reg_par_cfg_g2f_isr_tile_4_next;
      rg_par_cfg_g2f_isr_tile_5 <= #1  reg_par_cfg_g2f_isr_tile_5_next;
      rg_par_cfg_g2f_isr_tile_6 <= #1  reg_par_cfg_g2f_isr_tile_6_next;
      rg_par_cfg_g2f_isr_tile_7 <= #1  reg_par_cfg_g2f_isr_tile_7_next;
      rg_par_cfg_g2f_isr_tile_8 <= #1  reg_par_cfg_g2f_isr_tile_8_next;
      rg_par_cfg_g2f_isr_tile_9 <= #1  reg_par_cfg_g2f_isr_tile_9_next;
      rg_par_cfg_g2f_isr_tile_10 <= #1  reg_par_cfg_g2f_isr_tile_10_next;
      rg_par_cfg_g2f_isr_tile_11 <= #1  reg_par_cfg_g2f_isr_tile_11_next;
      rg_par_cfg_g2f_isr_tile_12 <= #1  reg_par_cfg_g2f_isr_tile_12_next;
      rg_par_cfg_g2f_isr_tile_13 <= #1  reg_par_cfg_g2f_isr_tile_13_next;
      rg_par_cfg_g2f_isr_tile_14 <= #1  reg_par_cfg_g2f_isr_tile_14_next;
      rg_par_cfg_g2f_isr_tile_15 <= #1  reg_par_cfg_g2f_isr_tile_15_next;
    end
  end
  
endmodule

