// Seed: 1167574396
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_4 = 'b0;
  logic id_5;
  always @(posedge 1'b0 or negedge id_5) begin
    if (id_4) begin
      id_4 = 1;
    end else begin
      if (1) begin
        id_5 = 1;
      end
    end
  end
endmodule
