Instruction_memory.v,verilog,xil_defaultlib,../../../../tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
