// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "10/07/2015 03:18:08"

// 
// Device: Altera EP3SE50F780C2 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp2 (
	clk,
	pmem_resp,
	pmem_rdata,
	pmem_read,
	pmem_write,
	pmem_address,
	pmem_wdata);
input 	clk;
input 	pmem_resp;
input 	[127:0] pmem_rdata;
output 	pmem_read;
output 	pmem_write;
output 	[15:0] pmem_address;
output 	[127:0] pmem_wdata;

// Design Ports Information
// pmem_read	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_write	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[0]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[1]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[3]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[4]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[6]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[7]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[8]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[9]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[11]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[12]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[13]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[14]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[15]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[0]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[4]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[6]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[8]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[9]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[10]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[11]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[12]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[13]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[14]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[15]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[16]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[17]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[18]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[19]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[20]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[21]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[22]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[23]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[24]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[25]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[26]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[27]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[28]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[29]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[30]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[31]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[32]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[33]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[34]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[35]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[36]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[37]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[38]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[39]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[40]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[41]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[42]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[43]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[44]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[45]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[46]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[47]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[48]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[49]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[50]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[51]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[52]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[53]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[54]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[55]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[56]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[57]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[58]	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[59]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[60]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[61]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[62]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[63]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[64]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[65]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[66]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[67]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[68]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[69]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[70]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[71]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[72]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[73]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[74]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[75]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[76]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[77]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[78]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[79]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[80]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[81]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[82]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[83]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[84]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[85]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[86]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[87]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[88]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[89]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[90]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[91]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[92]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[93]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[94]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[95]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[96]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[97]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[98]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[99]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[100]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[101]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[102]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[103]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[104]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[105]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[106]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[107]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[108]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[109]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[110]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[111]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[112]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[113]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[114]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[115]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[116]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[117]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[118]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[119]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[120]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[121]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[122]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[123]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[124]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[125]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[126]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[127]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_resp	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[0]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[3]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[4]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[5]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[6]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[7]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[8]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[9]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[10]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[12]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[13]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[14]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[15]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[17]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[18]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[19]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[20]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[21]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[22]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[23]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[24]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[25]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[26]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[27]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[28]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[29]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[30]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[31]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[32]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[33]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[34]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[35]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[36]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[37]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[38]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[39]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[40]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[41]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[42]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[43]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[44]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[45]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[46]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[47]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[48]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[49]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[50]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[51]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[52]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[53]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[54]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[55]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[56]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[57]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[58]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[59]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[60]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[61]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[62]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[63]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[64]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[65]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[66]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[67]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[68]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[69]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[70]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[71]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[72]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[73]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[74]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[75]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[76]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[77]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[78]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[79]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[80]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[81]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[82]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[83]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[84]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[85]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[86]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[87]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[88]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[89]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[90]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[91]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[92]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[93]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[94]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[95]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[96]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[97]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[98]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[99]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[100]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[101]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[102]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[103]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[104]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[105]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[106]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[107]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[108]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[109]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[110]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[111]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[112]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[113]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[114]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[115]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[116]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[117]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[118]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[119]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[120]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[121]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[122]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[123]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[124]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[125]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[126]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[127]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp2_min_1100mv_0c_v_fast.sdo");
// synopsys translate_on

wire \pmem_read~output_o ;
wire \pmem_write~output_o ;
wire \pmem_address[0]~output_o ;
wire \pmem_address[1]~output_o ;
wire \pmem_address[2]~output_o ;
wire \pmem_address[3]~output_o ;
wire \pmem_address[4]~output_o ;
wire \pmem_address[5]~output_o ;
wire \pmem_address[6]~output_o ;
wire \pmem_address[7]~output_o ;
wire \pmem_address[8]~output_o ;
wire \pmem_address[9]~output_o ;
wire \pmem_address[10]~output_o ;
wire \pmem_address[11]~output_o ;
wire \pmem_address[12]~output_o ;
wire \pmem_address[13]~output_o ;
wire \pmem_address[14]~output_o ;
wire \pmem_address[15]~output_o ;
wire \pmem_wdata[0]~output_o ;
wire \pmem_wdata[1]~output_o ;
wire \pmem_wdata[2]~output_o ;
wire \pmem_wdata[3]~output_o ;
wire \pmem_wdata[4]~output_o ;
wire \pmem_wdata[5]~output_o ;
wire \pmem_wdata[6]~output_o ;
wire \pmem_wdata[7]~output_o ;
wire \pmem_wdata[8]~output_o ;
wire \pmem_wdata[9]~output_o ;
wire \pmem_wdata[10]~output_o ;
wire \pmem_wdata[11]~output_o ;
wire \pmem_wdata[12]~output_o ;
wire \pmem_wdata[13]~output_o ;
wire \pmem_wdata[14]~output_o ;
wire \pmem_wdata[15]~output_o ;
wire \pmem_wdata[16]~output_o ;
wire \pmem_wdata[17]~output_o ;
wire \pmem_wdata[18]~output_o ;
wire \pmem_wdata[19]~output_o ;
wire \pmem_wdata[20]~output_o ;
wire \pmem_wdata[21]~output_o ;
wire \pmem_wdata[22]~output_o ;
wire \pmem_wdata[23]~output_o ;
wire \pmem_wdata[24]~output_o ;
wire \pmem_wdata[25]~output_o ;
wire \pmem_wdata[26]~output_o ;
wire \pmem_wdata[27]~output_o ;
wire \pmem_wdata[28]~output_o ;
wire \pmem_wdata[29]~output_o ;
wire \pmem_wdata[30]~output_o ;
wire \pmem_wdata[31]~output_o ;
wire \pmem_wdata[32]~output_o ;
wire \pmem_wdata[33]~output_o ;
wire \pmem_wdata[34]~output_o ;
wire \pmem_wdata[35]~output_o ;
wire \pmem_wdata[36]~output_o ;
wire \pmem_wdata[37]~output_o ;
wire \pmem_wdata[38]~output_o ;
wire \pmem_wdata[39]~output_o ;
wire \pmem_wdata[40]~output_o ;
wire \pmem_wdata[41]~output_o ;
wire \pmem_wdata[42]~output_o ;
wire \pmem_wdata[43]~output_o ;
wire \pmem_wdata[44]~output_o ;
wire \pmem_wdata[45]~output_o ;
wire \pmem_wdata[46]~output_o ;
wire \pmem_wdata[47]~output_o ;
wire \pmem_wdata[48]~output_o ;
wire \pmem_wdata[49]~output_o ;
wire \pmem_wdata[50]~output_o ;
wire \pmem_wdata[51]~output_o ;
wire \pmem_wdata[52]~output_o ;
wire \pmem_wdata[53]~output_o ;
wire \pmem_wdata[54]~output_o ;
wire \pmem_wdata[55]~output_o ;
wire \pmem_wdata[56]~output_o ;
wire \pmem_wdata[57]~output_o ;
wire \pmem_wdata[58]~output_o ;
wire \pmem_wdata[59]~output_o ;
wire \pmem_wdata[60]~output_o ;
wire \pmem_wdata[61]~output_o ;
wire \pmem_wdata[62]~output_o ;
wire \pmem_wdata[63]~output_o ;
wire \pmem_wdata[64]~output_o ;
wire \pmem_wdata[65]~output_o ;
wire \pmem_wdata[66]~output_o ;
wire \pmem_wdata[67]~output_o ;
wire \pmem_wdata[68]~output_o ;
wire \pmem_wdata[69]~output_o ;
wire \pmem_wdata[70]~output_o ;
wire \pmem_wdata[71]~output_o ;
wire \pmem_wdata[72]~output_o ;
wire \pmem_wdata[73]~output_o ;
wire \pmem_wdata[74]~output_o ;
wire \pmem_wdata[75]~output_o ;
wire \pmem_wdata[76]~output_o ;
wire \pmem_wdata[77]~output_o ;
wire \pmem_wdata[78]~output_o ;
wire \pmem_wdata[79]~output_o ;
wire \pmem_wdata[80]~output_o ;
wire \pmem_wdata[81]~output_o ;
wire \pmem_wdata[82]~output_o ;
wire \pmem_wdata[83]~output_o ;
wire \pmem_wdata[84]~output_o ;
wire \pmem_wdata[85]~output_o ;
wire \pmem_wdata[86]~output_o ;
wire \pmem_wdata[87]~output_o ;
wire \pmem_wdata[88]~output_o ;
wire \pmem_wdata[89]~output_o ;
wire \pmem_wdata[90]~output_o ;
wire \pmem_wdata[91]~output_o ;
wire \pmem_wdata[92]~output_o ;
wire \pmem_wdata[93]~output_o ;
wire \pmem_wdata[94]~output_o ;
wire \pmem_wdata[95]~output_o ;
wire \pmem_wdata[96]~output_o ;
wire \pmem_wdata[97]~output_o ;
wire \pmem_wdata[98]~output_o ;
wire \pmem_wdata[99]~output_o ;
wire \pmem_wdata[100]~output_o ;
wire \pmem_wdata[101]~output_o ;
wire \pmem_wdata[102]~output_o ;
wire \pmem_wdata[103]~output_o ;
wire \pmem_wdata[104]~output_o ;
wire \pmem_wdata[105]~output_o ;
wire \pmem_wdata[106]~output_o ;
wire \pmem_wdata[107]~output_o ;
wire \pmem_wdata[108]~output_o ;
wire \pmem_wdata[109]~output_o ;
wire \pmem_wdata[110]~output_o ;
wire \pmem_wdata[111]~output_o ;
wire \pmem_wdata[112]~output_o ;
wire \pmem_wdata[113]~output_o ;
wire \pmem_wdata[114]~output_o ;
wire \pmem_wdata[115]~output_o ;
wire \pmem_wdata[116]~output_o ;
wire \pmem_wdata[117]~output_o ;
wire \pmem_wdata[118]~output_o ;
wire \pmem_wdata[119]~output_o ;
wire \pmem_wdata[120]~output_o ;
wire \pmem_wdata[121]~output_o ;
wire \pmem_wdata[122]~output_o ;
wire \pmem_wdata[123]~output_o ;
wire \pmem_wdata[124]~output_o ;
wire \pmem_wdata[125]~output_o ;
wire \pmem_wdata[126]~output_o ;
wire \pmem_wdata[127]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[18]~feeder_combout ;
wire \control_module|Selector23~0_combout ;
wire \control_module|state.fetch2~q ;
wire \control_module|Selector24~0_combout ;
wire \control_module|state.fetch3~q ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[24]~feeder_combout ;
wire \control_module|Selector51~0_combout ;
wire \control_module|state.jmp_sub1~q ;
wire \control_module|Selector55~0_combout ;
wire \control_module|state.trap1~q ;
wire \control_module|WideOr11~0_combout ;
wire \control_module|Selector53~0_combout ;
wire \control_module|state.shf~q ;
wire \control_module|state.calc_addr~0_combout ;
wire \control_module|state.calc_addr~q ;
wire \control_module|Selector32~0_combout ;
wire \control_module|Selector41~0_combout ;
wire \control_module|state.str1~q ;
wire \control_module|Selector47~0_combout ;
wire \control_module|state.sti2~q ;
wire \control_module|state.sti3~q ;
wire \control_module|state.stb2~q ;
wire \control_module|WideOr6~0_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[114]~feeder_combout ;
wire \control_module|Selector34~0_combout ;
wire \control_module|state.ldb1~q ;
wire \control_module|Selector35~0_combout ;
wire \control_module|state.ldb2~q ;
wire \control_module|Selector36~0_combout ;
wire \control_module|state.ldb3~q ;
wire \datapath_module|regfile_filter_module|out[0]~0_combout ;
wire \control_module|Selector54~0_combout ;
wire \control_module|state.lea~q ;
wire \control_module|WideOr16~combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[124]~feeder_combout ;
wire \control_module|Selector45~0_combout ;
wire \control_module|state.stb3~q ;
wire \control_module|Selector49~0_combout ;
wire \control_module|state.sti4~q ;
wire \control_module|Selector42~0_combout ;
wire \control_module|state.str2~q ;
wire \control_module|WideOr19~combout ;
wire \pmem_rdata[36]~input_o ;
wire \cache_datapath_module|writecache_mux|f[35]~68_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[80]~feeder_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \pmem_rdata[37]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[82]~feeder_combout ;
wire \pmem_rdata[38]~input_o ;
wire \control_module|Selector26~0_combout ;
wire \control_module|state.s_add~q ;
wire \control_module|Selector4~0_combout ;
wire \datapath_module|alu_mux|Mux14~0_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[10]~feeder_combout ;
wire \cache_datapath_module|writecache_mux|f[3]~0_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[8]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[8]~feeder_combout ;
wire \cache_datapath_module|lru|data~24_combout ;
wire \cache_datapath_module|valid0|data~20_combout ;
wire \cache_datapath_module|valid0|data~3_q ;
wire \cache_datapath_module|lru|data~28_combout ;
wire \cache_datapath_module|valid0|data~22_combout ;
wire \cache_datapath_module|valid0|data~2_q ;
wire \cache_datapath_module|lru|data~22_combout ;
wire \cache_datapath_module|valid0|data~19_combout ;
wire \cache_datapath_module|valid0|data~1_q ;
wire \cache_datapath_module|lru|data~26_combout ;
wire \cache_datapath_module|valid0|data~21_combout ;
wire \cache_datapath_module|valid0|data~0_q ;
wire \cache_datapath_module|valid0|data~8_combout ;
wire \cache_datapath_module|lru|data~30_combout ;
wire \cache_datapath_module|valid0|data~23_combout ;
wire \cache_datapath_module|valid0|data~6_q ;
wire \cache_datapath_module|lru|data~16_combout ;
wire \cache_datapath_module|valid0|data~16_combout ;
wire \cache_datapath_module|valid0|data~5_q ;
wire \cache_datapath_module|lru|data~18_combout ;
wire \cache_datapath_module|valid0|data~17_combout ;
wire \cache_datapath_module|valid0|data~7_q ;
wire \cache_datapath_module|lru|data~20_combout ;
wire \cache_datapath_module|valid0|data~18_combout ;
wire \cache_datapath_module|valid0|data~4_q ;
wire \cache_datapath_module|valid0|data~12_combout ;
wire \cache_datapath_module|ld_arrays_1~combout ;
wire \cache_datapath_module|valid1|data~16_combout ;
wire \cache_datapath_module|valid1|data~5_q ;
wire \cache_datapath_module|valid1|data~23_combout ;
wire \cache_datapath_module|valid1|data~6_q ;
wire \cache_datapath_module|valid1|data~17_combout ;
wire \cache_datapath_module|valid1|data~7_q ;
wire \cache_datapath_module|valid1|data~19_combout ;
wire \cache_datapath_module|valid1|data~1_q ;
wire \cache_datapath_module|valid1|data~22_combout ;
wire \cache_datapath_module|valid1|data~2_q ;
wire \cache_datapath_module|valid1|data~20_combout ;
wire \cache_datapath_module|valid1|data~3_q ;
wire \cache_datapath_module|valid1|data~21_combout ;
wire \cache_datapath_module|valid1|data~0_q ;
wire \cache_datapath_module|valid1|data~8_combout ;
wire \cache_datapath_module|valid1|data~18_combout ;
wire \cache_datapath_module|valid1|data~4_q ;
wire \cache_datapath_module|valid1|data~12_combout ;
wire \cache_datapath_module|tag_valid_1~combout ;
wire \cache_control_module|always1~0_combout ;
wire \cache_datapath_module|tag0|data_rtl_0_bypass[24]~feeder_combout ;
wire \cache_datapath_module|tag0|data~0_combout ;
wire \control_module|state.jmp_sub2~q ;
wire \datapath_module|regfile_module|data~127_q ;
wire \datapath_module|store_mux|f[2]~0_combout ;
wire \datapath_module|regfile_module|data~63feeder_combout ;
wire \datapath_module|regfile_module|data~391_combout ;
wire \datapath_module|regfile_module|data~63_q ;
wire \datapath_module|regfile_module|data~392_combout ;
wire \datapath_module|regfile_module|data~394_combout ;
wire \datapath_module|regfile_module|data~47_q ;
wire \datapath_module|store_mux|f[0]~2_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[86]~feeder_combout ;
wire \cache_datapath_module|writecache_mux|f[39]~83_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[85]~feeder_combout ;
wire \pmem_rdata[39]~input_o ;
wire \cache_control_module|writecachemux_sel~1_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[86]~feeder_combout ;
wire \cache_datapath_module|writecache_mux|f[39]~84_combout ;
wire \cache_datapath_module|writecache_mux|f[46]~85_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[88]~feeder_combout ;
wire \pmem_rdata[41]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[90]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[89]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[90]~feeder_combout ;
wire \pmem_rdata[42]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[92]~feeder_combout ;
wire \pmem_rdata[43]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[94]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[94]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[93]~feeder_combout ;
wire \pmem_rdata[45]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[98]~feeder_combout ;
wire \pmem_rdata[46]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[100]~feeder_combout ;
wire \pmem_rdata[47]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[102]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[104]~feeder_combout ;
wire \pmem_rdata[50]~input_o ;
wire \pmem_rdata[51]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[110]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[109]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[110]~feeder_combout ;
wire \pmem_rdata[52]~input_o ;
wire \cache_datapath_module|writecache_mux|f[1]~3_combout ;
wire \pmem_rdata[1]~input_o ;
wire \cache_datapath_module|writecache_mux|f[1]~4_combout ;
wire \pmem_rdata[2]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[12]~feeder_combout ;
wire \pmem_rdata[3]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[16]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[18]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[18]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[17]~feeder_combout ;
wire \pmem_rdata[5]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[20]~feeder_combout ;
wire \pmem_rdata[7]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[21]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[22]~feeder_combout ;
wire \cache_datapath_module|writecache_mux|f[9]~17_combout ;
wire \cache_datapath_module|writecache_mux|f[8]~18_combout ;
wire \pmem_rdata[8]~input_o ;
wire \cache_datapath_module|writecache_mux|f[8]~19_combout ;
wire \pmem_rdata[9]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[26]~feeder_combout ;
wire \pmem_rdata[11]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[30]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[29]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[30]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[32]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[34]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[36]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[36]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[35]~feeder_combout ;
wire \pmem_rdata[14]~input_o ;
wire \pmem_rdata[15]~input_o ;
wire \pmem_rdata[16]~input_o ;
wire \cache_datapath_module|writecache_mux|f[22]~34_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[42]~feeder_combout ;
wire \pmem_rdata[18]~input_o ;
wire \pmem_rdata[19]~input_o ;
wire \pmem_rdata[20]~input_o ;
wire \cache_datapath_module|writecache_mux|f[20]~43_combout ;
wire \cache_datapath_module|writecache_mux|f[20]~44_combout ;
wire \pmem_rdata[23]~input_o ;
wire \cache_datapath_module|writecache_mux|f[31]~51_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[56]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[55]~feeder_combout ;
wire \pmem_rdata[24]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[56]~feeder_combout ;
wire \pmem_rdata[26]~input_o ;
wire \pmem_rdata[27]~input_o ;
wire \pmem_rdata[28]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[64]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[64]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[63]~feeder_combout ;
wire \pmem_rdata[29]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[66]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[65]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[66]~feeder_combout ;
wire \pmem_rdata[30]~input_o ;
wire \pmem_rdata[31]~input_o ;
wire \pmem_rdata[32]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[72]~feeder_combout ;
wire \pmem_rdata[33]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[74]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[74]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[73]~feeder_combout ;
wire \pmem_rdata[35]~input_o ;
wire \datapath_module|regfile_module|data~83_q ;
wire \datapath_module|regfile_module|data~388_combout ;
wire \datapath_module|regfile_module|data~395_combout ;
wire \datapath_module|regfile_module|data~99_q ;
wire \datapath_module|regfile_module|data~390_combout ;
wire \datapath_module|regfile_module|data~19_q ;
wire \datapath_module|regfile_module|data~35_q ;
wire \datapath_module|regfile_module|data~51_q ;
wire \datapath_module|regfile_module|data~393_combout ;
wire \datapath_module|regfile_module|data~3_q ;
wire \datapath_module|regfile_module|data~256_combout ;
wire \datapath_module|regfile_module|data~389_combout ;
wire \datapath_module|regfile_module|data~67_q ;
wire \datapath_module|regfile_module|data~260_combout ;
wire \datapath_module|plus2_module|Add0~1_sumout ;
wire \datapath_module|pc_mux|Mux14~0_combout ;
wire \control_module|state.trap2~q ;
wire \control_module|Selector57~0_combout ;
wire \control_module|state.trap3~q ;
wire \control_module|Selector58~0_combout ;
wire \control_module|state.trap4~q ;
wire \control_module|Selector29~0_combout ;
wire \control_module|state.br~q ;
wire \control_module|Selector39~0_combout ;
wire \control_module|state.ldi3~q ;
wire \control_module|Selector40~0_combout ;
wire \control_module|state.ldi4~q ;
wire \control_module|Selector32~1_combout ;
wire \control_module|state.ldr1~q ;
wire \control_module|Selector33~0_combout ;
wire \control_module|state.ldr2~q ;
wire \control_module|WideOr17~0_combout ;
wire \control_module|WideOr17~combout ;
wire \datapath_module|offset_adder|Add0~2 ;
wire \datapath_module|offset_adder|Add0~6 ;
wire \datapath_module|offset_adder|Add0~10 ;
wire \datapath_module|offset_adder|Add0~13_sumout ;
wire \datapath_module|plus2_module|Add0~2 ;
wire \datapath_module|plus2_module|Add0~6 ;
wire \datapath_module|plus2_module|Add0~10 ;
wire \datapath_module|plus2_module|Add0~13_sumout ;
wire \datapath_module|regfile_filter_module|out[12]~18_combout ;
wire \datapath_module|regfile_module|data~92_q ;
wire \datapath_module|regfile_module|data~124_q ;
wire \datapath_module|regfile_module|data~108_q ;
wire \datapath_module|regfile_module|data~28feeder_combout ;
wire \datapath_module|regfile_module|data~28_q ;
wire \datapath_module|regfile_module|data~60_q ;
wire \datapath_module|regfile_module|data~44_q ;
wire \datapath_module|regfile_module|data~12_q ;
wire \datapath_module|regfile_module|data~184_combout ;
wire \datapath_module|regfile_module|data~76_q ;
wire \datapath_module|regfile_module|data~188_combout ;
wire \control_module|Selector28~0_combout ;
wire \control_module|state.s_not~q ;
wire \control_module|Selector2~0_combout ;
wire \control_module|Selector5~0_combout ;
wire \datapath_module|alu_mux|Mux5~0_combout ;
wire \datapath_module|regfile_module|data~29_q ;
wire \datapath_module|regfile_module|data~61feeder_combout ;
wire \datapath_module|regfile_module|data~61_q ;
wire \datapath_module|regfile_module|data~45_q ;
wire \datapath_module|regfile_module|data~13_q ;
wire \datapath_module|regfile_module|data~216_combout ;
wire \datapath_module|regfile_module|data~109_q ;
wire \datapath_module|regfile_module|data~125_q ;
wire \datapath_module|regfile_module|data~77_q ;
wire \datapath_module|regfile_module|data~220_combout ;
wire \datapath_module|plus2_module|Add0~46 ;
wire \datapath_module|plus2_module|Add0~49_sumout ;
wire \datapath_module|offset_adder|Add0~38 ;
wire \datapath_module|offset_adder|Add0~42 ;
wire \datapath_module|offset_adder|Add0~46 ;
wire \datapath_module|offset_adder|Add0~49_sumout ;
wire \datapath_module|pc_mux|Mux2~0_combout ;
wire \datapath_module|regfile_mux|Mux2~0_combout ;
wire \datapath_module|regfile_filter_module|out[13]~19_combout ;
wire \datapath_module|regfile_module|data~93_q ;
wire \datapath_module|regfile_module|data~376_combout ;
wire \datapath_module|regfile_module|data~380_combout ;
wire \datapath_module|alu_mux|Mux5~1_combout ;
wire \datapath_module|alu_mux|Mux2~0_combout ;
wire \datapath_module|stb_filter_module|out[15]~0_combout ;
wire \datapath_module|stb_filter_module|out[13]~4_combout ;
wire \datapath_module|alu_module|Selector2~7_combout ;
wire \datapath_module|stb_filter_module|out[15]~3_combout ;
wire \datapath_module|regfile_module|data~49_q ;
wire \datapath_module|regfile_module|data~33_q ;
wire \datapath_module|regfile_module|data~17_q ;
wire \datapath_module|regfile_module|data~1_q ;
wire \datapath_module|regfile_module|data~152_combout ;
wire \datapath_module|regfile_module|data~97_q ;
wire \datapath_module|regfile_module|data~81_q ;
wire \datapath_module|regfile_module|data~65_q ;
wire \datapath_module|regfile_module|data~156_combout ;
wire \datapath_module|alu_mux|Mux14~1_combout ;
wire \datapath_module|regfile_module|data~82_q ;
wire \datapath_module|regfile_module|data~98_q ;
wire \datapath_module|regfile_module|data~50_q ;
wire \datapath_module|regfile_module|data~34_q ;
wire \datapath_module|regfile_module|data~18feeder_combout ;
wire \datapath_module|regfile_module|data~18_q ;
wire \datapath_module|regfile_module|data~2_q ;
wire \datapath_module|regfile_module|data~136_combout ;
wire \datapath_module|regfile_module|data~66_q ;
wire \datapath_module|regfile_module|data~140_combout ;
wire \datapath_module|alu_module|ShiftLeft0~35_combout ;
wire \datapath_module|regfile_module|data~88feeder_combout ;
wire \datapath_module|regfile_module|data~88_q ;
wire \datapath_module|regfile_module|data~40_q ;
wire \datapath_module|regfile_module|data~56_q ;
wire \datapath_module|regfile_module|data~8_q ;
wire \datapath_module|regfile_module|data~304_combout ;
wire \datapath_module|regfile_module|data~104feeder_combout ;
wire \datapath_module|regfile_module|data~104_q ;
wire \datapath_module|regfile_module|data~120_q ;
wire \datapath_module|regfile_module|data~72_q ;
wire \datapath_module|regfile_module|data~308_combout ;
wire \datapath_module|regfile_mux|Mux6~0_combout ;
wire \datapath_module|regfile_filter_module|out[9]~16_combout ;
wire \datapath_module|regfile_module|data~121_q ;
wire \datapath_module|regfile_module|data~25feeder_combout ;
wire \datapath_module|regfile_module|data~25_q ;
wire \datapath_module|regfile_module|data~41_q ;
wire \datapath_module|regfile_module|data~57_q ;
wire \datapath_module|regfile_module|data~9_q ;
wire \datapath_module|regfile_module|data~312_combout ;
wire \datapath_module|regfile_module|data~105_q ;
wire \datapath_module|regfile_module|data~89_q ;
wire \datapath_module|regfile_module|data~73_q ;
wire \datapath_module|regfile_module|data~316_combout ;
wire \datapath_module|alu_module|ShiftLeft0~0_combout ;
wire \datapath_module|regfile_module|data~117feeder_combout ;
wire \datapath_module|regfile_module|data~117_q ;
wire \datapath_module|regfile_module|data~21feeder_combout ;
wire \datapath_module|regfile_module|data~21_q ;
wire \datapath_module|regfile_module|data~37_q ;
wire \datapath_module|regfile_module|data~53_q ;
wire \datapath_module|regfile_module|data~5_q ;
wire \datapath_module|regfile_module|data~288_combout ;
wire \datapath_module|regfile_module|data~101_q ;
wire \datapath_module|regfile_module|data~69_q ;
wire \datapath_module|regfile_module|data~292_combout ;
wire \datapath_module|alu_mux|Mux10~0_combout ;
wire \datapath_module|regfile_filter_module|out[11]~22_combout ;
wire \datapath_module|regfile_module|data~91_q ;
wire \datapath_module|regfile_module|data~107_q ;
wire \datapath_module|regfile_module|data~59_q ;
wire \datapath_module|regfile_module|data~27_q ;
wire \datapath_module|regfile_module|data~43_q ;
wire \datapath_module|regfile_module|data~11_q ;
wire \datapath_module|regfile_module|data~344_combout ;
wire \datapath_module|regfile_module|data~123_q ;
wire \datapath_module|regfile_module|data~75_q ;
wire \datapath_module|regfile_module|data~348_combout ;
wire \datapath_module|plus2_module|Add0~50 ;
wire \datapath_module|plus2_module|Add0~53_sumout ;
wire \datapath_module|offset_adder|Add0~50 ;
wire \datapath_module|offset_adder|Add0~53_sumout ;
wire \datapath_module|regfile_module|data~30_q ;
wire \datapath_module|regfile_module|data~46_q ;
wire \datapath_module|regfile_module|data~62feeder_combout ;
wire \datapath_module|regfile_module|data~62_q ;
wire \datapath_module|regfile_module|data~14_q ;
wire \datapath_module|regfile_module|data~168_combout ;
wire \datapath_module|regfile_module|data~110_q ;
wire \datapath_module|regfile_module|data~94_q ;
wire \datapath_module|regfile_module|data~78_q ;
wire \datapath_module|regfile_module|data~172_combout ;
wire \datapath_module|pc_mux|Mux1~0_combout ;
wire \datapath_module|alu_module|Equal0~0_combout ;
wire \datapath_module|alu_module|Selector2~5_combout ;
wire \datapath_module|regfile_filter_module|out[6]~12_combout ;
wire \datapath_module|regfile_module|data~54_q ;
wire \datapath_module|regfile_module|data~38_q ;
wire \datapath_module|regfile_module|data~22_q ;
wire \datapath_module|regfile_module|data~6_q ;
wire \datapath_module|regfile_module|data~160_combout ;
wire \datapath_module|regfile_module|data~118_q ;
wire \datapath_module|regfile_module|data~102_q ;
wire \datapath_module|regfile_module|data~86_q ;
wire \datapath_module|regfile_module|data~70_q ;
wire \datapath_module|regfile_module|data~164_combout ;
wire \datapath_module|stb_filter_module|out[14]~1_combout ;
wire \datapath_module|alu_mux|Mux1~0_combout ;
wire \datapath_module|alu_module|Selector1~5_combout ;
wire \datapath_module|alu_module|Equal0~5_combout ;
wire \datapath_module|regfile_module|data~112_q ;
wire \datapath_module|regfile_module|data~96_q ;
wire \datapath_module|regfile_module|data~16_q ;
wire \datapath_module|regfile_module|data~32_q ;
wire \datapath_module|regfile_module|data~48_q ;
wire \datapath_module|regfile_module|data~0_q ;
wire \datapath_module|regfile_module|data~144_combout ;
wire \datapath_module|regfile_module|data~64_q ;
wire \datapath_module|regfile_module|data~148_combout ;
wire \datapath_module|alu_mux|Mux15~0_combout ;
wire \datapath_module|alu_module|Selector1~7_combout ;
wire \datapath_module|alu_module|Selector1~4_combout ;
wire \datapath_module|regfile_module|data~116_q ;
wire \datapath_module|regfile_module|data~84_q ;
wire \datapath_module|regfile_module|data~100_q ;
wire \datapath_module|regfile_module|data~20_q ;
wire \datapath_module|regfile_module|data~52_q ;
wire \datapath_module|regfile_module|data~36_q ;
wire \datapath_module|regfile_module|data~4_q ;
wire \datapath_module|regfile_module|data~176_combout ;
wire \datapath_module|regfile_module|data~68_q ;
wire \datapath_module|regfile_module|data~180_combout ;
wire \datapath_module|regfile_module|data~368_combout ;
wire \datapath_module|regfile_module|data~372_combout ;
wire \datapath_module|alu_mux|Mux3~0_combout ;
wire \datapath_module|regfile_module|data~264_combout ;
wire \datapath_module|regfile_module|data~268_combout ;
wire \datapath_module|alu_mux|Mux4~0_combout ;
wire \datapath_module|regfile_module|data~90_q ;
wire \datapath_module|regfile_module|data~58feeder_combout ;
wire \datapath_module|regfile_module|data~58_q ;
wire \datapath_module|regfile_module|data~26_q ;
wire \datapath_module|regfile_module|data~42_q ;
wire \datapath_module|regfile_module|data~10_q ;
wire \datapath_module|regfile_module|data~360_combout ;
wire \datapath_module|regfile_module|data~106_q ;
wire \datapath_module|regfile_module|data~74_q ;
wire \datapath_module|regfile_module|data~364_combout ;
wire \datapath_module|alu_mux|Mux5~2_combout ;
wire \datapath_module|alu_mux|Mux6~0_combout ;
wire \datapath_module|regfile_module|data~280_combout ;
wire \datapath_module|regfile_module|data~284_combout ;
wire \datapath_module|alu_mux|Mux7~0_combout ;
wire \datapath_module|regfile_module|data~87_q ;
wire \datapath_module|regfile_module|data~103_q ;
wire \datapath_module|regfile_module|data~23feeder_combout ;
wire \datapath_module|regfile_module|data~23_q ;
wire \datapath_module|regfile_module|data~39_q ;
wire \datapath_module|regfile_module|data~55_q ;
wire \datapath_module|regfile_module|data~7_q ;
wire \datapath_module|regfile_module|data~320_combout ;
wire \datapath_module|regfile_module|data~71_q ;
wire \datapath_module|regfile_module|data~324_combout ;
wire \datapath_module|alu_mux|Mux8~0_combout ;
wire \datapath_module|regfile_module|data~296_combout ;
wire \datapath_module|regfile_module|data~300_combout ;
wire \datapath_module|alu_mux|Mux11~0_combout ;
wire \datapath_module|alu_module|Add0~14 ;
wire \datapath_module|alu_module|Add0~18 ;
wire \datapath_module|alu_module|Add0~22 ;
wire \datapath_module|alu_module|Add0~26 ;
wire \datapath_module|alu_module|Add0~30 ;
wire \datapath_module|alu_module|Add0~34 ;
wire \datapath_module|alu_module|Add0~38 ;
wire \datapath_module|alu_module|Add0~42 ;
wire \datapath_module|alu_module|Add0~46 ;
wire \datapath_module|alu_module|Add0~50 ;
wire \datapath_module|alu_module|Add0~54 ;
wire \datapath_module|alu_module|Add0~57_sumout ;
wire \datapath_module|alu_module|Selector2~1_combout ;
wire \datapath_module|alu_module|ShiftLeft0~21_combout ;
wire \datapath_module|alu_module|Selector2~2_combout ;
wire \datapath_module|alu_module|Selector1~2_combout ;
wire \datapath_module|alu_module|ShiftLeft0~31_combout ;
wire \datapath_module|alu_module|ShiftLeft0~32_combout ;
wire \datapath_module|alu_module|ShiftLeft0~20_combout ;
wire \datapath_module|alu_module|ShiftLeft0~2_combout ;
wire \datapath_module|alu_module|Equal0~2_combout ;
wire \datapath_module|alu_module|Selector3~0_combout ;
wire \datapath_module|alu_module|Selector1~1_combout ;
wire \datapath_module|alu_module|Selector1~3_combout ;
wire \datapath_module|alu_module|Selector1~6_combout ;
wire \datapath_module|regfile_mux|Mux1~0_combout ;
wire \datapath_module|regfile_filter_module|out[14]~20_combout ;
wire \datapath_module|regfile_module|data~126_q ;
wire \datapath_module|regfile_module|data~328_combout ;
wire \datapath_module|regfile_module|data~332_combout ;
wire \datapath_module|regfile_module|data~95_q ;
wire \datapath_module|regfile_module|data~111_q ;
wire \datapath_module|regfile_module|data~31feeder_combout ;
wire \datapath_module|regfile_module|data~31_q ;
wire \datapath_module|regfile_module|data~15_q ;
wire \datapath_module|regfile_module|data~336_combout ;
wire \datapath_module|regfile_module|data~79_q ;
wire \datapath_module|regfile_module|data~340_combout ;
wire \datapath_module|alu_module|ShiftLeft0~1_combout ;
wire \datapath_module|alu_module|ShiftLeft0~3_combout ;
wire \datapath_module|alu_module|Selector10~7_combout ;
wire \datapath_module|alu_module|Selector2~6_combout ;
wire \datapath_module|alu_module|ShiftLeft0~5_combout ;
wire \datapath_module|alu_module|ShiftLeft0~34_combout ;
wire \datapath_module|alu_module|ShiftLeft0~33_combout ;
wire \datapath_module|alu_module|ShiftLeft0~15_combout ;
wire \datapath_module|alu_module|ShiftLeft0~14_combout ;
wire \datapath_module|alu_module|Selector2~0_combout ;
wire \datapath_module|alu_module|Selector2~3_combout ;
wire \datapath_module|alu_module|Selector2~4_combout ;
wire \datapath_module|alu_module|Add0~53_sumout ;
wire \datapath_module|alu_module|Selector2~8_combout ;
wire \datapath_module|regfile_filter_module|out[5]~25_combout ;
wire \datapath_module|alu_module|Selector10~0_combout ;
wire \datapath_module|alu_module|ShiftLeft0~10_combout ;
wire \datapath_module|stb_filter_module|out[12]~2_combout ;
wire \datapath_module|stb_filter_module|out[9]~8_combout ;
wire \datapath_module|stb_filter_module|out[10]~6_combout ;
wire \datapath_module|stb_filter_module|out[11]~7_combout ;
wire \datapath_module|alu_module|ShiftRight1~3_combout ;
wire \datapath_module|alu_module|ShiftLeft0~12_combout ;
wire \datapath_module|alu_module|Selector10~1_combout ;
wire \datapath_module|alu_module|Selector10~4_combout ;
wire \datapath_module|alu_module|Add0~21_sumout ;
wire \datapath_module|alu_module|Selector10~3_combout ;
wire \datapath_module|alu_module|ShiftLeft0~13_combout ;
wire \datapath_module|alu_module|Selector10~2_combout ;
wire \datapath_module|alu_module|Selector10~5_combout ;
wire \datapath_module|offset_adder|Add0~14 ;
wire \datapath_module|offset_adder|Add0~17_sumout ;
wire \datapath_module|regfile_filter_module|out[5]~24_combout ;
wire \datapath_module|regfile_filter_module|out[5]~9_combout ;
wire \datapath_module|regfile_filter_module|out[5]~26_combout ;
wire \datapath_module|regfile_filter_module|out[5]~10_combout ;
wire \datapath_module|regfile_module|data~85_q ;
wire \datapath_module|regfile_module|data~208_combout ;
wire \datapath_module|regfile_module|data~212_combout ;
wire \datapath_module|alu_module|ShiftLeft0~23_combout ;
wire \datapath_module|alu_module|ShiftLeft0~22_combout ;
wire \datapath_module|alu_module|Selector4~0_combout ;
wire \datapath_module|alu_module|Selector8~2_combout ;
wire \datapath_module|alu_module|Selector8~3_combout ;
wire \datapath_module|alu_module|Selector8~4_combout ;
wire \datapath_module|alu_module|Selector8~5_combout ;
wire \datapath_module|alu_module|ShiftLeft0~17_combout ;
wire \datapath_module|stb_filter_module|out[8]~5_combout ;
wire \datapath_module|alu_module|ShiftRight1~6_combout ;
wire \datapath_module|alu_module|Selector8~7_combout ;
wire \datapath_module|alu_module|Selector8~0_combout ;
wire \datapath_module|alu_module|ShiftRight1~7_combout ;
wire \datapath_module|alu_module|Selector8~1_combout ;
wire \datapath_module|alu_module|Add0~29_sumout ;
wire \datapath_module|alu_module|Selector8~6_combout ;
wire \datapath_module|regfile_filter_module|out[7]~13_combout ;
wire \datapath_module|offset_adder|Add0~22 ;
wire \datapath_module|offset_adder|Add0~25_sumout ;
wire \datapath_module|regfile_filter_module|out[7]~14_combout ;
wire \datapath_module|regfile_module|data~119_q ;
wire \datapath_module|regfile_module|data~192_combout ;
wire \datapath_module|regfile_module|data~196_combout ;
wire \datapath_module|plus2_module|Add0~18 ;
wire \datapath_module|plus2_module|Add0~22 ;
wire \datapath_module|plus2_module|Add0~25_sumout ;
wire \datapath_module|pc_mux|Mux8~0_combout ;
wire \datapath_module|offset_adder|Add0~26 ;
wire \datapath_module|offset_adder|Add0~29_sumout ;
wire \datapath_module|alu_module|Add0~33_sumout ;
wire \datapath_module|alu_module|ShiftRight1~1_combout ;
wire \datapath_module|alu_module|ShiftRight1~0_combout ;
wire \datapath_module|alu_module|ShiftRight0~0_combout ;
wire \datapath_module|alu_module|ShiftLeft0~6_combout ;
wire \datapath_module|alu_module|ShiftLeft0~4_combout ;
wire \datapath_module|alu_module|ShiftLeft0~7_combout ;
wire \datapath_module|alu_module|ShiftLeft0~8_combout ;
wire \datapath_module|alu_module|Selector7~1_combout ;
wire \datapath_module|alu_module|Selector7~2_combout ;
wire \datapath_module|alu_module|Selector7~3_combout ;
wire \datapath_module|alu_module|Selector7~4_combout ;
wire \datapath_module|regfile_mux|Mux7~0_combout ;
wire \datapath_module|regfile_filter_module|out[8]~15_combout ;
wire \datapath_module|regfile_module|data~24feeder_combout ;
wire \datapath_module|regfile_module|data~24_q ;
wire \datapath_module|regfile_module|data~224_combout ;
wire \datapath_module|regfile_module|data~228_combout ;
wire \datapath_module|plus2_module|Add0~26 ;
wire \datapath_module|plus2_module|Add0~29_sumout ;
wire \datapath_module|pc_mux|Mux7~0_combout ;
wire \datapath_module|offset_adder|Add0~30 ;
wire \datapath_module|offset_adder|Add0~33_sumout ;
wire \datapath_module|plus2_module|Add0~30 ;
wire \datapath_module|plus2_module|Add0~33_sumout ;
wire \datapath_module|pc_mux|Mux6~0_combout ;
wire \datapath_module|offset_adder|Add0~34 ;
wire \datapath_module|offset_adder|Add0~37_sumout ;
wire \datapath_module|alu_module|Add0~41_sumout ;
wire \datapath_module|alu_module|Selector5~0_combout ;
wire \datapath_module|alu_module|Selector9~1_combout ;
wire \datapath_module|alu_module|Selector5~1_combout ;
wire \datapath_module|alu_module|Selector6~3_combout ;
wire \datapath_module|alu_module|ShiftRight1~5_combout ;
wire \datapath_module|alu_module|Selector6~1_combout ;
wire \datapath_module|alu_module|Selector5~2_combout ;
wire \datapath_module|alu_module|Selector5~3_combout ;
wire \datapath_module|alu_module|Selector5~4_combout ;
wire \datapath_module|regfile_mux|Mux5~0_combout ;
wire \datapath_module|regfile_filter_module|out[10]~17_combout ;
wire \datapath_module|regfile_module|data~122_q ;
wire \datapath_module|regfile_module|data~248_combout ;
wire \datapath_module|regfile_module|data~252_combout ;
wire \datapath_module|plus2_module|Add0~34 ;
wire \datapath_module|plus2_module|Add0~37_sumout ;
wire \datapath_module|pc_mux|Mux5~0_combout ;
wire \datapath_module|plus2_module|Add0~38 ;
wire \datapath_module|plus2_module|Add0~41_sumout ;
wire \datapath_module|pc_mux|Mux4~0_combout ;
wire \datapath_module|plus2_module|Add0~42 ;
wire \datapath_module|plus2_module|Add0~45_sumout ;
wire \datapath_module|pc_mux|Mux3~0_combout ;
wire \datapath_module|offset_adder|Add0~45_sumout ;
wire \datapath_module|alu_module|Selector3~2_combout ;
wire \datapath_module|alu_module|Add0~49_sumout ;
wire \datapath_module|alu_module|Selector3~3_combout ;
wire \datapath_module|alu_module|Selector3~4_combout ;
wire \datapath_module|alu_module|ShiftLeft0~24_combout ;
wire \datapath_module|alu_module|ShiftLeft0~27_combout ;
wire \datapath_module|alu_module|ShiftLeft0~28_combout ;
wire \datapath_module|alu_module|Selector3~1_combout ;
wire \datapath_module|alu_module|Selector3~5_combout ;
wire \datapath_module|regfile_mux|Mux3~0_combout ;
wire \datapath_module|alu_module|Add0~17_sumout ;
wire \datapath_module|regfile_filter_module|out[4]~23_combout ;
wire \datapath_module|alu_module|Selector11~5_combout ;
wire \datapath_module|alu_module|Selector11~4_combout ;
wire \datapath_module|alu_module|Selector11~1_combout ;
wire \datapath_module|alu_module|ShiftRight1~2_combout ;
wire \datapath_module|alu_module|Selector11~0_combout ;
wire \datapath_module|alu_module|Selector11~2_combout ;
wire \datapath_module|regfile_filter_module|out[4]~7_combout ;
wire \datapath_module|regfile_filter_module|out[4]~8_combout ;
wire \datapath_module|pc_mux|Mux11~0_combout ;
wire \datapath_module|plus2_module|Add0~14 ;
wire \datapath_module|plus2_module|Add0~17_sumout ;
wire \datapath_module|pc_mux|Mux10~0_combout ;
wire \datapath_module|offset_adder|Add0~18 ;
wire \datapath_module|offset_adder|Add0~21_sumout ;
wire \datapath_module|regfile_filter_module|out[6]~11_combout ;
wire \datapath_module|gencc_module|WideOr0~0_combout ;
wire \datapath_module|gencc_module|WideOr0~1_combout ;
wire \datapath_module|offset_adder|Add0~9_sumout ;
wire \datapath_module|regfile_filter_module|out[3]~5_combout ;
wire \datapath_module|gencc_module|WideOr0~3_combout ;
wire \datapath_module|gencc_module|WideOr0~2_combout ;
wire \datapath_module|gencc_module|WideOr0~combout ;
wire \datapath_module|gencc_module|out[0]~0_combout ;
wire \datapath_module|cccomp|WideOr0~combout ;
wire \control_module|Selector30~0_combout ;
wire \control_module|state.br_taken~q ;
wire \control_module|WideOr4~0_combout ;
wire \control_module|WideOr4~combout ;
wire \datapath_module|offset_adder|Add0~1_sumout ;
wire \datapath_module|alu_module|Add0~2 ;
wire \datapath_module|alu_module|Add0~5_sumout ;
wire \datapath_module|alu_module|Selector13~0_combout ;
wire \datapath_module|alu_module|Selector14~4_combout ;
wire \datapath_module|alu_module|Selector14~5_combout ;
wire \datapath_module|alu_module|Selector14~6_combout ;
wire \datapath_module|alu_module|Selector6~0_combout ;
wire \datapath_module|alu_module|Selector9~0_combout ;
wire \datapath_module|alu_module|ShiftLeft0~11_combout ;
wire \datapath_module|alu_module|ShiftLeft0~9_combout ;
wire \datapath_module|alu_module|Selector14~1_combout ;
wire \datapath_module|alu_module|Selector14~2_combout ;
wire \datapath_module|alu_module|ShiftRight1~4_combout ;
wire \datapath_module|alu_module|Selector14~0_combout ;
wire \datapath_module|alu_module|Selector14~3_combout ;
wire \datapath_module|alu_module|Selector14~7_combout ;
wire \datapath_module|regfile_filter_module|out[1]~1_combout ;
wire \datapath_module|regfile_filter_module|out[1]~2_combout ;
wire \datapath_module|regfile_module|data~113_q ;
wire \datapath_module|regfile_module|data~272_combout ;
wire \datapath_module|regfile_module|data~276_combout ;
wire \datapath_module|alu_module|Add0~6 ;
wire \datapath_module|alu_module|Add0~10 ;
wire \datapath_module|alu_module|Add0~13_sumout ;
wire \datapath_module|alu_module|Selector12~2_combout ;
wire \datapath_module|alu_module|ShiftRight0~1_combout ;
wire \datapath_module|alu_module|Selector12~3_combout ;
wire \datapath_module|alu_module|Selector12~0_combout ;
wire \datapath_module|alu_module|Selector12~1_combout ;
wire \datapath_module|alu_module|Selector12~4_combout ;
wire \datapath_module|alu_module|Selector12~5_combout ;
wire \datapath_module|alu_module|Selector4~1_combout ;
wire \datapath_module|alu_module|Selector12~6_combout ;
wire \datapath_module|alu_module|Selector12~7_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a35 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[77]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a35 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[78]~feeder_combout ;
wire \cache_datapath_module|data1|data~36_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[78]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[35]~36_combout ;
wire \datapath_module|mdr_mux|f[3]~22_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[142]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[142]~feeder_combout ;
wire \cache_datapath_module|writecache_mux|f[66]~136_combout ;
wire \cache_datapath_module|writecache_mux|f[67]~143_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[141]~feeder_combout ;
wire \pmem_rdata[67]~input_o ;
wire \pmem_rdata[53]~input_o ;
wire \cache_datapath_module|writecache_mux|f[53]~114_combout ;
wire \pmem_rdata[54]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[116]~feeder_combout ;
wire \pmem_rdata[55]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[118]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[118]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[117]~feeder_combout ;
wire \pmem_rdata[56]~input_o ;
wire \cache_datapath_module|writecache_mux|f[62]~119_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[120]~feeder_combout ;
wire \pmem_rdata[57]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[122]~feeder_combout ;
wire \pmem_rdata[58]~input_o ;
wire \cache_datapath_module|writecache_mux|f[58]~124_combout ;
wire \cache_datapath_module|writecache_mux|f[58]~125_combout ;
wire \pmem_rdata[59]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[126]~feeder_combout ;
wire \pmem_rdata[60]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[128]~feeder_combout ;
wire \pmem_rdata[61]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[130]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[132]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[134]~feeder_combout ;
wire \pmem_rdata[64]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[136]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[136]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[135]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[138]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[137]~feeder_combout ;
wire \pmem_rdata[65]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[138]~feeder_combout ;
wire \pmem_rdata[66]~input_o ;
wire \cache_datapath_module|writecache_mux|f[67]~144_combout ;
wire \pmem_rdata[68]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[144]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[144]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[143]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[146]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[145]~feeder_combout ;
wire \pmem_rdata[69]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[150]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a71 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[150]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[149]~feeder_combout ;
wire \pmem_rdata[71]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a71 ;
wire \cache_datapath_module|data1|data~72_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout ;
wire \cache_datapath_module|writecache_mux|f[71]~151_combout ;
wire \cache_datapath_module|writecache_mux|f[71]~152_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[148]~feeder_combout ;
wire \pmem_rdata[70]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[147]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[148]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a70 ;
wire \cache_datapath_module|data1|data~71_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout ;
wire \cache_datapath_module|writecache_mux|f[70]~149_combout ;
wire \cache_datapath_module|writecache_mux|f[70]~150_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a69 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[146]~feeder_combout ;
wire \cache_datapath_module|data1|data~70_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a69 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout ;
wire \cache_datapath_module|writecache_mux|f[69]~147_combout ;
wire \cache_datapath_module|writecache_mux|f[69]~148_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a68 ;
wire \cache_datapath_module|data1|data~69_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a68 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout ;
wire \cache_datapath_module|writecache_mux|f[68]~145_combout ;
wire \cache_datapath_module|writecache_mux|f[68]~146_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a66 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[140]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[139]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a66 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[140]~feeder_combout ;
wire \cache_datapath_module|data1|data~67_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout ;
wire \cache_datapath_module|writecache_mux|f[66]~141_combout ;
wire \cache_datapath_module|writecache_mux|f[66]~142_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a65 ;
wire \cache_datapath_module|data1|data~66_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a65 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout ;
wire \cache_datapath_module|writecache_mux|f[65]~139_combout ;
wire \cache_datapath_module|writecache_mux|f[65]~140_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a64 ;
wire \cache_datapath_module|data1|data~65_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a64 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout ;
wire \cache_datapath_module|writecache_mux|f[64]~137_combout ;
wire \cache_datapath_module|writecache_mux|f[64]~138_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a63 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[134]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[133]~feeder_combout ;
wire \pmem_rdata[63]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a63 ;
wire \cache_datapath_module|data1|data~64_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout ;
wire \cache_datapath_module|writecache_mux|f[63]~134_combout ;
wire \cache_datapath_module|writecache_mux|f[63]~135_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a62 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[131]~feeder_combout ;
wire \pmem_rdata[62]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a62 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[132]~feeder_combout ;
wire \cache_datapath_module|data1|data~63_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout ;
wire \cache_datapath_module|writecache_mux|f[62]~132_combout ;
wire \cache_datapath_module|writecache_mux|f[62]~133_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a61 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[129]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[130]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a61 ;
wire \cache_datapath_module|data1|data~62_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout ;
wire \cache_datapath_module|writecache_mux|f[61]~130_combout ;
wire \cache_datapath_module|writecache_mux|f[61]~131_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a60 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[128]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[127]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a60 ;
wire \cache_datapath_module|data1|data~61_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout ;
wire \cache_datapath_module|writecache_mux|f[60]~128_combout ;
wire \cache_datapath_module|writecache_mux|f[60]~129_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a59 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[126]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[125]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a59 ;
wire \cache_datapath_module|data1|data~60_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout ;
wire \cache_datapath_module|writecache_mux|f[59]~126_combout ;
wire \cache_datapath_module|writecache_mux|f[59]~127_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a57 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[121]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[122]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a57 ;
wire \cache_datapath_module|data1|data~58_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout ;
wire \cache_datapath_module|writecache_mux|f[57]~122_combout ;
wire \cache_datapath_module|writecache_mux|f[57]~123_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a56 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[120]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[119]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a56 ;
wire \cache_datapath_module|data1|data~57_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[56]~57_combout ;
wire \cache_datapath_module|writecache_mux|f[56]~120_combout ;
wire \cache_datapath_module|writecache_mux|f[56]~121_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a55 ;
wire \cache_datapath_module|data1|data~56_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a55 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout ;
wire \cache_datapath_module|writecache_mux|f[55]~117_combout ;
wire \cache_datapath_module|writecache_mux|f[55]~118_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a54 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[115]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[116]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a54 ;
wire \cache_datapath_module|data1|data~55_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout ;
wire \cache_datapath_module|writecache_mux|f[54]~115_combout ;
wire \cache_datapath_module|writecache_mux|f[54]~116_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a67 ;
wire \cache_datapath_module|data1|data~68_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a67 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[206]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[206]~feeder_combout ;
wire \pmem_rdata[72]~input_o ;
wire \cache_datapath_module|writecache_mux|f[78]~153_combout ;
wire \pmem_rdata[73]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[154]~feeder_combout ;
wire \pmem_rdata[75]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[158]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[160]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[164]~feeder_combout ;
wire \pmem_rdata[79]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[166]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[166]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[165]~feeder_combout ;
wire \pmem_rdata[80]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[168]~feeder_combout ;
wire \pmem_rdata[81]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[170]~feeder_combout ;
wire \cache_datapath_module|writecache_mux|f[81]~170_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[172]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[174]~feeder_combout ;
wire \pmem_rdata[84]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[176]~feeder_combout ;
wire \pmem_rdata[85]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[180]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[179]~feeder_combout ;
wire \pmem_rdata[86]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[180]~feeder_combout ;
wire \cache_datapath_module|writecache_mux|f[93]~187_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[188]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[187]~feeder_combout ;
wire \pmem_rdata[90]~input_o ;
wire \pmem_rdata[91]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[190]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[192]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[192]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[191]~feeder_combout ;
wire \pmem_rdata[92]~input_o ;
wire \pmem_rdata[93]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[194]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[193]~feeder_combout ;
wire \pmem_rdata[94]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[196]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[196]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[195]~feeder_combout ;
wire \pmem_rdata[96]~input_o ;
wire \cache_datapath_module|writecache_mux|f[100]~204_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[200]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[200]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[199]~feeder_combout ;
wire \pmem_rdata[98]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[204]~feeder_combout ;
wire \pmem_rdata[99]~input_o ;
wire \cache_datapath_module|writecache_mux|f[99]~211_combout ;
wire \cache_datapath_module|writecache_mux|f[99]~212_combout ;
wire \pmem_rdata[101]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[210]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[210]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[209]~feeder_combout ;
wire \pmem_rdata[102]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[212]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[214]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[214]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[213]~feeder_combout ;
wire \pmem_rdata[103]~input_o ;
wire \pmem_rdata[104]~input_o ;
wire \cache_datapath_module|writecache_mux|f[105]~221_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[216]~feeder_combout ;
wire \pmem_rdata[105]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[218]~feeder_combout ;
wire \pmem_rdata[106]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[222]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[221]~feeder_combout ;
wire \pmem_rdata[107]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a107 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[222]~feeder_combout ;
wire \cache_datapath_module|data1|data~108_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a107 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout ;
wire \cache_datapath_module|writecache_mux|f[107]~228_combout ;
wire \cache_datapath_module|writecache_mux|f[107]~229_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[219]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a106 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[220]~feeder_combout ;
wire \cache_datapath_module|data1|data~107_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[220]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout ;
wire \cache_datapath_module|writecache_mux|f[106]~226_combout ;
wire \cache_datapath_module|writecache_mux|f[106]~227_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a105 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[218]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[217]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a105 ;
wire \cache_datapath_module|data1|data~106_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout ;
wire \cache_datapath_module|writecache_mux|f[105]~224_combout ;
wire \cache_datapath_module|writecache_mux|f[105]~225_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a104 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[216]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a104 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[215]~feeder_combout ;
wire \cache_datapath_module|data1|data~105_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout ;
wire \cache_datapath_module|writecache_mux|f[104]~222_combout ;
wire \cache_datapath_module|writecache_mux|f[104]~223_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a103 ;
wire \cache_datapath_module|data1|data~104_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a103 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout ;
wire \cache_datapath_module|writecache_mux|f[103]~219_combout ;
wire \cache_datapath_module|writecache_mux|f[103]~220_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a102 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[211]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[212]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a102 ;
wire \cache_datapath_module|data1|data~103_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout ;
wire \cache_datapath_module|writecache_mux|f[102]~217_combout ;
wire \cache_datapath_module|writecache_mux|f[102]~218_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a101 ;
wire \cache_datapath_module|data1|data~102_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a101 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout ;
wire \cache_datapath_module|writecache_mux|f[101]~215_combout ;
wire \cache_datapath_module|writecache_mux|f[101]~216_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a100 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[208]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[207]~feeder_combout ;
wire \pmem_rdata[100]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[208]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a100 ;
wire \cache_datapath_module|data1|data~101_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout ;
wire \cache_datapath_module|writecache_mux|f[100]~213_combout ;
wire \cache_datapath_module|writecache_mux|f[100]~214_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[203]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[204]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a98 ;
wire \cache_datapath_module|data1|data~99_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout ;
wire \cache_datapath_module|writecache_mux|f[98]~209_combout ;
wire \cache_datapath_module|writecache_mux|f[98]~210_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a97 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[202]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[202]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a97 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[201]~feeder_combout ;
wire \pmem_rdata[97]~input_o ;
wire \cache_datapath_module|data1|data~98_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout ;
wire \cache_datapath_module|writecache_mux|f[97]~207_combout ;
wire \cache_datapath_module|writecache_mux|f[97]~208_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a96 ;
wire \cache_datapath_module|data1|data~97_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a96 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout ;
wire \cache_datapath_module|writecache_mux|f[96]~205_combout ;
wire \cache_datapath_module|writecache_mux|f[96]~206_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a95 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[197]~feeder_combout ;
wire \pmem_rdata[95]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[198]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a95 ;
wire \cache_datapath_module|data1|data~96_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[198]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout ;
wire \cache_datapath_module|writecache_mux|f[95]~202_combout ;
wire \cache_datapath_module|writecache_mux|f[95]~203_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a94 ;
wire \cache_datapath_module|data1|data~95_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a94 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout ;
wire \cache_datapath_module|writecache_mux|f[94]~200_combout ;
wire \cache_datapath_module|writecache_mux|f[94]~201_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a93 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[194]~feeder_combout ;
wire \cache_datapath_module|data1|data~94_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a93 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout ;
wire \cache_datapath_module|writecache_mux|f[93]~198_combout ;
wire \cache_datapath_module|writecache_mux|f[93]~199_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a92 ;
wire \cache_datapath_module|data1|data~93_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a92 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout ;
wire \cache_datapath_module|writecache_mux|f[92]~196_combout ;
wire \cache_datapath_module|writecache_mux|f[92]~197_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a91 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[189]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[190]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a91 ;
wire \cache_datapath_module|data1|data~92_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout ;
wire \cache_datapath_module|writecache_mux|f[91]~194_combout ;
wire \cache_datapath_module|writecache_mux|f[91]~195_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a90 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[188]~feeder_combout ;
wire \cache_datapath_module|data1|data~91_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a90 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout ;
wire \cache_datapath_module|writecache_mux|f[90]~192_combout ;
wire \cache_datapath_module|writecache_mux|f[90]~193_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a89 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[186]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[186]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a89 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[185]~feeder_combout ;
wire \pmem_rdata[89]~input_o ;
wire \cache_datapath_module|data1|data~90_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout ;
wire \cache_datapath_module|writecache_mux|f[89]~190_combout ;
wire \cache_datapath_module|writecache_mux|f[89]~191_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a88 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[183]~feeder_combout ;
wire \pmem_rdata[88]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[184]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a88 ;
wire \cache_datapath_module|data1|data~89_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[184]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout ;
wire \cache_datapath_module|writecache_mux|f[88]~188_combout ;
wire \cache_datapath_module|writecache_mux|f[88]~189_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a87 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[182]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[181]~feeder_combout ;
wire \pmem_rdata[87]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[182]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a87 ;
wire \cache_datapath_module|data1|data~88_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout ;
wire \cache_datapath_module|writecache_mux|f[87]~185_combout ;
wire \cache_datapath_module|writecache_mux|f[87]~186_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a86 ;
wire \cache_datapath_module|data1|data~87_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a86 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout ;
wire \cache_datapath_module|writecache_mux|f[86]~183_combout ;
wire \cache_datapath_module|writecache_mux|f[86]~184_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a85 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[178]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[178]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[177]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a85 ;
wire \cache_datapath_module|data1|data~86_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout ;
wire \cache_datapath_module|writecache_mux|f[85]~181_combout ;
wire \cache_datapath_module|writecache_mux|f[85]~182_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a84 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[176]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[175]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a84 ;
wire \cache_datapath_module|data1|data~85_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout ;
wire \cache_datapath_module|writecache_mux|f[84]~179_combout ;
wire \cache_datapath_module|writecache_mux|f[84]~180_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a83 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[174]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[173]~feeder_combout ;
wire \pmem_rdata[83]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a83 ;
wire \cache_datapath_module|data1|data~84_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout ;
wire \cache_datapath_module|writecache_mux|f[83]~177_combout ;
wire \cache_datapath_module|writecache_mux|f[83]~178_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a82 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[172]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[171]~feeder_combout ;
wire \pmem_rdata[82]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a82 ;
wire \cache_datapath_module|data1|data~83_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout ;
wire \cache_datapath_module|writecache_mux|f[82]~175_combout ;
wire \cache_datapath_module|writecache_mux|f[82]~176_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a81 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[170]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a81 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[169]~feeder_combout ;
wire \cache_datapath_module|data1|data~82_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout ;
wire \cache_datapath_module|writecache_mux|f[81]~173_combout ;
wire \cache_datapath_module|writecache_mux|f[81]~174_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a80 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[168]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[167]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a80 ;
wire \cache_datapath_module|data1|data~81_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout ;
wire \cache_datapath_module|writecache_mux|f[80]~171_combout ;
wire \cache_datapath_module|writecache_mux|f[80]~172_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a79 ;
wire \cache_datapath_module|data1|data~80_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a79 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout ;
wire \cache_datapath_module|writecache_mux|f[79]~168_combout ;
wire \cache_datapath_module|writecache_mux|f[79]~169_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a78 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[164]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[163]~feeder_combout ;
wire \pmem_rdata[78]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a78 ;
wire \cache_datapath_module|data1|data~79_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[78]~79_combout ;
wire \cache_datapath_module|writecache_mux|f[78]~166_combout ;
wire \cache_datapath_module|writecache_mux|f[78]~167_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a77 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[162]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[162]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[161]~feeder_combout ;
wire \pmem_rdata[77]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a77 ;
wire \cache_datapath_module|data1|data~78_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout ;
wire \cache_datapath_module|writecache_mux|f[77]~164_combout ;
wire \cache_datapath_module|writecache_mux|f[77]~165_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a76 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[160]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[159]~feeder_combout ;
wire \pmem_rdata[76]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a76 ;
wire \cache_datapath_module|data1|data~77_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[76]~77_combout ;
wire \cache_datapath_module|writecache_mux|f[76]~162_combout ;
wire \cache_datapath_module|writecache_mux|f[76]~163_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a75 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[158]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[157]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a75 ;
wire \cache_datapath_module|data1|data~76_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout ;
wire \cache_datapath_module|writecache_mux|f[75]~160_combout ;
wire \cache_datapath_module|writecache_mux|f[75]~161_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a74 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[155]~feeder_combout ;
wire \pmem_rdata[74]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[156]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a74 ;
wire \cache_datapath_module|data1|data~75_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[156]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout ;
wire \cache_datapath_module|writecache_mux|f[74]~158_combout ;
wire \cache_datapath_module|writecache_mux|f[74]~159_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a73 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[153]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[154]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a73 ;
wire \cache_datapath_module|data1|data~74_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout ;
wire \cache_datapath_module|writecache_mux|f[73]~156_combout ;
wire \cache_datapath_module|writecache_mux|f[73]~157_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[152]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[151]~feeder_combout ;
wire \cache_datapath_module|data1|data~73_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[152]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout ;
wire \cache_datapath_module|writecache_mux|f[72]~154_combout ;
wire \cache_datapath_module|writecache_mux|f[72]~155_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a99 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[205]~feeder_combout ;
wire \cache_datapath_module|data1|data~100_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a99 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[238]~feeder_combout ;
wire \pmem_rdata[108]~input_o ;
wire \pmem_rdata[109]~input_o ;
wire \pmem_rdata[110]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[228]~feeder_combout ;
wire \pmem_rdata[111]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[230]~feeder_combout ;
wire \pmem_rdata[112]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[232]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[231]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[232]~feeder_combout ;
wire \pmem_rdata[113]~input_o ;
wire \cache_datapath_module|writecache_mux|f[117]~238_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[234]~feeder_combout ;
wire \pmem_rdata[114]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[236]~feeder_combout ;
wire \pmem_rdata[115]~input_o ;
wire \cache_datapath_module|writecache_mux|f[115]~245_combout ;
wire \cache_datapath_module|writecache_mux|f[115]~246_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[240]~feeder_combout ;
wire \pmem_rdata[117]~input_o ;
wire \pmem_rdata[118]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[244]~feeder_combout ;
wire \pmem_rdata[119]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[246]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[246]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[245]~feeder_combout ;
wire \pmem_rdata[120]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[248]~feeder_combout ;
wire \pmem_rdata[121]~input_o ;
wire \cache_datapath_module|writecache_mux|f[125]~255_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[250]~feeder_combout ;
wire \pmem_rdata[122]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[252]~feeder_combout ;
wire \pmem_rdata[123]~input_o ;
wire \cache_datapath_module|writecache_mux|f[123]~262_combout ;
wire \cache_datapath_module|writecache_mux|f[123]~263_combout ;
wire \pmem_rdata[124]~input_o ;
wire \pmem_rdata[125]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[258]~feeder_combout ;
wire \pmem_rdata[126]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[260]~feeder_combout ;
wire \pmem_rdata[127]~input_o ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[262]~feeder_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a127 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[262]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[261]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a127 ;
wire \cache_datapath_module|data1|data~128_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout ;
wire \cache_datapath_module|writecache_mux|f[127]~270_combout ;
wire \cache_datapath_module|writecache_mux|f[127]~271_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a126 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[260]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a126 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[259]~feeder_combout ;
wire \cache_datapath_module|data1|data~127_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[126]~127_combout ;
wire \cache_datapath_module|writecache_mux|f[126]~268_combout ;
wire \cache_datapath_module|writecache_mux|f[126]~269_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a125 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[258]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[257]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a125 ;
wire \cache_datapath_module|data1|data~126_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout ;
wire \cache_datapath_module|writecache_mux|f[125]~266_combout ;
wire \cache_datapath_module|writecache_mux|f[125]~267_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a124 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[256]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[255]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a124 ;
wire \cache_datapath_module|data1|data~125_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[256]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[124]~125_combout ;
wire \cache_datapath_module|writecache_mux|f[124]~264_combout ;
wire \cache_datapath_module|writecache_mux|f[124]~265_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a122 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[252]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[251]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a122 ;
wire \cache_datapath_module|data1|data~123_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout ;
wire \cache_datapath_module|writecache_mux|f[122]~260_combout ;
wire \cache_datapath_module|writecache_mux|f[122]~261_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a121 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[249]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a121 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[250]~feeder_combout ;
wire \cache_datapath_module|data1|data~122_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout ;
wire \cache_datapath_module|writecache_mux|f[121]~258_combout ;
wire \cache_datapath_module|writecache_mux|f[121]~259_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a120 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[248]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[247]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a120 ;
wire \cache_datapath_module|data1|data~121_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout ;
wire \cache_datapath_module|writecache_mux|f[120]~256_combout ;
wire \cache_datapath_module|writecache_mux|f[120]~257_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a119 ;
wire \cache_datapath_module|data1|data~120_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a119 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout ;
wire \cache_datapath_module|writecache_mux|f[119]~253_combout ;
wire \cache_datapath_module|writecache_mux|f[119]~254_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a118 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[244]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[243]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a118 ;
wire \cache_datapath_module|data1|data~119_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout ;
wire \cache_datapath_module|writecache_mux|f[118]~251_combout ;
wire \cache_datapath_module|writecache_mux|f[118]~252_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a117 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[242]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[242]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a117 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[241]~feeder_combout ;
wire \cache_datapath_module|data1|data~118_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout ;
wire \cache_datapath_module|writecache_mux|f[117]~249_combout ;
wire \cache_datapath_module|writecache_mux|f[117]~250_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a116 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[239]~feeder_combout ;
wire \pmem_rdata[116]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[240]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a116 ;
wire \cache_datapath_module|data1|data~117_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout ;
wire \cache_datapath_module|writecache_mux|f[116]~247_combout ;
wire \cache_datapath_module|writecache_mux|f[116]~248_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a114 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[235]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[236]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a114 ;
wire \cache_datapath_module|data1|data~115_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout ;
wire \cache_datapath_module|writecache_mux|f[114]~243_combout ;
wire \cache_datapath_module|writecache_mux|f[114]~244_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a113 ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a113 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[233]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[234]~feeder_combout ;
wire \cache_datapath_module|data1|data~114_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout ;
wire \cache_datapath_module|writecache_mux|f[113]~241_combout ;
wire \cache_datapath_module|writecache_mux|f[113]~242_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a112 ;
wire \cache_datapath_module|data1|data~113_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a112 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout ;
wire \cache_datapath_module|writecache_mux|f[112]~239_combout ;
wire \cache_datapath_module|writecache_mux|f[112]~240_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a111 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[229]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[230]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a111 ;
wire \cache_datapath_module|data1|data~112_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout ;
wire \cache_datapath_module|writecache_mux|f[111]~236_combout ;
wire \cache_datapath_module|writecache_mux|f[111]~237_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a110 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[228]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[227]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a110 ;
wire \cache_datapath_module|data1|data~111_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[110]~111_combout ;
wire \cache_datapath_module|writecache_mux|f[110]~234_combout ;
wire \cache_datapath_module|writecache_mux|f[110]~235_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a109 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[226]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[225]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a109 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[226]~feeder_combout ;
wire \cache_datapath_module|data1|data~110_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout ;
wire \cache_datapath_module|writecache_mux|f[109]~232_combout ;
wire \cache_datapath_module|writecache_mux|f[109]~233_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[224]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[223]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \cache_datapath_module|data1|data~109_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[224]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[108]~109_combout ;
wire \cache_datapath_module|writecache_mux|f[108]~230_combout ;
wire \cache_datapath_module|writecache_mux|f[108]~231_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a115 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[237]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[238]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a115 ;
wire \cache_datapath_module|data1|data~116_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout ;
wire \datapath_module|mdr_mux|f[3]~21_combout ;
wire \datapath_module|mdr_mux|f[3]~23_combout ;
wire \control_module|WideOr6~combout ;
wire \cache_datapath_module|writecache_mux|f[35]~75_combout ;
wire \cache_datapath_module|writecache_mux|f[35]~76_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a34 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[76]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[75]~feeder_combout ;
wire \pmem_rdata[34]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a34 ;
wire \cache_datapath_module|data1|data~35_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[76]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout ;
wire \cache_datapath_module|writecache_mux|f[34]~73_combout ;
wire \cache_datapath_module|writecache_mux|f[34]~74_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a33 ;
wire \cache_datapath_module|data1|data~34_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a33 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[33]~34_combout ;
wire \cache_datapath_module|writecache_mux|f[33]~71_combout ;
wire \cache_datapath_module|writecache_mux|f[33]~72_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a32 ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a32 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[72]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[71]~feeder_combout ;
wire \cache_datapath_module|data1|data~33_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout ;
wire \cache_datapath_module|writecache_mux|f[32]~69_combout ;
wire \cache_datapath_module|writecache_mux|f[32]~70_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a31 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[70]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[69]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a31 ;
wire \cache_datapath_module|data1|data~32_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[70]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout ;
wire \cache_datapath_module|writecache_mux|f[31]~66_combout ;
wire \cache_datapath_module|writecache_mux|f[31]~67_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a30 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[68]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[67]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[68]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a30 ;
wire \cache_datapath_module|data1|data~31_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout ;
wire \cache_datapath_module|writecache_mux|f[30]~64_combout ;
wire \cache_datapath_module|writecache_mux|f[30]~65_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a29 ;
wire \cache_datapath_module|data1|data~30_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a29 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout ;
wire \cache_datapath_module|writecache_mux|f[29]~62_combout ;
wire \cache_datapath_module|writecache_mux|f[29]~63_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a28 ;
wire \cache_datapath_module|data1|data~29_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a28 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout ;
wire \cache_datapath_module|writecache_mux|f[28]~60_combout ;
wire \cache_datapath_module|writecache_mux|f[28]~61_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a27 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[62]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[61]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[62]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a27 ;
wire \cache_datapath_module|data1|data~28_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout ;
wire \cache_datapath_module|writecache_mux|f[27]~58_combout ;
wire \cache_datapath_module|writecache_mux|f[27]~59_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a26 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[60]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[59]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a26 ;
wire \cache_datapath_module|data1|data~27_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[60]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout ;
wire \cache_datapath_module|writecache_mux|f[26]~56_combout ;
wire \cache_datapath_module|writecache_mux|f[26]~57_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a25 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[58]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[58]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[57]~feeder_combout ;
wire \pmem_rdata[25]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a25 ;
wire \cache_datapath_module|data1|data~26_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout ;
wire \cache_datapath_module|writecache_mux|f[25]~54_combout ;
wire \cache_datapath_module|writecache_mux|f[25]~55_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a24 ;
wire \cache_datapath_module|data1|data~25_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a24 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout ;
wire \cache_datapath_module|writecache_mux|f[24]~52_combout ;
wire \cache_datapath_module|writecache_mux|f[24]~53_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a23 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[54]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[54]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a23 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[53]~feeder_combout ;
wire \cache_datapath_module|data1|data~24_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout ;
wire \cache_datapath_module|writecache_mux|f[23]~49_combout ;
wire \cache_datapath_module|writecache_mux|f[23]~50_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a22 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[52]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[51]~feeder_combout ;
wire \pmem_rdata[22]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[52]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a22 ;
wire \cache_datapath_module|data1|data~23_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout ;
wire \cache_datapath_module|writecache_mux|f[22]~47_combout ;
wire \cache_datapath_module|writecache_mux|f[22]~48_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a21 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[50]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[49]~feeder_combout ;
wire \pmem_rdata[21]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[50]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a21 ;
wire \cache_datapath_module|data1|data~22_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout ;
wire \cache_datapath_module|writecache_mux|f[21]~45_combout ;
wire \cache_datapath_module|writecache_mux|f[21]~46_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a19 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[46]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[46]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[45]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a19 ;
wire \cache_datapath_module|data1|data~20_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[19]~20_combout ;
wire \cache_datapath_module|writecache_mux|f[19]~41_combout ;
wire \cache_datapath_module|writecache_mux|f[19]~42_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a18 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[43]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[44]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a18 ;
wire \cache_datapath_module|data1|data~19_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[44]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout ;
wire \cache_datapath_module|writecache_mux|f[18]~39_combout ;
wire \cache_datapath_module|writecache_mux|f[18]~40_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a17 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[42]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[41]~feeder_combout ;
wire \pmem_rdata[17]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a17 ;
wire \cache_datapath_module|data1|data~18_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout ;
wire \cache_datapath_module|writecache_mux|f[17]~37_combout ;
wire \cache_datapath_module|writecache_mux|f[17]~38_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a16 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[40]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a16 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[39]~feeder_combout ;
wire \cache_datapath_module|data1|data~17_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[40]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout ;
wire \cache_datapath_module|writecache_mux|f[16]~35_combout ;
wire \cache_datapath_module|writecache_mux|f[16]~36_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a15 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[38]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[38]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[37]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a15 ;
wire \cache_datapath_module|data1|data~16_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout ;
wire \cache_datapath_module|writecache_mux|f[15]~32_combout ;
wire \cache_datapath_module|writecache_mux|f[15]~33_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a14 ;
wire \cache_datapath_module|data1|data~15_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a14 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout ;
wire \cache_datapath_module|writecache_mux|f[14]~30_combout ;
wire \cache_datapath_module|writecache_mux|f[14]~31_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a13 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[34]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[33]~feeder_combout ;
wire \pmem_rdata[13]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a13 ;
wire \cache_datapath_module|data1|data~14_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout ;
wire \cache_datapath_module|writecache_mux|f[13]~28_combout ;
wire \cache_datapath_module|writecache_mux|f[13]~29_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a12 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[32]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[31]~feeder_combout ;
wire \pmem_rdata[12]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a12 ;
wire \cache_datapath_module|data1|data~13_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout ;
wire \cache_datapath_module|writecache_mux|f[12]~26_combout ;
wire \cache_datapath_module|writecache_mux|f[12]~27_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a11 ;
wire \cache_datapath_module|data1|data~12_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a11 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout ;
wire \cache_datapath_module|writecache_mux|f[11]~24_combout ;
wire \cache_datapath_module|writecache_mux|f[11]~25_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a10 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[28]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a10 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[27]~feeder_combout ;
wire \pmem_rdata[10]~input_o ;
wire \cache_datapath_module|data1|data~11_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[28]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout ;
wire \cache_datapath_module|writecache_mux|f[10]~22_combout ;
wire \cache_datapath_module|writecache_mux|f[10]~23_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a9 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[25]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[26]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a9 ;
wire \cache_datapath_module|data1|data~10_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout ;
wire \cache_datapath_module|writecache_mux|f[9]~20_combout ;
wire \cache_datapath_module|writecache_mux|f[9]~21_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a7 ;
wire \cache_datapath_module|data1|data~8_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a7 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[22]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout ;
wire \cache_datapath_module|writecache_mux|f[7]~15_combout ;
wire \cache_datapath_module|writecache_mux|f[7]~16_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a6 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[20]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[19]~feeder_combout ;
wire \pmem_rdata[6]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a6 ;
wire \cache_datapath_module|data1|data~7_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout ;
wire \cache_datapath_module|writecache_mux|f[6]~13_combout ;
wire \cache_datapath_module|writecache_mux|f[6]~14_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a5 ;
wire \cache_datapath_module|data1|data~6_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a5 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout ;
wire \cache_datapath_module|writecache_mux|f[5]~11_combout ;
wire \cache_datapath_module|writecache_mux|f[5]~12_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4 ;
wire \pmem_rdata[4]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[16]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[15]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a4 ;
wire \cache_datapath_module|data1|data~5_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ;
wire \cache_datapath_module|writecache_mux|f[4]~9_combout ;
wire \cache_datapath_module|writecache_mux|f[4]~10_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a3 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[14]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[13]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a3 ;
wire \cache_datapath_module|data1|data~4_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[14]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout ;
wire \cache_datapath_module|writecache_mux|f[3]~7_combout ;
wire \cache_datapath_module|writecache_mux|f[3]~8_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a2 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[11]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a2 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[12]~feeder_combout ;
wire \cache_datapath_module|data1|data~3_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout ;
wire \cache_datapath_module|writecache_mux|f[2]~5_combout ;
wire \cache_datapath_module|writecache_mux|f[2]~6_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a20 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[47]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[48]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a20 ;
wire \cache_datapath_module|data1|data~21_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[48]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a52 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[112]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[112]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[111]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a52 ;
wire \cache_datapath_module|data1|data~53_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout ;
wire \datapath_module|mdr_mux|f[4]~28_combout ;
wire \datapath_module|mdr_mux|f[4]~27_combout ;
wire \datapath_module|alu_module|Selector11~3_combout ;
wire \datapath_module|mdr_mux|f[4]~29_combout ;
wire \cache_datapath_module|writecache_mux|f[52]~111_combout ;
wire \cache_datapath_module|writecache_mux|f[52]~112_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a51 ;
wire \cache_datapath_module|data1|data~52_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a51 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[51]~52_combout ;
wire \cache_datapath_module|writecache_mux|f[51]~109_combout ;
wire \cache_datapath_module|writecache_mux|f[51]~110_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a50 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[108]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[108]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[107]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a50 ;
wire \cache_datapath_module|data1|data~51_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout ;
wire \cache_datapath_module|writecache_mux|f[50]~107_combout ;
wire \cache_datapath_module|writecache_mux|f[50]~108_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a49 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[106]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[105]~feeder_combout ;
wire \pmem_rdata[49]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[106]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a49 ;
wire \cache_datapath_module|data1|data~50_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[105]~feeder_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[49]~50_combout ;
wire \cache_datapath_module|writecache_mux|f[49]~105_combout ;
wire \cache_datapath_module|writecache_mux|f[49]~106_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a48 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[104]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[103]~feeder_combout ;
wire \pmem_rdata[48]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a48 ;
wire \cache_datapath_module|data1|data~49_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout ;
wire \cache_datapath_module|writecache_mux|f[48]~103_combout ;
wire \cache_datapath_module|writecache_mux|f[48]~104_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a47 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[102]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[101]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a47 ;
wire \cache_datapath_module|data1|data~48_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout ;
wire \cache_datapath_module|writecache_mux|f[47]~100_combout ;
wire \cache_datapath_module|writecache_mux|f[47]~101_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a46 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[100]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[99]~feeder_combout ;
wire \cache_datapath_module|data1|data~47_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a46 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout ;
wire \cache_datapath_module|writecache_mux|f[46]~98_combout ;
wire \cache_datapath_module|writecache_mux|f[46]~99_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a45 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[97]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a45 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[98]~feeder_combout ;
wire \cache_datapath_module|data1|data~46_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout ;
wire \cache_datapath_module|writecache_mux|f[45]~96_combout ;
wire \cache_datapath_module|writecache_mux|f[45]~97_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a44 ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[96]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[96]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[95]~feeder_combout ;
wire \pmem_rdata[44]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a44 ;
wire \cache_datapath_module|data1|data~45_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout ;
wire \cache_datapath_module|writecache_mux|f[44]~94_combout ;
wire \cache_datapath_module|writecache_mux|f[44]~95_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a43 ;
wire \cache_datapath_module|data1|data~44_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a43 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout ;
wire \cache_datapath_module|writecache_mux|f[43]~92_combout ;
wire \cache_datapath_module|writecache_mux|f[43]~93_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a42 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[91]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[92]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a42 ;
wire \cache_datapath_module|data1|data~43_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout ;
wire \cache_datapath_module|writecache_mux|f[42]~90_combout ;
wire \cache_datapath_module|writecache_mux|f[42]~91_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a41 ;
wire \cache_datapath_module|data1|data~42_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a41 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout ;
wire \cache_datapath_module|writecache_mux|f[41]~88_combout ;
wire \cache_datapath_module|writecache_mux|f[41]~89_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a40 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[88]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a40 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[87]~feeder_combout ;
wire \pmem_rdata[40]~input_o ;
wire \cache_datapath_module|data1|data~41_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[40]~41_combout ;
wire \cache_datapath_module|writecache_mux|f[40]~86_combout ;
wire \cache_datapath_module|writecache_mux|f[40]~87_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a39 ;
wire \cache_datapath_module|data1|data~40_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a39 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout ;
wire \datapath_module|mdr_mux|f[7]~46_combout ;
wire \datapath_module|mdr_mux|f[7]~45_combout ;
wire \datapath_module|mdr_mux|f[7]~47_combout ;
wire \datapath_module|store_mux|f[1]~1_combout ;
wire \datapath_module|regfile_module|data~200_combout ;
wire \datapath_module|regfile_module|data~204_combout ;
wire \datapath_module|plus2_module|Add0~54 ;
wire \datapath_module|plus2_module|Add0~57_sumout ;
wire \datapath_module|pc_mux|Mux0~0_combout ;
wire \datapath_module|offset_adder|Add0~54 ;
wire \datapath_module|offset_adder|Add0~57_sumout ;
wire \datapath_module|alu_mux|Mux0~0_combout ;
wire \datapath_module|alu_module|Add0~58 ;
wire \datapath_module|alu_module|Add0~61_sumout ;
wire \datapath_module|alu_module|Selector0~0_combout ;
wire \datapath_module|alu_module|Selector0~1_combout ;
wire \datapath_module|alu_module|ShiftLeft0~29_combout ;
wire \datapath_module|alu_module|ShiftLeft0~25_combout ;
wire \datapath_module|alu_module|ShiftLeft0~19_combout ;
wire \datapath_module|alu_module|ShiftLeft0~18_combout ;
wire \datapath_module|alu_module|ShiftLeft0~26_combout ;
wire \datapath_module|alu_module|ShiftLeft0~30_combout ;
wire \datapath_module|alu_module|Selector0~2_combout ;
wire \datapath_module|regfile_mux|Mux0~0_combout ;
wire \datapath_module|regfile_filter_module|out[15]~21_combout ;
wire \datapath_module|mar_mux|Mux0~0_combout ;
wire \datapath_module|mar|data[13]~0_combout ;
wire \datapath_module|mar_mux|Mux8~0_combout ;
wire \datapath_module|mar_mux|Mux7~0_combout ;
wire \datapath_module|mar_mux|Mux6~0_combout ;
wire \datapath_module|mar_mux|Mux5~0_combout ;
wire \datapath_module|alu_module|Selector4~4_combout ;
wire \datapath_module|alu_module|Add0~45_sumout ;
wire \datapath_module|alu_module|Selector4~5_combout ;
wire \datapath_module|alu_module|Selector4~2_combout ;
wire \datapath_module|alu_module|Selector4~3_combout ;
wire \datapath_module|alu_module|Selector4~6_combout ;
wire \datapath_module|mar_mux|Mux4~0_combout ;
wire \datapath_module|mar_mux|Mux3~0_combout ;
wire \datapath_module|mar_mux|Mux2~0_combout ;
wire \datapath_module|mar_mux|Mux1~0_combout ;
wire \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a8 ;
wire \cache_datapath_module|tag0|data~9_combout ;
wire \cache_datapath_module|tag0|data_rtl_0_bypass[14]~feeder_combout ;
wire \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a3 ;
wire \cache_datapath_module|tag0|data~4_combout ;
wire \cache_datapath_module|comparator0|Equal0~3_combout ;
wire \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a4 ;
wire \cache_datapath_module|tag0|data_rtl_0_bypass[16]~feeder_combout ;
wire \cache_datapath_module|tag0|data~5_combout ;
wire \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a7 ;
wire \cache_datapath_module|tag0|data_rtl_0_bypass[22]~feeder_combout ;
wire \cache_datapath_module|tag0|data~8_combout ;
wire \cache_datapath_module|tag0|data_rtl_0_bypass[20]~feeder_combout ;
wire \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a6 ;
wire \cache_datapath_module|tag0|data~7_combout ;
wire \cache_datapath_module|comparator0|Equal0~2_combout ;
wire \cache_datapath_module|tag0|data_rtl_0_bypass[12]~feeder_combout ;
wire \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a2 ;
wire \cache_datapath_module|tag0|data~3_combout ;
wire \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cache_datapath_module|tag0|data_rtl_0_bypass[8]~feeder_combout ;
wire \cache_datapath_module|tag0|data~1_combout ;
wire \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a1 ;
wire \cache_datapath_module|tag0|data_rtl_0_bypass[10]~feeder_combout ;
wire \cache_datapath_module|tag0|data~2_combout ;
wire \cache_datapath_module|comparator0|Equal0~0_combout ;
wire \cache_datapath_module|tag_valid_0~combout ;
wire \pmem_resp~input_o ;
wire \cache_control_module|Selector2~0_combout ;
wire \cache_control_module|state.idle_rw_cache~q ;
wire \cache_control_module|data1mux_sel~0_combout ;
wire \cache_datapath_module|lddata1_mux|f[0]~0_combout ;
wire \cache_datapath_module|data1|data~0_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[7]~feeder_combout ;
wire \pmem_rdata[0]~input_o ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cache_datapath_module|data1|data~1_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout ;
wire \cache_datapath_module|writecache_mux|f[0]~1_combout ;
wire \cache_datapath_module|writecache_mux|f[0]~2_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a1 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[10]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[9]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a1 ;
wire \cache_datapath_module|data1|data~2_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[1]~2_combout ;
wire \datapath_module|mdr_mux|f[1]~10_combout ;
wire \datapath_module|mdr_mux|f[1]~9_combout ;
wire \datapath_module|mdr_mux|f[1]~11_combout ;
wire \datapath_module|alu_mux|Mux13~0_combout ;
wire \datapath_module|alu_module|Add0~9_sumout ;
wire \datapath_module|alu_module|Selector13~2_combout ;
wire \datapath_module|alu_module|Selector13~1_combout ;
wire \datapath_module|alu_module|Selector13~3_combout ;
wire \datapath_module|alu_module|Selector1~0_combout ;
wire \datapath_module|alu_module|Selector13~5_combout ;
wire \datapath_module|alu_module|Selector13~6_combout ;
wire \datapath_module|alu_module|ShiftLeft0~16_combout ;
wire \datapath_module|alu_module|Selector13~4_combout ;
wire \datapath_module|alu_module|Selector13~7_combout ;
wire \datapath_module|alu_module|Selector13~8_combout ;
wire \datapath_module|mdr_mux|f[2]~15_combout ;
wire \datapath_module|mdr_mux|f[2]~16_combout ;
wire \datapath_module|mdr_mux|f[2]~17_combout ;
wire \datapath_module|regfile_module|data~352_combout ;
wire \datapath_module|regfile_module|data~356_combout ;
wire \datapath_module|alu_mux|Mux9~0_combout ;
wire \datapath_module|alu_module|Add0~25_sumout ;
wire \datapath_module|alu_module|Selector9~9_combout ;
wire \datapath_module|alu_module|Selector9~6_combout ;
wire \datapath_module|alu_module|Selector9~2_combout ;
wire \datapath_module|alu_module|Selector9~8_combout ;
wire \datapath_module|alu_module|Selector9~7_combout ;
wire \datapath_module|alu_module|Selector9~4_combout ;
wire \datapath_module|alu_module|Selector9~5_combout ;
wire \datapath_module|alu_module|Selector9~3_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[84]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[83]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a38 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[84]~feeder_combout ;
wire \cache_datapath_module|data1|data~39_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a38 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout ;
wire \datapath_module|mdr_mux|f[6]~40_combout ;
wire \datapath_module|mdr_mux|f[6]~39_combout ;
wire \datapath_module|mdr_mux|f[6]~41_combout ;
wire \cache_datapath_module|writecache_mux|f[38]~81_combout ;
wire \cache_datapath_module|writecache_mux|f[38]~82_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a37 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[82]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[81]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a37 ;
wire \cache_datapath_module|data1|data~38_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout ;
wire \cache_datapath_module|writecache_mux|f[37]~79_combout ;
wire \cache_datapath_module|writecache_mux|f[37]~80_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[80]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[79]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \cache_datapath_module|data1|data~37_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout ;
wire \cache_datapath_module|writecache_mux|f[36]~77_combout ;
wire \cache_datapath_module|writecache_mux|f[36]~78_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a58 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[124]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[123]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a58 ;
wire \cache_datapath_module|data1|data~59_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout ;
wire \datapath_module|mdr_mux|f[10]~13_combout ;
wire \datapath_module|mdr_mux|f[10]~12_combout ;
wire \datapath_module|mdr_mux|f[10]~14_combout ;
wire \datapath_module|regfile_module|data~384_combout ;
wire \datapath_module|regfile_module|data~385_combout ;
wire \datapath_module|regfile_module|data~80_q ;
wire \datapath_module|regfile_module|data~232_combout ;
wire \datapath_module|regfile_module|data~236_combout ;
wire \datapath_module|pc|data[0]~0_combout ;
wire \datapath_module|regfile_filter_module|out[0]~27_combout ;
wire \datapath_module|mar_mux|Mux15~0_combout ;
wire \cache_datapath_module|writecache_mux|f[52]~102_combout ;
wire \cache_datapath_module|writecache_mux|f[53]~113_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[113]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a53 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[114]~feeder_combout ;
wire \cache_datapath_module|data1|data~54_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a53 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout ;
wire \datapath_module|mdr_mux|f[5]~34_combout ;
wire \datapath_module|alu_module|Selector10~6_combout ;
wire \datapath_module|mdr_mux|f[5]~33_combout ;
wire \datapath_module|mdr_mux|f[5]~35_combout ;
wire \control_module|Selector3~0_combout ;
wire \datapath_module|alu_module|Equal0~1_combout ;
wire \datapath_module|alu_module|Selector7~0_combout ;
wire \datapath_module|alu_module|Selector6~2_combout ;
wire \datapath_module|alu_module|Selector6~4_combout ;
wire \datapath_module|alu_module|Add0~37_sumout ;
wire \datapath_module|alu_module|Selector6~9_combout ;
wire \datapath_module|alu_module|Selector6~5_combout ;
wire \datapath_module|mdr_mux|f[9]~6_combout ;
wire \datapath_module|mdr_mux|f[9]~7_combout ;
wire \datapath_module|mdr_mux|f[9]~8_combout ;
wire \datapath_module|regfile_module|data~386_combout ;
wire \datapath_module|regfile_module|data~387_combout ;
wire \datapath_module|regfile_module|data~114_q ;
wire \datapath_module|regfile_module|data~240_combout ;
wire \datapath_module|regfile_module|data~244_combout ;
wire \datapath_module|plus2_module|Add0~5_sumout ;
wire \datapath_module|offset_adder|Add0~5_sumout ;
wire \datapath_module|pc_mux|Mux13~0_combout ;
wire \datapath_module|regfile_filter_module|out[2]~3_combout ;
wire \datapath_module|regfile_filter_module|out[2]~4_combout ;
wire \datapath_module|mar_mux|Mux13~0_combout ;
wire \datapath_module|mdr_mux|f[13]~30_combout ;
wire \datapath_module|mdr_mux|f[13]~31_combout ;
wire \datapath_module|mdr_mux|f[13]~32_combout ;
wire \control_module|Selector43~0_combout ;
wire \control_module|state.stb1~q ;
wire \control_module|WideOr1~0_combout ;
wire \control_module|WideOr1~combout ;
wire \cache_datapath_module|curr_way~0_combout ;
wire \cache_datapath_module|lru|data~29_combout ;
wire \cache_datapath_module|lru|data~2_q ;
wire \cache_datapath_module|lru|data~25_combout ;
wire \cache_datapath_module|lru|data~3_q ;
wire \cache_datapath_module|lru|data~23_combout ;
wire \cache_datapath_module|lru|data~1_q ;
wire \cache_datapath_module|lru|data~27_combout ;
wire \cache_datapath_module|lru|data~0_q ;
wire \cache_datapath_module|lru|data~8_combout ;
wire \cache_datapath_module|lru|data~17_combout ;
wire \cache_datapath_module|lru|data~5_q ;
wire \cache_datapath_module|lru|data~31_combout ;
wire \cache_datapath_module|lru|data~6_q ;
wire \cache_datapath_module|lru|data~19_combout ;
wire \cache_datapath_module|lru|data~7_q ;
wire \cache_datapath_module|lru|data~21_combout ;
wire \cache_datapath_module|lru|data~4_q ;
wire \cache_datapath_module|lru|data~12_combout ;
wire \cache_datapath_module|ld_arrays_0~combout ;
wire \cache_control_module|data0mux_sel~0_combout ;
wire \cache_datapath_module|lddata0_mux|f[0]~0_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a8 ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[23]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[24]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a8 ;
wire \cache_datapath_module|data1|data~9_combout ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[8]~9_combout ;
wire \datapath_module|mdr_mux|f[8]~1_combout ;
wire \datapath_module|mdr_mux|f[8]~0_combout ;
wire \datapath_module|mdr_mux|f[8]~2_combout ;
wire \datapath_module|offset_adder|Add0~41_sumout ;
wire \datapath_module|regfile_mux|Mux4~0_combout ;
wire \datapath_module|regfile_filter_module|out[3]~6_combout ;
wire \datapath_module|regfile_module|data~115_q ;
wire \datapath_module|regfile_module|data~128_combout ;
wire \datapath_module|regfile_module|data~132_combout ;
wire \datapath_module|alu_mux|Mux12~0_combout ;
wire \datapath_module|alu_module|Equal0~4_combout ;
wire \datapath_module|alu_module|Equal0~3_combout ;
wire \datapath_module|alu_module|Selector15~1_combout ;
wire \datapath_module|alu_module|Selector15~0_combout ;
wire \datapath_module|alu_module|Selector15~7_combout ;
wire \datapath_module|alu_module|Add0~1_sumout ;
wire \datapath_module|alu_module|Selector15~3_combout ;
wire \datapath_module|alu_module|Selector15~2_combout ;
wire \datapath_module|mdr_mux|f[0]~4_combout ;
wire \datapath_module|mdr_mux|f[0]~3_combout ;
wire \datapath_module|mdr_mux|f[0]~5_combout ;
wire \datapath_module|mar_mux|Mux14~0_combout ;
wire \datapath_module|mdr_mux|f[15]~42_combout ;
wire \datapath_module|mdr_mux|f[15]~43_combout ;
wire \datapath_module|mdr_mux|f[15]~44_combout ;
wire \control_module|Selector25~0_combout ;
wire \control_module|state.decode~q ;
wire \control_module|Selector50~0_combout ;
wire \control_module|state.jmp_ret~q ;
wire \control_module|Selector0~0_combout ;
wire \datapath_module|plus2_module|Add0~21_sumout ;
wire \datapath_module|pc_mux|Mux9~0_combout ;
wire \datapath_module|mar_mux|Mux9~1_combout ;
wire \datapath_module|mar_mux|Mux9~0_combout ;
wire \cache_datapath_module|tag0|data_rtl_0_bypass[18]~feeder_combout ;
wire \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a5 ;
wire \cache_datapath_module|tag0|data~6_combout ;
wire \cache_datapath_module|comparator0|Equal0~1_combout ;
wire \cache_control_module|writecachemux_sel~0_combout ;
wire \control_module|Selector46~0_combout ;
wire \control_module|Selector37~0_combout ;
wire \control_module|state.ldi1~q ;
wire \control_module|Selector38~0_combout ;
wire \control_module|state.ldi2~q ;
wire \control_module|WideOr0~0_combout ;
wire \datapath_module|mar_mux|Mux11~1_combout ;
wire \datapath_module|mar_mux|Mux11~0_combout ;
wire \cache_datapath_module|data0|data~0_combout ;
wire \cache_datapath_module|data0|data~1_combout ;
wire \cache_datapath_module|data0|data_rtl_0_bypass[254]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[253]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0_bypass[254]~feeder_combout ;
wire \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a123 ;
wire \cache_datapath_module|data1|data~124_combout ;
wire \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a123 ;
wire \cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout ;
wire \datapath_module|mdr_mux|f[11]~18_combout ;
wire \datapath_module|mdr_mux|f[11]~19_combout ;
wire \datapath_module|mdr_mux|f[11]~20_combout ;
wire \control_module|Selector1~0_combout ;
wire \datapath_module|plus2_module|Add0~9_sumout ;
wire \datapath_module|pc_mux|Mux12~0_combout ;
wire \datapath_module|mar_mux|Mux12~0_combout ;
wire \datapath_module|mdr_mux|f[12]~25_combout ;
wire \datapath_module|mdr_mux|f[12]~24_combout ;
wire \datapath_module|mdr_mux|f[12]~26_combout ;
wire \control_module|Selector46~1_combout ;
wire \control_module|state.sti1~q ;
wire \control_module|WideOr5~0_combout ;
wire \control_module|WideOr5~1_combout ;
wire \datapath_module|mdr_mux|f[14]~36_combout ;
wire \datapath_module|mdr_mux|f[14]~37_combout ;
wire \datapath_module|mdr_mux|f[14]~38_combout ;
wire \control_module|Selector27~0_combout ;
wire \control_module|state.s_and~q ;
wire \control_module|WideOr11~1_combout ;
wire \control_module|Selector22~0_combout ;
wire \control_module|state.fetch1~q ;
wire \datapath_module|mar_mux|Mux10~0_combout ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[3]~feeder_combout ;
wire \cache_datapath_module|tag1|data~0_combout ;
wire \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a5 ;
wire \cache_datapath_module|tag1|data~6_combout ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[14]~feeder_combout ;
wire \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a3 ;
wire \cache_datapath_module|tag1|data~4_combout ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[24]~feeder_combout ;
wire \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a8 ;
wire \cache_datapath_module|tag1|data~9_combout ;
wire \cache_datapath_module|comparator1|Equal0~3_combout ;
wire \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a4 ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[16]~feeder_combout ;
wire \cache_datapath_module|tag1|data~5_combout ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[22]~feeder_combout ;
wire \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a7 ;
wire \cache_datapath_module|tag1|data~8_combout ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[20]~feeder_combout ;
wire \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a6 ;
wire \cache_datapath_module|tag1|data~7_combout ;
wire \cache_datapath_module|comparator1|Equal0~2_combout ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[10]~feeder_combout ;
wire \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a1 ;
wire \cache_datapath_module|tag1|data~2_combout ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[12]~feeder_combout ;
wire \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a2 ;
wire \cache_datapath_module|tag1|data~3_combout ;
wire \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cache_datapath_module|tag1|data_rtl_0_bypass[8]~feeder_combout ;
wire \cache_datapath_module|tag1|data~1_combout ;
wire \cache_datapath_module|comparator1|Equal0~0_combout ;
wire \cache_datapath_module|comparator1|Equal0~1_combout ;
wire \cache_control_module|always1~1_combout ;
wire \cache_control_module|Selector0~0_combout ;
wire \cache_datapath_module|dirty1|data~19_combout ;
wire \cache_datapath_module|dirty1|data~1_q ;
wire \cache_datapath_module|dirty1|data~22_combout ;
wire \cache_datapath_module|dirty1|data~2_q ;
wire \cache_datapath_module|dirty1|data~20_combout ;
wire \cache_datapath_module|dirty1|data~3_q ;
wire \cache_datapath_module|dirty1|data~21_combout ;
wire \cache_datapath_module|dirty1|data~0_q ;
wire \cache_datapath_module|dirty1|data~8_combout ;
wire \cache_datapath_module|dirty1|data~23_combout ;
wire \cache_datapath_module|dirty1|data~6_q ;
wire \cache_datapath_module|dirty1|data~16_combout ;
wire \cache_datapath_module|dirty1|data~5_q ;
wire \cache_datapath_module|dirty1|data~17_combout ;
wire \cache_datapath_module|dirty1|data~7_q ;
wire \cache_datapath_module|dirty1|data~18_combout ;
wire \cache_datapath_module|dirty1|data~4_q ;
wire \cache_datapath_module|dirty1|data~12_combout ;
wire \cache_control_module|Selector1~0_combout ;
wire \cache_datapath_module|dirty0|data~16_combout ;
wire \cache_datapath_module|dirty0|data~5_q ;
wire \cache_datapath_module|dirty0|data~17_combout ;
wire \cache_datapath_module|dirty0|data~7_q ;
wire \cache_datapath_module|dirty0|data~23_combout ;
wire \cache_datapath_module|dirty0|data~6_q ;
wire \cache_datapath_module|dirty0|data~20_combout ;
wire \cache_datapath_module|dirty0|data~3_q ;
wire \cache_datapath_module|dirty0|data~22_combout ;
wire \cache_datapath_module|dirty0|data~2_q ;
wire \cache_datapath_module|dirty0|data~19_combout ;
wire \cache_datapath_module|dirty0|data~1_q ;
wire \cache_datapath_module|dirty0|data~21_combout ;
wire \cache_datapath_module|dirty0|data~0_q ;
wire \cache_datapath_module|dirty0|data~8_combout ;
wire \cache_datapath_module|dirty0|data~18_combout ;
wire \cache_datapath_module|dirty0|data~4_q ;
wire \cache_datapath_module|dirty0|data~12_combout ;
wire \cache_control_module|Selector4~0_combout ;
wire \cache_control_module|Selector3~0_combout ;
wire \cache_control_module|Selector3~1_combout ;
wire \cache_control_module|state.phys_mem_write~q ;
wire \cache_control_module|Selector4~1_combout ;
wire \cache_control_module|state.phys_mem_read~q ;
wire \cache_control_module|pmem_address[0]~0_combout ;
wire \cache_control_module|pmem_address[1]~1_combout ;
wire \cache_control_module|pmem_address[2]~2_combout ;
wire \cache_control_module|pmem_address[3]~3_combout ;
wire \cache_control_module|pmem_address[7]~4_combout ;
wire \cache_control_module|pmem_address[8]~5_combout ;
wire \cache_control_module|pmem_address[9]~6_combout ;
wire \cache_control_module|pmem_address[10]~7_combout ;
wire \cache_control_module|pmem_address[11]~8_combout ;
wire \cache_control_module|pmem_address[12]~9_combout ;
wire \cache_control_module|pmem_address[13]~10_combout ;
wire \cache_control_module|pmem_address[14]~11_combout ;
wire \cache_control_module|pmem_address[15]~12_combout ;
wire \cache_datapath_module|writemem_mux|f[0]~0_combout ;
wire \cache_datapath_module|writemem_mux|f[1]~1_combout ;
wire \cache_datapath_module|writemem_mux|f[2]~2_combout ;
wire \cache_datapath_module|writemem_mux|f[3]~3_combout ;
wire \cache_datapath_module|writemem_mux|f[4]~4_combout ;
wire \cache_datapath_module|writemem_mux|f[5]~5_combout ;
wire \cache_datapath_module|writemem_mux|f[6]~6_combout ;
wire \cache_datapath_module|writemem_mux|f[7]~7_combout ;
wire \cache_datapath_module|writemem_mux|f[8]~8_combout ;
wire \cache_datapath_module|writemem_mux|f[9]~9_combout ;
wire \cache_datapath_module|writemem_mux|f[10]~10_combout ;
wire \cache_datapath_module|writemem_mux|f[11]~11_combout ;
wire \cache_datapath_module|writemem_mux|f[12]~12_combout ;
wire \cache_datapath_module|writemem_mux|f[13]~13_combout ;
wire \cache_datapath_module|writemem_mux|f[14]~14_combout ;
wire \cache_datapath_module|writemem_mux|f[15]~15_combout ;
wire \cache_datapath_module|writemem_mux|f[16]~16_combout ;
wire \cache_datapath_module|writemem_mux|f[17]~17_combout ;
wire \cache_datapath_module|writemem_mux|f[18]~18_combout ;
wire \cache_datapath_module|writemem_mux|f[19]~19_combout ;
wire \cache_datapath_module|writemem_mux|f[20]~20_combout ;
wire \cache_datapath_module|writemem_mux|f[21]~21_combout ;
wire \cache_datapath_module|writemem_mux|f[22]~22_combout ;
wire \cache_datapath_module|writemem_mux|f[23]~23_combout ;
wire \cache_datapath_module|writemem_mux|f[24]~24_combout ;
wire \cache_datapath_module|writemem_mux|f[25]~25_combout ;
wire \cache_datapath_module|writemem_mux|f[26]~26_combout ;
wire \cache_datapath_module|writemem_mux|f[27]~27_combout ;
wire \cache_datapath_module|writemem_mux|f[28]~28_combout ;
wire \cache_datapath_module|writemem_mux|f[29]~29_combout ;
wire \cache_datapath_module|writemem_mux|f[30]~30_combout ;
wire \cache_datapath_module|writemem_mux|f[31]~31_combout ;
wire \cache_datapath_module|writemem_mux|f[32]~32_combout ;
wire \cache_datapath_module|writemem_mux|f[33]~33_combout ;
wire \cache_datapath_module|writemem_mux|f[34]~34_combout ;
wire \cache_datapath_module|writemem_mux|f[35]~35_combout ;
wire \cache_datapath_module|writemem_mux|f[36]~36_combout ;
wire \cache_datapath_module|writemem_mux|f[37]~37_combout ;
wire \cache_datapath_module|writemem_mux|f[38]~38_combout ;
wire \cache_datapath_module|writemem_mux|f[39]~39_combout ;
wire \cache_datapath_module|writemem_mux|f[40]~40_combout ;
wire \cache_datapath_module|writemem_mux|f[41]~41_combout ;
wire \cache_datapath_module|writemem_mux|f[42]~42_combout ;
wire \cache_datapath_module|writemem_mux|f[43]~43_combout ;
wire \cache_datapath_module|writemem_mux|f[44]~44_combout ;
wire \cache_datapath_module|writemem_mux|f[45]~45_combout ;
wire \cache_datapath_module|writemem_mux|f[46]~46_combout ;
wire \cache_datapath_module|writemem_mux|f[47]~47_combout ;
wire \cache_datapath_module|writemem_mux|f[48]~48_combout ;
wire \cache_datapath_module|writemem_mux|f[49]~49_combout ;
wire \cache_datapath_module|writemem_mux|f[50]~50_combout ;
wire \cache_datapath_module|writemem_mux|f[51]~51_combout ;
wire \cache_datapath_module|writemem_mux|f[52]~52_combout ;
wire \cache_datapath_module|writemem_mux|f[53]~53_combout ;
wire \cache_datapath_module|writemem_mux|f[54]~54_combout ;
wire \cache_datapath_module|writemem_mux|f[55]~55_combout ;
wire \cache_datapath_module|writemem_mux|f[56]~56_combout ;
wire \cache_datapath_module|writemem_mux|f[57]~57_combout ;
wire \cache_datapath_module|writemem_mux|f[58]~58_combout ;
wire \cache_datapath_module|writemem_mux|f[59]~59_combout ;
wire \cache_datapath_module|writemem_mux|f[60]~60_combout ;
wire \cache_datapath_module|writemem_mux|f[61]~61_combout ;
wire \cache_datapath_module|writemem_mux|f[62]~62_combout ;
wire \cache_datapath_module|writemem_mux|f[63]~63_combout ;
wire \cache_datapath_module|writemem_mux|f[64]~64_combout ;
wire \cache_datapath_module|writemem_mux|f[65]~65_combout ;
wire \cache_datapath_module|writemem_mux|f[66]~66_combout ;
wire \cache_datapath_module|writemem_mux|f[67]~67_combout ;
wire \cache_datapath_module|writemem_mux|f[68]~68_combout ;
wire \cache_datapath_module|writemem_mux|f[69]~69_combout ;
wire \cache_datapath_module|writemem_mux|f[70]~70_combout ;
wire \cache_datapath_module|writemem_mux|f[71]~71_combout ;
wire \cache_datapath_module|writemem_mux|f[72]~72_combout ;
wire \cache_datapath_module|writemem_mux|f[73]~73_combout ;
wire \cache_datapath_module|writemem_mux|f[74]~74_combout ;
wire \cache_datapath_module|writemem_mux|f[75]~75_combout ;
wire \cache_datapath_module|writemem_mux|f[76]~76_combout ;
wire \cache_datapath_module|writemem_mux|f[77]~77_combout ;
wire \cache_datapath_module|writemem_mux|f[78]~78_combout ;
wire \cache_datapath_module|writemem_mux|f[79]~79_combout ;
wire \cache_datapath_module|writemem_mux|f[80]~80_combout ;
wire \cache_datapath_module|writemem_mux|f[81]~81_combout ;
wire \cache_datapath_module|writemem_mux|f[82]~82_combout ;
wire \cache_datapath_module|writemem_mux|f[83]~83_combout ;
wire \cache_datapath_module|writemem_mux|f[84]~84_combout ;
wire \cache_datapath_module|writemem_mux|f[85]~85_combout ;
wire \cache_datapath_module|writemem_mux|f[86]~86_combout ;
wire \cache_datapath_module|writemem_mux|f[87]~87_combout ;
wire \cache_datapath_module|writemem_mux|f[88]~88_combout ;
wire \cache_datapath_module|writemem_mux|f[89]~89_combout ;
wire \cache_datapath_module|writemem_mux|f[90]~90_combout ;
wire \cache_datapath_module|writemem_mux|f[91]~91_combout ;
wire \cache_datapath_module|writemem_mux|f[92]~92_combout ;
wire \cache_datapath_module|writemem_mux|f[93]~93_combout ;
wire \cache_datapath_module|writemem_mux|f[94]~94_combout ;
wire \cache_datapath_module|writemem_mux|f[95]~95_combout ;
wire \cache_datapath_module|writemem_mux|f[96]~96_combout ;
wire \cache_datapath_module|writemem_mux|f[97]~97_combout ;
wire \cache_datapath_module|writemem_mux|f[98]~98_combout ;
wire \cache_datapath_module|writemem_mux|f[99]~99_combout ;
wire \cache_datapath_module|writemem_mux|f[100]~100_combout ;
wire \cache_datapath_module|writemem_mux|f[101]~101_combout ;
wire \cache_datapath_module|writemem_mux|f[102]~102_combout ;
wire \cache_datapath_module|writemem_mux|f[103]~103_combout ;
wire \cache_datapath_module|writemem_mux|f[104]~104_combout ;
wire \cache_datapath_module|writemem_mux|f[105]~105_combout ;
wire \cache_datapath_module|writemem_mux|f[106]~106_combout ;
wire \cache_datapath_module|writemem_mux|f[107]~107_combout ;
wire \cache_datapath_module|writemem_mux|f[108]~108_combout ;
wire \cache_datapath_module|writemem_mux|f[109]~109_combout ;
wire \cache_datapath_module|writemem_mux|f[110]~110_combout ;
wire \cache_datapath_module|writemem_mux|f[111]~111_combout ;
wire \cache_datapath_module|writemem_mux|f[112]~112_combout ;
wire \cache_datapath_module|writemem_mux|f[113]~113_combout ;
wire \cache_datapath_module|writemem_mux|f[114]~114_combout ;
wire \cache_datapath_module|writemem_mux|f[115]~115_combout ;
wire \cache_datapath_module|writemem_mux|f[116]~116_combout ;
wire \cache_datapath_module|writemem_mux|f[117]~117_combout ;
wire \cache_datapath_module|writemem_mux|f[118]~118_combout ;
wire \cache_datapath_module|writemem_mux|f[119]~119_combout ;
wire \cache_datapath_module|writemem_mux|f[120]~120_combout ;
wire \cache_datapath_module|writemem_mux|f[121]~121_combout ;
wire \cache_datapath_module|writemem_mux|f[122]~122_combout ;
wire \cache_datapath_module|writemem_mux|f[123]~123_combout ;
wire \cache_datapath_module|writemem_mux|f[124]~124_combout ;
wire \cache_datapath_module|writemem_mux|f[125]~125_combout ;
wire \cache_datapath_module|writemem_mux|f[126]~126_combout ;
wire \cache_datapath_module|writemem_mux|f[127]~127_combout ;
wire [0:262] \cache_datapath_module|data0|data_rtl_0_bypass ;
wire [0:262] \cache_datapath_module|data1|data_rtl_0_bypass ;
wire [0:24] \cache_datapath_module|tag0|data_rtl_0_bypass ;
wire [0:24] \cache_datapath_module|tag1|data_rtl_0_bypass ;
wire [15:0] \datapath_module|mar|data ;
wire [15:0] \datapath_module|mdr|data ;
wire [1:0] \control_module|marmux_sel ;
wire [15:0] \datapath_module|ir_module|data ;
wire [15:0] \datapath_module|pc|data ;
wire [2:0] \datapath_module|cc|data ;

wire [35:0] \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [35:0] \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [35:0] \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [35:0] \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [35:0] \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [35:0] \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;

assign \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a1  = \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a2  = \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a3  = \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a4  = \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a5  = \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a6  = \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a7  = \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a8  = \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a1  = \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a2  = \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a3  = \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a4  = \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a5  = \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a6  = \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a7  = \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a8  = \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a1  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a2  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a3  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a4  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a5  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a6  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a7  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a8  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a9  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a10  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a11  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a12  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a13  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a14  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a15  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a16  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a17  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a18  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a19  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a20  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a21  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a22  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a23  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a24  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a25  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a26  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a27  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a28  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a29  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a30  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a31  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a32  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a33  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a34  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a35  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a1  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a2  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a3  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a5  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a6  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a7  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a8  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a9  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a10  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a11  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a12  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a13  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a14  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a15  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a16  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a17  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a18  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a19  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a20  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a21  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a22  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a23  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a24  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a25  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a26  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a27  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a28  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a29  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a30  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a31  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a32  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a33  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a34  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a35  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36~portbdataout  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a37  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a38  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a39  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a40  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a41  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a42  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a43  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a44  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [8];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a45  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [9];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a46  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [10];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a47  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [11];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a48  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [12];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a49  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [13];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a50  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [14];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a51  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [15];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a52  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [16];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a53  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [17];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a54  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [18];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a55  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [19];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a56  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [20];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a57  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [21];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a58  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [22];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a59  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [23];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a60  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [24];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a61  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [25];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a62  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [26];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a63  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [27];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a64  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [28];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a65  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [29];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a66  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [30];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a67  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [31];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a68  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [32];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a69  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [33];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a70  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [34];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a71  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [35];

assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36~portbdataout  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a37  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a38  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a39  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a40  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a41  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a42  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a43  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a44  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [8];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a45  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [9];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a46  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [10];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a47  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [11];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a48  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [12];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a49  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [13];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a50  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [14];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a51  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [15];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a52  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [16];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a53  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [17];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a54  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [18];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a55  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [19];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a56  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [20];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a57  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [21];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a58  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [22];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a59  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [23];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a60  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [24];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a61  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [25];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a62  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [26];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a63  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [27];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a64  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [28];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a65  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [29];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a66  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [30];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a67  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [31];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a68  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [32];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a69  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [33];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [34];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a71  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [35];

assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72~portbdataout  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a73  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a74  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a75  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a76  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a77  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a78  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a79  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a80  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [8];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a81  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [9];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a82  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [10];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a83  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [11];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a84  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [12];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a85  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [13];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a86  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [14];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a87  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [15];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a88  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [16];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a89  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [17];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a90  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [18];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a91  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [19];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a92  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [20];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a93  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [21];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a94  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [22];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a95  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [23];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a96  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [24];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a97  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [25];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a98  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [26];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a99  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [27];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a100  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [28];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a101  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [29];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a102  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [30];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a103  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [31];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a104  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [32];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a105  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [33];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a106  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [34];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a107  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [35];

assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72~portbdataout  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a73  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a74  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a75  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a76  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a77  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a78  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a79  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a80  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [8];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a81  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [9];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a82  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [10];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a83  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [11];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a84  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [12];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a85  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [13];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a86  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [14];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a87  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [15];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a88  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [16];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a89  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [17];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a90  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [18];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a91  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [19];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a92  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [20];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a93  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [21];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a94  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [22];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a95  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [23];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a96  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [24];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a97  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [25];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [26];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a99  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [27];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a100  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [28];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a101  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [29];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a102  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [30];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a103  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [31];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a104  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [32];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a105  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [33];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [34];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a107  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [35];

assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108~portbdataout  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a109  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a110  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a111  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a112  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a113  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a114  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a115  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a116  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [8];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a117  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [9];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a118  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [10];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a119  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [11];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a120  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [12];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a121  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [13];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a122  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [14];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a123  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [15];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a124  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [16];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a125  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [17];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a126  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [18];
assign \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a127  = \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [19];

assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108~portbdataout  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a109  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [1];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a110  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [2];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a111  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [3];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a112  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [4];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a113  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [5];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a114  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [6];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a115  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [7];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a116  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [8];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a117  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [9];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a118  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [10];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a119  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [11];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a120  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [12];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a121  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [13];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a122  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [14];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a123  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [15];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a124  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [16];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a125  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [17];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a126  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [18];
assign \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a127  = \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [19];

// Location: IOOBUF_X32_Y0_N82
stratixiii_io_obuf \pmem_read~output (
	.i(\cache_control_module|state.phys_mem_read~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_read~output .bus_hold = "false";
defparam \pmem_read~output .open_drain_output = "false";
defparam \pmem_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N64
stratixiii_io_obuf \pmem_write~output (
	.i(\cache_control_module|state.phys_mem_write~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_write~output .bus_hold = "false";
defparam \pmem_write~output .open_drain_output = "false";
defparam \pmem_write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
stratixiii_io_obuf \pmem_address[0]~output (
	.i(\cache_control_module|pmem_address[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[0]~output .bus_hold = "false";
defparam \pmem_address[0]~output .open_drain_output = "false";
defparam \pmem_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N20
stratixiii_io_obuf \pmem_address[1]~output (
	.i(\cache_control_module|pmem_address[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[1]~output .bus_hold = "false";
defparam \pmem_address[1]~output .open_drain_output = "false";
defparam \pmem_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y51_N82
stratixiii_io_obuf \pmem_address[2]~output (
	.i(\cache_control_module|pmem_address[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[2]~output .bus_hold = "false";
defparam \pmem_address[2]~output .open_drain_output = "false";
defparam \pmem_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N51
stratixiii_io_obuf \pmem_address[3]~output (
	.i(\cache_control_module|pmem_address[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[3]~output .bus_hold = "false";
defparam \pmem_address[3]~output .open_drain_output = "false";
defparam \pmem_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y17_N20
stratixiii_io_obuf \pmem_address[4]~output (
	.i(\datapath_module|mar|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[4]~output .bus_hold = "false";
defparam \pmem_address[4]~output .open_drain_output = "false";
defparam \pmem_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N20
stratixiii_io_obuf \pmem_address[5]~output (
	.i(\datapath_module|mar|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[5]~output .bus_hold = "false";
defparam \pmem_address[5]~output .open_drain_output = "false";
defparam \pmem_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N82
stratixiii_io_obuf \pmem_address[6]~output (
	.i(\datapath_module|mar|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[6]~output .bus_hold = "false";
defparam \pmem_address[6]~output .open_drain_output = "false";
defparam \pmem_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N95
stratixiii_io_obuf \pmem_address[7]~output (
	.i(\cache_control_module|pmem_address[7]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[7]~output .bus_hold = "false";
defparam \pmem_address[7]~output .open_drain_output = "false";
defparam \pmem_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N82
stratixiii_io_obuf \pmem_address[8]~output (
	.i(\cache_control_module|pmem_address[8]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[8]~output .bus_hold = "false";
defparam \pmem_address[8]~output .open_drain_output = "false";
defparam \pmem_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N51
stratixiii_io_obuf \pmem_address[9]~output (
	.i(\cache_control_module|pmem_address[9]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[9]~output .bus_hold = "false";
defparam \pmem_address[9]~output .open_drain_output = "false";
defparam \pmem_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
stratixiii_io_obuf \pmem_address[10]~output (
	.i(\cache_control_module|pmem_address[10]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[10]~output .bus_hold = "false";
defparam \pmem_address[10]~output .open_drain_output = "false";
defparam \pmem_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N113
stratixiii_io_obuf \pmem_address[11]~output (
	.i(\cache_control_module|pmem_address[11]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[11]~output .bus_hold = "false";
defparam \pmem_address[11]~output .open_drain_output = "false";
defparam \pmem_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N64
stratixiii_io_obuf \pmem_address[12]~output (
	.i(\cache_control_module|pmem_address[12]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[12]~output .bus_hold = "false";
defparam \pmem_address[12]~output .open_drain_output = "false";
defparam \pmem_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N82
stratixiii_io_obuf \pmem_address[13]~output (
	.i(\cache_control_module|pmem_address[13]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[13]~output .bus_hold = "false";
defparam \pmem_address[13]~output .open_drain_output = "false";
defparam \pmem_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N113
stratixiii_io_obuf \pmem_address[14]~output (
	.i(\cache_control_module|pmem_address[14]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[14]~output .bus_hold = "false";
defparam \pmem_address[14]~output .open_drain_output = "false";
defparam \pmem_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N20
stratixiii_io_obuf \pmem_address[15]~output (
	.i(\cache_control_module|pmem_address[15]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[15]~output .bus_hold = "false";
defparam \pmem_address[15]~output .open_drain_output = "false";
defparam \pmem_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N82
stratixiii_io_obuf \pmem_wdata[0]~output (
	.i(\cache_datapath_module|writemem_mux|f[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[0]~output .bus_hold = "false";
defparam \pmem_wdata[0]~output .open_drain_output = "false";
defparam \pmem_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N82
stratixiii_io_obuf \pmem_wdata[1]~output (
	.i(\cache_datapath_module|writemem_mux|f[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[1]~output .bus_hold = "false";
defparam \pmem_wdata[1]~output .open_drain_output = "false";
defparam \pmem_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N82
stratixiii_io_obuf \pmem_wdata[2]~output (
	.i(\cache_datapath_module|writemem_mux|f[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[2]~output .bus_hold = "false";
defparam \pmem_wdata[2]~output .open_drain_output = "false";
defparam \pmem_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N113
stratixiii_io_obuf \pmem_wdata[3]~output (
	.i(\cache_datapath_module|writemem_mux|f[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[3]~output .bus_hold = "false";
defparam \pmem_wdata[3]~output .open_drain_output = "false";
defparam \pmem_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N64
stratixiii_io_obuf \pmem_wdata[4]~output (
	.i(\cache_datapath_module|writemem_mux|f[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[4]~output .bus_hold = "false";
defparam \pmem_wdata[4]~output .open_drain_output = "false";
defparam \pmem_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N95
stratixiii_io_obuf \pmem_wdata[5]~output (
	.i(\cache_datapath_module|writemem_mux|f[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[5]~output .bus_hold = "false";
defparam \pmem_wdata[5]~output .open_drain_output = "false";
defparam \pmem_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y51_N2
stratixiii_io_obuf \pmem_wdata[6]~output (
	.i(\cache_datapath_module|writemem_mux|f[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[6]~output .bus_hold = "false";
defparam \pmem_wdata[6]~output .open_drain_output = "false";
defparam \pmem_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N95
stratixiii_io_obuf \pmem_wdata[7]~output (
	.i(\cache_datapath_module|writemem_mux|f[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[7]~output .bus_hold = "false";
defparam \pmem_wdata[7]~output .open_drain_output = "false";
defparam \pmem_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N33
stratixiii_io_obuf \pmem_wdata[8]~output (
	.i(\cache_datapath_module|writemem_mux|f[8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[8]~output .bus_hold = "false";
defparam \pmem_wdata[8]~output .open_drain_output = "false";
defparam \pmem_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N2
stratixiii_io_obuf \pmem_wdata[9]~output (
	.i(\cache_datapath_module|writemem_mux|f[9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[9]~output .bus_hold = "false";
defparam \pmem_wdata[9]~output .open_drain_output = "false";
defparam \pmem_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y38_N51
stratixiii_io_obuf \pmem_wdata[10]~output (
	.i(\cache_datapath_module|writemem_mux|f[10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[10]~output .bus_hold = "false";
defparam \pmem_wdata[10]~output .open_drain_output = "false";
defparam \pmem_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y51_N95
stratixiii_io_obuf \pmem_wdata[11]~output (
	.i(\cache_datapath_module|writemem_mux|f[11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[11]~output .bus_hold = "false";
defparam \pmem_wdata[11]~output .open_drain_output = "false";
defparam \pmem_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y42_N113
stratixiii_io_obuf \pmem_wdata[12]~output (
	.i(\cache_datapath_module|writemem_mux|f[12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[12]~output .bus_hold = "false";
defparam \pmem_wdata[12]~output .open_drain_output = "false";
defparam \pmem_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y42_N51
stratixiii_io_obuf \pmem_wdata[13]~output (
	.i(\cache_datapath_module|writemem_mux|f[13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[13]~output .bus_hold = "false";
defparam \pmem_wdata[13]~output .open_drain_output = "false";
defparam \pmem_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N20
stratixiii_io_obuf \pmem_wdata[14]~output (
	.i(\cache_datapath_module|writemem_mux|f[14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[14]~output .bus_hold = "false";
defparam \pmem_wdata[14]~output .open_drain_output = "false";
defparam \pmem_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N113
stratixiii_io_obuf \pmem_wdata[15]~output (
	.i(\cache_datapath_module|writemem_mux|f[15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[15]~output .bus_hold = "false";
defparam \pmem_wdata[15]~output .open_drain_output = "false";
defparam \pmem_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N51
stratixiii_io_obuf \pmem_wdata[16]~output (
	.i(\cache_datapath_module|writemem_mux|f[16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[16]~output .bus_hold = "false";
defparam \pmem_wdata[16]~output .open_drain_output = "false";
defparam \pmem_wdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N113
stratixiii_io_obuf \pmem_wdata[17]~output (
	.i(\cache_datapath_module|writemem_mux|f[17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[17]~output .bus_hold = "false";
defparam \pmem_wdata[17]~output .open_drain_output = "false";
defparam \pmem_wdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N51
stratixiii_io_obuf \pmem_wdata[18]~output (
	.i(\cache_datapath_module|writemem_mux|f[18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[18]~output .bus_hold = "false";
defparam \pmem_wdata[18]~output .open_drain_output = "false";
defparam \pmem_wdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y43_N20
stratixiii_io_obuf \pmem_wdata[19]~output (
	.i(\cache_datapath_module|writemem_mux|f[19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[19]~output .bus_hold = "false";
defparam \pmem_wdata[19]~output .open_drain_output = "false";
defparam \pmem_wdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N33
stratixiii_io_obuf \pmem_wdata[20]~output (
	.i(\cache_datapath_module|writemem_mux|f[20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[20]~output .bus_hold = "false";
defparam \pmem_wdata[20]~output .open_drain_output = "false";
defparam \pmem_wdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y34_N113
stratixiii_io_obuf \pmem_wdata[21]~output (
	.i(\cache_datapath_module|writemem_mux|f[21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[21]~output .bus_hold = "false";
defparam \pmem_wdata[21]~output .open_drain_output = "false";
defparam \pmem_wdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N20
stratixiii_io_obuf \pmem_wdata[22]~output (
	.i(\cache_datapath_module|writemem_mux|f[22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[22]~output .bus_hold = "false";
defparam \pmem_wdata[22]~output .open_drain_output = "false";
defparam \pmem_wdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N33
stratixiii_io_obuf \pmem_wdata[23]~output (
	.i(\cache_datapath_module|writemem_mux|f[23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[23]~output .bus_hold = "false";
defparam \pmem_wdata[23]~output .open_drain_output = "false";
defparam \pmem_wdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N33
stratixiii_io_obuf \pmem_wdata[24]~output (
	.i(\cache_datapath_module|writemem_mux|f[24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[24]~output .bus_hold = "false";
defparam \pmem_wdata[24]~output .open_drain_output = "false";
defparam \pmem_wdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N51
stratixiii_io_obuf \pmem_wdata[25]~output (
	.i(\cache_datapath_module|writemem_mux|f[25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[25]~output .bus_hold = "false";
defparam \pmem_wdata[25]~output .open_drain_output = "false";
defparam \pmem_wdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N2
stratixiii_io_obuf \pmem_wdata[26]~output (
	.i(\cache_datapath_module|writemem_mux|f[26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[26]~output .bus_hold = "false";
defparam \pmem_wdata[26]~output .open_drain_output = "false";
defparam \pmem_wdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N33
stratixiii_io_obuf \pmem_wdata[27]~output (
	.i(\cache_datapath_module|writemem_mux|f[27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[27]~output .bus_hold = "false";
defparam \pmem_wdata[27]~output .open_drain_output = "false";
defparam \pmem_wdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N95
stratixiii_io_obuf \pmem_wdata[28]~output (
	.i(\cache_datapath_module|writemem_mux|f[28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[28]~output .bus_hold = "false";
defparam \pmem_wdata[28]~output .open_drain_output = "false";
defparam \pmem_wdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y34_N20
stratixiii_io_obuf \pmem_wdata[29]~output (
	.i(\cache_datapath_module|writemem_mux|f[29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[29]~output .bus_hold = "false";
defparam \pmem_wdata[29]~output .open_drain_output = "false";
defparam \pmem_wdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N64
stratixiii_io_obuf \pmem_wdata[30]~output (
	.i(\cache_datapath_module|writemem_mux|f[30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[30]~output .bus_hold = "false";
defparam \pmem_wdata[30]~output .open_drain_output = "false";
defparam \pmem_wdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N95
stratixiii_io_obuf \pmem_wdata[31]~output (
	.i(\cache_datapath_module|writemem_mux|f[31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[31]~output .bus_hold = "false";
defparam \pmem_wdata[31]~output .open_drain_output = "false";
defparam \pmem_wdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N20
stratixiii_io_obuf \pmem_wdata[32]~output (
	.i(\cache_datapath_module|writemem_mux|f[32]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[32]~output .bus_hold = "false";
defparam \pmem_wdata[32]~output .open_drain_output = "false";
defparam \pmem_wdata[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N64
stratixiii_io_obuf \pmem_wdata[33]~output (
	.i(\cache_datapath_module|writemem_mux|f[33]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[33]~output .bus_hold = "false";
defparam \pmem_wdata[33]~output .open_drain_output = "false";
defparam \pmem_wdata[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y31_N113
stratixiii_io_obuf \pmem_wdata[34]~output (
	.i(\cache_datapath_module|writemem_mux|f[34]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[34]~output .bus_hold = "false";
defparam \pmem_wdata[34]~output .open_drain_output = "false";
defparam \pmem_wdata[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N20
stratixiii_io_obuf \pmem_wdata[35]~output (
	.i(\cache_datapath_module|writemem_mux|f[35]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[35]~output .bus_hold = "false";
defparam \pmem_wdata[35]~output .open_drain_output = "false";
defparam \pmem_wdata[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N82
stratixiii_io_obuf \pmem_wdata[36]~output (
	.i(\cache_datapath_module|writemem_mux|f[36]~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[36]~output .bus_hold = "false";
defparam \pmem_wdata[36]~output .open_drain_output = "false";
defparam \pmem_wdata[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N20
stratixiii_io_obuf \pmem_wdata[37]~output (
	.i(\cache_datapath_module|writemem_mux|f[37]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[37]~output .bus_hold = "false";
defparam \pmem_wdata[37]~output .open_drain_output = "false";
defparam \pmem_wdata[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N51
stratixiii_io_obuf \pmem_wdata[38]~output (
	.i(\cache_datapath_module|writemem_mux|f[38]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[38]~output .bus_hold = "false";
defparam \pmem_wdata[38]~output .open_drain_output = "false";
defparam \pmem_wdata[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N2
stratixiii_io_obuf \pmem_wdata[39]~output (
	.i(\cache_datapath_module|writemem_mux|f[39]~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[39]~output .bus_hold = "false";
defparam \pmem_wdata[39]~output .open_drain_output = "false";
defparam \pmem_wdata[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y35_N33
stratixiii_io_obuf \pmem_wdata[40]~output (
	.i(\cache_datapath_module|writemem_mux|f[40]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[40]~output .bus_hold = "false";
defparam \pmem_wdata[40]~output .open_drain_output = "false";
defparam \pmem_wdata[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N51
stratixiii_io_obuf \pmem_wdata[41]~output (
	.i(\cache_datapath_module|writemem_mux|f[41]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[41]~output .bus_hold = "false";
defparam \pmem_wdata[41]~output .open_drain_output = "false";
defparam \pmem_wdata[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N113
stratixiii_io_obuf \pmem_wdata[42]~output (
	.i(\cache_datapath_module|writemem_mux|f[42]~42_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[42]~output .bus_hold = "false";
defparam \pmem_wdata[42]~output .open_drain_output = "false";
defparam \pmem_wdata[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y51_N95
stratixiii_io_obuf \pmem_wdata[43]~output (
	.i(\cache_datapath_module|writemem_mux|f[43]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[43]~output .bus_hold = "false";
defparam \pmem_wdata[43]~output .open_drain_output = "false";
defparam \pmem_wdata[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N95
stratixiii_io_obuf \pmem_wdata[44]~output (
	.i(\cache_datapath_module|writemem_mux|f[44]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[44]~output .bus_hold = "false";
defparam \pmem_wdata[44]~output .open_drain_output = "false";
defparam \pmem_wdata[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y51_N64
stratixiii_io_obuf \pmem_wdata[45]~output (
	.i(\cache_datapath_module|writemem_mux|f[45]~45_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[45]~output .bus_hold = "false";
defparam \pmem_wdata[45]~output .open_drain_output = "false";
defparam \pmem_wdata[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y32_N51
stratixiii_io_obuf \pmem_wdata[46]~output (
	.i(\cache_datapath_module|writemem_mux|f[46]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[46]~output .bus_hold = "false";
defparam \pmem_wdata[46]~output .open_drain_output = "false";
defparam \pmem_wdata[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N20
stratixiii_io_obuf \pmem_wdata[47]~output (
	.i(\cache_datapath_module|writemem_mux|f[47]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[47]~output .bus_hold = "false";
defparam \pmem_wdata[47]~output .open_drain_output = "false";
defparam \pmem_wdata[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y51_N82
stratixiii_io_obuf \pmem_wdata[48]~output (
	.i(\cache_datapath_module|writemem_mux|f[48]~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[48]~output .bus_hold = "false";
defparam \pmem_wdata[48]~output .open_drain_output = "false";
defparam \pmem_wdata[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N51
stratixiii_io_obuf \pmem_wdata[49]~output (
	.i(\cache_datapath_module|writemem_mux|f[49]~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[49]~output .bus_hold = "false";
defparam \pmem_wdata[49]~output .open_drain_output = "false";
defparam \pmem_wdata[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y35_N64
stratixiii_io_obuf \pmem_wdata[50]~output (
	.i(\cache_datapath_module|writemem_mux|f[50]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[50]~output .bus_hold = "false";
defparam \pmem_wdata[50]~output .open_drain_output = "false";
defparam \pmem_wdata[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y51_N113
stratixiii_io_obuf \pmem_wdata[51]~output (
	.i(\cache_datapath_module|writemem_mux|f[51]~51_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[51]~output .bus_hold = "false";
defparam \pmem_wdata[51]~output .open_drain_output = "false";
defparam \pmem_wdata[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y34_N51
stratixiii_io_obuf \pmem_wdata[52]~output (
	.i(\cache_datapath_module|writemem_mux|f[52]~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[52]~output .bus_hold = "false";
defparam \pmem_wdata[52]~output .open_drain_output = "false";
defparam \pmem_wdata[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y51_N113
stratixiii_io_obuf \pmem_wdata[53]~output (
	.i(\cache_datapath_module|writemem_mux|f[53]~53_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[53]~output .bus_hold = "false";
defparam \pmem_wdata[53]~output .open_drain_output = "false";
defparam \pmem_wdata[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N64
stratixiii_io_obuf \pmem_wdata[54]~output (
	.i(\cache_datapath_module|writemem_mux|f[54]~54_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[54]~output .bus_hold = "false";
defparam \pmem_wdata[54]~output .open_drain_output = "false";
defparam \pmem_wdata[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y51_N51
stratixiii_io_obuf \pmem_wdata[55]~output (
	.i(\cache_datapath_module|writemem_mux|f[55]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[55]~output .bus_hold = "false";
defparam \pmem_wdata[55]~output .open_drain_output = "false";
defparam \pmem_wdata[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y51_N20
stratixiii_io_obuf \pmem_wdata[56]~output (
	.i(\cache_datapath_module|writemem_mux|f[56]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[56]~output .bus_hold = "false";
defparam \pmem_wdata[56]~output .open_drain_output = "false";
defparam \pmem_wdata[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N33
stratixiii_io_obuf \pmem_wdata[57]~output (
	.i(\cache_datapath_module|writemem_mux|f[57]~57_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[57]~output .bus_hold = "false";
defparam \pmem_wdata[57]~output .open_drain_output = "false";
defparam \pmem_wdata[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N113
stratixiii_io_obuf \pmem_wdata[58]~output (
	.i(\cache_datapath_module|writemem_mux|f[58]~58_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[58]~output .bus_hold = "false";
defparam \pmem_wdata[58]~output .open_drain_output = "false";
defparam \pmem_wdata[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y51_N2
stratixiii_io_obuf \pmem_wdata[59]~output (
	.i(\cache_datapath_module|writemem_mux|f[59]~59_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[59]~output .bus_hold = "false";
defparam \pmem_wdata[59]~output .open_drain_output = "false";
defparam \pmem_wdata[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y40_N82
stratixiii_io_obuf \pmem_wdata[60]~output (
	.i(\cache_datapath_module|writemem_mux|f[60]~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[60]~output .bus_hold = "false";
defparam \pmem_wdata[60]~output .open_drain_output = "false";
defparam \pmem_wdata[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N64
stratixiii_io_obuf \pmem_wdata[61]~output (
	.i(\cache_datapath_module|writemem_mux|f[61]~61_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[61]~output .bus_hold = "false";
defparam \pmem_wdata[61]~output .open_drain_output = "false";
defparam \pmem_wdata[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N33
stratixiii_io_obuf \pmem_wdata[62]~output (
	.i(\cache_datapath_module|writemem_mux|f[62]~62_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[62]~output .bus_hold = "false";
defparam \pmem_wdata[62]~output .open_drain_output = "false";
defparam \pmem_wdata[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
stratixiii_io_obuf \pmem_wdata[63]~output (
	.i(\cache_datapath_module|writemem_mux|f[63]~63_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[63]~output .bus_hold = "false";
defparam \pmem_wdata[63]~output .open_drain_output = "false";
defparam \pmem_wdata[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y31_N82
stratixiii_io_obuf \pmem_wdata[64]~output (
	.i(\cache_datapath_module|writemem_mux|f[64]~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[64]~output .bus_hold = "false";
defparam \pmem_wdata[64]~output .open_drain_output = "false";
defparam \pmem_wdata[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N51
stratixiii_io_obuf \pmem_wdata[65]~output (
	.i(\cache_datapath_module|writemem_mux|f[65]~65_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[65]~output .bus_hold = "false";
defparam \pmem_wdata[65]~output .open_drain_output = "false";
defparam \pmem_wdata[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y51_N82
stratixiii_io_obuf \pmem_wdata[66]~output (
	.i(\cache_datapath_module|writemem_mux|f[66]~66_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[66]~output .bus_hold = "false";
defparam \pmem_wdata[66]~output .open_drain_output = "false";
defparam \pmem_wdata[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N20
stratixiii_io_obuf \pmem_wdata[67]~output (
	.i(\cache_datapath_module|writemem_mux|f[67]~67_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[67]~output .bus_hold = "false";
defparam \pmem_wdata[67]~output .open_drain_output = "false";
defparam \pmem_wdata[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y51_N20
stratixiii_io_obuf \pmem_wdata[68]~output (
	.i(\cache_datapath_module|writemem_mux|f[68]~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[68]~output .bus_hold = "false";
defparam \pmem_wdata[68]~output .open_drain_output = "false";
defparam \pmem_wdata[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y51_N64
stratixiii_io_obuf \pmem_wdata[69]~output (
	.i(\cache_datapath_module|writemem_mux|f[69]~69_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[69]~output .bus_hold = "false";
defparam \pmem_wdata[69]~output .open_drain_output = "false";
defparam \pmem_wdata[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y45_N64
stratixiii_io_obuf \pmem_wdata[70]~output (
	.i(\cache_datapath_module|writemem_mux|f[70]~70_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[70]~output .bus_hold = "false";
defparam \pmem_wdata[70]~output .open_drain_output = "false";
defparam \pmem_wdata[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y34_N82
stratixiii_io_obuf \pmem_wdata[71]~output (
	.i(\cache_datapath_module|writemem_mux|f[71]~71_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[71]~output .bus_hold = "false";
defparam \pmem_wdata[71]~output .open_drain_output = "false";
defparam \pmem_wdata[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N113
stratixiii_io_obuf \pmem_wdata[72]~output (
	.i(\cache_datapath_module|writemem_mux|f[72]~72_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[72]~output .bus_hold = "false";
defparam \pmem_wdata[72]~output .open_drain_output = "false";
defparam \pmem_wdata[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N82
stratixiii_io_obuf \pmem_wdata[73]~output (
	.i(\cache_datapath_module|writemem_mux|f[73]~73_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[73]~output .bus_hold = "false";
defparam \pmem_wdata[73]~output .open_drain_output = "false";
defparam \pmem_wdata[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N20
stratixiii_io_obuf \pmem_wdata[74]~output (
	.i(\cache_datapath_module|writemem_mux|f[74]~74_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[74]~output .bus_hold = "false";
defparam \pmem_wdata[74]~output .open_drain_output = "false";
defparam \pmem_wdata[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y51_N51
stratixiii_io_obuf \pmem_wdata[75]~output (
	.i(\cache_datapath_module|writemem_mux|f[75]~75_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[75]~output .bus_hold = "false";
defparam \pmem_wdata[75]~output .open_drain_output = "false";
defparam \pmem_wdata[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y36_N2
stratixiii_io_obuf \pmem_wdata[76]~output (
	.i(\cache_datapath_module|writemem_mux|f[76]~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[76]~output .bus_hold = "false";
defparam \pmem_wdata[76]~output .open_drain_output = "false";
defparam \pmem_wdata[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y35_N20
stratixiii_io_obuf \pmem_wdata[77]~output (
	.i(\cache_datapath_module|writemem_mux|f[77]~77_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[77]~output .bus_hold = "false";
defparam \pmem_wdata[77]~output .open_drain_output = "false";
defparam \pmem_wdata[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N82
stratixiii_io_obuf \pmem_wdata[78]~output (
	.i(\cache_datapath_module|writemem_mux|f[78]~78_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[78]~output .bus_hold = "false";
defparam \pmem_wdata[78]~output .open_drain_output = "false";
defparam \pmem_wdata[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y43_N51
stratixiii_io_obuf \pmem_wdata[79]~output (
	.i(\cache_datapath_module|writemem_mux|f[79]~79_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[79]~output .bus_hold = "false";
defparam \pmem_wdata[79]~output .open_drain_output = "false";
defparam \pmem_wdata[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N113
stratixiii_io_obuf \pmem_wdata[80]~output (
	.i(\cache_datapath_module|writemem_mux|f[80]~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[80]~output .bus_hold = "false";
defparam \pmem_wdata[80]~output .open_drain_output = "false";
defparam \pmem_wdata[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y35_N113
stratixiii_io_obuf \pmem_wdata[81]~output (
	.i(\cache_datapath_module|writemem_mux|f[81]~81_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[81]~output .bus_hold = "false";
defparam \pmem_wdata[81]~output .open_drain_output = "false";
defparam \pmem_wdata[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y51_N51
stratixiii_io_obuf \pmem_wdata[82]~output (
	.i(\cache_datapath_module|writemem_mux|f[82]~82_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[82]~output .bus_hold = "false";
defparam \pmem_wdata[82]~output .open_drain_output = "false";
defparam \pmem_wdata[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N82
stratixiii_io_obuf \pmem_wdata[83]~output (
	.i(\cache_datapath_module|writemem_mux|f[83]~83_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[83]~output .bus_hold = "false";
defparam \pmem_wdata[83]~output .open_drain_output = "false";
defparam \pmem_wdata[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y51_N51
stratixiii_io_obuf \pmem_wdata[84]~output (
	.i(\cache_datapath_module|writemem_mux|f[84]~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[84]~output .bus_hold = "false";
defparam \pmem_wdata[84]~output .open_drain_output = "false";
defparam \pmem_wdata[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y51_N51
stratixiii_io_obuf \pmem_wdata[85]~output (
	.i(\cache_datapath_module|writemem_mux|f[85]~85_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[85]~output .bus_hold = "false";
defparam \pmem_wdata[85]~output .open_drain_output = "false";
defparam \pmem_wdata[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y38_N113
stratixiii_io_obuf \pmem_wdata[86]~output (
	.i(\cache_datapath_module|writemem_mux|f[86]~86_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[86]~output .bus_hold = "false";
defparam \pmem_wdata[86]~output .open_drain_output = "false";
defparam \pmem_wdata[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y51_N20
stratixiii_io_obuf \pmem_wdata[87]~output (
	.i(\cache_datapath_module|writemem_mux|f[87]~87_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[87]~output .bus_hold = "false";
defparam \pmem_wdata[87]~output .open_drain_output = "false";
defparam \pmem_wdata[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y31_N51
stratixiii_io_obuf \pmem_wdata[88]~output (
	.i(\cache_datapath_module|writemem_mux|f[88]~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[88]~output .bus_hold = "false";
defparam \pmem_wdata[88]~output .open_drain_output = "false";
defparam \pmem_wdata[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y36_N64
stratixiii_io_obuf \pmem_wdata[89]~output (
	.i(\cache_datapath_module|writemem_mux|f[89]~89_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[89]~output .bus_hold = "false";
defparam \pmem_wdata[89]~output .open_drain_output = "false";
defparam \pmem_wdata[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N113
stratixiii_io_obuf \pmem_wdata[90]~output (
	.i(\cache_datapath_module|writemem_mux|f[90]~90_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[90]~output .bus_hold = "false";
defparam \pmem_wdata[90]~output .open_drain_output = "false";
defparam \pmem_wdata[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N113
stratixiii_io_obuf \pmem_wdata[91]~output (
	.i(\cache_datapath_module|writemem_mux|f[91]~91_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[91]~output .bus_hold = "false";
defparam \pmem_wdata[91]~output .open_drain_output = "false";
defparam \pmem_wdata[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y32_N113
stratixiii_io_obuf \pmem_wdata[92]~output (
	.i(\cache_datapath_module|writemem_mux|f[92]~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[92]~output .bus_hold = "false";
defparam \pmem_wdata[92]~output .open_drain_output = "false";
defparam \pmem_wdata[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y51_N33
stratixiii_io_obuf \pmem_wdata[93]~output (
	.i(\cache_datapath_module|writemem_mux|f[93]~93_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[93]~output .bus_hold = "false";
defparam \pmem_wdata[93]~output .open_drain_output = "false";
defparam \pmem_wdata[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y51_N82
stratixiii_io_obuf \pmem_wdata[94]~output (
	.i(\cache_datapath_module|writemem_mux|f[94]~94_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[94]~output .bus_hold = "false";
defparam \pmem_wdata[94]~output .open_drain_output = "false";
defparam \pmem_wdata[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y51_N51
stratixiii_io_obuf \pmem_wdata[95]~output (
	.i(\cache_datapath_module|writemem_mux|f[95]~95_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[95]~output .bus_hold = "false";
defparam \pmem_wdata[95]~output .open_drain_output = "false";
defparam \pmem_wdata[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y31_N20
stratixiii_io_obuf \pmem_wdata[96]~output (
	.i(\cache_datapath_module|writemem_mux|f[96]~96_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[96]~output .bus_hold = "false";
defparam \pmem_wdata[96]~output .open_drain_output = "false";
defparam \pmem_wdata[96]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N20
stratixiii_io_obuf \pmem_wdata[97]~output (
	.i(\cache_datapath_module|writemem_mux|f[97]~97_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[97]~output .bus_hold = "false";
defparam \pmem_wdata[97]~output .open_drain_output = "false";
defparam \pmem_wdata[97]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y51_N51
stratixiii_io_obuf \pmem_wdata[98]~output (
	.i(\cache_datapath_module|writemem_mux|f[98]~98_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[98]~output .bus_hold = "false";
defparam \pmem_wdata[98]~output .open_drain_output = "false";
defparam \pmem_wdata[98]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y32_N82
stratixiii_io_obuf \pmem_wdata[99]~output (
	.i(\cache_datapath_module|writemem_mux|f[99]~99_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[99]~output .bus_hold = "false";
defparam \pmem_wdata[99]~output .open_drain_output = "false";
defparam \pmem_wdata[99]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N51
stratixiii_io_obuf \pmem_wdata[100]~output (
	.i(\cache_datapath_module|writemem_mux|f[100]~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[100]~output .bus_hold = "false";
defparam \pmem_wdata[100]~output .open_drain_output = "false";
defparam \pmem_wdata[100]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y51_N82
stratixiii_io_obuf \pmem_wdata[101]~output (
	.i(\cache_datapath_module|writemem_mux|f[101]~101_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[101]~output .bus_hold = "false";
defparam \pmem_wdata[101]~output .open_drain_output = "false";
defparam \pmem_wdata[101]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N2
stratixiii_io_obuf \pmem_wdata[102]~output (
	.i(\cache_datapath_module|writemem_mux|f[102]~102_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[102]~output .bus_hold = "false";
defparam \pmem_wdata[102]~output .open_drain_output = "false";
defparam \pmem_wdata[102]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
stratixiii_io_obuf \pmem_wdata[103]~output (
	.i(\cache_datapath_module|writemem_mux|f[103]~103_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[103]~output .bus_hold = "false";
defparam \pmem_wdata[103]~output .open_drain_output = "false";
defparam \pmem_wdata[103]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N95
stratixiii_io_obuf \pmem_wdata[104]~output (
	.i(\cache_datapath_module|writemem_mux|f[104]~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[104]~output .bus_hold = "false";
defparam \pmem_wdata[104]~output .open_drain_output = "false";
defparam \pmem_wdata[104]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y43_N113
stratixiii_io_obuf \pmem_wdata[105]~output (
	.i(\cache_datapath_module|writemem_mux|f[105]~105_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[105]~output .bus_hold = "false";
defparam \pmem_wdata[105]~output .open_drain_output = "false";
defparam \pmem_wdata[105]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y51_N20
stratixiii_io_obuf \pmem_wdata[106]~output (
	.i(\cache_datapath_module|writemem_mux|f[106]~106_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[106]~output .bus_hold = "false";
defparam \pmem_wdata[106]~output .open_drain_output = "false";
defparam \pmem_wdata[106]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N20
stratixiii_io_obuf \pmem_wdata[107]~output (
	.i(\cache_datapath_module|writemem_mux|f[107]~107_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[107]~output .bus_hold = "false";
defparam \pmem_wdata[107]~output .open_drain_output = "false";
defparam \pmem_wdata[107]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y44_N113
stratixiii_io_obuf \pmem_wdata[108]~output (
	.i(\cache_datapath_module|writemem_mux|f[108]~108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[108]~output .bus_hold = "false";
defparam \pmem_wdata[108]~output .open_drain_output = "false";
defparam \pmem_wdata[108]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y51_N2
stratixiii_io_obuf \pmem_wdata[109]~output (
	.i(\cache_datapath_module|writemem_mux|f[109]~109_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[109]~output .bus_hold = "false";
defparam \pmem_wdata[109]~output .open_drain_output = "false";
defparam \pmem_wdata[109]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y51_N20
stratixiii_io_obuf \pmem_wdata[110]~output (
	.i(\cache_datapath_module|writemem_mux|f[110]~110_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[110]~output .bus_hold = "false";
defparam \pmem_wdata[110]~output .open_drain_output = "false";
defparam \pmem_wdata[110]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y51_N113
stratixiii_io_obuf \pmem_wdata[111]~output (
	.i(\cache_datapath_module|writemem_mux|f[111]~111_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[111]~output .bus_hold = "false";
defparam \pmem_wdata[111]~output .open_drain_output = "false";
defparam \pmem_wdata[111]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y51_N95
stratixiii_io_obuf \pmem_wdata[112]~output (
	.i(\cache_datapath_module|writemem_mux|f[112]~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[112]~output .bus_hold = "false";
defparam \pmem_wdata[112]~output .open_drain_output = "false";
defparam \pmem_wdata[112]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y40_N20
stratixiii_io_obuf \pmem_wdata[113]~output (
	.i(\cache_datapath_module|writemem_mux|f[113]~113_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[113]~output .bus_hold = "false";
defparam \pmem_wdata[113]~output .open_drain_output = "false";
defparam \pmem_wdata[113]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y38_N20
stratixiii_io_obuf \pmem_wdata[114]~output (
	.i(\cache_datapath_module|writemem_mux|f[114]~114_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[114]~output .bus_hold = "false";
defparam \pmem_wdata[114]~output .open_drain_output = "false";
defparam \pmem_wdata[114]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y51_N113
stratixiii_io_obuf \pmem_wdata[115]~output (
	.i(\cache_datapath_module|writemem_mux|f[115]~115_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[115]~output .bus_hold = "false";
defparam \pmem_wdata[115]~output .open_drain_output = "false";
defparam \pmem_wdata[115]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y36_N95
stratixiii_io_obuf \pmem_wdata[116]~output (
	.i(\cache_datapath_module|writemem_mux|f[116]~116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[116]~output .bus_hold = "false";
defparam \pmem_wdata[116]~output .open_drain_output = "false";
defparam \pmem_wdata[116]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y51_N82
stratixiii_io_obuf \pmem_wdata[117]~output (
	.i(\cache_datapath_module|writemem_mux|f[117]~117_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[117]~output .bus_hold = "false";
defparam \pmem_wdata[117]~output .open_drain_output = "false";
defparam \pmem_wdata[117]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y51_N82
stratixiii_io_obuf \pmem_wdata[118]~output (
	.i(\cache_datapath_module|writemem_mux|f[118]~118_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[118]~output .bus_hold = "false";
defparam \pmem_wdata[118]~output .open_drain_output = "false";
defparam \pmem_wdata[118]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y40_N113
stratixiii_io_obuf \pmem_wdata[119]~output (
	.i(\cache_datapath_module|writemem_mux|f[119]~119_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[119]~output .bus_hold = "false";
defparam \pmem_wdata[119]~output .open_drain_output = "false";
defparam \pmem_wdata[119]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N82
stratixiii_io_obuf \pmem_wdata[120]~output (
	.i(\cache_datapath_module|writemem_mux|f[120]~120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[120]~output .bus_hold = "false";
defparam \pmem_wdata[120]~output .open_drain_output = "false";
defparam \pmem_wdata[120]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y36_N33
stratixiii_io_obuf \pmem_wdata[121]~output (
	.i(\cache_datapath_module|writemem_mux|f[121]~121_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[121]~output .bus_hold = "false";
defparam \pmem_wdata[121]~output .open_drain_output = "false";
defparam \pmem_wdata[121]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y38_N82
stratixiii_io_obuf \pmem_wdata[122]~output (
	.i(\cache_datapath_module|writemem_mux|f[122]~122_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[122]~output .bus_hold = "false";
defparam \pmem_wdata[122]~output .open_drain_output = "false";
defparam \pmem_wdata[122]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N113
stratixiii_io_obuf \pmem_wdata[123]~output (
	.i(\cache_datapath_module|writemem_mux|f[123]~123_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[123]~output .bus_hold = "false";
defparam \pmem_wdata[123]~output .open_drain_output = "false";
defparam \pmem_wdata[123]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y32_N20
stratixiii_io_obuf \pmem_wdata[124]~output (
	.i(\cache_datapath_module|writemem_mux|f[124]~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[124]~output .bus_hold = "false";
defparam \pmem_wdata[124]~output .open_drain_output = "false";
defparam \pmem_wdata[124]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y51_N51
stratixiii_io_obuf \pmem_wdata[125]~output (
	.i(\cache_datapath_module|writemem_mux|f[125]~125_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[125]~output .bus_hold = "false";
defparam \pmem_wdata[125]~output .open_drain_output = "false";
defparam \pmem_wdata[125]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y51_N20
stratixiii_io_obuf \pmem_wdata[126]~output (
	.i(\cache_datapath_module|writemem_mux|f[126]~126_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[126]~output .bus_hold = "false";
defparam \pmem_wdata[126]~output .open_drain_output = "false";
defparam \pmem_wdata[126]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N82
stratixiii_io_obuf \pmem_wdata[127]~output (
	.i(\cache_datapath_module|writemem_mux|f[127]~127_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[127]~output .bus_hold = "false";
defparam \pmem_wdata[127]~output .open_drain_output = "false";
defparam \pmem_wdata[127]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N0
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N12
stratixiii_lcell_comb \control_module|Selector23~0 (
// Equation(s):
// \control_module|Selector23~0_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( !\control_module|state.fetch1~q  ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|state.fetch1~q ) # 
// (\control_module|state.fetch2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.fetch1~q ),
	.datad(!\control_module|state.fetch2~q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector23~0 .extended_lut = "off";
defparam \control_module|Selector23~0 .lut_mask = 64'hF0FFF0FFF0F0F0F0;
defparam \control_module|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N13
dffeas \control_module|state.fetch2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.fetch2 .is_wysiwyg = "true";
defparam \control_module|state.fetch2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N34
stratixiii_lcell_comb \control_module|Selector24~0 (
// Equation(s):
// \control_module|Selector24~0_combout  = ( \control_module|state.fetch2~q  & ( \cache_control_module|writecachemux_sel~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|state.fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector24~0 .extended_lut = "off";
defparam \control_module|Selector24~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \control_module|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N35
dffeas \control_module|state.fetch3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.fetch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.fetch3 .is_wysiwyg = "true";
defparam \control_module|state.fetch3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N28
stratixiii_lcell_comb \control_module|Selector51~0 (
// Equation(s):
// \control_module|Selector51~0_combout  = ( !\datapath_module|ir_module|data [15] & ( (\datapath_module|ir_module|data [14] & (\control_module|state.decode~q  & (!\datapath_module|ir_module|data [13] & !\datapath_module|ir_module|data [12]))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [13]),
	.datad(!\datapath_module|ir_module|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector51~0 .extended_lut = "off";
defparam \control_module|Selector51~0 .lut_mask = 64'h1000100000000000;
defparam \control_module|Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N29
dffeas \control_module|state.jmp_sub1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.jmp_sub1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.jmp_sub1 .is_wysiwyg = "true";
defparam \control_module|state.jmp_sub1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N14
stratixiii_lcell_comb \control_module|Selector55~0 (
// Equation(s):
// \control_module|Selector55~0_combout  = ( \datapath_module|ir_module|data [15] & ( (\datapath_module|ir_module|data [14] & (\control_module|state.decode~q  & (\datapath_module|ir_module|data [12] & \datapath_module|ir_module|data [13]))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [12]),
	.datad(!\datapath_module|ir_module|data [13]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector55~0 .extended_lut = "off";
defparam \control_module|Selector55~0 .lut_mask = 64'h0000000000010001;
defparam \control_module|Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N15
dffeas \control_module|state.trap1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.trap1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.trap1 .is_wysiwyg = "true";
defparam \control_module|state.trap1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N34
stratixiii_lcell_comb \control_module|WideOr11~0 (
// Equation(s):
// \control_module|WideOr11~0_combout  = ( !\control_module|state.trap1~q  & ( !\control_module|state.jmp_sub1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.jmp_sub1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|state.trap1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr11~0 .extended_lut = "off";
defparam \control_module|WideOr11~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \control_module|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N4
stratixiii_lcell_comb \control_module|Selector53~0 (
// Equation(s):
// \control_module|Selector53~0_combout  = ( \datapath_module|ir_module|data [15] & ( (!\datapath_module|ir_module|data [13] & (\control_module|state.decode~q  & (\datapath_module|ir_module|data [14] & \datapath_module|ir_module|data [12]))) ) )

	.dataa(!\datapath_module|ir_module|data [13]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [14]),
	.datad(!\datapath_module|ir_module|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector53~0 .extended_lut = "off";
defparam \control_module|Selector53~0 .lut_mask = 64'h0000000000020002;
defparam \control_module|Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N5
dffeas \control_module|state.shf (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.shf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.shf .is_wysiwyg = "true";
defparam \control_module|state.shf .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N30
stratixiii_lcell_comb \control_module|state.calc_addr~0 (
// Equation(s):
// \control_module|state.calc_addr~0_combout  = ( \datapath_module|ir_module|data [13] & ( (!\datapath_module|ir_module|data [14] & ((!\datapath_module|ir_module|data [15] & ((\control_module|state.calc_addr~q ))) # (\datapath_module|ir_module|data [15] & 
// (\control_module|state.decode~q )))) # (\datapath_module|ir_module|data [14] & ((!\datapath_module|ir_module|data [15] & (\control_module|state.decode~q )) # (\datapath_module|ir_module|data [15] & ((\control_module|state.calc_addr~q ))))) ) ) # ( 
// !\datapath_module|ir_module|data [13] & ( \control_module|state.calc_addr~q  ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [15]),
	.datad(!\control_module|state.calc_addr~q ),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|state.calc_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|state.calc_addr~0 .extended_lut = "off";
defparam \control_module|state.calc_addr~0 .lut_mask = 64'h00FF00FF12B712B7;
defparam \control_module|state.calc_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N31
dffeas \control_module|state.calc_addr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|state.calc_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.calc_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.calc_addr .is_wysiwyg = "true";
defparam \control_module|state.calc_addr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N24
stratixiii_lcell_comb \control_module|Selector32~0 (
// Equation(s):
// \control_module|Selector32~0_combout  = ( !\datapath_module|ir_module|data [15] & ( (\control_module|state.calc_addr~q  & \datapath_module|ir_module|data [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.calc_addr~q ),
	.datad(!\datapath_module|ir_module|data [13]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector32~0 .extended_lut = "off";
defparam \control_module|Selector32~0 .lut_mask = 64'h000F000F00000000;
defparam \control_module|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N10
stratixiii_lcell_comb \control_module|Selector41~0 (
// Equation(s):
// \control_module|Selector41~0_combout  = ( \control_module|Selector32~0_combout  & ( (\datapath_module|ir_module|data [14] & \datapath_module|ir_module|data [12]) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(gnd),
	.datac(!\datapath_module|ir_module|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector41~0 .extended_lut = "off";
defparam \control_module|Selector41~0 .lut_mask = 64'h0000000005050505;
defparam \control_module|Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N11
dffeas \control_module|state.str1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.str1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.str1 .is_wysiwyg = "true";
defparam \control_module|state.str1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N22
stratixiii_lcell_comb \control_module|Selector47~0 (
// Equation(s):
// \control_module|Selector47~0_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( \control_module|state.sti1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.sti1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector47~0 .extended_lut = "off";
defparam \control_module|Selector47~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \control_module|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N23
dffeas \control_module|state.sti2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.sti2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.sti2 .is_wysiwyg = "true";
defparam \control_module|state.sti2 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N27
dffeas \control_module|state.sti3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_module|state.sti2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.sti3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.sti3 .is_wysiwyg = "true";
defparam \control_module|state.sti3 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N15
dffeas \control_module|state.stb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_module|state.stb1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.stb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.stb2 .is_wysiwyg = "true";
defparam \control_module|state.stb2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N2
stratixiii_lcell_comb \control_module|WideOr6~0 (
// Equation(s):
// \control_module|WideOr6~0_combout  = (!\control_module|state.str1~q  & (!\control_module|state.sti3~q  & !\control_module|state.stb2~q ))

	.dataa(!\control_module|state.str1~q ),
	.datab(gnd),
	.datac(!\control_module|state.sti3~q ),
	.datad(!\control_module|state.stb2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr6~0 .extended_lut = "off";
defparam \control_module|WideOr6~0 .lut_mask = 64'hA000A000A000A000;
defparam \control_module|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N30
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[114]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[114]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[114]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[114]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[114] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [114]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[114] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[114] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N12
stratixiii_lcell_comb \control_module|Selector34~0 (
// Equation(s):
// \control_module|Selector34~0_combout  = ( !\datapath_module|ir_module|data [15] & ( (!\datapath_module|ir_module|data [14] & (\control_module|state.decode~q  & (\datapath_module|ir_module|data [13] & !\datapath_module|ir_module|data [12]))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [13]),
	.datad(!\datapath_module|ir_module|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector34~0 .extended_lut = "off";
defparam \control_module|Selector34~0 .lut_mask = 64'h0200020000000000;
defparam \control_module|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N13
dffeas \control_module|state.ldb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.ldb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.ldb1 .is_wysiwyg = "true";
defparam \control_module|state.ldb1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N36
stratixiii_lcell_comb \control_module|Selector35~0 (
// Equation(s):
// \control_module|Selector35~0_combout  = ( \control_module|state.ldb1~q  ) # ( !\control_module|state.ldb1~q  & ( (!\cache_control_module|writecachemux_sel~0_combout  & \control_module|state.ldb2~q ) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(gnd),
	.datad(!\control_module|state.ldb2~q ),
	.datae(gnd),
	.dataf(!\control_module|state.ldb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector35~0 .extended_lut = "off";
defparam \control_module|Selector35~0 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \control_module|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N37
dffeas \control_module|state.ldb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.ldb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.ldb2 .is_wysiwyg = "true";
defparam \control_module|state.ldb2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N18
stratixiii_lcell_comb \control_module|Selector36~0 (
// Equation(s):
// \control_module|Selector36~0_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( \control_module|state.ldb2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.ldb2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector36~0 .extended_lut = "off";
defparam \control_module|Selector36~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \control_module|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N19
dffeas \control_module|state.ldb3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.ldb3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.ldb3 .is_wysiwyg = "true";
defparam \control_module|state.ldb3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N8
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[0]~0 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[0]~0_combout  = ( \datapath_module|mar|data [0] & ( \control_module|state.ldb3~q  ) )

	.dataa(!\control_module|state.ldb3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[0]~0 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[0]~0 .lut_mask = 64'h0000000055555555;
defparam \datapath_module|regfile_filter_module|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N32
stratixiii_lcell_comb \control_module|Selector54~0 (
// Equation(s):
// \control_module|Selector54~0_combout  = ( \datapath_module|ir_module|data [15] & ( (\datapath_module|ir_module|data [14] & (\control_module|state.decode~q  & (\datapath_module|ir_module|data [13] & !\datapath_module|ir_module|data [12]))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [13]),
	.datad(!\datapath_module|ir_module|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector54~0 .extended_lut = "off";
defparam \control_module|Selector54~0 .lut_mask = 64'h0000000001000100;
defparam \control_module|Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N33
dffeas \control_module|state.lea (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.lea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.lea .is_wysiwyg = "true";
defparam \control_module|state.lea .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N16
stratixiii_lcell_comb \control_module|WideOr16 (
// Equation(s):
// \control_module|WideOr16~combout  = ( \control_module|WideOr11~0_combout  & ( \control_module|state.lea~q  ) ) # ( !\control_module|WideOr11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.lea~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr16~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr16 .extended_lut = "off";
defparam \control_module|WideOr16 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \control_module|WideOr16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[124]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[124]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[124]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[124]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[124] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [124]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[124] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[124] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N6
stratixiii_lcell_comb \control_module|Selector45~0 (
// Equation(s):
// \control_module|Selector45~0_combout  = ( \control_module|state.stb2~q  ) # ( !\control_module|state.stb2~q  & ( (!\cache_control_module|writecachemux_sel~0_combout  & \control_module|state.stb3~q ) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_module|state.stb3~q ),
	.datae(gnd),
	.dataf(!\control_module|state.stb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector45~0 .extended_lut = "off";
defparam \control_module|Selector45~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \control_module|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N7
dffeas \control_module|state.stb3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.stb3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.stb3 .is_wysiwyg = "true";
defparam \control_module|state.stb3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N4
stratixiii_lcell_comb \control_module|Selector49~0 (
// Equation(s):
// \control_module|Selector49~0_combout  = ( \control_module|state.sti3~q  ) # ( !\control_module|state.sti3~q  & ( (!\cache_control_module|writecachemux_sel~0_combout  & \control_module|state.sti4~q ) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_module|state.sti4~q ),
	.datae(gnd),
	.dataf(!\control_module|state.sti3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector49~0 .extended_lut = "off";
defparam \control_module|Selector49~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \control_module|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N5
dffeas \control_module|state.sti4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.sti4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.sti4 .is_wysiwyg = "true";
defparam \control_module|state.sti4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N22
stratixiii_lcell_comb \control_module|Selector42~0 (
// Equation(s):
// \control_module|Selector42~0_combout  = ( \control_module|state.str1~q  ) # ( !\control_module|state.str1~q  & ( (!\cache_control_module|writecachemux_sel~0_combout  & \control_module|state.str2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|state.str2~q ),
	.datae(gnd),
	.dataf(!\control_module|state.str1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector42~0 .extended_lut = "off";
defparam \control_module|Selector42~0 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \control_module|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N23
dffeas \control_module|state.str2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.str2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.str2 .is_wysiwyg = "true";
defparam \control_module|state.str2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N8
stratixiii_lcell_comb \control_module|WideOr19 (
// Equation(s):
// \control_module|WideOr19~combout  = (!\control_module|state.stb3~q  & (!\control_module|state.sti4~q  & !\control_module|state.str2~q ))

	.dataa(gnd),
	.datab(!\control_module|state.stb3~q ),
	.datac(!\control_module|state.sti4~q ),
	.datad(!\control_module|state.str2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr19~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr19 .extended_lut = "off";
defparam \control_module|WideOr19 .lut_mask = 64'hC000C000C000C000;
defparam \control_module|WideOr19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X13_Y51_N63
stratixiii_io_ibuf \pmem_rdata[36]~input (
	.i(pmem_rdata[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[36]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[36]~input .bus_hold = "false";
defparam \pmem_rdata[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N10
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[35]~68 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[35]~68_combout  = ( !\datapath_module|mar|data [3] & ( (!\datapath_module|mar|data [1] & (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb3~q )))) ) )

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\control_module|state.stb3~q ),
	.datac(!\datapath_module|mar|data [1]),
	.datad(!\datapath_module|mar|data [2]),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[35]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[35]~68 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[35]~68 .lut_mask = 64'h00E000E000000000;
defparam \cache_datapath_module|writecache_mux|f[35]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[80]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N0
stratixiii_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N94
stratixiii_io_ibuf \pmem_rdata[37]~input (
	.i(pmem_rdata[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[37]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[37]~input .bus_hold = "false";
defparam \pmem_rdata[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N8
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[82]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y49_N9
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [82]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N63
stratixiii_io_ibuf \pmem_rdata[38]~input (
	.i(pmem_rdata[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[38]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[38]~input .bus_hold = "false";
defparam \pmem_rdata[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N0
stratixiii_lcell_comb \control_module|Selector26~0 (
// Equation(s):
// \control_module|Selector26~0_combout  = ( !\datapath_module|ir_module|data [15] & ( (!\datapath_module|ir_module|data [14] & (\control_module|state.decode~q  & (!\datapath_module|ir_module|data [13] & \datapath_module|ir_module|data [12]))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [13]),
	.datad(!\datapath_module|ir_module|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector26~0 .extended_lut = "off";
defparam \control_module|Selector26~0 .lut_mask = 64'h0020002000000000;
defparam \control_module|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N1
dffeas \control_module|state.s_add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.s_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.s_add .is_wysiwyg = "true";
defparam \control_module|state.s_add .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N0
stratixiii_lcell_comb \control_module|Selector4~0 (
// Equation(s):
// \control_module|Selector4~0_combout  = ( \datapath_module|ir_module|data [5] & ( (!\control_module|state.s_and~q  & (!\control_module|state.s_add~q  & !\control_module|state.shf~q )) ) ) # ( !\datapath_module|ir_module|data [5] & ( 
// !\control_module|state.shf~q  ) )

	.dataa(!\control_module|state.s_and~q ),
	.datab(!\control_module|state.s_add~q ),
	.datac(gnd),
	.datad(!\control_module|state.shf~q ),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector4~0 .extended_lut = "off";
defparam \control_module|Selector4~0 .lut_mask = 64'hFF00FF0088008800;
defparam \control_module|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N4
stratixiii_lcell_comb \datapath_module|alu_mux|Mux14~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux14~0_combout  = (!\control_module|Selector4~0_combout ) # (!\control_module|WideOr1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|Selector4~0_combout ),
	.datad(!\control_module|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux14~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux14~0 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \datapath_module|alu_mux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[3]~0 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[3]~0_combout  = ( \control_module|state.stb3~q  & ( (!\datapath_module|mar|data [0] & (!\datapath_module|mar|data [1] & (!\datapath_module|mar|data [3] & !\datapath_module|mar|data [2]))) ) ) # ( 
// !\control_module|state.stb3~q  & ( (!\datapath_module|mar|data [1] & (!\datapath_module|mar|data [3] & !\datapath_module|mar|data [2])) ) )

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [3]),
	.datad(!\datapath_module|mar|data [2]),
	.datae(gnd),
	.dataf(!\control_module|state.stb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[3]~0 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[3]~0 .lut_mask = 64'hC000C00080008000;
defparam \cache_datapath_module|writecache_mux|f[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N8
stratixiii_lcell_comb \cache_datapath_module|lru|data~24 (
// Equation(s):
// \cache_datapath_module|lru|data~24_combout  = ( !\datapath_module|mar|data [6] & ( (\datapath_module|mar|data [4] & \datapath_module|mar|data [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|mar|data [4]),
	.datad(!\datapath_module|mar|data [5]),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~24 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~24 .lut_mask = 64'h000F000F00000000;
defparam \cache_datapath_module|lru|data~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N20
stratixiii_lcell_comb \cache_datapath_module|valid0|data~20 (
// Equation(s):
// \cache_datapath_module|valid0|data~20_combout  = ( \cache_datapath_module|lru|data~24_combout  & ( (\cache_datapath_module|valid0|data~3_q ) # (\cache_datapath_module|ld_arrays_0~combout ) ) ) # ( !\cache_datapath_module|lru|data~24_combout  & ( 
// \cache_datapath_module|valid0|data~3_q  ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|ld_arrays_0~combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid0|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~20 .extended_lut = "off";
defparam \cache_datapath_module|valid0|data~20 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \cache_datapath_module|valid0|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N21
dffeas \cache_datapath_module|valid0|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid0|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid0|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~3 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid0|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N28
stratixiii_lcell_comb \cache_datapath_module|lru|data~28 (
// Equation(s):
// \cache_datapath_module|lru|data~28_combout  = ( !\datapath_module|mar|data [6] & ( (\datapath_module|mar|data [5] & !\datapath_module|mar|data [4]) ) )

	.dataa(!\datapath_module|mar|data [5]),
	.datab(gnd),
	.datac(!\datapath_module|mar|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~28 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~28 .lut_mask = 64'h5050505000000000;
defparam \cache_datapath_module|lru|data~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N36
stratixiii_lcell_comb \cache_datapath_module|valid0|data~22 (
// Equation(s):
// \cache_datapath_module|valid0|data~22_combout  = ( \cache_datapath_module|lru|data~28_combout  & ( (\cache_datapath_module|valid0|data~2_q ) # (\cache_datapath_module|ld_arrays_0~combout ) ) ) # ( !\cache_datapath_module|lru|data~28_combout  & ( 
// \cache_datapath_module|valid0|data~2_q  ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|ld_arrays_0~combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid0|data~2_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~22 .extended_lut = "off";
defparam \cache_datapath_module|valid0|data~22 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \cache_datapath_module|valid0|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N37
dffeas \cache_datapath_module|valid0|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid0|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid0|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~2 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid0|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|lru|data~22 (
// Equation(s):
// \cache_datapath_module|lru|data~22_combout  = ( \datapath_module|mar|data [4] & ( (!\datapath_module|mar|data [5] & !\datapath_module|mar|data [6]) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mar|data [5]),
	.datac(!\datapath_module|mar|data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~22 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~22 .lut_mask = 64'h00000000C0C0C0C0;
defparam \cache_datapath_module|lru|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N38
stratixiii_lcell_comb \cache_datapath_module|valid0|data~19 (
// Equation(s):
// \cache_datapath_module|valid0|data~19_combout  = ( \cache_datapath_module|lru|data~22_combout  & ( (\cache_datapath_module|valid0|data~1_q ) # (\cache_datapath_module|ld_arrays_0~combout ) ) ) # ( !\cache_datapath_module|lru|data~22_combout  & ( 
// \cache_datapath_module|valid0|data~1_q  ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|ld_arrays_0~combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid0|data~1_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~19 .extended_lut = "off";
defparam \cache_datapath_module|valid0|data~19 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \cache_datapath_module|valid0|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N39
dffeas \cache_datapath_module|valid0|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid0|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid0|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~1 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid0|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N12
stratixiii_lcell_comb \cache_datapath_module|lru|data~26 (
// Equation(s):
// \cache_datapath_module|lru|data~26_combout  = ( !\datapath_module|mar|data [4] & ( (!\datapath_module|mar|data [6] & !\datapath_module|mar|data [5]) ) )

	.dataa(!\datapath_module|mar|data [6]),
	.datab(gnd),
	.datac(!\datapath_module|mar|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~26 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~26 .lut_mask = 64'hA0A0A0A000000000;
defparam \cache_datapath_module|lru|data~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N22
stratixiii_lcell_comb \cache_datapath_module|valid0|data~21 (
// Equation(s):
// \cache_datapath_module|valid0|data~21_combout  = ((\cache_datapath_module|lru|data~26_combout  & \cache_datapath_module|ld_arrays_0~combout )) # (\cache_datapath_module|valid0|data~0_q )

	.dataa(!\cache_datapath_module|lru|data~26_combout ),
	.datab(!\cache_datapath_module|ld_arrays_0~combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid0|data~0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~21 .extended_lut = "off";
defparam \cache_datapath_module|valid0|data~21 .lut_mask = 64'h11FF11FF11FF11FF;
defparam \cache_datapath_module|valid0|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N23
dffeas \cache_datapath_module|valid0|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid0|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid0|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~0 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid0|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N0
stratixiii_lcell_comb \cache_datapath_module|valid0|data~8 (
// Equation(s):
// \cache_datapath_module|valid0|data~8_combout  = ( !\datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [6] & (((!\datapath_module|mar|data [4] & (\cache_datapath_module|valid0|data~0_q )) # (\datapath_module|mar|data [4] & 
// ((\cache_datapath_module|valid0|data~1_q )))))) # (\datapath_module|mar|data [6] & ((((\datapath_module|mar|data [4]))))) ) ) # ( \datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [6] & ((!\datapath_module|mar|data [4] & 
// (((\cache_datapath_module|valid0|data~2_q )))) # (\datapath_module|mar|data [4] & (\cache_datapath_module|valid0|data~3_q )))) # (\datapath_module|mar|data [6] & ((((\datapath_module|mar|data [4]))))) ) )

	.dataa(!\datapath_module|mar|data [6]),
	.datab(!\cache_datapath_module|valid0|data~3_q ),
	.datac(!\cache_datapath_module|valid0|data~2_q ),
	.datad(!\datapath_module|mar|data [4]),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\cache_datapath_module|valid0|data~1_q ),
	.datag(!\cache_datapath_module|valid0|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~8 .extended_lut = "on";
defparam \cache_datapath_module|valid0|data~8 .lut_mask = 64'h0A550A770AFF0A77;
defparam \cache_datapath_module|valid0|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N16
stratixiii_lcell_comb \cache_datapath_module|lru|data~30 (
// Equation(s):
// \cache_datapath_module|lru|data~30_combout  = (\datapath_module|mar|data [6] & (!\datapath_module|mar|data [4] & \datapath_module|mar|data [5]))

	.dataa(gnd),
	.datab(!\datapath_module|mar|data [6]),
	.datac(!\datapath_module|mar|data [4]),
	.datad(!\datapath_module|mar|data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~30 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~30 .lut_mask = 64'h0030003000300030;
defparam \cache_datapath_module|lru|data~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N0
stratixiii_lcell_comb \cache_datapath_module|valid0|data~23 (
// Equation(s):
// \cache_datapath_module|valid0|data~23_combout  = ( \cache_datapath_module|ld_arrays_0~combout  & ( (\cache_datapath_module|valid0|data~6_q ) # (\cache_datapath_module|lru|data~30_combout ) ) ) # ( !\cache_datapath_module|ld_arrays_0~combout  & ( 
// \cache_datapath_module|valid0|data~6_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|lru|data~30_combout ),
	.datad(!\cache_datapath_module|valid0|data~6_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|ld_arrays_0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~23 .extended_lut = "off";
defparam \cache_datapath_module|valid0|data~23 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \cache_datapath_module|valid0|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N1
dffeas \cache_datapath_module|valid0|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid0|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid0|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~6 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid0|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N14
stratixiii_lcell_comb \cache_datapath_module|lru|data~16 (
// Equation(s):
// \cache_datapath_module|lru|data~16_combout  = (!\datapath_module|mar|data [5] & (\datapath_module|mar|data [4] & \datapath_module|mar|data [6]))

	.dataa(!\datapath_module|mar|data [5]),
	.datab(gnd),
	.datac(!\datapath_module|mar|data [4]),
	.datad(!\datapath_module|mar|data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~16 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~16 .lut_mask = 64'h000A000A000A000A;
defparam \cache_datapath_module|lru|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N14
stratixiii_lcell_comb \cache_datapath_module|valid0|data~16 (
// Equation(s):
// \cache_datapath_module|valid0|data~16_combout  = ( \cache_datapath_module|lru|data~16_combout  & ( (\cache_datapath_module|valid0|data~5_q ) # (\cache_datapath_module|ld_arrays_0~combout ) ) ) # ( !\cache_datapath_module|lru|data~16_combout  & ( 
// \cache_datapath_module|valid0|data~5_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|ld_arrays_0~combout ),
	.datad(!\cache_datapath_module|valid0|data~5_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~16 .extended_lut = "off";
defparam \cache_datapath_module|valid0|data~16 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \cache_datapath_module|valid0|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N15
dffeas \cache_datapath_module|valid0|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid0|data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid0|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~5 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid0|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N28
stratixiii_lcell_comb \cache_datapath_module|lru|data~18 (
// Equation(s):
// \cache_datapath_module|lru|data~18_combout  = ( \datapath_module|mar|data [6] & ( (\datapath_module|mar|data [5] & \datapath_module|mar|data [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|mar|data [5]),
	.datad(!\datapath_module|mar|data [4]),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~18 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~18 .lut_mask = 64'h00000000000F000F;
defparam \cache_datapath_module|lru|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N12
stratixiii_lcell_comb \cache_datapath_module|valid0|data~17 (
// Equation(s):
// \cache_datapath_module|valid0|data~17_combout  = ( \cache_datapath_module|ld_arrays_0~combout  & ( (\cache_datapath_module|valid0|data~7_q ) # (\cache_datapath_module|lru|data~18_combout ) ) ) # ( !\cache_datapath_module|ld_arrays_0~combout  & ( 
// \cache_datapath_module|valid0|data~7_q  ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|lru|data~18_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid0|data~7_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|ld_arrays_0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~17 .extended_lut = "off";
defparam \cache_datapath_module|valid0|data~17 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \cache_datapath_module|valid0|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \cache_datapath_module|valid0|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid0|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid0|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~7 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid0|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N24
stratixiii_lcell_comb \cache_datapath_module|lru|data~20 (
// Equation(s):
// \cache_datapath_module|lru|data~20_combout  = ( \datapath_module|mar|data [6] & ( (!\datapath_module|mar|data [5] & !\datapath_module|mar|data [4]) ) )

	.dataa(!\datapath_module|mar|data [5]),
	.datab(gnd),
	.datac(!\datapath_module|mar|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~20 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~20 .lut_mask = 64'h00000000A0A0A0A0;
defparam \cache_datapath_module|lru|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N36
stratixiii_lcell_comb \cache_datapath_module|valid0|data~18 (
// Equation(s):
// \cache_datapath_module|valid0|data~18_combout  = ( \cache_datapath_module|ld_arrays_0~combout  & ( (\cache_datapath_module|valid0|data~4_q ) # (\cache_datapath_module|lru|data~20_combout ) ) ) # ( !\cache_datapath_module|ld_arrays_0~combout  & ( 
// \cache_datapath_module|valid0|data~4_q  ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|lru|data~20_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid0|data~4_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|ld_arrays_0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~18 .extended_lut = "off";
defparam \cache_datapath_module|valid0|data~18 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \cache_datapath_module|valid0|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N37
dffeas \cache_datapath_module|valid0|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid0|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid0|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~4 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid0|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N20
stratixiii_lcell_comb \cache_datapath_module|valid0|data~12 (
// Equation(s):
// \cache_datapath_module|valid0|data~12_combout  = ( !\datapath_module|mar|data [5] & ( (!\cache_datapath_module|valid0|data~8_combout  & (\datapath_module|mar|data [6] & (\cache_datapath_module|valid0|data~4_q ))) # 
// (\cache_datapath_module|valid0|data~8_combout  & ((!\datapath_module|mar|data [6]) # (((\cache_datapath_module|valid0|data~5_q ))))) ) ) # ( \datapath_module|mar|data [5] & ( (!\cache_datapath_module|valid0|data~8_combout  & (\datapath_module|mar|data [6] 
// & (\cache_datapath_module|valid0|data~6_q ))) # (\cache_datapath_module|valid0|data~8_combout  & ((!\datapath_module|mar|data [6]) # (((\cache_datapath_module|valid0|data~7_q ))))) ) )

	.dataa(!\cache_datapath_module|valid0|data~8_combout ),
	.datab(!\datapath_module|mar|data [6]),
	.datac(!\cache_datapath_module|valid0|data~6_q ),
	.datad(!\cache_datapath_module|valid0|data~5_q ),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\cache_datapath_module|valid0|data~7_q ),
	.datag(!\cache_datapath_module|valid0|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid0|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid0|data~12 .extended_lut = "on";
defparam \cache_datapath_module|valid0|data~12 .lut_mask = 64'h4657464646575757;
defparam \cache_datapath_module|valid0|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N26
stratixiii_lcell_comb \cache_datapath_module|ld_arrays_1 (
// Equation(s):
// \cache_datapath_module|ld_arrays_1~combout  = ( \cache_control_module|state.phys_mem_read~q  & ( \cache_datapath_module|lru|data~12_combout  ) )

	.dataa(!\cache_datapath_module|lru|data~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_control_module|state.phys_mem_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|ld_arrays_1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|ld_arrays_1 .extended_lut = "off";
defparam \cache_datapath_module|ld_arrays_1 .lut_mask = 64'h0000000055555555;
defparam \cache_datapath_module|ld_arrays_1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N6
stratixiii_lcell_comb \cache_datapath_module|valid1|data~16 (
// Equation(s):
// \cache_datapath_module|valid1|data~16_combout  = ( \cache_datapath_module|lru|data~16_combout  & ( (\cache_datapath_module|valid1|data~5_q ) # (\cache_datapath_module|ld_arrays_1~combout ) ) ) # ( !\cache_datapath_module|lru|data~16_combout  & ( 
// \cache_datapath_module|valid1|data~5_q  ) )

	.dataa(!\cache_datapath_module|ld_arrays_1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid1|data~5_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~16 .extended_lut = "off";
defparam \cache_datapath_module|valid1|data~16 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \cache_datapath_module|valid1|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N7
dffeas \cache_datapath_module|valid1|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid1|data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid1|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~5 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid1|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N32
stratixiii_lcell_comb \cache_datapath_module|valid1|data~23 (
// Equation(s):
// \cache_datapath_module|valid1|data~23_combout  = ( \cache_datapath_module|lru|data~30_combout  & ( (\cache_datapath_module|valid1|data~6_q ) # (\cache_datapath_module|ld_arrays_1~combout ) ) ) # ( !\cache_datapath_module|lru|data~30_combout  & ( 
// \cache_datapath_module|valid1|data~6_q  ) )

	.dataa(!\cache_datapath_module|ld_arrays_1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid1|data~6_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~23 .extended_lut = "off";
defparam \cache_datapath_module|valid1|data~23 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \cache_datapath_module|valid1|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N33
dffeas \cache_datapath_module|valid1|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid1|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid1|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~6 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid1|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N10
stratixiii_lcell_comb \cache_datapath_module|valid1|data~17 (
// Equation(s):
// \cache_datapath_module|valid1|data~17_combout  = ((\cache_datapath_module|ld_arrays_1~combout  & \cache_datapath_module|lru|data~18_combout )) # (\cache_datapath_module|valid1|data~7_q )

	.dataa(!\cache_datapath_module|ld_arrays_1~combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|lru|data~18_combout ),
	.datad(!\cache_datapath_module|valid1|data~7_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~17 .extended_lut = "off";
defparam \cache_datapath_module|valid1|data~17 .lut_mask = 64'h05FF05FF05FF05FF;
defparam \cache_datapath_module|valid1|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N11
dffeas \cache_datapath_module|valid1|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid1|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid1|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~7 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid1|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N16
stratixiii_lcell_comb \cache_datapath_module|valid1|data~19 (
// Equation(s):
// \cache_datapath_module|valid1|data~19_combout  = ( \cache_datapath_module|lru|data~22_combout  & ( (\cache_datapath_module|valid1|data~1_q ) # (\cache_datapath_module|ld_arrays_1~combout ) ) ) # ( !\cache_datapath_module|lru|data~22_combout  & ( 
// \cache_datapath_module|valid1|data~1_q  ) )

	.dataa(!\cache_datapath_module|ld_arrays_1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid1|data~1_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~19 .extended_lut = "off";
defparam \cache_datapath_module|valid1|data~19 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \cache_datapath_module|valid1|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N17
dffeas \cache_datapath_module|valid1|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid1|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid1|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~1 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid1|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N8
stratixiii_lcell_comb \cache_datapath_module|valid1|data~22 (
// Equation(s):
// \cache_datapath_module|valid1|data~22_combout  = ( \cache_datapath_module|lru|data~28_combout  & ( (\cache_datapath_module|valid1|data~2_q ) # (\cache_datapath_module|ld_arrays_1~combout ) ) ) # ( !\cache_datapath_module|lru|data~28_combout  & ( 
// \cache_datapath_module|valid1|data~2_q  ) )

	.dataa(!\cache_datapath_module|ld_arrays_1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid1|data~2_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~22 .extended_lut = "off";
defparam \cache_datapath_module|valid1|data~22 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \cache_datapath_module|valid1|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N9
dffeas \cache_datapath_module|valid1|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid1|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid1|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~2 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid1|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N18
stratixiii_lcell_comb \cache_datapath_module|valid1|data~20 (
// Equation(s):
// \cache_datapath_module|valid1|data~20_combout  = ( \cache_datapath_module|lru|data~24_combout  & ( (\cache_datapath_module|valid1|data~3_q ) # (\cache_datapath_module|ld_arrays_1~combout ) ) ) # ( !\cache_datapath_module|lru|data~24_combout  & ( 
// \cache_datapath_module|valid1|data~3_q  ) )

	.dataa(!\cache_datapath_module|ld_arrays_1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid1|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~20 .extended_lut = "off";
defparam \cache_datapath_module|valid1|data~20 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \cache_datapath_module|valid1|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N19
dffeas \cache_datapath_module|valid1|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid1|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid1|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~3 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid1|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N4
stratixiii_lcell_comb \cache_datapath_module|valid1|data~21 (
// Equation(s):
// \cache_datapath_module|valid1|data~21_combout  = ((\cache_datapath_module|ld_arrays_1~combout  & \cache_datapath_module|lru|data~26_combout )) # (\cache_datapath_module|valid1|data~0_q )

	.dataa(!\cache_datapath_module|ld_arrays_1~combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|lru|data~26_combout ),
	.datad(!\cache_datapath_module|valid1|data~0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~21 .extended_lut = "off";
defparam \cache_datapath_module|valid1|data~21 .lut_mask = 64'h05FF05FF05FF05FF;
defparam \cache_datapath_module|valid1|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N5
dffeas \cache_datapath_module|valid1|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid1|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid1|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~0 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid1|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N24
stratixiii_lcell_comb \cache_datapath_module|valid1|data~8 (
// Equation(s):
// \cache_datapath_module|valid1|data~8_combout  = ( !\datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [6] & (((!\datapath_module|mar|data [4] & ((\cache_datapath_module|valid1|data~0_q ))) # (\datapath_module|mar|data [4] & 
// (\cache_datapath_module|valid1|data~1_q ))))) # (\datapath_module|mar|data [6] & ((((\datapath_module|mar|data [4]))))) ) ) # ( \datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [6] & (((!\datapath_module|mar|data [4] & 
// (\cache_datapath_module|valid1|data~2_q )) # (\datapath_module|mar|data [4] & ((\cache_datapath_module|valid1|data~3_q )))))) # (\datapath_module|mar|data [6] & ((((\datapath_module|mar|data [4]))))) ) )

	.dataa(!\datapath_module|mar|data [6]),
	.datab(!\cache_datapath_module|valid1|data~1_q ),
	.datac(!\cache_datapath_module|valid1|data~2_q ),
	.datad(!\cache_datapath_module|valid1|data~3_q ),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\datapath_module|mar|data [4]),
	.datag(!\cache_datapath_module|valid1|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~8 .extended_lut = "on";
defparam \cache_datapath_module|valid1|data~8 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \cache_datapath_module|valid1|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N34
stratixiii_lcell_comb \cache_datapath_module|valid1|data~18 (
// Equation(s):
// \cache_datapath_module|valid1|data~18_combout  = ( \cache_datapath_module|lru|data~20_combout  & ( (\cache_datapath_module|valid1|data~4_q ) # (\cache_datapath_module|ld_arrays_1~combout ) ) ) # ( !\cache_datapath_module|lru|data~20_combout  & ( 
// \cache_datapath_module|valid1|data~4_q  ) )

	.dataa(!\cache_datapath_module|ld_arrays_1~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|valid1|data~4_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~18 .extended_lut = "off";
defparam \cache_datapath_module|valid1|data~18 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \cache_datapath_module|valid1|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N35
dffeas \cache_datapath_module|valid1|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|valid1|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|valid1|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~4 .is_wysiwyg = "true";
defparam \cache_datapath_module|valid1|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N28
stratixiii_lcell_comb \cache_datapath_module|valid1|data~12 (
// Equation(s):
// \cache_datapath_module|valid1|data~12_combout  = ( !\datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [6] & ((((\cache_datapath_module|valid1|data~8_combout ))))) # (\datapath_module|mar|data [6] & 
// (((!\cache_datapath_module|valid1|data~8_combout  & ((\cache_datapath_module|valid1|data~4_q ))) # (\cache_datapath_module|valid1|data~8_combout  & (\cache_datapath_module|valid1|data~5_q ))))) ) ) # ( \datapath_module|mar|data [5] & ( 
// (!\datapath_module|mar|data [6] & ((((\cache_datapath_module|valid1|data~8_combout ))))) # (\datapath_module|mar|data [6] & (((!\cache_datapath_module|valid1|data~8_combout  & (\cache_datapath_module|valid1|data~6_q )) # 
// (\cache_datapath_module|valid1|data~8_combout  & ((\cache_datapath_module|valid1|data~7_q )))))) ) )

	.dataa(!\datapath_module|mar|data [6]),
	.datab(!\cache_datapath_module|valid1|data~5_q ),
	.datac(!\cache_datapath_module|valid1|data~6_q ),
	.datad(!\cache_datapath_module|valid1|data~7_q ),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\cache_datapath_module|valid1|data~8_combout ),
	.datag(!\cache_datapath_module|valid1|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|valid1|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|valid1|data~12 .extended_lut = "on";
defparam \cache_datapath_module|valid1|data~12 .lut_mask = 64'h05050505BBBBAAFF;
defparam \cache_datapath_module|valid1|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N16
stratixiii_lcell_comb \cache_datapath_module|tag_valid_1 (
// Equation(s):
// \cache_datapath_module|tag_valid_1~combout  = (\cache_datapath_module|comparator1|Equal0~1_combout  & \cache_datapath_module|valid1|data~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|comparator1|Equal0~1_combout ),
	.datad(!\cache_datapath_module|valid1|data~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag_valid_1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag_valid_1 .extended_lut = "off";
defparam \cache_datapath_module|tag_valid_1 .lut_mask = 64'h000F000F000F000F;
defparam \cache_datapath_module|tag_valid_1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N10
stratixiii_lcell_comb \cache_control_module|always1~0 (
// Equation(s):
// \cache_control_module|always1~0_combout  = ( \control_module|WideOr19~combout  & ( \control_module|WideOr5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|WideOr5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|WideOr19~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|always1~0 .extended_lut = "off";
defparam \cache_control_module|always1~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \cache_control_module|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N8
stratixiii_lcell_comb \cache_datapath_module|tag0|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cache_datapath_module|tag0|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag0|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N33
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N37
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N27
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N23
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|ld_arrays_0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N2
stratixiii_lcell_comb \cache_datapath_module|tag0|data~0 (
// Equation(s):
// \cache_datapath_module|tag0|data~0_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [2] & ( (\cache_datapath_module|tag0|data_rtl_0_bypass [1] & (\cache_datapath_module|tag0|data_rtl_0_bypass [0] & (!\cache_datapath_module|tag0|data_rtl_0_bypass 
// [3] $ (\cache_datapath_module|tag0|data_rtl_0_bypass [4])))) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [2] & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [1] & (\cache_datapath_module|tag0|data_rtl_0_bypass [0] & 
// (!\cache_datapath_module|tag0|data_rtl_0_bypass [3] $ (\cache_datapath_module|tag0|data_rtl_0_bypass [4])))) ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0_bypass [3]),
	.datab(!\cache_datapath_module|tag0|data_rtl_0_bypass [4]),
	.datac(!\cache_datapath_module|tag0|data_rtl_0_bypass [1]),
	.datad(!\cache_datapath_module|tag0|data_rtl_0_bypass [0]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|tag0|data_rtl_0_bypass [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~0 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~0 .lut_mask = 64'h0090009000090009;
defparam \cache_datapath_module|tag0|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N39
dffeas \control_module|state.jmp_sub2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_module|state.jmp_sub1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.jmp_sub2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.jmp_sub2 .is_wysiwyg = "true";
defparam \control_module|state.jmp_sub2 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N35
dffeas \datapath_module|regfile_module|data~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~127 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N38
stratixiii_lcell_comb \datapath_module|store_mux|f[2]~0 (
// Equation(s):
// \datapath_module|store_mux|f[2]~0_combout  = ( \datapath_module|ir_module|data [11] & ( (((\control_module|state.stb2~q ) # (\datapath_module|ir_module|data [8])) # (\control_module|state.str1~q )) # (\control_module|state.sti3~q ) ) ) # ( 
// !\datapath_module|ir_module|data [11] & ( (!\control_module|state.sti3~q  & (!\control_module|state.str1~q  & (\datapath_module|ir_module|data [8] & !\control_module|state.stb2~q ))) ) )

	.dataa(!\control_module|state.sti3~q ),
	.datab(!\control_module|state.str1~q ),
	.datac(!\datapath_module|ir_module|data [8]),
	.datad(!\control_module|state.stb2~q ),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|store_mux|f[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|store_mux|f[2]~0 .extended_lut = "off";
defparam \datapath_module|store_mux|f[2]~0 .lut_mask = 64'h080008007FFF7FFF;
defparam \datapath_module|store_mux|f[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N34
stratixiii_lcell_comb \datapath_module|regfile_module|data~63feeder (
// Equation(s):
// \datapath_module|regfile_module|data~63feeder_combout  = ( \datapath_module|regfile_filter_module|out[15]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~63feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N32
stratixiii_lcell_comb \datapath_module|regfile_module|data~391 (
// Equation(s):
// \datapath_module|regfile_module|data~391_combout  = ( \control_module|WideOr11~0_combout  & ( (!\datapath_module|regfile_module|data~386_combout  & !\datapath_module|ir_module|data [11]) ) )

	.dataa(gnd),
	.datab(!\datapath_module|regfile_module|data~386_combout ),
	.datac(gnd),
	.datad(!\datapath_module|ir_module|data [11]),
	.datae(gnd),
	.dataf(!\control_module|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~391 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~391 .lut_mask = 64'h00000000CC00CC00;
defparam \datapath_module|regfile_module|data~391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N35
dffeas \datapath_module|regfile_module|data~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~63 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~63 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N24
stratixiii_lcell_comb \datapath_module|regfile_module|data~392 (
// Equation(s):
// \datapath_module|regfile_module|data~392_combout  = ( \control_module|WideOr11~0_combout  & ( (!\datapath_module|ir_module|data [9] & (!\datapath_module|ir_module|data [11] & ((!\control_module|WideOr11~1_combout ) # (\control_module|state.lea~q )))) ) )

	.dataa(!\control_module|WideOr11~1_combout ),
	.datab(!\datapath_module|ir_module|data [9]),
	.datac(!\control_module|state.lea~q ),
	.datad(!\datapath_module|ir_module|data [11]),
	.datae(gnd),
	.dataf(!\control_module|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~392 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~392 .lut_mask = 64'h000000008C008C00;
defparam \datapath_module|regfile_module|data~392 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N36
stratixiii_lcell_comb \datapath_module|regfile_module|data~394 (
// Equation(s):
// \datapath_module|regfile_module|data~394_combout  = ( \control_module|WideOr11~0_combout  & ( (\datapath_module|regfile_module|data~392_combout  & \datapath_module|ir_module|data [10]) ) ) # ( !\control_module|WideOr11~0_combout  & ( 
// \datapath_module|regfile_module|data~392_combout  ) )

	.dataa(!\datapath_module|regfile_module|data~392_combout ),
	.datab(!\datapath_module|ir_module|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~394 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~394 .lut_mask = 64'h5555555511111111;
defparam \datapath_module|regfile_module|data~394 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N1
dffeas \datapath_module|regfile_module|data~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~47 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y32_N37
dffeas \datapath_module|ir_module|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[6] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N36
stratixiii_lcell_comb \datapath_module|store_mux|f[0]~2 (
// Equation(s):
// \datapath_module|store_mux|f[0]~2_combout  = ( \datapath_module|ir_module|data [6] & ( ((!\control_module|state.sti3~q  & (!\control_module|state.str1~q  & !\control_module|state.stb2~q ))) # (\datapath_module|ir_module|data [9]) ) ) # ( 
// !\datapath_module|ir_module|data [6] & ( (\datapath_module|ir_module|data [9] & (((\control_module|state.stb2~q ) # (\control_module|state.str1~q )) # (\control_module|state.sti3~q ))) ) )

	.dataa(!\control_module|state.sti3~q ),
	.datab(!\control_module|state.str1~q ),
	.datac(!\control_module|state.stb2~q ),
	.datad(!\datapath_module|ir_module|data [9]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|store_mux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|store_mux|f[0]~2 .extended_lut = "off";
defparam \datapath_module|store_mux|f[0]~2 .lut_mask = 64'h007F007F80FF80FF;
defparam \datapath_module|store_mux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[86]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y50_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [86]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[39]~83 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[39]~83_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout  & ( (!\cache_datapath_module|writecache_mux|f[35]~68_combout ) # (\datapath_module|mdr|data [7]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout  & ( (\datapath_module|mdr|data [7] & \cache_datapath_module|writecache_mux|f[35]~68_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [7]),
	.datac(!\cache_datapath_module|writecache_mux|f[35]~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[39]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[39]~83 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[39]~83 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[39]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[85]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[85]~feeder_combout  = \cache_datapath_module|writecache_mux|f[39]~83_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[39]~83_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[85]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[85]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[85]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[85]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X17_Y51_N32
stratixiii_io_ibuf \pmem_rdata[39]~input (
	.i(pmem_rdata[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[39]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[39]~input .bus_hold = "false";
defparam \pmem_rdata[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N30
stratixiii_lcell_comb \cache_control_module|writecachemux_sel~1 (
// Equation(s):
// \cache_control_module|writecachemux_sel~1_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( !\control_module|WideOr19~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|writecachemux_sel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|writecachemux_sel~1 .extended_lut = "off";
defparam \cache_control_module|writecachemux_sel~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \cache_control_module|writecachemux_sel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y50_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[85]~feeder_combout ),
	.asdata(\pmem_rdata[39]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [85]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y38_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N18
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[86]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y50_N19
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [86]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[39]~84 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[39]~84_combout  = ( \pmem_rdata[39]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\cache_datapath_module|writecache_mux|f[39]~83_combout )) # (\control_module|WideOr19~combout ) ) ) # ( 
// !\pmem_rdata[39]~input_o  & ( (!\control_module|WideOr19~combout  & (\cache_datapath_module|writecache_mux|f[39]~83_combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(!\cache_datapath_module|writecache_mux|f[39]~83_combout ),
	.datac(gnd),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[39]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[39]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[39]~84 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[39]~84 .lut_mask = 64'h00220022FF77FF77;
defparam \cache_datapath_module|writecache_mux|f[39]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N8
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[46]~85 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[46]~85_combout  = ( \control_module|state.stb3~q  & ( (!\datapath_module|mar|data [1] & (\datapath_module|mar|data [0] & (!\datapath_module|mar|data [3] & \datapath_module|mar|data [2]))) ) ) # ( 
// !\control_module|state.stb3~q  & ( (!\datapath_module|mar|data [1] & (!\datapath_module|mar|data [3] & \datapath_module|mar|data [2])) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\datapath_module|mar|data [3]),
	.datad(!\datapath_module|mar|data [2]),
	.datae(gnd),
	.dataf(!\control_module|state.stb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[46]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[46]~85 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[46]~85 .lut_mask = 64'h00A000A000200020;
defparam \cache_datapath_module|writecache_mux|f[46]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[88]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [88]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N1
stratixiii_io_ibuf \pmem_rdata[41]~input (
	.i(pmem_rdata[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[41]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[41]~input .bus_hold = "false";
defparam \pmem_rdata[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[90]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [90]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[89]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[89]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[41]~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[41]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[89]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[89]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[89]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[89]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[89]~feeder_combout ),
	.asdata(\pmem_rdata[41]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [89]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[90]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [90]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N32
stratixiii_io_ibuf \pmem_rdata[42]~input (
	.i(pmem_rdata[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[42]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[42]~input .bus_hold = "false";
defparam \pmem_rdata[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N22
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[92]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N23
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [92]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N63
stratixiii_io_ibuf \pmem_rdata[43]~input (
	.i(pmem_rdata[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[43]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[43]~input .bus_hold = "false";
defparam \pmem_rdata[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N34
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[94]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[94]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[94]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[94]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[94]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[94]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [94]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[94] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N18
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[94]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[94]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[94]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[94]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[94]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[94]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N19
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [94]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[94] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[94] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[93]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[93]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[43]~92_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[43]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[93]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[93]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[93]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[93]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[93]~feeder_combout ),
	.asdata(\pmem_rdata[43]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [93]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[93] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[93] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N63
stratixiii_io_ibuf \pmem_rdata[45]~input (
	.i(pmem_rdata[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[45]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[45]~input .bus_hold = "false";
defparam \pmem_rdata[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N20
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[98]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[98]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[98]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[98]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[98]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[98]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N21
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [98]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[98] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[98] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N32
stratixiii_io_ibuf \pmem_rdata[46]~input (
	.i(pmem_rdata[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[46]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[46]~input .bus_hold = "false";
defparam \pmem_rdata[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[100]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[100]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[100]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[100]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [100]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[100] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[100] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N32
stratixiii_io_ibuf \pmem_rdata[47]~input (
	.i(pmem_rdata[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[47]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[47]~input .bus_hold = "false";
defparam \pmem_rdata[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N20
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[102]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[102]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[102]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[102]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N21
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [102]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[102] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[102] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[104]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[104]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[104]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[104]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[104]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[104]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y49_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [104]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[104] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[104] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N94
stratixiii_io_ibuf \pmem_rdata[50]~input (
	.i(pmem_rdata[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[50]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[50]~input .bus_hold = "false";
defparam \pmem_rdata[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N63
stratixiii_io_ibuf \pmem_rdata[51]~input (
	.i(pmem_rdata[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[51]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[51]~input .bus_hold = "false";
defparam \pmem_rdata[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[110]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[110]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[110]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[110]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[110]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[110]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[110] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [110]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[110] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[110] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[109]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[109]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[51]~109_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[51]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[109]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[109]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[109]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[109]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[109] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[109]~feeder_combout ),
	.asdata(\pmem_rdata[51]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [109]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[109] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[109] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[110]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[110]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[110]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[110]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[110]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[110]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[110] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [110]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[110] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[110] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y51_N94
stratixiii_io_ibuf \pmem_rdata[52]~input (
	.i(pmem_rdata[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[52]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[52]~input .bus_hold = "false";
defparam \pmem_rdata[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[1]~3 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[1]~3_combout  = (!\cache_datapath_module|writecache_mux|f[3]~0_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[1]~2_combout ))) # (\cache_datapath_module|writecache_mux|f[3]~0_combout  & 
// (\datapath_module|mdr|data [1]))

	.dataa(!\cache_datapath_module|writecache_mux|f[3]~0_combout ),
	.datab(!\datapath_module|mdr|data [1]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[1]~3 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[1]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \cache_datapath_module|writecache_mux|f[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N63
stratixiii_io_ibuf \pmem_rdata[1]~input (
	.i(pmem_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[1]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[1]~input .bus_hold = "false";
defparam \pmem_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[1]~4 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[1]~4_combout  = ( \control_module|WideOr19~combout  & ( \pmem_rdata[1]~input_o  ) ) # ( !\control_module|WideOr19~combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & ((\pmem_rdata[1]~input_o ))) # 
// (\cache_control_module|writecachemux_sel~0_combout  & (\cache_datapath_module|writecache_mux|f[1]~3_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[1]~3_combout ),
	.datab(!\pmem_rdata[1]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|WideOr19~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[1]~4 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[1]~4 .lut_mask = 64'h3535353533333333;
defparam \cache_datapath_module|writecache_mux|f[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y29_N32
stratixiii_io_ibuf \pmem_rdata[2]~input (
	.i(pmem_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[2]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[2]~input .bus_hold = "false";
defparam \pmem_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
stratixiii_io_ibuf \pmem_rdata[3]~input (
	.i(pmem_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[3]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[3]~input .bus_hold = "false";
defparam \pmem_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[78]~0 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  = ( !\cache_datapath_module|comparator0|Equal0~1_combout  & ( \cache_datapath_module|comparator1|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|comparator1|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|comparator0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[78]~0 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[78]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[78]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N20
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N21
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[17]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[17]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[5]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[5]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[17]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y51_N94
stratixiii_io_ibuf \pmem_rdata[5]~input (
	.i(pmem_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[5]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[5]~input .bus_hold = "false";
defparam \pmem_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y39_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[17]~feeder_combout ),
	.asdata(\pmem_rdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N94
stratixiii_io_ibuf \pmem_rdata[7]~input (
	.i(pmem_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[7]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[7]~input .bus_hold = "false";
defparam \pmem_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[21]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[21]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[7]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[21]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y50_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[21]~feeder_combout ),
	.asdata(\pmem_rdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y50_N17
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[9]~17 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[9]~17_combout  = ( \control_module|state.stb3~q  & ( (!\datapath_module|mar|data [2] & (!\datapath_module|mar|data [1] & (!\datapath_module|mar|data [3] & \datapath_module|mar|data [0]))) ) ) # ( 
// !\control_module|state.stb3~q  & ( (!\datapath_module|mar|data [2] & (!\datapath_module|mar|data [1] & !\datapath_module|mar|data [3])) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [3]),
	.datad(!\datapath_module|mar|data [0]),
	.datae(gnd),
	.dataf(!\control_module|state.stb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[9]~17 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[9]~17 .lut_mask = 64'h8080808000800080;
defparam \cache_datapath_module|writecache_mux|f[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[8]~18 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[8]~18_combout  = (!\cache_datapath_module|writecache_mux|f[9]~17_combout  & (\cache_datapath_module|byte_select_mux_module|selected_data[8]~9_combout )) # (\cache_datapath_module|writecache_mux|f[9]~17_combout  & 
// ((\datapath_module|mdr|data [8])))

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[8]~9_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[9]~17_combout ),
	.datad(!\datapath_module|mdr|data [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[8]~18 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[8]~18 .lut_mask = 64'h505F505F505F505F;
defparam \cache_datapath_module|writecache_mux|f[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X7_Y51_N32
stratixiii_io_ibuf \pmem_rdata[8]~input (
	.i(pmem_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[8]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[8]~input .bus_hold = "false";
defparam \pmem_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[8]~19 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[8]~19_combout  = ( \pmem_rdata[8]~input_o  & ( (!\cache_control_module|writecachemux_sel~0_combout ) # ((\cache_datapath_module|writecache_mux|f[8]~18_combout ) # (\control_module|WideOr19~combout )) ) ) # ( 
// !\pmem_rdata[8]~input_o  & ( (\cache_control_module|writecachemux_sel~0_combout  & (!\control_module|WideOr19~combout  & \cache_datapath_module|writecache_mux|f[8]~18_combout )) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[8]~18_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[8]~19 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[8]~19 .lut_mask = 64'h00300030CFFFCFFF;
defparam \cache_datapath_module|writecache_mux|f[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N1
stratixiii_io_ibuf \pmem_rdata[9]~input (
	.i(pmem_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[9]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[9]~input .bus_hold = "false";
defparam \pmem_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N0
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[26]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y51_N94
stratixiii_io_ibuf \pmem_rdata[11]~input (
	.i(pmem_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[11]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[11]~input .bus_hold = "false";
defparam \pmem_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N14
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[30]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y49_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[29]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[29]~feeder_combout  = \cache_datapath_module|writecache_mux|f[11]~24_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[11]~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[29]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[29]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[29]~feeder_combout ),
	.asdata(\pmem_rdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y46_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[30]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y46_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N0
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[32]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N0
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[34]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y34_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N0
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[36]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[36]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[35]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[35]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[14]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[14]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[35]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N32
stratixiii_io_ibuf \pmem_rdata[14]~input (
	.i(pmem_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[14]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[14]~input .bus_hold = "false";
defparam \pmem_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y32_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[35]~feeder_combout ),
	.asdata(\pmem_rdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N63
stratixiii_io_ibuf \pmem_rdata[15]~input (
	.i(pmem_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[15]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[15]~input .bus_hold = "false";
defparam \pmem_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y51_N32
stratixiii_io_ibuf \pmem_rdata[16]~input (
	.i(pmem_rdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[16]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[16]~input .bus_hold = "false";
defparam \pmem_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N38
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[22]~34 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[22]~34_combout  = ( !\datapath_module|mar|data [3] & ( (\datapath_module|mar|data [1] & (!\datapath_module|mar|data [2] & ((!\control_module|state.stb3~q ) # (!\datapath_module|mar|data [0])))) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\control_module|state.stb3~q ),
	.datac(!\datapath_module|mar|data [0]),
	.datad(!\datapath_module|mar|data [2]),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[22]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[22]~34 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[22]~34 .lut_mask = 64'h5400540000000000;
defparam \cache_datapath_module|writecache_mux|f[22]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N32
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[42]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y51_N94
stratixiii_io_ibuf \pmem_rdata[18]~input (
	.i(pmem_rdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[18]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[18]~input .bus_hold = "false";
defparam \pmem_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N32
stratixiii_io_ibuf \pmem_rdata[19]~input (
	.i(pmem_rdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[19]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[19]~input .bus_hold = "false";
defparam \pmem_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y51_N1
stratixiii_io_ibuf \pmem_rdata[20]~input (
	.i(pmem_rdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[20]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[20]~input .bus_hold = "false";
defparam \pmem_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[20]~43 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[20]~43_combout  = ( \datapath_module|mdr|data [4] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout ) # (\cache_datapath_module|writecache_mux|f[22]~34_combout ) ) ) # ( 
// !\datapath_module|mdr|data [4] & ( (!\cache_datapath_module|writecache_mux|f[22]~34_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[22]~34_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[20]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[20]~43 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[20]~43 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[20]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N2
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[20]~44 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[20]~44_combout  = ( \cache_datapath_module|writecache_mux|f[20]~43_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[20]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[20]~43_combout  & ( (\pmem_rdata[20]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[20]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[20]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[20]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[20]~44 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[20]~44 .lut_mask = 64'h3303330333F333F3;
defparam \cache_datapath_module|writecache_mux|f[20]~44 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y51_N63
stratixiii_io_ibuf \pmem_rdata[23]~input (
	.i(pmem_rdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[23]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[23]~input .bus_hold = "false";
defparam \pmem_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N36
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[31]~51 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[31]~51_combout  = ( \control_module|state.stb3~q  & ( (\datapath_module|mar|data [1] & (\datapath_module|mar|data [0] & (!\datapath_module|mar|data [3] & !\datapath_module|mar|data [2]))) ) ) # ( 
// !\control_module|state.stb3~q  & ( (\datapath_module|mar|data [1] & (!\datapath_module|mar|data [3] & !\datapath_module|mar|data [2])) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\datapath_module|mar|data [3]),
	.datad(!\datapath_module|mar|data [2]),
	.datae(gnd),
	.dataf(!\control_module|state.stb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[31]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[31]~51 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[31]~51 .lut_mask = 64'h5000500010001000;
defparam \cache_datapath_module|writecache_mux|f[31]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N38
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[56]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N39
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[55]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[55]~feeder_combout  = \cache_datapath_module|writecache_mux|f[24]~52_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[24]~52_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[55]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[55]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[55]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[55]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N32
stratixiii_io_ibuf \pmem_rdata[24]~input (
	.i(pmem_rdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[24]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[24]~input .bus_hold = "false";
defparam \pmem_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y33_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[55]~feeder_combout ),
	.asdata(\pmem_rdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[56]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N32
stratixiii_io_ibuf \pmem_rdata[26]~input (
	.i(pmem_rdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[26]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[26]~input .bus_hold = "false";
defparam \pmem_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y51_N32
stratixiii_io_ibuf \pmem_rdata[27]~input (
	.i(pmem_rdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[27]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[27]~input .bus_hold = "false";
defparam \pmem_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y51_N32
stratixiii_io_ibuf \pmem_rdata[28]~input (
	.i(pmem_rdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[28]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[28]~input .bus_hold = "false";
defparam \pmem_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[64]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[64]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[63]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[63]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[28]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[28]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[63]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[63]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[63]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[63]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[63]~feeder_combout ),
	.asdata(\pmem_rdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N32
stratixiii_io_ibuf \pmem_rdata[29]~input (
	.i(pmem_rdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[29]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[29]~input .bus_hold = "false";
defparam \pmem_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N2
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[66]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y34_N3
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[65]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[65]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[29]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[29]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[65]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[65]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[65]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[65]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y34_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[65]~feeder_combout ),
	.asdata(\pmem_rdata[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[66]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y34_N25
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N94
stratixiii_io_ibuf \pmem_rdata[30]~input (
	.i(pmem_rdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[30]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[30]~input .bus_hold = "false";
defparam \pmem_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N94
stratixiii_io_ibuf \pmem_rdata[31]~input (
	.i(pmem_rdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[31]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[31]~input .bus_hold = "false";
defparam \pmem_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y51_N94
stratixiii_io_ibuf \pmem_rdata[32]~input (
	.i(pmem_rdata[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[32]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[32]~input .bus_hold = "false";
defparam \pmem_rdata[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[72]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N1
stratixiii_io_ibuf \pmem_rdata[33]~input (
	.i(pmem_rdata[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[33]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[33]~input .bus_hold = "false";
defparam \pmem_rdata[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[74]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[74]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N25
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[73]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[73]~feeder_combout  = \cache_datapath_module|writecache_mux|f[33]~71_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[33]~71_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[73]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[73]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[73]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[73]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[73]~feeder_combout ),
	.asdata(\pmem_rdata[33]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y51_N63
stratixiii_io_ibuf \pmem_rdata[35]~input (
	.i(pmem_rdata[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[35]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[35]~input .bus_hold = "false";
defparam \pmem_rdata[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y31_N21
dffeas \datapath_module|regfile_module|data~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~83 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N12
stratixiii_lcell_comb \datapath_module|regfile_module|data~388 (
// Equation(s):
// \datapath_module|regfile_module|data~388_combout  = ( \control_module|state.lea~q  & ( (\control_module|WideOr11~0_combout  & (!\datapath_module|ir_module|data [9] & \datapath_module|ir_module|data [11])) ) ) # ( !\control_module|state.lea~q  & ( 
// (\control_module|WideOr11~0_combout  & (!\datapath_module|ir_module|data [9] & (!\control_module|WideOr11~1_combout  & \datapath_module|ir_module|data [11]))) ) )

	.dataa(!\control_module|WideOr11~0_combout ),
	.datab(!\datapath_module|ir_module|data [9]),
	.datac(!\control_module|WideOr11~1_combout ),
	.datad(!\datapath_module|ir_module|data [11]),
	.datae(gnd),
	.dataf(!\control_module|state.lea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~388 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~388 .lut_mask = 64'h0040004000440044;
defparam \datapath_module|regfile_module|data~388 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N14
stratixiii_lcell_comb \datapath_module|regfile_module|data~395 (
// Equation(s):
// \datapath_module|regfile_module|data~395_combout  = (\datapath_module|regfile_module|data~388_combout  & ((!\control_module|WideOr11~0_combout ) # (\datapath_module|ir_module|data [10])))

	.dataa(!\control_module|WideOr11~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|ir_module|data [10]),
	.datad(!\datapath_module|regfile_module|data~388_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~395 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~395 .lut_mask = 64'h00AF00AF00AF00AF;
defparam \datapath_module|regfile_module|data~395 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N7
dffeas \datapath_module|regfile_module|data~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~99 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N28
stratixiii_lcell_comb \datapath_module|regfile_module|data~390 (
// Equation(s):
// \datapath_module|regfile_module|data~390_combout  = ( \datapath_module|regfile_module|data~384_combout  & ( (!\datapath_module|ir_module|data [11] & \control_module|WideOr11~0_combout ) ) )

	.dataa(!\datapath_module|ir_module|data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_module|WideOr11~0_combout ),
	.datae(!\datapath_module|regfile_module|data~384_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~390 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~390 .lut_mask = 64'h000000AA000000AA;
defparam \datapath_module|regfile_module|data~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N5
dffeas \datapath_module|regfile_module|data~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~19 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N21
dffeas \datapath_module|regfile_module|data~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~35 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N9
dffeas \datapath_module|regfile_module|data~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~51 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~51 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N38
stratixiii_lcell_comb \datapath_module|regfile_module|data~393 (
// Equation(s):
// \datapath_module|regfile_module|data~393_combout  = ( \control_module|WideOr11~0_combout  & ( (\datapath_module|regfile_module|data~392_combout  & !\datapath_module|ir_module|data [10]) ) )

	.dataa(!\datapath_module|regfile_module|data~392_combout ),
	.datab(!\datapath_module|ir_module|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~393 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~393 .lut_mask = 64'h0000000044444444;
defparam \datapath_module|regfile_module|data~393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N19
dffeas \datapath_module|regfile_module|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~3 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N16
stratixiii_lcell_comb \datapath_module|regfile_module|data~256 (
// Equation(s):
// \datapath_module|regfile_module|data~256_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~3_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~19_q ))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & 
// (((\datapath_module|regfile_module|data~35_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|regfile_module|data~51_q ) # (\datapath_module|store_mux|f[2]~0_combout ))))) ) )

	.dataa(!\datapath_module|store_mux|f[0]~2_combout ),
	.datab(!\datapath_module|regfile_module|data~19_q ),
	.datac(!\datapath_module|regfile_module|data~35_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~51_q ),
	.datag(!\datapath_module|regfile_module|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~256 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~256 .lut_mask = 64'h1B550A551B555F55;
defparam \datapath_module|regfile_module|data~256 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N30
stratixiii_lcell_comb \datapath_module|regfile_module|data~389 (
// Equation(s):
// \datapath_module|regfile_module|data~389_combout  = (\control_module|WideOr11~0_combout  & (!\datapath_module|ir_module|data [10] & \datapath_module|regfile_module|data~388_combout ))

	.dataa(gnd),
	.datab(!\control_module|WideOr11~0_combout ),
	.datac(!\datapath_module|ir_module|data [10]),
	.datad(!\datapath_module|regfile_module|data~388_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~389 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~389 .lut_mask = 64'h0030003000300030;
defparam \datapath_module|regfile_module|data~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N23
dffeas \datapath_module|regfile_module|data~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~67 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N0
stratixiii_lcell_comb \datapath_module|regfile_module|data~260 (
// Equation(s):
// \datapath_module|regfile_module|data~260_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~256_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & 
// ((!\datapath_module|regfile_module|data~256_combout  & ((\datapath_module|regfile_module|data~67_q ))) # (\datapath_module|regfile_module|data~256_combout  & (\datapath_module|regfile_module|data~83_q ))))) ) ) # ( 
// \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~256_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|regfile_module|data~256_combout  & 
// ((\datapath_module|regfile_module|data~99_q ))) # (\datapath_module|regfile_module|data~256_combout  & (\datapath_module|regfile_module|data~115_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~115_q ),
	.datab(!\datapath_module|regfile_module|data~83_q ),
	.datac(!\datapath_module|regfile_module|data~99_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~256_combout ),
	.datag(!\datapath_module|regfile_module|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~260 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~260 .lut_mask = 64'h000F000FFF33FF55;
defparam \datapath_module|regfile_module|data~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N0
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~1 (
// Equation(s):
// \datapath_module|plus2_module|Add0~1_sumout  = SUM(( VCC ) + ( \datapath_module|pc|data [1] ) + ( !VCC ))
// \datapath_module|plus2_module|Add0~2  = CARRY(( VCC ) + ( \datapath_module|pc|data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~1_sumout ),
	.cout(\datapath_module|plus2_module|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~1 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \datapath_module|plus2_module|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N22
stratixiii_lcell_comb \datapath_module|pc_mux|Mux14~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux14~0_combout  = ( \datapath_module|regfile_module|data~276_combout  & ( \datapath_module|regfile_filter_module|out[1]~2_combout  & ( (!\control_module|Selector0~0_combout ) # ((!\control_module|Selector1~0_combout  & 
// (\datapath_module|offset_adder|Add0~1_sumout )) # (\control_module|Selector1~0_combout  & ((\datapath_module|plus2_module|Add0~1_sumout )))) ) ) ) # ( !\datapath_module|regfile_module|data~276_combout  & ( 
// \datapath_module|regfile_filter_module|out[1]~2_combout  & ( (!\control_module|Selector1~0_combout  & (((!\control_module|Selector0~0_combout )) # (\datapath_module|offset_adder|Add0~1_sumout ))) # (\control_module|Selector1~0_combout  & 
// (((\datapath_module|plus2_module|Add0~1_sumout  & \control_module|Selector0~0_combout )))) ) ) ) # ( \datapath_module|regfile_module|data~276_combout  & ( !\datapath_module|regfile_filter_module|out[1]~2_combout  & ( (!\control_module|Selector1~0_combout  
// & (\datapath_module|offset_adder|Add0~1_sumout  & ((\control_module|Selector0~0_combout )))) # (\control_module|Selector1~0_combout  & (((!\control_module|Selector0~0_combout ) # (\datapath_module|plus2_module|Add0~1_sumout )))) ) ) ) # ( 
// !\datapath_module|regfile_module|data~276_combout  & ( !\datapath_module|regfile_filter_module|out[1]~2_combout  & ( (\control_module|Selector0~0_combout  & ((!\control_module|Selector1~0_combout  & (\datapath_module|offset_adder|Add0~1_sumout )) # 
// (\control_module|Selector1~0_combout  & ((\datapath_module|plus2_module|Add0~1_sumout ))))) ) ) )

	.dataa(!\datapath_module|offset_adder|Add0~1_sumout ),
	.datab(!\control_module|Selector1~0_combout ),
	.datac(!\datapath_module|plus2_module|Add0~1_sumout ),
	.datad(!\control_module|Selector0~0_combout ),
	.datae(!\datapath_module|regfile_module|data~276_combout ),
	.dataf(!\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux14~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux14~0 .lut_mask = 64'h00473347CC47FF47;
defparam \datapath_module|pc_mux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N13
dffeas \control_module|state.trap2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_module|state.trap1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.trap2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.trap2 .is_wysiwyg = "true";
defparam \control_module|state.trap2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N10
stratixiii_lcell_comb \control_module|Selector57~0 (
// Equation(s):
// \control_module|Selector57~0_combout  = ( \control_module|state.trap2~q  ) # ( !\control_module|state.trap2~q  & ( (!\cache_control_module|writecachemux_sel~0_combout  & \control_module|state.trap3~q ) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_module|state.trap3~q ),
	.datae(gnd),
	.dataf(!\control_module|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector57~0 .extended_lut = "off";
defparam \control_module|Selector57~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \control_module|Selector57~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N11
dffeas \control_module|state.trap3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.trap3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.trap3 .is_wysiwyg = "true";
defparam \control_module|state.trap3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N38
stratixiii_lcell_comb \control_module|Selector58~0 (
// Equation(s):
// \control_module|Selector58~0_combout  = ( \control_module|state.trap3~q  & ( \cache_control_module|writecachemux_sel~0_combout  ) )

	.dataa(gnd),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|state.trap3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector58~0 .extended_lut = "off";
defparam \control_module|Selector58~0 .lut_mask = 64'h0000000033333333;
defparam \control_module|Selector58~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N39
dffeas \control_module|state.trap4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.trap4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.trap4 .is_wysiwyg = "true";
defparam \control_module|state.trap4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N16
stratixiii_lcell_comb \control_module|Selector29~0 (
// Equation(s):
// \control_module|Selector29~0_combout  = ( !\datapath_module|ir_module|data [15] & ( (!\datapath_module|ir_module|data [14] & (\control_module|state.decode~q  & (!\datapath_module|ir_module|data [13] & !\datapath_module|ir_module|data [12]))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [13]),
	.datad(!\datapath_module|ir_module|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector29~0 .extended_lut = "off";
defparam \control_module|Selector29~0 .lut_mask = 64'h2000200000000000;
defparam \control_module|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N17
dffeas \control_module|state.br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.br .is_wysiwyg = "true";
defparam \control_module|state.br .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N19
dffeas \datapath_module|cc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\control_module|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|cc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|cc|data[2] .is_wysiwyg = "true";
defparam \datapath_module|cc|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N0
stratixiii_lcell_comb \control_module|Selector39~0 (
// Equation(s):
// \control_module|Selector39~0_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( \control_module|state.ldi2~q  ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( (\control_module|state.ldi3~q ) # (\control_module|state.ldi2~q 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.ldi2~q ),
	.datad(!\control_module|state.ldi3~q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector39~0 .extended_lut = "off";
defparam \control_module|Selector39~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \control_module|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N1
dffeas \control_module|state.ldi3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.ldi3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.ldi3 .is_wysiwyg = "true";
defparam \control_module|state.ldi3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N8
stratixiii_lcell_comb \control_module|Selector40~0 (
// Equation(s):
// \control_module|Selector40~0_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( \control_module|state.ldi3~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.ldi3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector40~0 .extended_lut = "off";
defparam \control_module|Selector40~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \control_module|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N9
dffeas \control_module|state.ldi4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.ldi4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.ldi4 .is_wysiwyg = "true";
defparam \control_module|state.ldi4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N20
stratixiii_lcell_comb \control_module|Selector32~1 (
// Equation(s):
// \control_module|Selector32~1_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (\datapath_module|ir_module|data [14] & (!\datapath_module|ir_module|data [12] & \control_module|Selector32~0_combout )) ) ) # ( 
// !\cache_control_module|writecachemux_sel~0_combout  & ( ((\datapath_module|ir_module|data [14] & (!\datapath_module|ir_module|data [12] & \control_module|Selector32~0_combout ))) # (\control_module|state.ldr1~q ) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\datapath_module|ir_module|data [12]),
	.datac(!\control_module|Selector32~0_combout ),
	.datad(!\control_module|state.ldr1~q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector32~1 .extended_lut = "off";
defparam \control_module|Selector32~1 .lut_mask = 64'h04FF04FF04040404;
defparam \control_module|Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N21
dffeas \control_module|state.ldr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.ldr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.ldr1 .is_wysiwyg = "true";
defparam \control_module|state.ldr1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N16
stratixiii_lcell_comb \control_module|Selector33~0 (
// Equation(s):
// \control_module|Selector33~0_combout  = ( \control_module|state.ldr1~q  & ( \cache_control_module|writecachemux_sel~0_combout  ) )

	.dataa(gnd),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|state.ldr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector33~0 .extended_lut = "off";
defparam \control_module|Selector33~0 .lut_mask = 64'h0000000033333333;
defparam \control_module|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N17
dffeas \control_module|state.ldr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.ldr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.ldr2 .is_wysiwyg = "true";
defparam \control_module|state.ldr2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N30
stratixiii_lcell_comb \control_module|WideOr17~0 (
// Equation(s):
// \control_module|WideOr17~0_combout  = ( !\control_module|state.ldr2~q  & ( (!\control_module|state.ldi4~q  & !\control_module|state.ldb3~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.ldi4~q ),
	.datad(!\control_module|state.ldb3~q ),
	.datae(gnd),
	.dataf(!\control_module|state.ldr2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr17~0 .extended_lut = "off";
defparam \control_module|WideOr17~0 .lut_mask = 64'hF000F00000000000;
defparam \control_module|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N26
stratixiii_lcell_comb \control_module|WideOr17 (
// Equation(s):
// \control_module|WideOr17~combout  = ( \control_module|state.ldi2~q  ) # ( !\control_module|state.ldi2~q  & ( ((!\control_module|WideOr17~0_combout ) # ((!\control_module|WideOr11~0_combout ) # (\control_module|state.sti2~q ))) # 
// (\control_module|state.trap4~q ) ) )

	.dataa(!\control_module|state.trap4~q ),
	.datab(!\control_module|WideOr17~0_combout ),
	.datac(!\control_module|WideOr11~0_combout ),
	.datad(!\control_module|state.sti2~q ),
	.datae(gnd),
	.dataf(!\control_module|state.ldi2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr17 .extended_lut = "off";
defparam \control_module|WideOr17 .lut_mask = 64'hFDFFFDFFFFFFFFFF;
defparam \control_module|WideOr17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y32_N17
dffeas \datapath_module|ir_module|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[3] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N0
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~1 (
// Equation(s):
// \datapath_module|offset_adder|Add0~1_sumout  = SUM(( \datapath_module|ir_module|data [0] ) + ( \datapath_module|pc|data [1] ) + ( !VCC ))
// \datapath_module|offset_adder|Add0~2  = CARRY(( \datapath_module|ir_module|data [0] ) + ( \datapath_module|pc|data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|ir_module|data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~1_sumout ),
	.cout(\datapath_module|offset_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~1 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \datapath_module|offset_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N2
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~5 (
// Equation(s):
// \datapath_module|offset_adder|Add0~5_sumout  = SUM(( \datapath_module|ir_module|data [1] ) + ( \datapath_module|pc|data [2] ) + ( \datapath_module|offset_adder|Add0~2  ))
// \datapath_module|offset_adder|Add0~6  = CARRY(( \datapath_module|ir_module|data [1] ) + ( \datapath_module|pc|data [2] ) + ( \datapath_module|offset_adder|Add0~2  ))

	.dataa(!\datapath_module|ir_module|data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [2]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~5_sumout ),
	.cout(\datapath_module|offset_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~5 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~5 .lut_mask = 64'h0000FF0000005555;
defparam \datapath_module|offset_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N4
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~9 (
// Equation(s):
// \datapath_module|offset_adder|Add0~9_sumout  = SUM(( \datapath_module|pc|data [3] ) + ( \datapath_module|ir_module|data [2] ) + ( \datapath_module|offset_adder|Add0~6  ))
// \datapath_module|offset_adder|Add0~10  = CARRY(( \datapath_module|pc|data [3] ) + ( \datapath_module|ir_module|data [2] ) + ( \datapath_module|offset_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|pc|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [2]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~9_sumout ),
	.cout(\datapath_module|offset_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~9 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \datapath_module|offset_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N6
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~13 (
// Equation(s):
// \datapath_module|offset_adder|Add0~13_sumout  = SUM(( \datapath_module|pc|data [4] ) + ( \datapath_module|ir_module|data [3] ) + ( \datapath_module|offset_adder|Add0~10  ))
// \datapath_module|offset_adder|Add0~14  = CARRY(( \datapath_module|pc|data [4] ) + ( \datapath_module|ir_module|data [3] ) + ( \datapath_module|offset_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|pc|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [3]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~13_sumout ),
	.cout(\datapath_module|offset_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~13 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \datapath_module|offset_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N2
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~5 (
// Equation(s):
// \datapath_module|plus2_module|Add0~5_sumout  = SUM(( GND ) + ( \datapath_module|pc|data [2] ) + ( \datapath_module|plus2_module|Add0~2  ))
// \datapath_module|plus2_module|Add0~6  = CARRY(( GND ) + ( \datapath_module|pc|data [2] ) + ( \datapath_module|plus2_module|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [2]),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~5_sumout ),
	.cout(\datapath_module|plus2_module|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~5 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \datapath_module|plus2_module|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N4
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~9 (
// Equation(s):
// \datapath_module|plus2_module|Add0~9_sumout  = SUM(( GND ) + ( \datapath_module|pc|data [3] ) + ( \datapath_module|plus2_module|Add0~6  ))
// \datapath_module|plus2_module|Add0~10  = CARRY(( GND ) + ( \datapath_module|pc|data [3] ) + ( \datapath_module|plus2_module|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [3]),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~9_sumout ),
	.cout(\datapath_module|plus2_module|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~9 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \datapath_module|plus2_module|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N6
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~13 (
// Equation(s):
// \datapath_module|plus2_module|Add0~13_sumout  = SUM(( GND ) + ( \datapath_module|pc|data [4] ) + ( \datapath_module|plus2_module|Add0~10  ))
// \datapath_module|plus2_module|Add0~14  = CARRY(( GND ) + ( \datapath_module|pc|data [4] ) + ( \datapath_module|plus2_module|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [4]),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~13_sumout ),
	.cout(\datapath_module|plus2_module|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~13 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \datapath_module|plus2_module|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N38
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[12]~18 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[12]~18_combout  = (\datapath_module|regfile_mux|Mux3~0_combout  & !\control_module|state.ldb3~q )

	.dataa(!\datapath_module|regfile_mux|Mux3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_module|state.ldb3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[12]~18 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[12]~18 .lut_mask = 64'h5500550055005500;
defparam \datapath_module|regfile_filter_module|out[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N25
dffeas \datapath_module|regfile_module|data~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~92 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y28_N39
dffeas \datapath_module|regfile_module|data~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~124 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N17
dffeas \datapath_module|regfile_module|data~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~108 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N16
stratixiii_lcell_comb \datapath_module|regfile_module|data~28feeder (
// Equation(s):
// \datapath_module|regfile_module|data~28feeder_combout  = ( \datapath_module|regfile_filter_module|out[12]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~28feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N17
dffeas \datapath_module|regfile_module|data~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~28 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N15
dffeas \datapath_module|regfile_module|data~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~60 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N5
dffeas \datapath_module|regfile_module|data~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~44 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N35
dffeas \datapath_module|regfile_module|data~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~12 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N32
stratixiii_lcell_comb \datapath_module|regfile_module|data~184 (
// Equation(s):
// \datapath_module|regfile_module|data~184_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|store_mux|f[0]~2_combout  & ((\datapath_module|regfile_module|data~12_q ))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~28_q )))) # (\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|store_mux|f[0]~2_combout ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// ((!\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|store_mux|f[0]~2_combout  & ((\datapath_module|regfile_module|data~44_q ))) # (\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~60_q )))) # 
// (\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|store_mux|f[0]~2_combout ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~28_q ),
	.datab(!\datapath_module|regfile_module|data~60_q ),
	.datac(!\datapath_module|regfile_module|data~44_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|store_mux|f[0]~2_combout ),
	.datag(!\datapath_module|regfile_module|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~184 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~184 .lut_mask = 64'h0F000F0055FF33FF;
defparam \datapath_module|regfile_module|data~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N35
dffeas \datapath_module|regfile_module|data~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~76 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~76 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N24
stratixiii_lcell_comb \datapath_module|regfile_module|data~188 (
// Equation(s):
// \datapath_module|regfile_module|data~188_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~184_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & 
// ((!\datapath_module|regfile_module|data~184_combout  & ((\datapath_module|regfile_module|data~76_q ))) # (\datapath_module|regfile_module|data~184_combout  & (\datapath_module|regfile_module|data~92_q ))))) ) ) # ( 
// \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~184_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|regfile_module|data~184_combout  & 
// ((\datapath_module|regfile_module|data~108_q ))) # (\datapath_module|regfile_module|data~184_combout  & (\datapath_module|regfile_module|data~124_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~92_q ),
	.datab(!\datapath_module|regfile_module|data~124_q ),
	.datac(!\datapath_module|regfile_module|data~108_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~184_combout ),
	.datag(!\datapath_module|regfile_module|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~188 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~188 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath_module|regfile_module|data~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N2
stratixiii_lcell_comb \control_module|Selector28~0 (
// Equation(s):
// \control_module|Selector28~0_combout  = ( !\datapath_module|ir_module|data [13] & ( (!\datapath_module|ir_module|data [14] & (\control_module|state.decode~q  & (\datapath_module|ir_module|data [15] & \datapath_module|ir_module|data [12]))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [15]),
	.datad(!\datapath_module|ir_module|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector28~0 .extended_lut = "off";
defparam \control_module|Selector28~0 .lut_mask = 64'h0002000200000000;
defparam \control_module|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N3
dffeas \control_module|state.s_not (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.s_not~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.s_not .is_wysiwyg = "true";
defparam \control_module|state.s_not .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y32_N7
dffeas \datapath_module|ir_module|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[4] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N14
stratixiii_lcell_comb \control_module|Selector2~0 (
// Equation(s):
// \control_module|Selector2~0_combout  = ( \control_module|state.s_not~q  & ( \datapath_module|ir_module|data [4] ) ) # ( !\control_module|state.s_not~q  & ( \datapath_module|ir_module|data [4] & ( (!\control_module|WideOr6~0_combout ) # 
// ((\datapath_module|ir_module|data [5] & \control_module|state.shf~q )) ) ) ) # ( \control_module|state.s_not~q  & ( !\datapath_module|ir_module|data [4] ) ) # ( !\control_module|state.s_not~q  & ( !\datapath_module|ir_module|data [4] & ( 
// !\control_module|WideOr6~0_combout  ) ) )

	.dataa(!\datapath_module|ir_module|data [5]),
	.datab(gnd),
	.datac(!\control_module|state.shf~q ),
	.datad(!\control_module|WideOr6~0_combout ),
	.datae(!\control_module|state.s_not~q ),
	.dataf(!\datapath_module|ir_module|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector2~0 .extended_lut = "off";
defparam \control_module|Selector2~0 .lut_mask = 64'hFF00FFFFFF05FFFF;
defparam \control_module|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N34
stratixiii_lcell_comb \control_module|Selector5~0 (
// Equation(s):
// \control_module|Selector5~0_combout  = ( \control_module|state.calc_addr~q  & ( \datapath_module|ir_module|data [5] ) ) # ( !\control_module|state.calc_addr~q  & ( \datapath_module|ir_module|data [5] & ( (((\control_module|state.ldb1~q ) # 
// (\control_module|state.stb1~q )) # (\control_module|state.shf~q )) # (\control_module|state.s_and~q ) ) ) ) # ( \control_module|state.calc_addr~q  & ( !\datapath_module|ir_module|data [5] ) ) # ( !\control_module|state.calc_addr~q  & ( 
// !\datapath_module|ir_module|data [5] & ( ((\control_module|state.ldb1~q ) # (\control_module|state.stb1~q )) # (\control_module|state.shf~q ) ) ) )

	.dataa(!\control_module|state.s_and~q ),
	.datab(!\control_module|state.shf~q ),
	.datac(!\control_module|state.stb1~q ),
	.datad(!\control_module|state.ldb1~q ),
	.datae(!\control_module|state.calc_addr~q ),
	.dataf(!\datapath_module|ir_module|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector5~0 .extended_lut = "off";
defparam \control_module|Selector5~0 .lut_mask = 64'h3FFFFFFF7FFFFFFF;
defparam \control_module|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N8
stratixiii_lcell_comb \datapath_module|alu_mux|Mux5~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux5~0_combout  = (\control_module|Selector4~0_combout  & !\control_module|Selector5~0_combout )

	.dataa(!\control_module|Selector4~0_combout ),
	.datab(!\control_module|Selector5~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux5~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux5~0 .lut_mask = 64'h4444444444444444;
defparam \datapath_module|alu_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N37
dffeas \datapath_module|regfile_module|data~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~29 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N16
stratixiii_lcell_comb \datapath_module|regfile_module|data~61feeder (
// Equation(s):
// \datapath_module|regfile_module|data~61feeder_combout  = ( \datapath_module|regfile_filter_module|out[13]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~61feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N17
dffeas \datapath_module|regfile_module|data~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~61 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N29
dffeas \datapath_module|regfile_module|data~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~45 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N9
dffeas \datapath_module|regfile_module|data~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~13 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N8
stratixiii_lcell_comb \datapath_module|regfile_module|data~216 (
// Equation(s):
// \datapath_module|regfile_module|data~216_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~13_q  & !\datapath_module|store_mux|f[2]~0_combout )))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|store_mux|f[2]~0_combout )) # (\datapath_module|regfile_module|data~29_q )))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[0]~2_combout  & 
// (((\datapath_module|regfile_module|data~45_q  & !\datapath_module|store_mux|f[2]~0_combout )))) # (\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|store_mux|f[2]~0_combout )) # (\datapath_module|regfile_module|data~61_q )))) ) )

	.dataa(!\datapath_module|regfile_module|data~29_q ),
	.datab(!\datapath_module|regfile_module|data~61_q ),
	.datac(!\datapath_module|regfile_module|data~45_q ),
	.datad(!\datapath_module|store_mux|f[0]~2_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|store_mux|f[2]~0_combout ),
	.datag(!\datapath_module|regfile_module|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~216 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~216 .lut_mask = 64'h0F550F3300FF00FF;
defparam \datapath_module|regfile_module|data~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N5
dffeas \datapath_module|regfile_module|data~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~109 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N37
dffeas \datapath_module|regfile_module|data~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~125 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N17
dffeas \datapath_module|regfile_module|data~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~77 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N20
stratixiii_lcell_comb \datapath_module|regfile_module|data~220 (
// Equation(s):
// \datapath_module|regfile_module|data~220_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|regfile_module|data~216_combout  & (((\datapath_module|regfile_module|data~77_q  & (\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|regfile_module|data~216_combout  & ((((!\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~93_q ))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// ((!\datapath_module|regfile_module|data~216_combout  & (\datapath_module|regfile_module|data~109_q  & (\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~216_combout  & (((!\datapath_module|store_mux|f[2]~0_combout ) # 
// (\datapath_module|regfile_module|data~125_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~93_q ),
	.datab(!\datapath_module|regfile_module|data~216_combout ),
	.datac(!\datapath_module|regfile_module|data~109_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~125_q ),
	.datag(!\datapath_module|regfile_module|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~220 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~220 .lut_mask = 64'h331D330C331D333F;
defparam \datapath_module|regfile_module|data~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N22
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~45 (
// Equation(s):
// \datapath_module|plus2_module|Add0~45_sumout  = SUM(( \datapath_module|pc|data [12] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~42  ))
// \datapath_module|plus2_module|Add0~46  = CARRY(( \datapath_module|pc|data [12] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|pc|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~45_sumout ),
	.cout(\datapath_module|plus2_module|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~45 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \datapath_module|plus2_module|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N24
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~49 (
// Equation(s):
// \datapath_module|plus2_module|Add0~49_sumout  = SUM(( GND ) + ( \datapath_module|pc|data [13] ) + ( \datapath_module|plus2_module|Add0~46  ))
// \datapath_module|plus2_module|Add0~50  = CARRY(( GND ) + ( \datapath_module|pc|data [13] ) + ( \datapath_module|plus2_module|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [13]),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~49_sumout ),
	.cout(\datapath_module|plus2_module|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~49 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \datapath_module|plus2_module|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N18
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~37 (
// Equation(s):
// \datapath_module|offset_adder|Add0~37_sumout  = SUM(( (!\datapath_module|ir_module|data [11] & (\datapath_module|ir_module|data [8])) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & (\datapath_module|ir_module|data [8])) # 
// (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [9]))))) ) + ( \datapath_module|pc|data [10] ) + ( \datapath_module|offset_adder|Add0~34  ))
// \datapath_module|offset_adder|Add0~38  = CARRY(( (!\datapath_module|ir_module|data [11] & (\datapath_module|ir_module|data [8])) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & (\datapath_module|ir_module|data [8])) # 
// (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [9]))))) ) + ( \datapath_module|pc|data [10] ) + ( \datapath_module|offset_adder|Add0~34  ))

	.dataa(!\datapath_module|ir_module|data [11]),
	.datab(!\datapath_module|ir_module|data [8]),
	.datac(!\datapath_module|ir_module|data [9]),
	.datad(!\control_module|state.jmp_sub2~q ),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [10]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~37_sumout ),
	.cout(\datapath_module|offset_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~37 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~37 .lut_mask = 64'h0000FF0000003327;
defparam \datapath_module|offset_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N20
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~41 (
// Equation(s):
// \datapath_module|offset_adder|Add0~41_sumout  = SUM(( (!\datapath_module|ir_module|data [11] & (\datapath_module|ir_module|data [8])) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & (\datapath_module|ir_module|data [8])) # 
// (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [10]))))) ) + ( \datapath_module|pc|data [11] ) + ( \datapath_module|offset_adder|Add0~38  ))
// \datapath_module|offset_adder|Add0~42  = CARRY(( (!\datapath_module|ir_module|data [11] & (\datapath_module|ir_module|data [8])) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & (\datapath_module|ir_module|data [8])) # 
// (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [10]))))) ) + ( \datapath_module|pc|data [11] ) + ( \datapath_module|offset_adder|Add0~38  ))

	.dataa(!\datapath_module|ir_module|data [11]),
	.datab(!\datapath_module|ir_module|data [8]),
	.datac(!\datapath_module|ir_module|data [10]),
	.datad(!\control_module|state.jmp_sub2~q ),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [11]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~41_sumout ),
	.cout(\datapath_module|offset_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~41 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~41 .lut_mask = 64'h0000FF0000003327;
defparam \datapath_module|offset_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N22
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~45 (
// Equation(s):
// \datapath_module|offset_adder|Add0~45_sumout  = SUM(( \datapath_module|pc|data [12] ) + ( (!\datapath_module|ir_module|data [11] & (\datapath_module|ir_module|data [8])) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & 
// (\datapath_module|ir_module|data [8])) # (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [10]))))) ) + ( \datapath_module|offset_adder|Add0~42  ))
// \datapath_module|offset_adder|Add0~46  = CARRY(( \datapath_module|pc|data [12] ) + ( (!\datapath_module|ir_module|data [11] & (\datapath_module|ir_module|data [8])) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & 
// (\datapath_module|ir_module|data [8])) # (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [10]))))) ) + ( \datapath_module|offset_adder|Add0~42  ))

	.dataa(!\datapath_module|ir_module|data [11]),
	.datab(!\datapath_module|ir_module|data [8]),
	.datac(!\control_module|state.jmp_sub2~q ),
	.datad(!\datapath_module|pc|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [10]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~45_sumout ),
	.cout(\datapath_module|offset_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~45 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~45 .lut_mask = 64'h0000CDC8000000FF;
defparam \datapath_module|offset_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N24
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~49 (
// Equation(s):
// \datapath_module|offset_adder|Add0~49_sumout  = SUM(( \datapath_module|pc|data [13] ) + ( (!\datapath_module|ir_module|data [11] & (((\datapath_module|ir_module|data [8])))) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & 
// (\datapath_module|ir_module|data [8])) # (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [10]))))) ) + ( \datapath_module|offset_adder|Add0~46  ))
// \datapath_module|offset_adder|Add0~50  = CARRY(( \datapath_module|pc|data [13] ) + ( (!\datapath_module|ir_module|data [11] & (((\datapath_module|ir_module|data [8])))) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & 
// (\datapath_module|ir_module|data [8])) # (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [10]))))) ) + ( \datapath_module|offset_adder|Add0~46  ))

	.dataa(!\datapath_module|ir_module|data [11]),
	.datab(!\control_module|state.jmp_sub2~q ),
	.datac(!\datapath_module|ir_module|data [8]),
	.datad(!\datapath_module|pc|data [13]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [10]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~49_sumout ),
	.cout(\datapath_module|offset_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~49 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~49 .lut_mask = 64'h0000F1E0000000FF;
defparam \datapath_module|offset_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N6
stratixiii_lcell_comb \datapath_module|pc_mux|Mux2~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux2~0_combout  = ( \datapath_module|plus2_module|Add0~49_sumout  & ( \datapath_module|offset_adder|Add0~49_sumout  & ( ((!\control_module|Selector1~0_combout  & ((\datapath_module|regfile_filter_module|out[13]~19_combout ))) # 
// (\control_module|Selector1~0_combout  & (\datapath_module|regfile_module|data~220_combout ))) # (\control_module|Selector0~0_combout ) ) ) ) # ( !\datapath_module|plus2_module|Add0~49_sumout  & ( \datapath_module|offset_adder|Add0~49_sumout  & ( 
// (!\control_module|Selector1~0_combout  & (((\datapath_module|regfile_filter_module|out[13]~19_combout )) # (\control_module|Selector0~0_combout ))) # (\control_module|Selector1~0_combout  & (!\control_module|Selector0~0_combout  & 
// (\datapath_module|regfile_module|data~220_combout ))) ) ) ) # ( \datapath_module|plus2_module|Add0~49_sumout  & ( !\datapath_module|offset_adder|Add0~49_sumout  & ( (!\control_module|Selector1~0_combout  & (!\control_module|Selector0~0_combout  & 
// ((\datapath_module|regfile_filter_module|out[13]~19_combout )))) # (\control_module|Selector1~0_combout  & (((\datapath_module|regfile_module|data~220_combout )) # (\control_module|Selector0~0_combout ))) ) ) ) # ( 
// !\datapath_module|plus2_module|Add0~49_sumout  & ( !\datapath_module|offset_adder|Add0~49_sumout  & ( (!\control_module|Selector0~0_combout  & ((!\control_module|Selector1~0_combout  & ((\datapath_module|regfile_filter_module|out[13]~19_combout ))) # 
// (\control_module|Selector1~0_combout  & (\datapath_module|regfile_module|data~220_combout )))) ) ) )

	.dataa(!\control_module|Selector1~0_combout ),
	.datab(!\control_module|Selector0~0_combout ),
	.datac(!\datapath_module|regfile_module|data~220_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.datae(!\datapath_module|plus2_module|Add0~49_sumout ),
	.dataf(!\datapath_module|offset_adder|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux2~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux2~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \datapath_module|pc_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N7
dffeas \datapath_module|pc|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[13] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N36
stratixiii_lcell_comb \datapath_module|regfile_mux|Mux2~0 (
// Equation(s):
// \datapath_module|regfile_mux|Mux2~0_combout  = ( \control_module|WideOr16~combout  & ( \datapath_module|offset_adder|Add0~49_sumout  & ( (!\control_module|WideOr17~combout ) # (\datapath_module|pc|data [13]) ) ) ) # ( !\control_module|WideOr16~combout  & 
// ( \datapath_module|offset_adder|Add0~49_sumout  & ( (!\control_module|WideOr17~combout  & (!\datapath_module|alu_module|Selector2~8_combout )) # (\control_module|WideOr17~combout  & ((\datapath_module|mdr|data [13]))) ) ) ) # ( 
// \control_module|WideOr16~combout  & ( !\datapath_module|offset_adder|Add0~49_sumout  & ( (\datapath_module|pc|data [13] & \control_module|WideOr17~combout ) ) ) ) # ( !\control_module|WideOr16~combout  & ( !\datapath_module|offset_adder|Add0~49_sumout  & 
// ( (!\control_module|WideOr17~combout  & (!\datapath_module|alu_module|Selector2~8_combout )) # (\control_module|WideOr17~combout  & ((\datapath_module|mdr|data [13]))) ) ) )

	.dataa(!\datapath_module|alu_module|Selector2~8_combout ),
	.datab(!\datapath_module|pc|data [13]),
	.datac(!\control_module|WideOr17~combout ),
	.datad(!\datapath_module|mdr|data [13]),
	.datae(!\control_module|WideOr16~combout ),
	.dataf(!\datapath_module|offset_adder|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_mux|Mux2~0 .extended_lut = "off";
defparam \datapath_module|regfile_mux|Mux2~0 .lut_mask = 64'hA0AF0303A0AFF3F3;
defparam \datapath_module|regfile_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N4
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[13]~19 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[13]~19_combout  = ( \datapath_module|regfile_mux|Mux2~0_combout  & ( !\control_module|state.ldb3~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.ldb3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_mux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[13]~19 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[13]~19 .lut_mask = 64'h00000000F0F0F0F0;
defparam \datapath_module|regfile_filter_module|out[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N21
dffeas \datapath_module|regfile_module|data~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~93 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~93 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N28
stratixiii_lcell_comb \datapath_module|regfile_module|data~376 (
// Equation(s):
// \datapath_module|regfile_module|data~376_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~13_q ))) # 
// (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~29_q )))) # (\datapath_module|ir_module|data [2] & (((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~45_q ))) # (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~61_q )))) # (\datapath_module|ir_module|data [2] & 
// (((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~29_q ),
	.datab(!\datapath_module|regfile_module|data~61_q ),
	.datac(!\datapath_module|regfile_module|data~45_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|ir_module|data [0]),
	.datag(!\datapath_module|regfile_module|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~376 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~376 .lut_mask = 64'h0F000F0055FF33FF;
defparam \datapath_module|regfile_module|data~376 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N16
stratixiii_lcell_comb \datapath_module|regfile_module|data~380 (
// Equation(s):
// \datapath_module|regfile_module|data~380_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((((\datapath_module|regfile_module|data~376_combout ))))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~376_combout  & (((\datapath_module|regfile_module|data~77_q )))) # (\datapath_module|regfile_module|data~376_combout  & (\datapath_module|regfile_module|data~93_q )))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~376_combout )))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~376_combout  & (\datapath_module|regfile_module|data~109_q )) # 
// (\datapath_module|regfile_module|data~376_combout  & ((\datapath_module|regfile_module|data~125_q )))))) ) )

	.dataa(!\datapath_module|regfile_module|data~93_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~109_q ),
	.datad(!\datapath_module|regfile_module|data~376_combout ),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~125_q ),
	.datag(!\datapath_module|regfile_module|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~380 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~380 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \datapath_module|regfile_module|data~380 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N10
stratixiii_lcell_comb \datapath_module|alu_mux|Mux5~1 (
// Equation(s):
// \datapath_module|alu_mux|Mux5~1_combout  = ( \datapath_module|ir_module|data [5] & ( (!\control_module|Selector4~0_combout  & (!\control_module|Selector5~0_combout  & \datapath_module|ir_module|data [4])) # (\control_module|Selector4~0_combout  & 
// (\control_module|Selector5~0_combout )) ) ) # ( !\datapath_module|ir_module|data [5] & ( (!\control_module|Selector4~0_combout  & (!\control_module|Selector5~0_combout  & \datapath_module|ir_module|data [4])) ) )

	.dataa(!\control_module|Selector4~0_combout ),
	.datab(!\control_module|Selector5~0_combout ),
	.datac(!\datapath_module|ir_module|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux5~1 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux5~1 .lut_mask = 64'h0808080819191919;
defparam \datapath_module|alu_mux|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N38
stratixiii_lcell_comb \datapath_module|alu_mux|Mux2~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux2~0_combout  = ( \datapath_module|alu_mux|Mux5~1_combout  ) # ( !\datapath_module|alu_mux|Mux5~1_combout  & ( (\datapath_module|alu_mux|Mux5~0_combout  & \datapath_module|regfile_module|data~380_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datac(!\datapath_module|regfile_module|data~380_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux2~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux2~0 .lut_mask = 64'h03030303FFFFFFFF;
defparam \datapath_module|alu_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N34
stratixiii_lcell_comb \datapath_module|stb_filter_module|out[15]~0 (
// Equation(s):
// \datapath_module|stb_filter_module|out[15]~0_combout  = ( !\datapath_module|mar|data [0] & ( \control_module|state.stb2~q  ) ) # ( \datapath_module|mar|data [0] & ( !\control_module|state.stb2~q  ) ) # ( !\datapath_module|mar|data [0] & ( 
// !\control_module|state.stb2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath_module|mar|data [0]),
	.dataf(!\control_module|state.stb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|stb_filter_module|out[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|stb_filter_module|out[15]~0 .extended_lut = "off";
defparam \datapath_module|stb_filter_module|out[15]~0 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \datapath_module|stb_filter_module|out[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N12
stratixiii_lcell_comb \datapath_module|stb_filter_module|out[13]~4 (
// Equation(s):
// \datapath_module|stb_filter_module|out[13]~4_combout  = ( \datapath_module|regfile_module|data~220_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout ) # (\datapath_module|regfile_module|data~212_combout ) ) ) # ( 
// !\datapath_module|regfile_module|data~220_combout  & ( (\datapath_module|regfile_module|data~212_combout  & !\datapath_module|stb_filter_module|out[15]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|regfile_module|data~212_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|stb_filter_module|out[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|stb_filter_module|out[13]~4 .extended_lut = "off";
defparam \datapath_module|stb_filter_module|out[13]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \datapath_module|stb_filter_module|out[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N18
stratixiii_lcell_comb \datapath_module|alu_module|Selector2~7 (
// Equation(s):
// \datapath_module|alu_module|Selector2~7_combout  = ( \control_module|Selector3~0_combout  & ( (!\control_module|state.shf~q  & (\datapath_module|stb_filter_module|out[13]~4_combout  & ((\datapath_module|alu_mux|Mux2~0_combout ) # 
// (\control_module|Selector2~0_combout )))) ) ) # ( !\control_module|Selector3~0_combout  & ( (!\control_module|state.shf~q  & (\control_module|Selector2~0_combout  & !\datapath_module|stb_filter_module|out[13]~4_combout )) ) )

	.dataa(!\control_module|state.shf~q ),
	.datab(!\control_module|Selector2~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux2~0_combout ),
	.datad(!\datapath_module|stb_filter_module|out[13]~4_combout ),
	.datae(gnd),
	.dataf(!\control_module|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector2~7 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector2~7 .lut_mask = 64'h22002200002A002A;
defparam \datapath_module|alu_module|Selector2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N0
stratixiii_lcell_comb \datapath_module|stb_filter_module|out[15]~3 (
// Equation(s):
// \datapath_module|stb_filter_module|out[15]~3_combout  = ( \datapath_module|regfile_module|data~204_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout ) # (\datapath_module|regfile_module|data~196_combout ) ) ) # ( 
// !\datapath_module|regfile_module|data~204_combout  & ( (\datapath_module|regfile_module|data~196_combout  & !\datapath_module|stb_filter_module|out[15]~0_combout ) ) )

	.dataa(!\datapath_module|regfile_module|data~196_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|stb_filter_module|out[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|stb_filter_module|out[15]~3 .extended_lut = "off";
defparam \datapath_module|stb_filter_module|out[15]~3 .lut_mask = 64'h4444444477777777;
defparam \datapath_module|stb_filter_module|out[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y33_N13
dffeas \datapath_module|regfile_module|data~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~49 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N29
dffeas \datapath_module|regfile_module|data~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~33 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N29
dffeas \datapath_module|regfile_module|data~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~17 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N13
dffeas \datapath_module|regfile_module|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~1 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N30
stratixiii_lcell_comb \datapath_module|regfile_module|data~152 (
// Equation(s):
// \datapath_module|regfile_module|data~152_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~1_q )) # 
// (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~17_q ))))) # (\datapath_module|ir_module|data [2] & (((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~33_q )))) # (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~49_q )))) # (\datapath_module|ir_module|data [2] & 
// ((((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~49_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~33_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~17_q ),
	.datag(!\datapath_module|regfile_module|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~152 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~152 .lut_mask = 64'h0C330C770CFF0C77;
defparam \datapath_module|regfile_module|data~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N23
dffeas \datapath_module|regfile_module|data~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~97 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N3
dffeas \datapath_module|regfile_module|data~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~81 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N11
dffeas \datapath_module|regfile_module|data~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~65 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N8
stratixiii_lcell_comb \datapath_module|regfile_module|data~156 (
// Equation(s):
// \datapath_module|regfile_module|data~156_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|regfile_module|data~152_combout  & (\datapath_module|regfile_module|data~65_q  & (\datapath_module|ir_module|data [2]))) # 
// (\datapath_module|regfile_module|data~152_combout  & (((!\datapath_module|ir_module|data [2]) # (\datapath_module|regfile_module|data~81_q ))))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|regfile_module|data~152_combout  & 
// (((\datapath_module|regfile_module|data~97_q  & (\datapath_module|ir_module|data [2]))))) # (\datapath_module|regfile_module|data~152_combout  & ((((!\datapath_module|ir_module|data [2]))) # (\datapath_module|regfile_module|data~113_q ))) ) )

	.dataa(!\datapath_module|regfile_module|data~113_q ),
	.datab(!\datapath_module|regfile_module|data~152_combout ),
	.datac(!\datapath_module|regfile_module|data~97_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~81_q ),
	.datag(!\datapath_module|regfile_module|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~156 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~156 .lut_mask = 64'h330C331D333F331D;
defparam \datapath_module|regfile_module|data~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N18
stratixiii_lcell_comb \datapath_module|alu_mux|Mux14~1 (
// Equation(s):
// \datapath_module|alu_mux|Mux14~1_combout  = ( \datapath_module|regfile_module|data~156_combout  & ( (!\datapath_module|alu_mux|Mux14~0_combout  & (((!\control_module|Selector5~0_combout )) # (\datapath_module|ir_module|data [0]))) # 
// (\datapath_module|alu_mux|Mux14~0_combout  & (((\datapath_module|ir_module|data [1])))) ) ) # ( !\datapath_module|regfile_module|data~156_combout  & ( (!\datapath_module|alu_mux|Mux14~0_combout  & (\datapath_module|ir_module|data [0] & 
// (\control_module|Selector5~0_combout ))) # (\datapath_module|alu_mux|Mux14~0_combout  & (((\datapath_module|ir_module|data [1])))) ) )

	.dataa(!\datapath_module|ir_module|data [0]),
	.datab(!\control_module|Selector5~0_combout ),
	.datac(!\datapath_module|ir_module|data [1]),
	.datad(!\datapath_module|alu_mux|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux14~1 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux14~1 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \datapath_module|alu_mux|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N9
dffeas \datapath_module|regfile_module|data~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~82 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N15
dffeas \datapath_module|regfile_module|data~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~98 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N13
dffeas \datapath_module|regfile_module|data~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~50 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N21
dffeas \datapath_module|regfile_module|data~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~34 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N8
stratixiii_lcell_comb \datapath_module|regfile_module|data~18feeder (
// Equation(s):
// \datapath_module|regfile_module|data~18feeder_combout  = ( \datapath_module|regfile_filter_module|out[2]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~18feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N9
dffeas \datapath_module|regfile_module|data~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~18 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N39
dffeas \datapath_module|regfile_module|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~2 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N22
stratixiii_lcell_comb \datapath_module|regfile_module|data~136 (
// Equation(s):
// \datapath_module|regfile_module|data~136_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~2_q )) # 
// (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~18_q ))))) # (\datapath_module|ir_module|data [2] & (((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~34_q )))) # (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~50_q )))) # (\datapath_module|ir_module|data [2] & 
// ((((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~50_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~34_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~18_q ),
	.datag(!\datapath_module|regfile_module|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~136 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~136 .lut_mask = 64'h0C330C770CFF0C77;
defparam \datapath_module|regfile_module|data~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N5
dffeas \datapath_module|regfile_module|data~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~66 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N4
stratixiii_lcell_comb \datapath_module|regfile_module|data~140 (
// Equation(s):
// \datapath_module|regfile_module|data~140_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~136_combout )))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~136_combout  & ((\datapath_module|regfile_module|data~66_q ))) # (\datapath_module|regfile_module|data~136_combout  & (\datapath_module|regfile_module|data~82_q ))))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~136_combout )))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~136_combout  & ((\datapath_module|regfile_module|data~98_q ))) # 
// (\datapath_module|regfile_module|data~136_combout  & (\datapath_module|regfile_module|data~114_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~114_q ),
	.datab(!\datapath_module|regfile_module|data~82_q ),
	.datac(!\datapath_module|regfile_module|data~98_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~136_combout ),
	.datag(!\datapath_module|regfile_module|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~140 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~140 .lut_mask = 64'h000F000FFF33FF55;
defparam \datapath_module|regfile_module|data~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N12
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~35 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~35_combout  = ( !\datapath_module|alu_mux|Mux14~0_combout  & ( (!\control_module|Selector5~0_combout  & ((((!\datapath_module|regfile_module|data~140_combout  & !\datapath_module|regfile_module|data~132_combout ))))) 
// # (\control_module|Selector5~0_combout  & (!\datapath_module|ir_module|data [1] & (!\datapath_module|ir_module|data [2]))) ) ) # ( \datapath_module|alu_mux|Mux14~0_combout  & ( ((!\datapath_module|ir_module|data [2] & (!\datapath_module|ir_module|data 
// [3]))) ) )

	.dataa(!\datapath_module|ir_module|data [1]),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|ir_module|data [3]),
	.datad(!\datapath_module|regfile_module|data~140_combout ),
	.datae(!\datapath_module|alu_mux|Mux14~0_combout ),
	.dataf(!\datapath_module|regfile_module|data~132_combout ),
	.datag(!\control_module|Selector5~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~35 .extended_lut = "on";
defparam \datapath_module|alu_module|ShiftLeft0~35 .lut_mask = 64'hF808C0C00808C0C0;
defparam \datapath_module|alu_module|ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N2
stratixiii_lcell_comb \datapath_module|regfile_module|data~88feeder (
// Equation(s):
// \datapath_module|regfile_module|data~88feeder_combout  = \datapath_module|regfile_filter_module|out[8]~15_combout 

	.dataa(!\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~88feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~88feeder .lut_mask = 64'h5555555555555555;
defparam \datapath_module|regfile_module|data~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N3
dffeas \datapath_module|regfile_module|data~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~88 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N1
dffeas \datapath_module|regfile_module|data~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~40 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N25
dffeas \datapath_module|regfile_module|data~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~56 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N33
dffeas \datapath_module|regfile_module|data~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~8 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N0
stratixiii_lcell_comb \datapath_module|regfile_module|data~304 (
// Equation(s):
// \datapath_module|regfile_module|data~304_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~8_q  & (!\datapath_module|ir_module|data [2]))))) # 
// (\datapath_module|ir_module|data [0] & ((((\datapath_module|ir_module|data [2]))) # (\datapath_module|regfile_module|data~24_q ))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [0] & 
// (((\datapath_module|regfile_module|data~40_q  & (!\datapath_module|ir_module|data [2]))))) # (\datapath_module|ir_module|data [0] & ((((\datapath_module|regfile_module|data~56_q ) # (\datapath_module|ir_module|data [2]))))) ) )

	.dataa(!\datapath_module|ir_module|data [0]),
	.datab(!\datapath_module|regfile_module|data~24_q ),
	.datac(!\datapath_module|regfile_module|data~40_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~56_q ),
	.datag(!\datapath_module|regfile_module|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~304 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~304 .lut_mask = 64'h1B550A551B555F55;
defparam \datapath_module|regfile_module|data~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N0
stratixiii_lcell_comb \datapath_module|regfile_module|data~104feeder (
// Equation(s):
// \datapath_module|regfile_module|data~104feeder_combout  = \datapath_module|regfile_filter_module|out[8]~15_combout 

	.dataa(!\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~104feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~104feeder .lut_mask = 64'h5555555555555555;
defparam \datapath_module|regfile_module|data~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N1
dffeas \datapath_module|regfile_module|data~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~104 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N29
dffeas \datapath_module|regfile_module|data~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~120 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N25
dffeas \datapath_module|regfile_module|data~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~72 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N24
stratixiii_lcell_comb \datapath_module|regfile_module|data~308 (
// Equation(s):
// \datapath_module|regfile_module|data~308_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|regfile_module|data~304_combout  & (((\datapath_module|regfile_module|data~72_q  & (\datapath_module|ir_module|data [2]))))) # 
// (\datapath_module|regfile_module|data~304_combout  & ((((!\datapath_module|ir_module|data [2]))) # (\datapath_module|regfile_module|data~88_q ))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|regfile_module|data~304_combout  & 
// (\datapath_module|regfile_module|data~104_q  & (\datapath_module|ir_module|data [2]))) # (\datapath_module|regfile_module|data~304_combout  & (((!\datapath_module|ir_module|data [2]) # (\datapath_module|regfile_module|data~120_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~88_q ),
	.datab(!\datapath_module|regfile_module|data~304_combout ),
	.datac(!\datapath_module|regfile_module|data~104_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~120_q ),
	.datag(!\datapath_module|regfile_module|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~308 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~308 .lut_mask = 64'h331D330C331D333F;
defparam \datapath_module|regfile_module|data~308 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N8
stratixiii_lcell_comb \datapath_module|regfile_mux|Mux6~0 (
// Equation(s):
// \datapath_module|regfile_mux|Mux6~0_combout  = ( \control_module|WideOr16~combout  & ( \datapath_module|offset_adder|Add0~33_sumout  & ( (!\control_module|WideOr17~combout ) # (\datapath_module|pc|data [9]) ) ) ) # ( !\control_module|WideOr16~combout  & ( 
// \datapath_module|offset_adder|Add0~33_sumout  & ( (!\control_module|WideOr17~combout  & ((\datapath_module|alu_module|Selector6~5_combout ))) # (\control_module|WideOr17~combout  & (\datapath_module|mdr|data [9])) ) ) ) # ( 
// \control_module|WideOr16~combout  & ( !\datapath_module|offset_adder|Add0~33_sumout  & ( (\control_module|WideOr17~combout  & \datapath_module|pc|data [9]) ) ) ) # ( !\control_module|WideOr16~combout  & ( !\datapath_module|offset_adder|Add0~33_sumout  & ( 
// (!\control_module|WideOr17~combout  & ((\datapath_module|alu_module|Selector6~5_combout ))) # (\control_module|WideOr17~combout  & (\datapath_module|mdr|data [9])) ) ) )

	.dataa(!\control_module|WideOr17~combout ),
	.datab(!\datapath_module|mdr|data [9]),
	.datac(!\datapath_module|alu_module|Selector6~5_combout ),
	.datad(!\datapath_module|pc|data [9]),
	.datae(!\control_module|WideOr16~combout ),
	.dataf(!\datapath_module|offset_adder|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_mux|Mux6~0 .extended_lut = "off";
defparam \datapath_module|regfile_mux|Mux6~0 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \datapath_module|regfile_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N6
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[9]~16 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[9]~16_combout  = ( !\control_module|state.ldb3~q  & ( \datapath_module|regfile_mux|Mux6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_module|regfile_mux|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\control_module|state.ldb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[9]~16 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[9]~16 .lut_mask = 64'h00FF00FF00000000;
defparam \datapath_module|regfile_filter_module|out[9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N1
dffeas \datapath_module|regfile_module|data~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~121 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~121 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N34
stratixiii_lcell_comb \datapath_module|regfile_module|data~25feeder (
// Equation(s):
// \datapath_module|regfile_module|data~25feeder_combout  = ( \datapath_module|regfile_filter_module|out[9]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~25feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N35
dffeas \datapath_module|regfile_module|data~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~25 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N5
dffeas \datapath_module|regfile_module|data~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~41 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N33
dffeas \datapath_module|regfile_module|data~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~57 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N11
dffeas \datapath_module|regfile_module|data~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~9 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N6
stratixiii_lcell_comb \datapath_module|regfile_module|data~312 (
// Equation(s):
// \datapath_module|regfile_module|data~312_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~9_q )))) # 
// (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~25_q )))) # (\datapath_module|ir_module|data [2] & ((((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~41_q )) # (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~57_q ))))) # (\datapath_module|ir_module|data [2] & 
// (((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~25_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~41_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~57_q ),
	.datag(!\datapath_module|regfile_module|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~312 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~312 .lut_mask = 64'h0C770C330C770CFF;
defparam \datapath_module|regfile_module|data~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N31
dffeas \datapath_module|regfile_module|data~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~105 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N7
dffeas \datapath_module|regfile_module|data~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~89 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N9
dffeas \datapath_module|regfile_module|data~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~73 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N8
stratixiii_lcell_comb \datapath_module|regfile_module|data~316 (
// Equation(s):
// \datapath_module|regfile_module|data~316_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|regfile_module|data~312_combout  & (\datapath_module|regfile_module|data~73_q  & (\datapath_module|ir_module|data [2]))) # 
// (\datapath_module|regfile_module|data~312_combout  & (((!\datapath_module|ir_module|data [2]) # (\datapath_module|regfile_module|data~89_q ))))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|regfile_module|data~312_combout  & 
// (((\datapath_module|regfile_module|data~105_q  & (\datapath_module|ir_module|data [2]))))) # (\datapath_module|regfile_module|data~312_combout  & ((((!\datapath_module|ir_module|data [2]))) # (\datapath_module|regfile_module|data~121_q ))) ) )

	.dataa(!\datapath_module|regfile_module|data~121_q ),
	.datab(!\datapath_module|regfile_module|data~312_combout ),
	.datac(!\datapath_module|regfile_module|data~105_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~89_q ),
	.datag(!\datapath_module|regfile_module|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~316 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~316 .lut_mask = 64'h330C331D333F331D;
defparam \datapath_module|regfile_module|data~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N12
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~0 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~0_combout  = ( \datapath_module|regfile_module|data~316_combout  & ( (!\datapath_module|alu_mux|Mux5~1_combout  & !\datapath_module|alu_mux|Mux5~0_combout ) ) ) # ( !\datapath_module|regfile_module|data~316_combout  
// & ( (!\datapath_module|alu_mux|Mux5~1_combout  & ((!\datapath_module|regfile_module|data~308_combout ) # (!\datapath_module|alu_mux|Mux5~0_combout ))) ) )

	.dataa(!\datapath_module|regfile_module|data~308_combout ),
	.datab(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datac(gnd),
	.datad(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~0 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~0 .lut_mask = 64'hCC88CC88CC00CC00;
defparam \datapath_module|alu_module|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N6
stratixiii_lcell_comb \datapath_module|regfile_module|data~117feeder (
// Equation(s):
// \datapath_module|regfile_module|data~117feeder_combout  = ( \datapath_module|regfile_filter_module|out[5]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~117feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N7
dffeas \datapath_module|regfile_module|data~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~117 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N22
stratixiii_lcell_comb \datapath_module|regfile_module|data~21feeder (
// Equation(s):
// \datapath_module|regfile_module|data~21feeder_combout  = ( \datapath_module|regfile_filter_module|out[5]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~21feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N23
dffeas \datapath_module|regfile_module|data~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~21 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N17
dffeas \datapath_module|regfile_module|data~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~37 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N37
dffeas \datapath_module|regfile_module|data~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~53 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N9
dffeas \datapath_module|regfile_module|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~5 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N16
stratixiii_lcell_comb \datapath_module|regfile_module|data~288 (
// Equation(s):
// \datapath_module|regfile_module|data~288_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~5_q )))) # 
// (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~21_q )))) # (\datapath_module|ir_module|data [2] & ((((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data 
// [2] & (((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~37_q )) # (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~53_q )))))) # (\datapath_module|ir_module|data [2] & 
// ((((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|ir_module|data [2]),
	.datab(!\datapath_module|regfile_module|data~21_q ),
	.datac(!\datapath_module|regfile_module|data~37_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~53_q ),
	.datag(!\datapath_module|regfile_module|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~288 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~288 .lut_mask = 64'h0A770A550A770AFF;
defparam \datapath_module|regfile_module|data~288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N21
dffeas \datapath_module|regfile_module|data~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~101 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y32_N23
dffeas \datapath_module|regfile_module|data~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~69 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N20
stratixiii_lcell_comb \datapath_module|regfile_module|data~292 (
// Equation(s):
// \datapath_module|regfile_module|data~292_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|regfile_module|data~288_combout  & (\datapath_module|regfile_module|data~69_q  & (\datapath_module|ir_module|data [2]))) # 
// (\datapath_module|regfile_module|data~288_combout  & (((!\datapath_module|ir_module|data [2]) # (\datapath_module|regfile_module|data~85_q ))))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|regfile_module|data~288_combout  & 
// (((\datapath_module|regfile_module|data~101_q  & (\datapath_module|ir_module|data [2]))))) # (\datapath_module|regfile_module|data~288_combout  & ((((!\datapath_module|ir_module|data [2]))) # (\datapath_module|regfile_module|data~117_q ))) ) )

	.dataa(!\datapath_module|regfile_module|data~117_q ),
	.datab(!\datapath_module|regfile_module|data~288_combout ),
	.datac(!\datapath_module|regfile_module|data~101_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~85_q ),
	.datag(!\datapath_module|regfile_module|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~292 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~292 .lut_mask = 64'h330C331D333F331D;
defparam \datapath_module|regfile_module|data~292 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N38
stratixiii_lcell_comb \datapath_module|alu_mux|Mux10~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux10~0_combout  = ( \control_module|Selector4~0_combout  & ( \datapath_module|ir_module|data [4] & ( (!\control_module|WideOr1~0_combout  & (((!\control_module|Selector5~0_combout )) # (\datapath_module|ir_module|data [5]))) # 
// (\control_module|WideOr1~0_combout  & (((\datapath_module|regfile_module|data~292_combout ) # (\control_module|Selector5~0_combout )))) ) ) ) # ( !\control_module|Selector4~0_combout  & ( \datapath_module|ir_module|data [4] & ( 
// !\control_module|Selector5~0_combout  ) ) ) # ( \control_module|Selector4~0_combout  & ( !\datapath_module|ir_module|data [4] & ( (!\control_module|WideOr1~0_combout  & (\datapath_module|ir_module|data [5] & (\control_module|Selector5~0_combout ))) # 
// (\control_module|WideOr1~0_combout  & (((!\control_module|Selector5~0_combout  & \datapath_module|regfile_module|data~292_combout )))) ) ) )

	.dataa(!\datapath_module|ir_module|data [5]),
	.datab(!\control_module|WideOr1~0_combout ),
	.datac(!\control_module|Selector5~0_combout ),
	.datad(!\datapath_module|regfile_module|data~292_combout ),
	.datae(!\control_module|Selector4~0_combout ),
	.dataf(!\datapath_module|ir_module|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux10~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux10~0 .lut_mask = 64'h00000434F0F0C7F7;
defparam \datapath_module|alu_mux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N26
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[11]~22 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[11]~22_combout  = ( \datapath_module|regfile_mux|Mux4~0_combout  & ( !\control_module|state.ldb3~q  ) )

	.dataa(!\control_module|state.ldb3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_mux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[11]~22 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[11]~22 .lut_mask = 64'h00000000AAAAAAAA;
defparam \datapath_module|regfile_filter_module|out[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N29
dffeas \datapath_module|regfile_module|data~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~91 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N27
dffeas \datapath_module|regfile_module|data~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~107 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N39
dffeas \datapath_module|regfile_module|data~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~59 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N31
dffeas \datapath_module|regfile_module|data~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~27 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N1
dffeas \datapath_module|regfile_module|data~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~43 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N19
dffeas \datapath_module|regfile_module|data~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~11 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N2
stratixiii_lcell_comb \datapath_module|regfile_module|data~344 (
// Equation(s):
// \datapath_module|regfile_module|data~344_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~11_q  & !\datapath_module|ir_module|data [2])))) # 
// (\datapath_module|ir_module|data [0] & (((\datapath_module|ir_module|data [2])) # (\datapath_module|regfile_module|data~27_q )))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [0] & 
// (((\datapath_module|regfile_module|data~43_q  & !\datapath_module|ir_module|data [2])))) # (\datapath_module|ir_module|data [0] & (((\datapath_module|ir_module|data [2])) # (\datapath_module|regfile_module|data~59_q )))) ) )

	.dataa(!\datapath_module|regfile_module|data~59_q ),
	.datab(!\datapath_module|regfile_module|data~27_q ),
	.datac(!\datapath_module|regfile_module|data~43_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|ir_module|data [2]),
	.datag(!\datapath_module|regfile_module|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~344 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~344 .lut_mask = 64'h0F330F5500FF00FF;
defparam \datapath_module|regfile_module|data~344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N13
dffeas \datapath_module|regfile_module|data~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~123 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N1
dffeas \datapath_module|regfile_module|data~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~75 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N0
stratixiii_lcell_comb \datapath_module|regfile_module|data~348 (
// Equation(s):
// \datapath_module|regfile_module|data~348_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((((\datapath_module|regfile_module|data~344_combout ))))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~344_combout  & (((\datapath_module|regfile_module|data~75_q )))) # (\datapath_module|regfile_module|data~344_combout  & (\datapath_module|regfile_module|data~91_q )))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~344_combout )))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~344_combout  & (\datapath_module|regfile_module|data~107_q )) # 
// (\datapath_module|regfile_module|data~344_combout  & ((\datapath_module|regfile_module|data~123_q )))))) ) )

	.dataa(!\datapath_module|regfile_module|data~91_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~107_q ),
	.datad(!\datapath_module|regfile_module|data~344_combout ),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~123_q ),
	.datag(!\datapath_module|regfile_module|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~348 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~348 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \datapath_module|regfile_module|data~348 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N26
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~53 (
// Equation(s):
// \datapath_module|plus2_module|Add0~53_sumout  = SUM(( GND ) + ( \datapath_module|pc|data [14] ) + ( \datapath_module|plus2_module|Add0~50  ))
// \datapath_module|plus2_module|Add0~54  = CARRY(( GND ) + ( \datapath_module|pc|data [14] ) + ( \datapath_module|plus2_module|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [14]),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~53_sumout ),
	.cout(\datapath_module|plus2_module|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~53 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~53 .lut_mask = 64'h0000FF0000000000;
defparam \datapath_module|plus2_module|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N26
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~53 (
// Equation(s):
// \datapath_module|offset_adder|Add0~53_sumout  = SUM(( \datapath_module|pc|data [14] ) + ( (!\datapath_module|ir_module|data [11] & (((\datapath_module|ir_module|data [8])))) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & 
// (\datapath_module|ir_module|data [8])) # (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [10]))))) ) + ( \datapath_module|offset_adder|Add0~50  ))
// \datapath_module|offset_adder|Add0~54  = CARRY(( \datapath_module|pc|data [14] ) + ( (!\datapath_module|ir_module|data [11] & (((\datapath_module|ir_module|data [8])))) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & 
// (\datapath_module|ir_module|data [8])) # (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [10]))))) ) + ( \datapath_module|offset_adder|Add0~50  ))

	.dataa(!\datapath_module|ir_module|data [11]),
	.datab(!\control_module|state.jmp_sub2~q ),
	.datac(!\datapath_module|ir_module|data [8]),
	.datad(!\datapath_module|pc|data [14]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [10]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~53_sumout ),
	.cout(\datapath_module|offset_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~53 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~53 .lut_mask = 64'h0000F1E0000000FF;
defparam \datapath_module|offset_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N13
dffeas \datapath_module|regfile_module|data~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~30 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N25
dffeas \datapath_module|regfile_module|data~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~46 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N18
stratixiii_lcell_comb \datapath_module|regfile_module|data~62feeder (
// Equation(s):
// \datapath_module|regfile_module|data~62feeder_combout  = ( \datapath_module|regfile_filter_module|out[14]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~62feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N19
dffeas \datapath_module|regfile_module|data~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~62 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N9
dffeas \datapath_module|regfile_module|data~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~14 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N8
stratixiii_lcell_comb \datapath_module|regfile_module|data~168 (
// Equation(s):
// \datapath_module|regfile_module|data~168_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~14_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~30_q ))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & 
// (((\datapath_module|regfile_module|data~46_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|regfile_module|data~62_q ) # (\datapath_module|store_mux|f[2]~0_combout ))))) ) )

	.dataa(!\datapath_module|store_mux|f[0]~2_combout ),
	.datab(!\datapath_module|regfile_module|data~30_q ),
	.datac(!\datapath_module|regfile_module|data~46_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~62_q ),
	.datag(!\datapath_module|regfile_module|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~168 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~168 .lut_mask = 64'h1B550A551B555F55;
defparam \datapath_module|regfile_module|data~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N25
dffeas \datapath_module|regfile_module|data~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~110 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N21
dffeas \datapath_module|regfile_module|data~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~94 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N33
dffeas \datapath_module|regfile_module|data~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~78 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N20
stratixiii_lcell_comb \datapath_module|regfile_module|data~172 (
// Equation(s):
// \datapath_module|regfile_module|data~172_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|regfile_module|data~168_combout  & (\datapath_module|regfile_module|data~78_q  & (\datapath_module|store_mux|f[2]~0_combout ))) # 
// (\datapath_module|regfile_module|data~168_combout  & (((!\datapath_module|store_mux|f[2]~0_combout ) # (\datapath_module|regfile_module|data~94_q ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// (!\datapath_module|regfile_module|data~168_combout  & (((\datapath_module|regfile_module|data~110_q  & (\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|regfile_module|data~168_combout  & ((((!\datapath_module|store_mux|f[2]~0_combout 
// ))) # (\datapath_module|regfile_module|data~126_q ))) ) )

	.dataa(!\datapath_module|regfile_module|data~126_q ),
	.datab(!\datapath_module|regfile_module|data~168_combout ),
	.datac(!\datapath_module|regfile_module|data~110_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~94_q ),
	.datag(!\datapath_module|regfile_module|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~172 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~172 .lut_mask = 64'h330C331D333F331D;
defparam \datapath_module|regfile_module|data~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N28
stratixiii_lcell_comb \datapath_module|pc_mux|Mux1~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux1~0_combout  = ( \datapath_module|regfile_module|data~172_combout  & ( \datapath_module|regfile_filter_module|out[14]~20_combout  & ( (!\control_module|Selector0~0_combout ) # ((!\control_module|Selector1~0_combout  & 
// ((\datapath_module|offset_adder|Add0~53_sumout ))) # (\control_module|Selector1~0_combout  & (\datapath_module|plus2_module|Add0~53_sumout ))) ) ) ) # ( !\datapath_module|regfile_module|data~172_combout  & ( 
// \datapath_module|regfile_filter_module|out[14]~20_combout  & ( (!\control_module|Selector1~0_combout  & (((!\control_module|Selector0~0_combout ) # (\datapath_module|offset_adder|Add0~53_sumout )))) # (\control_module|Selector1~0_combout  & 
// (\datapath_module|plus2_module|Add0~53_sumout  & ((\control_module|Selector0~0_combout )))) ) ) ) # ( \datapath_module|regfile_module|data~172_combout  & ( !\datapath_module|regfile_filter_module|out[14]~20_combout  & ( 
// (!\control_module|Selector1~0_combout  & (((\datapath_module|offset_adder|Add0~53_sumout  & \control_module|Selector0~0_combout )))) # (\control_module|Selector1~0_combout  & (((!\control_module|Selector0~0_combout )) # 
// (\datapath_module|plus2_module|Add0~53_sumout ))) ) ) ) # ( !\datapath_module|regfile_module|data~172_combout  & ( !\datapath_module|regfile_filter_module|out[14]~20_combout  & ( (\control_module|Selector0~0_combout  & 
// ((!\control_module|Selector1~0_combout  & ((\datapath_module|offset_adder|Add0~53_sumout ))) # (\control_module|Selector1~0_combout  & (\datapath_module|plus2_module|Add0~53_sumout )))) ) ) )

	.dataa(!\datapath_module|plus2_module|Add0~53_sumout ),
	.datab(!\datapath_module|offset_adder|Add0~53_sumout ),
	.datac(!\control_module|Selector1~0_combout ),
	.datad(!\control_module|Selector0~0_combout ),
	.datae(!\datapath_module|regfile_module|data~172_combout ),
	.dataf(!\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux1~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux1~0 .lut_mask = 64'h00350F35F035FF35;
defparam \datapath_module|pc_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N29
dffeas \datapath_module|pc|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[14] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N14
stratixiii_lcell_comb \datapath_module|alu_module|Equal0~0 (
// Equation(s):
// \datapath_module|alu_module|Equal0~0_combout  = ( \control_module|Selector2~0_combout  & ( (\control_module|state.shf~q  & !\control_module|Selector3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.shf~q ),
	.datad(!\control_module|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\control_module|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Equal0~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Equal0~0 .lut_mask = 64'h000000000F000F00;
defparam \datapath_module|alu_module|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N4
stratixiii_lcell_comb \datapath_module|alu_module|Selector2~5 (
// Equation(s):
// \datapath_module|alu_module|Selector2~5_combout  = ( \datapath_module|alu_module|Equal0~0_combout  & ( (\datapath_module|stb_filter_module|out[15]~3_combout  & ((!\datapath_module|alu_module|ShiftLeft0~35_combout ) # 
// (\datapath_module|alu_module|ShiftLeft0~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector2~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector2~5 .lut_mask = 64'h000000000C0F0C0F;
defparam \datapath_module|alu_module|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N0
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[6]~12 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[6]~12_combout  = ( \datapath_module|regfile_mux|Mux1~0_combout  & ( (\datapath_module|regfile_filter_module|out[6]~11_combout ) # (\datapath_module|regfile_filter_module|out[0]~0_combout ) ) ) # ( 
// !\datapath_module|regfile_mux|Mux1~0_combout  & ( (!\datapath_module|regfile_filter_module|out[0]~0_combout  & \datapath_module|regfile_filter_module|out[6]~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[6]~11_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_mux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[6]~12 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[6]~12 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \datapath_module|regfile_filter_module|out[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N15
dffeas \datapath_module|regfile_module|data~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~54 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N29
dffeas \datapath_module|regfile_module|data~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~38 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N35
dffeas \datapath_module|regfile_module|data~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~22 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N7
dffeas \datapath_module|regfile_module|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~6 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N4
stratixiii_lcell_comb \datapath_module|regfile_module|data~160 (
// Equation(s):
// \datapath_module|regfile_module|data~160_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~6_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|regfile_module|data~22_q ) # (\datapath_module|store_mux|f[2]~0_combout ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & 
// (((\datapath_module|regfile_module|data~38_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~54_q ))) ) )

	.dataa(!\datapath_module|store_mux|f[0]~2_combout ),
	.datab(!\datapath_module|regfile_module|data~54_q ),
	.datac(!\datapath_module|regfile_module|data~38_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~22_q ),
	.datag(!\datapath_module|regfile_module|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~160 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~160 .lut_mask = 64'h0A551B555F551B55;
defparam \datapath_module|regfile_module|data~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N21
dffeas \datapath_module|regfile_module|data~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~118 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N1
dffeas \datapath_module|regfile_module|data~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~102 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N25
dffeas \datapath_module|regfile_module|data~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~86 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N27
dffeas \datapath_module|regfile_module|data~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~70 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N20
stratixiii_lcell_comb \datapath_module|regfile_module|data~164 (
// Equation(s):
// \datapath_module|regfile_module|data~164_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|regfile_module|data~160_combout  & (((\datapath_module|regfile_module|data~70_q  & (\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|regfile_module|data~160_combout  & ((((!\datapath_module|store_mux|f[2]~0_combout ) # (\datapath_module|regfile_module|data~86_q ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// (!\datapath_module|regfile_module|data~160_combout  & (((\datapath_module|regfile_module|data~102_q  & (\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|regfile_module|data~160_combout  & ((((!\datapath_module|store_mux|f[2]~0_combout 
// ))) # (\datapath_module|regfile_module|data~118_q ))) ) )

	.dataa(!\datapath_module|regfile_module|data~160_combout ),
	.datab(!\datapath_module|regfile_module|data~118_q ),
	.datac(!\datapath_module|regfile_module|data~102_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~86_q ),
	.datag(!\datapath_module|regfile_module|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~164 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~164 .lut_mask = 64'h550A551B555F551B;
defparam \datapath_module|regfile_module|data~164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N8
stratixiii_lcell_comb \datapath_module|stb_filter_module|out[14]~1 (
// Equation(s):
// \datapath_module|stb_filter_module|out[14]~1_combout  = ( \datapath_module|regfile_module|data~164_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout ) # (\datapath_module|regfile_module|data~172_combout ) ) ) # ( 
// !\datapath_module|regfile_module|data~164_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~172_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(gnd),
	.datad(!\datapath_module|regfile_module|data~172_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|stb_filter_module|out[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|stb_filter_module|out[14]~1 .extended_lut = "off";
defparam \datapath_module|stb_filter_module|out[14]~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \datapath_module|stb_filter_module|out[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N16
stratixiii_lcell_comb \datapath_module|alu_mux|Mux1~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux1~0_combout  = ( \datapath_module|regfile_module|data~332_combout  & ( (\datapath_module|alu_mux|Mux5~1_combout ) # (\datapath_module|alu_mux|Mux5~0_combout ) ) ) # ( !\datapath_module|regfile_module|data~332_combout  & ( 
// \datapath_module|alu_mux|Mux5~1_combout  ) )

	.dataa(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux1~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux1~0 .lut_mask = 64'h3333333377777777;
defparam \datapath_module|alu_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector1~5 (
// Equation(s):
// \datapath_module|alu_module|Selector1~5_combout  = ( \datapath_module|alu_mux|Mux1~0_combout  & ( (!\control_module|state.shf~q  & ((!\datapath_module|stb_filter_module|out[14]~1_combout  & (\control_module|Selector2~0_combout  & 
// !\control_module|Selector3~0_combout )) # (\datapath_module|stb_filter_module|out[14]~1_combout  & ((\control_module|Selector3~0_combout ))))) ) ) # ( !\datapath_module|alu_mux|Mux1~0_combout  & ( (!\control_module|state.shf~q  & 
// (\control_module|Selector2~0_combout  & (!\datapath_module|stb_filter_module|out[14]~1_combout  $ (\control_module|Selector3~0_combout )))) ) )

	.dataa(!\control_module|state.shf~q ),
	.datab(!\control_module|Selector2~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.datad(!\control_module|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector1~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector1~5 .lut_mask = 64'h20022002200A200A;
defparam \datapath_module|alu_module|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N34
stratixiii_lcell_comb \datapath_module|alu_module|Equal0~5 (
// Equation(s):
// \datapath_module|alu_module|Equal0~5_combout  = ( !\control_module|Selector2~0_combout  & ( (!\control_module|Selector3~0_combout  & !\control_module|state.shf~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|Selector3~0_combout ),
	.datad(!\control_module|state.shf~q ),
	.datae(gnd),
	.dataf(!\control_module|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Equal0~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Equal0~5 .lut_mask = 64'hF000F00000000000;
defparam \datapath_module|alu_module|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N17
dffeas \datapath_module|regfile_module|data~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~112 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N19
dffeas \datapath_module|regfile_module|data~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~96 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N21
dffeas \datapath_module|regfile_module|data~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~16 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N25
dffeas \datapath_module|regfile_module|data~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~32 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N11
dffeas \datapath_module|regfile_module|data~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~48 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N5
dffeas \datapath_module|regfile_module|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~0 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N26
stratixiii_lcell_comb \datapath_module|regfile_module|data~144 (
// Equation(s):
// \datapath_module|regfile_module|data~144_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~0_q )))) # 
// (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~16_q )))) # (\datapath_module|ir_module|data [2] & ((((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~32_q )) # (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~48_q ))))) # (\datapath_module|ir_module|data [2] & 
// (((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~16_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~32_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~48_q ),
	.datag(!\datapath_module|regfile_module|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~144 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~144 .lut_mask = 64'h0C770C330C770CFF;
defparam \datapath_module|regfile_module|data~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N23
dffeas \datapath_module|regfile_module|data~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~64 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N20
stratixiii_lcell_comb \datapath_module|regfile_module|data~148 (
// Equation(s):
// \datapath_module|regfile_module|data~148_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~144_combout )))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~144_combout  & ((\datapath_module|regfile_module|data~64_q ))) # (\datapath_module|regfile_module|data~144_combout  & (\datapath_module|regfile_module|data~80_q ))))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~144_combout )))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~144_combout  & ((\datapath_module|regfile_module|data~96_q ))) # 
// (\datapath_module|regfile_module|data~144_combout  & (\datapath_module|regfile_module|data~112_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~80_q ),
	.datab(!\datapath_module|regfile_module|data~112_q ),
	.datac(!\datapath_module|regfile_module|data~96_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~144_combout ),
	.datag(!\datapath_module|regfile_module|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~148 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~148 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath_module|regfile_module|data~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N6
stratixiii_lcell_comb \datapath_module|alu_mux|Mux15~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux15~0_combout  = ( \datapath_module|alu_mux|Mux14~0_combout  & ( ((\datapath_module|alu_mux|Mux5~0_combout  & \datapath_module|regfile_module|data~148_combout )) # (\datapath_module|ir_module|data [0]) ) ) # ( 
// !\datapath_module|alu_mux|Mux14~0_combout  & ( (\datapath_module|alu_mux|Mux5~0_combout  & \datapath_module|regfile_module|data~148_combout ) ) )

	.dataa(!\datapath_module|ir_module|data [0]),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datad(!\datapath_module|regfile_module|data~148_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux15~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux15~0 .lut_mask = 64'h000F000F555F555F;
defparam \datapath_module|alu_mux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N12
stratixiii_lcell_comb \datapath_module|alu_module|Selector1~7 (
// Equation(s):
// \datapath_module|alu_module|Selector1~7_combout  = ( \datapath_module|alu_mux|Mux15~0_combout  & ( (\datapath_module|stb_filter_module|out[15]~3_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout  & \datapath_module|alu_module|Equal0~1_combout )) # 
// (\datapath_module|alu_module|Equal0~0_combout ))) ) ) # ( !\datapath_module|alu_mux|Mux15~0_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & (((\datapath_module|alu_module|Equal0~0_combout ) # (\datapath_module|alu_module|Equal0~1_combout )))) # 
// (\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|stb_filter_module|out[15]~3_combout  & ((\datapath_module|alu_module|Equal0~0_combout )))) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|alu_module|Equal0~1_combout ),
	.datad(!\datapath_module|alu_module|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector1~7 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector1~7 .lut_mask = 64'h0CDD0CDD04550455;
defparam \datapath_module|alu_module|Selector1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N34
stratixiii_lcell_comb \datapath_module|alu_module|Selector1~4 (
// Equation(s):
// \datapath_module|alu_module|Selector1~4_combout  = ( !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( \datapath_module|alu_module|ShiftLeft0~35_combout  & ( (\datapath_module|alu_module|Selector1~7_combout  & 
// (((\datapath_module|stb_filter_module|out[14]~1_combout ) # (\datapath_module|alu_mux|Mux15~0_combout )) # (\datapath_module|alu_mux|Mux14~1_combout ))) ) ) )

	.dataa(!\datapath_module|alu_module|Selector1~7_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datad(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector1~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector1~4 .lut_mask = 64'h0000000015550000;
defparam \datapath_module|alu_module|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N21
dffeas \datapath_module|regfile_module|data~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~116 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N13
dffeas \datapath_module|regfile_module|data~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~84 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y32_N23
dffeas \datapath_module|regfile_module|data~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~100 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N15
dffeas \datapath_module|regfile_module|data~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~20 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N17
dffeas \datapath_module|regfile_module|data~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~52 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N1
dffeas \datapath_module|regfile_module|data~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~36 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N35
dffeas \datapath_module|regfile_module|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~4 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N32
stratixiii_lcell_comb \datapath_module|regfile_module|data~176 (
// Equation(s):
// \datapath_module|regfile_module|data~176_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|store_mux|f[0]~2_combout  & ((\datapath_module|regfile_module|data~4_q ))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~20_q )))) # (\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|store_mux|f[0]~2_combout ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// ((!\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|store_mux|f[0]~2_combout  & ((\datapath_module|regfile_module|data~36_q ))) # (\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~52_q )))) # 
// (\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|store_mux|f[0]~2_combout ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~20_q ),
	.datab(!\datapath_module|regfile_module|data~52_q ),
	.datac(!\datapath_module|regfile_module|data~36_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|store_mux|f[0]~2_combout ),
	.datag(!\datapath_module|regfile_module|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~176 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~176 .lut_mask = 64'h0F000F0055FF33FF;
defparam \datapath_module|regfile_module|data~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y32_N27
dffeas \datapath_module|regfile_module|data~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~68 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N20
stratixiii_lcell_comb \datapath_module|regfile_module|data~180 (
// Equation(s):
// \datapath_module|regfile_module|data~180_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~176_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & 
// ((!\datapath_module|regfile_module|data~176_combout  & ((\datapath_module|regfile_module|data~68_q ))) # (\datapath_module|regfile_module|data~176_combout  & (\datapath_module|regfile_module|data~84_q ))))) ) ) # ( 
// \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~176_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|regfile_module|data~176_combout  & 
// ((\datapath_module|regfile_module|data~100_q ))) # (\datapath_module|regfile_module|data~176_combout  & (\datapath_module|regfile_module|data~116_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~116_q ),
	.datab(!\datapath_module|regfile_module|data~84_q ),
	.datac(!\datapath_module|regfile_module|data~100_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~176_combout ),
	.datag(!\datapath_module|regfile_module|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~180 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~180 .lut_mask = 64'h000F000FFF33FF55;
defparam \datapath_module|regfile_module|data~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N6
stratixiii_lcell_comb \datapath_module|regfile_module|data~368 (
// Equation(s):
// \datapath_module|regfile_module|data~368_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~12_q )))) # 
// (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~28_q )))) # (\datapath_module|ir_module|data [2] & ((((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~44_q )) # (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~60_q ))))) # (\datapath_module|ir_module|data [2] & 
// (((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~28_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~44_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~60_q ),
	.datag(!\datapath_module|regfile_module|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~368 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~368 .lut_mask = 64'h0C770C330C770CFF;
defparam \datapath_module|regfile_module|data~368 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N32
stratixiii_lcell_comb \datapath_module|regfile_module|data~372 (
// Equation(s):
// \datapath_module|regfile_module|data~372_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~368_combout )))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~368_combout  & ((\datapath_module|regfile_module|data~76_q ))) # (\datapath_module|regfile_module|data~368_combout  & (\datapath_module|regfile_module|data~92_q ))))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~368_combout )))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~368_combout  & ((\datapath_module|regfile_module|data~108_q ))) # 
// (\datapath_module|regfile_module|data~368_combout  & (\datapath_module|regfile_module|data~124_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~92_q ),
	.datab(!\datapath_module|regfile_module|data~124_q ),
	.datac(!\datapath_module|regfile_module|data~108_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~368_combout ),
	.datag(!\datapath_module|regfile_module|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~372 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~372 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath_module|regfile_module|data~372 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N36
stratixiii_lcell_comb \datapath_module|alu_mux|Mux3~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux3~0_combout  = ( \datapath_module|alu_mux|Mux5~1_combout  ) # ( !\datapath_module|alu_mux|Mux5~1_combout  & ( (\datapath_module|alu_mux|Mux5~0_combout  & \datapath_module|regfile_module|data~372_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datac(!\datapath_module|regfile_module|data~372_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux3~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux3~0 .lut_mask = 64'h03030303FFFFFFFF;
defparam \datapath_module|alu_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N16
stratixiii_lcell_comb \datapath_module|regfile_module|data~264 (
// Equation(s):
// \datapath_module|regfile_module|data~264_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & (!\datapath_module|store_mux|f[2]~0_combout  & (\datapath_module|regfile_module|data~11_q ))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|regfile_module|data~27_q ))) # (\datapath_module|store_mux|f[2]~0_combout ))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & 
// (!\datapath_module|store_mux|f[2]~0_combout  & (\datapath_module|regfile_module|data~43_q ))) # (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|regfile_module|data~59_q ))) # (\datapath_module|store_mux|f[2]~0_combout ))) ) )

	.dataa(!\datapath_module|store_mux|f[0]~2_combout ),
	.datab(!\datapath_module|store_mux|f[2]~0_combout ),
	.datac(!\datapath_module|regfile_module|data~43_q ),
	.datad(!\datapath_module|regfile_module|data~27_q ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~59_q ),
	.datag(!\datapath_module|regfile_module|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~264 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~264 .lut_mask = 64'h195D1919195D5D5D;
defparam \datapath_module|regfile_module|data~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N28
stratixiii_lcell_comb \datapath_module|regfile_module|data~268 (
// Equation(s):
// \datapath_module|regfile_module|data~268_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~264_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & 
// ((!\datapath_module|regfile_module|data~264_combout  & ((\datapath_module|regfile_module|data~75_q ))) # (\datapath_module|regfile_module|data~264_combout  & (\datapath_module|regfile_module|data~91_q ))))) ) ) # ( 
// \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~264_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|regfile_module|data~264_combout  & 
// ((\datapath_module|regfile_module|data~107_q ))) # (\datapath_module|regfile_module|data~264_combout  & (\datapath_module|regfile_module|data~123_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~91_q ),
	.datab(!\datapath_module|regfile_module|data~123_q ),
	.datac(!\datapath_module|regfile_module|data~107_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~264_combout ),
	.datag(!\datapath_module|regfile_module|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~268 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~268 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath_module|regfile_module|data~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N18
stratixiii_lcell_comb \datapath_module|alu_mux|Mux4~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux4~0_combout  = ( \datapath_module|regfile_module|data~348_combout  & ( (\datapath_module|alu_mux|Mux5~1_combout ) # (\datapath_module|alu_mux|Mux5~0_combout ) ) ) # ( !\datapath_module|regfile_module|data~348_combout  & ( 
// \datapath_module|alu_mux|Mux5~1_combout  ) )

	.dataa(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux4~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux4~0 .lut_mask = 64'h3333333377777777;
defparam \datapath_module|alu_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N1
dffeas \datapath_module|regfile_module|data~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~90 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~90 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N18
stratixiii_lcell_comb \datapath_module|regfile_module|data~58feeder (
// Equation(s):
// \datapath_module|regfile_module|data~58feeder_combout  = ( \datapath_module|regfile_filter_module|out[10]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~58feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N19
dffeas \datapath_module|regfile_module|data~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~58 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N21
dffeas \datapath_module|regfile_module|data~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~26 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N25
dffeas \datapath_module|regfile_module|data~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~42 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N13
dffeas \datapath_module|regfile_module|data~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~10 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N24
stratixiii_lcell_comb \datapath_module|regfile_module|data~360 (
// Equation(s):
// \datapath_module|regfile_module|data~360_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~10_q ))) # 
// (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~26_q )))) # (\datapath_module|ir_module|data [2] & (((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~42_q ))) # (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~58_q )))) # (\datapath_module|ir_module|data [2] & 
// (((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~58_q ),
	.datab(!\datapath_module|regfile_module|data~26_q ),
	.datac(!\datapath_module|regfile_module|data~42_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|ir_module|data [0]),
	.datag(!\datapath_module|regfile_module|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~360 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~360 .lut_mask = 64'h0F000F0033FF55FF;
defparam \datapath_module|regfile_module|data~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N11
dffeas \datapath_module|regfile_module|data~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~106 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N29
dffeas \datapath_module|regfile_module|data~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~74 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N28
stratixiii_lcell_comb \datapath_module|regfile_module|data~364 (
// Equation(s):
// \datapath_module|regfile_module|data~364_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|regfile_module|data~360_combout  & (((\datapath_module|regfile_module|data~74_q  & ((\datapath_module|ir_module|data [2])))))) # 
// (\datapath_module|regfile_module|data~360_combout  & ((((!\datapath_module|ir_module|data [2]))) # (\datapath_module|regfile_module|data~90_q ))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|regfile_module|data~360_combout  & 
// (\datapath_module|regfile_module|data~106_q  & ((\datapath_module|ir_module|data [2])))) # (\datapath_module|regfile_module|data~360_combout  & (((!\datapath_module|ir_module|data [2]) # (\datapath_module|regfile_module|data~122_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~90_q ),
	.datab(!\datapath_module|regfile_module|data~360_combout ),
	.datac(!\datapath_module|regfile_module|data~106_q ),
	.datad(!\datapath_module|regfile_module|data~122_q ),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|ir_module|data [2]),
	.datag(!\datapath_module|regfile_module|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~364 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~364 .lut_mask = 64'h333333331D1D0C3F;
defparam \datapath_module|regfile_module|data~364 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N6
stratixiii_lcell_comb \datapath_module|alu_mux|Mux5~2 (
// Equation(s):
// \datapath_module|alu_mux|Mux5~2_combout  = ( \datapath_module|alu_mux|Mux5~1_combout  ) # ( !\datapath_module|alu_mux|Mux5~1_combout  & ( (\datapath_module|regfile_module|data~364_combout  & \datapath_module|alu_mux|Mux5~0_combout ) ) )

	.dataa(!\datapath_module|regfile_module|data~364_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux5~2 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux5~2 .lut_mask = 64'h05050505FFFFFFFF;
defparam \datapath_module|alu_mux|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N36
stratixiii_lcell_comb \datapath_module|alu_mux|Mux6~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux6~0_combout  = ( \datapath_module|alu_mux|Mux5~1_combout  ) # ( !\datapath_module|alu_mux|Mux5~1_combout  & ( (\datapath_module|alu_mux|Mux5~0_combout  & \datapath_module|regfile_module|data~316_combout ) ) )

	.dataa(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_module|regfile_module|data~316_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux6~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux6~0 .lut_mask = 64'h00550055FFFFFFFF;
defparam \datapath_module|alu_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N4
stratixiii_lcell_comb \datapath_module|regfile_module|data~280 (
// Equation(s):
// \datapath_module|regfile_module|data~280_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~9_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|regfile_module|data~25_q ) # (\datapath_module|store_mux|f[2]~0_combout ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & 
// (((\datapath_module|regfile_module|data~41_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~57_q ))) ) )

	.dataa(!\datapath_module|store_mux|f[0]~2_combout ),
	.datab(!\datapath_module|regfile_module|data~57_q ),
	.datac(!\datapath_module|regfile_module|data~41_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~25_q ),
	.datag(!\datapath_module|regfile_module|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~280 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~280 .lut_mask = 64'h0A551B555F551B55;
defparam \datapath_module|regfile_module|data~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N0
stratixiii_lcell_comb \datapath_module|regfile_module|data~284 (
// Equation(s):
// \datapath_module|regfile_module|data~284_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|regfile_module|data~280_combout  & (\datapath_module|regfile_module|data~73_q  & (\datapath_module|store_mux|f[2]~0_combout ))) # 
// (\datapath_module|regfile_module|data~280_combout  & (((!\datapath_module|store_mux|f[2]~0_combout ) # (\datapath_module|regfile_module|data~89_q ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// (!\datapath_module|regfile_module|data~280_combout  & (((\datapath_module|regfile_module|data~105_q  & (\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|regfile_module|data~280_combout  & ((((!\datapath_module|store_mux|f[2]~0_combout 
// ))) # (\datapath_module|regfile_module|data~121_q ))) ) )

	.dataa(!\datapath_module|regfile_module|data~121_q ),
	.datab(!\datapath_module|regfile_module|data~280_combout ),
	.datac(!\datapath_module|regfile_module|data~105_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~89_q ),
	.datag(!\datapath_module|regfile_module|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~284 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~284 .lut_mask = 64'h330C331D333F331D;
defparam \datapath_module|regfile_module|data~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N14
stratixiii_lcell_comb \datapath_module|alu_mux|Mux7~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux7~0_combout  = ( \datapath_module|alu_mux|Mux5~1_combout  ) # ( !\datapath_module|alu_mux|Mux5~1_combout  & ( (\datapath_module|regfile_module|data~308_combout  & \datapath_module|alu_mux|Mux5~0_combout ) ) )

	.dataa(!\datapath_module|regfile_module|data~308_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux7~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux7~0 .lut_mask = 64'h00550055FFFFFFFF;
defparam \datapath_module|alu_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N27
dffeas \datapath_module|regfile_module|data~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~87 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N13
dffeas \datapath_module|regfile_module|data~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~103 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N18
stratixiii_lcell_comb \datapath_module|regfile_module|data~23feeder (
// Equation(s):
// \datapath_module|regfile_module|data~23feeder_combout  = ( \datapath_module|regfile_filter_module|out[7]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~23feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N19
dffeas \datapath_module|regfile_module|data~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~23 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N37
dffeas \datapath_module|regfile_module|data~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~39 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N33
dffeas \datapath_module|regfile_module|data~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~55 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N23
dffeas \datapath_module|regfile_module|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~7 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N38
stratixiii_lcell_comb \datapath_module|regfile_module|data~320 (
// Equation(s):
// \datapath_module|regfile_module|data~320_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~7_q )))) # 
// (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~23_q )))) # (\datapath_module|ir_module|data [2] & ((((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~39_q )) # (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~55_q ))))) # (\datapath_module|ir_module|data [2] & 
// (((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~23_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~39_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~55_q ),
	.datag(!\datapath_module|regfile_module|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~320 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~320 .lut_mask = 64'h0C770C330C770CFF;
defparam \datapath_module|regfile_module|data~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N1
dffeas \datapath_module|regfile_module|data~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~71 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N0
stratixiii_lcell_comb \datapath_module|regfile_module|data~324 (
// Equation(s):
// \datapath_module|regfile_module|data~324_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~320_combout )))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~320_combout  & ((\datapath_module|regfile_module|data~71_q ))) # (\datapath_module|regfile_module|data~320_combout  & (\datapath_module|regfile_module|data~87_q ))))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~320_combout )))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~320_combout  & ((\datapath_module|regfile_module|data~103_q ))) # 
// (\datapath_module|regfile_module|data~320_combout  & (\datapath_module|regfile_module|data~119_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~87_q ),
	.datab(!\datapath_module|regfile_module|data~119_q ),
	.datac(!\datapath_module|regfile_module|data~103_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~320_combout ),
	.datag(!\datapath_module|regfile_module|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~324 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~324 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath_module|regfile_module|data~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N14
stratixiii_lcell_comb \datapath_module|alu_mux|Mux8~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux8~0_combout  = ( \datapath_module|regfile_module|data~324_combout  & ( (\datapath_module|alu_mux|Mux5~1_combout ) # (\datapath_module|alu_mux|Mux5~0_combout ) ) ) # ( !\datapath_module|regfile_module|data~324_combout  & ( 
// \datapath_module|alu_mux|Mux5~1_combout  ) )

	.dataa(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux8~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux8~0 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \datapath_module|alu_mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N2
stratixiii_lcell_comb \datapath_module|regfile_module|data~296 (
// Equation(s):
// \datapath_module|regfile_module|data~296_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~4_q )))) # 
// (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~20_q )))) # (\datapath_module|ir_module|data [2] & ((((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~36_q )) # (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~52_q ))))) # (\datapath_module|ir_module|data [2] & 
// (((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~20_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~36_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~52_q ),
	.datag(!\datapath_module|regfile_module|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~296 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~296 .lut_mask = 64'h0C770C330C770CFF;
defparam \datapath_module|regfile_module|data~296 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N24
stratixiii_lcell_comb \datapath_module|regfile_module|data~300 (
// Equation(s):
// \datapath_module|regfile_module|data~300_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~296_combout )))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~296_combout  & (\datapath_module|regfile_module|data~68_q )) # (\datapath_module|regfile_module|data~296_combout  & ((\datapath_module|regfile_module|data~84_q )))))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// (!\datapath_module|ir_module|data [2] & ((((\datapath_module|regfile_module|data~296_combout ))))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~296_combout  & (((\datapath_module|regfile_module|data~100_q )))) # 
// (\datapath_module|regfile_module|data~296_combout  & (\datapath_module|regfile_module|data~116_q )))) ) )

	.dataa(!\datapath_module|regfile_module|data~116_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~100_q ),
	.datad(!\datapath_module|regfile_module|data~296_combout ),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~84_q ),
	.datag(!\datapath_module|regfile_module|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~300 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~300 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \datapath_module|regfile_module|data~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N18
stratixiii_lcell_comb \datapath_module|alu_mux|Mux11~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux11~0_combout  = ( \datapath_module|regfile_module|data~300_combout  & ( \datapath_module|ir_module|data [4] & ( (!\control_module|Selector5~0_combout ) # ((\control_module|Selector4~0_combout  & 
// ((!\control_module|WideOr1~0_combout ) # (\datapath_module|ir_module|data [3])))) ) ) ) # ( !\datapath_module|regfile_module|data~300_combout  & ( \datapath_module|ir_module|data [4] & ( (!\control_module|Selector4~0_combout  & 
// (((!\control_module|Selector5~0_combout )))) # (\control_module|Selector4~0_combout  & ((!\control_module|WideOr1~0_combout ) # ((\datapath_module|ir_module|data [3] & \control_module|Selector5~0_combout )))) ) ) ) # ( 
// \datapath_module|regfile_module|data~300_combout  & ( !\datapath_module|ir_module|data [4] & ( (\control_module|WideOr1~0_combout  & (\control_module|Selector4~0_combout  & ((!\control_module|Selector5~0_combout ) # (\datapath_module|ir_module|data 
// [3])))) ) ) ) # ( !\datapath_module|regfile_module|data~300_combout  & ( !\datapath_module|ir_module|data [4] & ( (\control_module|WideOr1~0_combout  & (\datapath_module|ir_module|data [3] & (\control_module|Selector5~0_combout  & 
// \control_module|Selector4~0_combout ))) ) ) )

	.dataa(!\control_module|WideOr1~0_combout ),
	.datab(!\datapath_module|ir_module|data [3]),
	.datac(!\control_module|Selector5~0_combout ),
	.datad(!\control_module|Selector4~0_combout ),
	.datae(!\datapath_module|regfile_module|data~300_combout ),
	.dataf(!\datapath_module|ir_module|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux11~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux11~0 .lut_mask = 64'h00010051F0ABF0FB;
defparam \datapath_module|alu_mux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N6
stratixiii_lcell_comb \datapath_module|alu_module|Add0~13 (
// Equation(s):
// \datapath_module|alu_module|Add0~13_sumout  = SUM(( (\datapath_module|regfile_module|data~260_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( \datapath_module|alu_mux|Mux12~0_combout  ) + ( 
// \datapath_module|alu_module|Add0~10  ))
// \datapath_module|alu_module|Add0~14  = CARRY(( (\datapath_module|regfile_module|data~260_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( \datapath_module|alu_mux|Mux12~0_combout  ) + ( 
// \datapath_module|alu_module|Add0~10  ))

	.dataa(gnd),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\control_module|state.stb2~q ),
	.datad(!\datapath_module|regfile_module|data~260_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~13_sumout ),
	.cout(\datapath_module|alu_module|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~13 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~13 .lut_mask = 64'h0000FF00000000FC;
defparam \datapath_module|alu_module|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N8
stratixiii_lcell_comb \datapath_module|alu_module|Add0~17 (
// Equation(s):
// \datapath_module|alu_module|Add0~17_sumout  = SUM(( (\datapath_module|regfile_module|data~180_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( \datapath_module|alu_mux|Mux11~0_combout  ) + ( 
// \datapath_module|alu_module|Add0~14  ))
// \datapath_module|alu_module|Add0~18  = CARRY(( (\datapath_module|regfile_module|data~180_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( \datapath_module|alu_mux|Mux11~0_combout  ) + ( 
// \datapath_module|alu_module|Add0~14  ))

	.dataa(gnd),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\control_module|state.stb2~q ),
	.datad(!\datapath_module|regfile_module|data~180_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux11~0_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~17_sumout ),
	.cout(\datapath_module|alu_module|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~17 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~17 .lut_mask = 64'h0000FF00000000FC;
defparam \datapath_module|alu_module|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N10
stratixiii_lcell_comb \datapath_module|alu_module|Add0~21 (
// Equation(s):
// \datapath_module|alu_module|Add0~21_sumout  = SUM(( (\datapath_module|regfile_module|data~212_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( \datapath_module|alu_mux|Mux10~0_combout  ) + ( 
// \datapath_module|alu_module|Add0~18  ))
// \datapath_module|alu_module|Add0~22  = CARRY(( (\datapath_module|regfile_module|data~212_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( \datapath_module|alu_mux|Mux10~0_combout  ) + ( 
// \datapath_module|alu_module|Add0~18  ))

	.dataa(gnd),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\control_module|state.stb2~q ),
	.datad(!\datapath_module|regfile_module|data~212_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux10~0_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~21_sumout ),
	.cout(\datapath_module|alu_module|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~21 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~21 .lut_mask = 64'h0000FF00000000FC;
defparam \datapath_module|alu_module|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N12
stratixiii_lcell_comb \datapath_module|alu_module|Add0~25 (
// Equation(s):
// \datapath_module|alu_module|Add0~25_sumout  = SUM(( \datapath_module|alu_mux|Mux9~0_combout  ) + ( (\datapath_module|regfile_module|data~164_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( 
// \datapath_module|alu_module|Add0~22  ))
// \datapath_module|alu_module|Add0~26  = CARRY(( \datapath_module|alu_mux|Mux9~0_combout  ) + ( (\datapath_module|regfile_module|data~164_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( 
// \datapath_module|alu_module|Add0~22  ))

	.dataa(gnd),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\control_module|state.stb2~q ),
	.datad(!\datapath_module|alu_mux|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~164_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~25_sumout ),
	.cout(\datapath_module|alu_module|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~25 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~25 .lut_mask = 64'h0000FF03000000FF;
defparam \datapath_module|alu_module|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N14
stratixiii_lcell_comb \datapath_module|alu_module|Add0~29 (
// Equation(s):
// \datapath_module|alu_module|Add0~29_sumout  = SUM(( \datapath_module|alu_mux|Mux8~0_combout  ) + ( (\datapath_module|regfile_module|data~196_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( 
// \datapath_module|alu_module|Add0~26  ))
// \datapath_module|alu_module|Add0~30  = CARRY(( \datapath_module|alu_mux|Mux8~0_combout  ) + ( (\datapath_module|regfile_module|data~196_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( 
// \datapath_module|alu_module|Add0~26  ))

	.dataa(gnd),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\control_module|state.stb2~q ),
	.datad(!\datapath_module|alu_mux|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~196_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~29_sumout ),
	.cout(\datapath_module|alu_module|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~29 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~29 .lut_mask = 64'h0000FF03000000FF;
defparam \datapath_module|alu_module|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N16
stratixiii_lcell_comb \datapath_module|alu_module|Add0~33 (
// Equation(s):
// \datapath_module|alu_module|Add0~33_sumout  = SUM(( \datapath_module|alu_mux|Mux7~0_combout  ) + ( (!\control_module|state.stb2~q  & (((\datapath_module|regfile_module|data~228_combout )))) # (\control_module|state.stb2~q  & ((!\datapath_module|mar|data 
// [0] & ((\datapath_module|regfile_module|data~228_combout ))) # (\datapath_module|mar|data [0] & (\datapath_module|regfile_module|data~236_combout )))) ) + ( \datapath_module|alu_module|Add0~30  ))
// \datapath_module|alu_module|Add0~34  = CARRY(( \datapath_module|alu_mux|Mux7~0_combout  ) + ( (!\control_module|state.stb2~q  & (((\datapath_module|regfile_module|data~228_combout )))) # (\control_module|state.stb2~q  & ((!\datapath_module|mar|data [0] & 
// ((\datapath_module|regfile_module|data~228_combout ))) # (\datapath_module|mar|data [0] & (\datapath_module|regfile_module|data~236_combout )))) ) + ( \datapath_module|alu_module|Add0~30  ))

	.dataa(!\control_module|state.stb2~q ),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\datapath_module|regfile_module|data~236_combout ),
	.datad(!\datapath_module|alu_mux|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~228_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~33_sumout ),
	.cout(\datapath_module|alu_module|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~33 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~33 .lut_mask = 64'h0000FE10000000FF;
defparam \datapath_module|alu_module|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N18
stratixiii_lcell_comb \datapath_module|alu_module|Add0~37 (
// Equation(s):
// \datapath_module|alu_module|Add0~37_sumout  = SUM(( \datapath_module|alu_mux|Mux6~0_combout  ) + ( (!\control_module|state.stb2~q  & (((\datapath_module|regfile_module|data~284_combout )))) # (\control_module|state.stb2~q  & ((!\datapath_module|mar|data 
// [0] & ((\datapath_module|regfile_module|data~284_combout ))) # (\datapath_module|mar|data [0] & (\datapath_module|regfile_module|data~276_combout )))) ) + ( \datapath_module|alu_module|Add0~34  ))
// \datapath_module|alu_module|Add0~38  = CARRY(( \datapath_module|alu_mux|Mux6~0_combout  ) + ( (!\control_module|state.stb2~q  & (((\datapath_module|regfile_module|data~284_combout )))) # (\control_module|state.stb2~q  & ((!\datapath_module|mar|data [0] & 
// ((\datapath_module|regfile_module|data~284_combout ))) # (\datapath_module|mar|data [0] & (\datapath_module|regfile_module|data~276_combout )))) ) + ( \datapath_module|alu_module|Add0~34  ))

	.dataa(!\control_module|state.stb2~q ),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\datapath_module|regfile_module|data~276_combout ),
	.datad(!\datapath_module|alu_mux|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~284_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~37_sumout ),
	.cout(\datapath_module|alu_module|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~37 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~37 .lut_mask = 64'h0000FE10000000FF;
defparam \datapath_module|alu_module|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N20
stratixiii_lcell_comb \datapath_module|alu_module|Add0~41 (
// Equation(s):
// \datapath_module|alu_module|Add0~41_sumout  = SUM(( \datapath_module|alu_mux|Mux5~2_combout  ) + ( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~252_combout )))) # (\datapath_module|mar|data [0] & 
// ((!\control_module|state.stb2~q  & ((\datapath_module|regfile_module|data~252_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~244_combout )))) ) + ( \datapath_module|alu_module|Add0~38  ))
// \datapath_module|alu_module|Add0~42  = CARRY(( \datapath_module|alu_mux|Mux5~2_combout  ) + ( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~252_combout )))) # (\datapath_module|mar|data [0] & ((!\control_module|state.stb2~q  & 
// ((\datapath_module|regfile_module|data~252_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~244_combout )))) ) + ( \datapath_module|alu_module|Add0~38  ))

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\control_module|state.stb2~q ),
	.datac(!\datapath_module|regfile_module|data~244_combout ),
	.datad(!\datapath_module|alu_mux|Mux5~2_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~252_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~41_sumout ),
	.cout(\datapath_module|alu_module|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~41 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~41 .lut_mask = 64'h0000FE10000000FF;
defparam \datapath_module|alu_module|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N22
stratixiii_lcell_comb \datapath_module|alu_module|Add0~45 (
// Equation(s):
// \datapath_module|alu_module|Add0~45_sumout  = SUM(( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~268_combout )))) # (\datapath_module|mar|data [0] & ((!\control_module|state.stb2~q  & 
// ((\datapath_module|regfile_module|data~268_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~260_combout )))) ) + ( \datapath_module|alu_mux|Mux4~0_combout  ) + ( \datapath_module|alu_module|Add0~42  ))
// \datapath_module|alu_module|Add0~46  = CARRY(( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~268_combout )))) # (\datapath_module|mar|data [0] & ((!\control_module|state.stb2~q  & 
// ((\datapath_module|regfile_module|data~268_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~260_combout )))) ) + ( \datapath_module|alu_mux|Mux4~0_combout  ) + ( \datapath_module|alu_module|Add0~42  ))

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\control_module|state.stb2~q ),
	.datac(!\datapath_module|regfile_module|data~260_combout ),
	.datad(!\datapath_module|regfile_module|data~268_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux4~0_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~45_sumout ),
	.cout(\datapath_module|alu_module|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~45 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~45 .lut_mask = 64'h0000FF00000001EF;
defparam \datapath_module|alu_module|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N24
stratixiii_lcell_comb \datapath_module|alu_module|Add0~49 (
// Equation(s):
// \datapath_module|alu_module|Add0~49_sumout  = SUM(( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~188_combout )))) # (\datapath_module|mar|data [0] & ((!\control_module|state.stb2~q  & 
// ((\datapath_module|regfile_module|data~188_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~180_combout )))) ) + ( \datapath_module|alu_mux|Mux3~0_combout  ) + ( \datapath_module|alu_module|Add0~46  ))
// \datapath_module|alu_module|Add0~50  = CARRY(( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~188_combout )))) # (\datapath_module|mar|data [0] & ((!\control_module|state.stb2~q  & 
// ((\datapath_module|regfile_module|data~188_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~180_combout )))) ) + ( \datapath_module|alu_mux|Mux3~0_combout  ) + ( \datapath_module|alu_module|Add0~46  ))

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\control_module|state.stb2~q ),
	.datac(!\datapath_module|regfile_module|data~180_combout ),
	.datad(!\datapath_module|regfile_module|data~188_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~49_sumout ),
	.cout(\datapath_module|alu_module|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~49 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~49 .lut_mask = 64'h0000FF00000001EF;
defparam \datapath_module|alu_module|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N26
stratixiii_lcell_comb \datapath_module|alu_module|Add0~53 (
// Equation(s):
// \datapath_module|alu_module|Add0~53_sumout  = SUM(( \datapath_module|alu_mux|Mux2~0_combout  ) + ( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~220_combout )))) # (\datapath_module|mar|data [0] & 
// ((!\control_module|state.stb2~q  & ((\datapath_module|regfile_module|data~220_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~212_combout )))) ) + ( \datapath_module|alu_module|Add0~50  ))
// \datapath_module|alu_module|Add0~54  = CARRY(( \datapath_module|alu_mux|Mux2~0_combout  ) + ( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~220_combout )))) # (\datapath_module|mar|data [0] & ((!\control_module|state.stb2~q  & 
// ((\datapath_module|regfile_module|data~220_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~212_combout )))) ) + ( \datapath_module|alu_module|Add0~50  ))

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\control_module|state.stb2~q ),
	.datac(!\datapath_module|regfile_module|data~212_combout ),
	.datad(!\datapath_module|alu_mux|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~220_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~53_sumout ),
	.cout(\datapath_module|alu_module|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~53 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~53 .lut_mask = 64'h0000FE10000000FF;
defparam \datapath_module|alu_module|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N28
stratixiii_lcell_comb \datapath_module|alu_module|Add0~57 (
// Equation(s):
// \datapath_module|alu_module|Add0~57_sumout  = SUM(( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~172_combout )))) # (\datapath_module|mar|data [0] & ((!\control_module|state.stb2~q  & 
// ((\datapath_module|regfile_module|data~172_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~164_combout )))) ) + ( \datapath_module|alu_mux|Mux1~0_combout  ) + ( \datapath_module|alu_module|Add0~54  ))
// \datapath_module|alu_module|Add0~58  = CARRY(( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~172_combout )))) # (\datapath_module|mar|data [0] & ((!\control_module|state.stb2~q  & 
// ((\datapath_module|regfile_module|data~172_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~164_combout )))) ) + ( \datapath_module|alu_mux|Mux1~0_combout  ) + ( \datapath_module|alu_module|Add0~54  ))

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\control_module|state.stb2~q ),
	.datac(!\datapath_module|regfile_module|data~164_combout ),
	.datad(!\datapath_module|regfile_module|data~172_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux1~0_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~57_sumout ),
	.cout(\datapath_module|alu_module|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~57 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~57 .lut_mask = 64'h0000FF00000001EF;
defparam \datapath_module|alu_module|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector2~1 (
// Equation(s):
// \datapath_module|alu_module|Selector2~1_combout  = ( !\datapath_module|alu_mux|Mux13~0_combout  & ( (\datapath_module|alu_mux|Mux15~0_combout ) # (\datapath_module|alu_mux|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector2~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector2~1 .lut_mask = 64'h0FFF0FFF00000000;
defparam \datapath_module|alu_module|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N2
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~21 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~21_combout  = ( \datapath_module|regfile_module|data~164_combout  & ( \datapath_module|regfile_module|data~212_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout ) # ((!\datapath_module|alu_mux|Mux15~0_combout  
// & ((\datapath_module|regfile_module|data~180_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout ))) ) ) ) # ( !\datapath_module|regfile_module|data~164_combout  & ( 
// \datapath_module|regfile_module|data~212_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|regfile_module|data~180_combout  & \datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & 
// (((!\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|regfile_module|data~260_combout ))) ) ) ) # ( \datapath_module|regfile_module|data~164_combout  & ( !\datapath_module|regfile_module|data~212_combout  & ( 
// (!\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|regfile_module|data~180_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout  & 
// ((\datapath_module|alu_mux|Mux14~1_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~164_combout  & ( !\datapath_module|regfile_module|data~212_combout  & ( (\datapath_module|alu_mux|Mux14~1_combout  & 
// ((!\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~180_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout )))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|regfile_module|data~260_combout ),
	.datac(!\datapath_module|regfile_module|data~180_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|regfile_module|data~164_combout ),
	.dataf(!\datapath_module|regfile_module|data~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~21 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~21 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \datapath_module|alu_module|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N32
stratixiii_lcell_comb \datapath_module|alu_module|Selector2~2 (
// Equation(s):
// \datapath_module|alu_module|Selector2~2_combout  = ( \datapath_module|regfile_module|data~212_combout  & ( \datapath_module|regfile_module|data~220_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout ) # 
// ((!\datapath_module|stb_filter_module|out[15]~0_combout  & ((\datapath_module|regfile_module|data~260_combout ))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~268_combout ))) ) ) ) # ( 
// !\datapath_module|regfile_module|data~212_combout  & ( \datapath_module|regfile_module|data~220_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & (((\datapath_module|stb_filter_module|out[15]~0_combout )))) # 
// (\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|stb_filter_module|out[15]~0_combout  & ((\datapath_module|regfile_module|data~260_combout ))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (\datapath_module|regfile_module|data~268_combout )))) ) ) ) # ( \datapath_module|regfile_module|data~212_combout  & ( !\datapath_module|regfile_module|data~220_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & 
// (((!\datapath_module|stb_filter_module|out[15]~0_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|stb_filter_module|out[15]~0_combout  & ((\datapath_module|regfile_module|data~260_combout ))) # 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~268_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~212_combout  & ( !\datapath_module|regfile_module|data~220_combout  & ( 
// (\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|stb_filter_module|out[15]~0_combout  & ((\datapath_module|regfile_module|data~260_combout ))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (\datapath_module|regfile_module|data~268_combout )))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datab(!\datapath_module|regfile_module|data~268_combout ),
	.datac(!\datapath_module|regfile_module|data~260_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datae(!\datapath_module|regfile_module|data~212_combout ),
	.dataf(!\datapath_module|regfile_module|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector2~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector2~2 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \datapath_module|alu_module|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N26
stratixiii_lcell_comb \datapath_module|alu_module|Selector1~2 (
// Equation(s):
// \datapath_module|alu_module|Selector1~2_combout  = ( \datapath_module|alu_module|Selector2~2_combout  & ( \datapath_module|alu_module|Selector2~1_combout  & ( ((\datapath_module|stb_filter_module|out[15]~0_combout  & 
// \datapath_module|alu_module|ShiftLeft0~21_combout )) # (\datapath_module|alu_module|ShiftLeft0~35_combout ) ) ) ) # ( !\datapath_module|alu_module|Selector2~2_combout  & ( \datapath_module|alu_module|Selector2~1_combout  & ( 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & (!\datapath_module|alu_module|ShiftLeft0~35_combout  & \datapath_module|alu_module|ShiftLeft0~21_combout )) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~21_combout ),
	.datad(gnd),
	.datae(!\datapath_module|alu_module|Selector2~2_combout ),
	.dataf(!\datapath_module|alu_module|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector1~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector1~2 .lut_mask = 64'h0000000004043737;
defparam \datapath_module|alu_module|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N38
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~31 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~31_combout  = ( \datapath_module|regfile_module|data~252_combout  & ( \datapath_module|regfile_module|data~236_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (!\datapath_module|alu_mux|Mux12~0_combout  & ((\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|regfile_module|data~244_combout )))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (((!\datapath_module|alu_mux|Mux12~0_combout ) # 
// (\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|regfile_module|data~244_combout ))) ) ) ) # ( !\datapath_module|regfile_module|data~252_combout  & ( \datapath_module|regfile_module|data~236_combout  & ( 
// (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|regfile_module|data~244_combout  & (!\datapath_module|stb_filter_module|out[15]~0_combout  $ (\datapath_module|alu_mux|Mux12~0_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & 
// (((!\datapath_module|alu_mux|Mux12~0_combout ) # (\datapath_module|stb_filter_module|out[15]~0_combout )))) ) ) ) # ( \datapath_module|regfile_module|data~252_combout  & ( !\datapath_module|regfile_module|data~236_combout  & ( 
// (!\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~244_combout  & (!\datapath_module|alu_mux|Mux12~0_combout  & !\datapath_module|alu_mux|Mux14~1_combout ))) # 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & ((!\datapath_module|alu_mux|Mux12~0_combout ) # ((\datapath_module|regfile_module|data~244_combout  & !\datapath_module|alu_mux|Mux14~1_combout )))) ) ) ) # ( 
// !\datapath_module|regfile_module|data~252_combout  & ( !\datapath_module|regfile_module|data~236_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|regfile_module|data~244_combout  & 
// (!\datapath_module|stb_filter_module|out[15]~0_combout  $ (\datapath_module|alu_mux|Mux12~0_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((\datapath_module|stb_filter_module|out[15]~0_combout  & !\datapath_module|alu_mux|Mux12~0_combout 
// )))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~244_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|regfile_module|data~252_combout ),
	.dataf(!\datapath_module|regfile_module|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~31 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~31 .lut_mask = 64'h4130713041F371F3;
defparam \datapath_module|alu_module|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N12
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~32 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~32_combout  = ( \datapath_module|regfile_module|data~284_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~276_combout  & 
// (!\datapath_module|alu_mux|Mux14~1_combout  & !\datapath_module|alu_mux|Mux12~0_combout ))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & ((!\datapath_module|alu_mux|Mux12~0_combout ) # ((\datapath_module|regfile_module|data~276_combout  & 
// !\datapath_module|alu_mux|Mux14~1_combout )))) ) ) # ( !\datapath_module|regfile_module|data~284_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|regfile_module|data~276_combout  & 
// (!\datapath_module|stb_filter_module|out[15]~0_combout  $ (\datapath_module|alu_mux|Mux12~0_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|stb_filter_module|out[15]~0_combout  & ((!\datapath_module|alu_mux|Mux12~0_combout 
// )))) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(!\datapath_module|regfile_module|data~276_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~32 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~32 .lut_mask = 64'h2510251075107510;
defparam \datapath_module|alu_module|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N4
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~20 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~20_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|regfile_module|data~196_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|alu_module|ShiftLeft0~31_combout  & 
// ((!\datapath_module|alu_module|ShiftLeft0~32_combout ) # (\datapath_module|regfile_module|data~228_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_module|ShiftLeft0~32_combout )))) ) ) ) # ( 
// !\datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|regfile_module|data~196_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|alu_module|ShiftLeft0~31_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & 
// ((\datapath_module|alu_module|ShiftLeft0~32_combout ))) ) ) ) # ( \datapath_module|alu_mux|Mux14~1_combout  & ( !\datapath_module|regfile_module|data~196_combout  & ( (\datapath_module|alu_module|ShiftLeft0~31_combout  & 
// (!\datapath_module|alu_mux|Mux15~0_combout  & ((!\datapath_module|alu_module|ShiftLeft0~32_combout ) # (\datapath_module|regfile_module|data~228_combout )))) ) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( 
// !\datapath_module|regfile_module|data~196_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|alu_module|ShiftLeft0~31_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|alu_module|ShiftLeft0~32_combout 
// ))) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~31_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~32_combout ),
	.datad(!\datapath_module|regfile_module|data~228_combout ),
	.datae(!\datapath_module|alu_mux|Mux14~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~20 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~20 .lut_mask = 64'h4747404447474347;
defparam \datapath_module|alu_module|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N12
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~2 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~2_combout  = ( \datapath_module|regfile_module|data~356_combout  & ( !\datapath_module|alu_mux|Mux5~1_combout  & ( !\datapath_module|alu_mux|Mux5~0_combout  ) ) ) # ( !\datapath_module|regfile_module|data~356_combout 
//  & ( !\datapath_module|alu_mux|Mux5~1_combout  & ( (!\datapath_module|alu_mux|Mux5~0_combout ) # ((!\datapath_module|regfile_module|data~364_combout  & (!\datapath_module|regfile_module|data~372_combout  & !\datapath_module|regfile_module|data~380_combout 
// ))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~364_combout ),
	.datab(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datac(!\datapath_module|regfile_module|data~372_combout ),
	.datad(!\datapath_module|regfile_module|data~380_combout ),
	.datae(!\datapath_module|regfile_module|data~356_combout ),
	.dataf(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~2 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~2 .lut_mask = 64'hECCCCCCC00000000;
defparam \datapath_module|alu_module|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N14
stratixiii_lcell_comb \datapath_module|alu_module|Equal0~2 (
// Equation(s):
// \datapath_module|alu_module|Equal0~2_combout  = ( !\control_module|Selector2~0_combout  & ( (\control_module|state.shf~q  & !\control_module|Selector3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.shf~q ),
	.datad(!\control_module|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\control_module|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Equal0~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Equal0~2 .lut_mask = 64'h0F000F0000000000;
defparam \datapath_module|alu_module|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector3~0 (
// Equation(s):
// \datapath_module|alu_module|Selector3~0_combout  = ( !\datapath_module|alu_mux|Mux10~0_combout  & ( \datapath_module|alu_module|Equal0~2_combout  & ( (\datapath_module|alu_module|ShiftLeft0~2_combout  & (!\datapath_module|alu_mux|Mux11~0_combout  & 
// (\datapath_module|alu_module|ShiftLeft0~0_combout  & \datapath_module|alu_module|ShiftLeft0~1_combout ))) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~2_combout ),
	.datab(!\datapath_module|alu_mux|Mux11~0_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~1_combout ),
	.datae(!\datapath_module|alu_mux|Mux10~0_combout ),
	.dataf(!\datapath_module|alu_module|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector3~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector3~0 .lut_mask = 64'h0000000000040000;
defparam \datapath_module|alu_module|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector1~1 (
// Equation(s):
// \datapath_module|alu_module|Selector1~1_combout  = ( \datapath_module|regfile_module|data~172_combout  & ( \datapath_module|regfile_module|data~188_combout  & ( ((!\datapath_module|alu_mux|Mux14~1_combout  & 
// (\datapath_module|regfile_module|data~164_combout )) # (\datapath_module|alu_mux|Mux14~1_combout  & ((\datapath_module|regfile_module|data~180_combout )))) # (\datapath_module|stb_filter_module|out[15]~0_combout ) ) ) ) # ( 
// !\datapath_module|regfile_module|data~172_combout  & ( \datapath_module|regfile_module|data~188_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout  & 
// (\datapath_module|regfile_module|data~164_combout )) # (\datapath_module|alu_mux|Mux14~1_combout  & ((\datapath_module|regfile_module|data~180_combout ))))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (((\datapath_module|alu_mux|Mux14~1_combout )))) ) ) ) # ( \datapath_module|regfile_module|data~172_combout  & ( !\datapath_module|regfile_module|data~188_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// ((!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|regfile_module|data~164_combout )) # (\datapath_module|alu_mux|Mux14~1_combout  & ((\datapath_module|regfile_module|data~180_combout ))))) # 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~172_combout  & ( !\datapath_module|regfile_module|data~188_combout  & ( 
// (!\datapath_module|stb_filter_module|out[15]~0_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|regfile_module|data~164_combout )) # (\datapath_module|alu_mux|Mux14~1_combout  & ((\datapath_module|regfile_module|data~180_combout 
// ))))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~164_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|regfile_module|data~180_combout ),
	.datae(!\datapath_module|regfile_module|data~172_combout ),
	.dataf(!\datapath_module|regfile_module|data~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector1~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector1~1 .lut_mask = 64'h404C707C434F737F;
defparam \datapath_module|alu_module|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N10
stratixiii_lcell_comb \datapath_module|alu_module|Selector1~3 (
// Equation(s):
// \datapath_module|alu_module|Selector1~3_combout  = ( \datapath_module|alu_module|Selector3~0_combout  & ( \datapath_module|alu_module|Selector1~1_combout  & ( ((!\datapath_module|alu_module|Selector2~1_combout  & 
// ((\datapath_module|alu_module|ShiftLeft0~20_combout ) # (\datapath_module|alu_module|ShiftLeft0~35_combout )))) # (\datapath_module|alu_module|Selector1~2_combout ) ) ) ) # ( \datapath_module|alu_module|Selector3~0_combout  & ( 
// !\datapath_module|alu_module|Selector1~1_combout  & ( ((!\datapath_module|alu_module|ShiftLeft0~35_combout  & (!\datapath_module|alu_module|Selector2~1_combout  & \datapath_module|alu_module|ShiftLeft0~20_combout ))) # 
// (\datapath_module|alu_module|Selector1~2_combout ) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datab(!\datapath_module|alu_module|Selector2~1_combout ),
	.datac(!\datapath_module|alu_module|Selector1~2_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~20_combout ),
	.datae(!\datapath_module|alu_module|Selector3~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector1~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector1~3 .lut_mask = 64'h00000F8F00004FCF;
defparam \datapath_module|alu_module|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N36
stratixiii_lcell_comb \datapath_module|alu_module|Selector1~6 (
// Equation(s):
// \datapath_module|alu_module|Selector1~6_combout  = ( \datapath_module|alu_module|Add0~57_sumout  & ( !\datapath_module|alu_module|Selector1~3_combout  & ( (!\datapath_module|alu_module|Selector2~5_combout  & 
// (!\datapath_module|alu_module|Selector1~5_combout  & (!\datapath_module|alu_module|Equal0~5_combout  & !\datapath_module|alu_module|Selector1~4_combout ))) ) ) ) # ( !\datapath_module|alu_module|Add0~57_sumout  & ( 
// !\datapath_module|alu_module|Selector1~3_combout  & ( (!\datapath_module|alu_module|Selector2~5_combout  & (!\datapath_module|alu_module|Selector1~5_combout  & !\datapath_module|alu_module|Selector1~4_combout )) ) ) )

	.dataa(!\datapath_module|alu_module|Selector2~5_combout ),
	.datab(!\datapath_module|alu_module|Selector1~5_combout ),
	.datac(!\datapath_module|alu_module|Equal0~5_combout ),
	.datad(!\datapath_module|alu_module|Selector1~4_combout ),
	.datae(!\datapath_module|alu_module|Add0~57_sumout ),
	.dataf(!\datapath_module|alu_module|Selector1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector1~6 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector1~6 .lut_mask = 64'h8800800000000000;
defparam \datapath_module|alu_module|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N34
stratixiii_lcell_comb \datapath_module|regfile_mux|Mux1~0 (
// Equation(s):
// \datapath_module|regfile_mux|Mux1~0_combout  = ( \datapath_module|alu_module|Selector1~6_combout  & ( \datapath_module|mdr|data [14] & ( (!\control_module|WideOr17~combout  & (((\datapath_module|offset_adder|Add0~53_sumout  & 
// \control_module|WideOr16~combout )))) # (\control_module|WideOr17~combout  & (((!\control_module|WideOr16~combout )) # (\datapath_module|pc|data [14]))) ) ) ) # ( !\datapath_module|alu_module|Selector1~6_combout  & ( \datapath_module|mdr|data [14] & ( 
// (!\control_module|WideOr16~combout ) # ((!\control_module|WideOr17~combout  & ((\datapath_module|offset_adder|Add0~53_sumout ))) # (\control_module|WideOr17~combout  & (\datapath_module|pc|data [14]))) ) ) ) # ( 
// \datapath_module|alu_module|Selector1~6_combout  & ( !\datapath_module|mdr|data [14] & ( (\control_module|WideOr16~combout  & ((!\control_module|WideOr17~combout  & ((\datapath_module|offset_adder|Add0~53_sumout ))) # (\control_module|WideOr17~combout  & 
// (\datapath_module|pc|data [14])))) ) ) ) # ( !\datapath_module|alu_module|Selector1~6_combout  & ( !\datapath_module|mdr|data [14] & ( (!\control_module|WideOr17~combout  & (((!\control_module|WideOr16~combout ) # 
// (\datapath_module|offset_adder|Add0~53_sumout )))) # (\control_module|WideOr17~combout  & (\datapath_module|pc|data [14] & ((\control_module|WideOr16~combout )))) ) ) )

	.dataa(!\datapath_module|pc|data [14]),
	.datab(!\control_module|WideOr17~combout ),
	.datac(!\datapath_module|offset_adder|Add0~53_sumout ),
	.datad(!\control_module|WideOr16~combout ),
	.datae(!\datapath_module|alu_module|Selector1~6_combout ),
	.dataf(!\datapath_module|mdr|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_mux|Mux1~0 .extended_lut = "off";
defparam \datapath_module|regfile_mux|Mux1~0 .lut_mask = 64'hCC1D001DFF1D331D;
defparam \datapath_module|regfile_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N24
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[14]~20 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[14]~20_combout  = ( \datapath_module|regfile_mux|Mux1~0_combout  & ( !\control_module|state.ldb3~q  ) )

	.dataa(!\control_module|state.ldb3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_mux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[14]~20 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[14]~20 .lut_mask = 64'h00000000AAAAAAAA;
defparam \datapath_module|regfile_filter_module|out[14]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y28_N35
dffeas \datapath_module|regfile_module|data~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~126 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N24
stratixiii_lcell_comb \datapath_module|regfile_module|data~328 (
// Equation(s):
// \datapath_module|regfile_module|data~328_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~14_q  & (!\datapath_module|ir_module|data [2]))))) # 
// (\datapath_module|ir_module|data [0] & ((((\datapath_module|ir_module|data [2]))) # (\datapath_module|regfile_module|data~30_q ))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [0] & 
// (((\datapath_module|regfile_module|data~46_q  & (!\datapath_module|ir_module|data [2]))))) # (\datapath_module|ir_module|data [0] & ((((\datapath_module|regfile_module|data~62_q ) # (\datapath_module|ir_module|data [2]))))) ) )

	.dataa(!\datapath_module|ir_module|data [0]),
	.datab(!\datapath_module|regfile_module|data~30_q ),
	.datac(!\datapath_module|regfile_module|data~46_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~62_q ),
	.datag(!\datapath_module|regfile_module|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~328 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~328 .lut_mask = 64'h1B550A551B555F55;
defparam \datapath_module|regfile_module|data~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N32
stratixiii_lcell_comb \datapath_module|regfile_module|data~332 (
// Equation(s):
// \datapath_module|regfile_module|data~332_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~328_combout )))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~328_combout  & (\datapath_module|regfile_module|data~78_q )) # (\datapath_module|regfile_module|data~328_combout  & ((\datapath_module|regfile_module|data~94_q )))))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// (!\datapath_module|ir_module|data [2] & ((((\datapath_module|regfile_module|data~328_combout ))))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~328_combout  & (((\datapath_module|regfile_module|data~110_q )))) # 
// (\datapath_module|regfile_module|data~328_combout  & (\datapath_module|regfile_module|data~126_q )))) ) )

	.dataa(!\datapath_module|regfile_module|data~126_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~110_q ),
	.datad(!\datapath_module|regfile_module|data~328_combout ),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~94_q ),
	.datag(!\datapath_module|regfile_module|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~332 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~332 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \datapath_module|regfile_module|data~332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N29
dffeas \datapath_module|regfile_module|data~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~95 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N37
dffeas \datapath_module|regfile_module|data~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~111 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N10
stratixiii_lcell_comb \datapath_module|regfile_module|data~31feeder (
// Equation(s):
// \datapath_module|regfile_module|data~31feeder_combout  = ( \datapath_module|regfile_filter_module|out[15]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~31feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N11
dffeas \datapath_module|regfile_module|data~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~31 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N5
dffeas \datapath_module|regfile_module|data~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~15 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N0
stratixiii_lcell_comb \datapath_module|regfile_module|data~336 (
// Equation(s):
// \datapath_module|regfile_module|data~336_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~15_q  & (!\datapath_module|ir_module|data [2]))))) # 
// (\datapath_module|ir_module|data [0] & ((((\datapath_module|regfile_module|data~31_q ) # (\datapath_module|ir_module|data [2]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [0] & 
// (((\datapath_module|regfile_module|data~47_q  & (!\datapath_module|ir_module|data [2]))))) # (\datapath_module|ir_module|data [0] & ((((\datapath_module|ir_module|data [2]))) # (\datapath_module|regfile_module|data~63_q ))) ) )

	.dataa(!\datapath_module|ir_module|data [0]),
	.datab(!\datapath_module|regfile_module|data~63_q ),
	.datac(!\datapath_module|regfile_module|data~47_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~31_q ),
	.datag(!\datapath_module|regfile_module|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~336 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~336 .lut_mask = 64'h0A551B555F551B55;
defparam \datapath_module|regfile_module|data~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N5
dffeas \datapath_module|regfile_module|data~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~79 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N36
stratixiii_lcell_comb \datapath_module|regfile_module|data~340 (
// Equation(s):
// \datapath_module|regfile_module|data~340_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((((\datapath_module|regfile_module|data~336_combout ))))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~336_combout  & (((\datapath_module|regfile_module|data~79_q )))) # (\datapath_module|regfile_module|data~336_combout  & (\datapath_module|regfile_module|data~95_q )))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~336_combout )))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~336_combout  & (\datapath_module|regfile_module|data~111_q )) # 
// (\datapath_module|regfile_module|data~336_combout  & ((\datapath_module|regfile_module|data~127_q )))))) ) )

	.dataa(!\datapath_module|regfile_module|data~95_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~111_q ),
	.datad(!\datapath_module|regfile_module|data~336_combout ),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~127_q ),
	.datag(!\datapath_module|regfile_module|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~340 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~340 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \datapath_module|regfile_module|data~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N8
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~1 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~1_combout  = ( \datapath_module|regfile_module|data~340_combout  & ( \datapath_module|regfile_module|data~324_combout  & ( (!\datapath_module|alu_mux|Mux5~0_combout  & !\datapath_module|alu_mux|Mux5~1_combout ) ) ) ) 
// # ( !\datapath_module|regfile_module|data~340_combout  & ( \datapath_module|regfile_module|data~324_combout  & ( (!\datapath_module|alu_mux|Mux5~0_combout  & !\datapath_module|alu_mux|Mux5~1_combout ) ) ) ) # ( 
// \datapath_module|regfile_module|data~340_combout  & ( !\datapath_module|regfile_module|data~324_combout  & ( (!\datapath_module|alu_mux|Mux5~0_combout  & !\datapath_module|alu_mux|Mux5~1_combout ) ) ) ) # ( 
// !\datapath_module|regfile_module|data~340_combout  & ( !\datapath_module|regfile_module|data~324_combout  & ( (!\datapath_module|alu_mux|Mux5~1_combout  & ((!\datapath_module|alu_mux|Mux5~0_combout ) # ((!\datapath_module|regfile_module|data~348_combout  
// & !\datapath_module|regfile_module|data~332_combout )))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datab(!\datapath_module|regfile_module|data~348_combout ),
	.datac(!\datapath_module|regfile_module|data~332_combout ),
	.datad(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datae(!\datapath_module|regfile_module|data~340_combout ),
	.dataf(!\datapath_module|regfile_module|data~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~1 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~1 .lut_mask = 64'hEA00AA00AA00AA00;
defparam \datapath_module|alu_module|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N26
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~3 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~3_combout  = ( \datapath_module|alu_mux|Mux11~0_combout  ) # ( !\datapath_module|alu_mux|Mux11~0_combout  & ( (!\datapath_module|alu_module|ShiftLeft0~0_combout ) # 
// (((!\datapath_module|alu_module|ShiftLeft0~1_combout ) # (!\datapath_module|alu_module|ShiftLeft0~2_combout )) # (\datapath_module|alu_mux|Mux10~0_combout )) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux10~0_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~1_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~2_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~3 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~3 .lut_mask = 64'hFFFBFFFBFFFFFFFF;
defparam \datapath_module|alu_module|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N36
stratixiii_lcell_comb \datapath_module|alu_module|Selector10~7 (
// Equation(s):
// \datapath_module|alu_module|Selector10~7_combout  = ( \datapath_module|alu_module|Equal0~0_combout  & ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( ((\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|alu_mux|Mux15~0_combout )) # 
// (\datapath_module|stb_filter_module|out[13]~4_combout ) ) ) ) # ( !\datapath_module|alu_module|Equal0~0_combout  & ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( (\datapath_module|alu_module|Equal0~1_combout  & 
// ((!\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[13]~4_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout ))))) ) ) ) 
// # ( \datapath_module|alu_module|Equal0~0_combout  & ( !\datapath_module|stb_filter_module|out[14]~1_combout  & ( ((\datapath_module|stb_filter_module|out[13]~4_combout  & !\datapath_module|alu_mux|Mux15~0_combout )) # 
// (\datapath_module|alu_mux|Mux14~1_combout ) ) ) ) # ( !\datapath_module|alu_module|Equal0~0_combout  & ( !\datapath_module|stb_filter_module|out[14]~1_combout  & ( (\datapath_module|alu_module|Equal0~1_combout  & (!\datapath_module|alu_mux|Mux15~0_combout 
//  & ((\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[13]~4_combout )))) ) ) )

	.dataa(!\datapath_module|alu_module|Equal0~1_combout ),
	.datab(!\datapath_module|stb_filter_module|out[13]~4_combout ),
	.datac(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|alu_module|Equal0~0_combout ),
	.dataf(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector10~7 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector10~7 .lut_mask = 64'h105030FF15503FFF;
defparam \datapath_module|alu_module|Selector10~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N14
stratixiii_lcell_comb \datapath_module|alu_module|Selector2~6 (
// Equation(s):
// \datapath_module|alu_module|Selector2~6_combout  = ( \datapath_module|alu_module|Selector10~7_combout  & ( (\datapath_module|alu_module|ShiftLeft0~35_combout  & (!\datapath_module|alu_module|ShiftLeft0~3_combout  & 
// ((!\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[15]~3_combout )))) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector2~6 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector2~6 .lut_mask = 64'h000000000D000D00;
defparam \datapath_module|alu_module|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N38
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~5 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~5_combout  = ( \datapath_module|stb_filter_module|out[15]~0_combout  & ( \datapath_module|regfile_module|data~132_combout  & ( (!\datapath_module|alu_mux|Mux14~0_combout  & (\control_module|Selector5~0_combout  & 
// (!\datapath_module|ir_module|data [2]))) # (\datapath_module|alu_mux|Mux14~0_combout  & (((!\datapath_module|ir_module|data [3])))) ) ) ) # ( \datapath_module|stb_filter_module|out[15]~0_combout  & ( !\datapath_module|regfile_module|data~132_combout  & ( 
// (!\datapath_module|alu_mux|Mux14~0_combout  & ((!\control_module|Selector5~0_combout ) # ((!\datapath_module|ir_module|data [2])))) # (\datapath_module|alu_mux|Mux14~0_combout  & (((!\datapath_module|ir_module|data [3])))) ) ) )

	.dataa(!\control_module|Selector5~0_combout ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|ir_module|data [3]),
	.datad(!\datapath_module|alu_mux|Mux14~0_combout ),
	.datae(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.dataf(!\datapath_module|regfile_module|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~5 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~5 .lut_mask = 64'h0000EEF0000044F0;
defparam \datapath_module|alu_module|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N38
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~34 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~34_combout  = ( \datapath_module|alu_mux|Mux12~0_combout  & ( \datapath_module|regfile_module|data~284_combout  & ( (\datapath_module|regfile_module|data~276_combout  & (!\datapath_module|alu_mux|Mux14~1_combout  & 
// \datapath_module|stb_filter_module|out[15]~0_combout )) ) ) ) # ( !\datapath_module|alu_mux|Mux12~0_combout  & ( \datapath_module|regfile_module|data~284_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & 
// (((\datapath_module|stb_filter_module|out[15]~0_combout )) # (\datapath_module|regfile_module|data~276_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((\datapath_module|stb_filter_module|out[15]~0_combout  & 
// \datapath_module|regfile_module|data~196_combout )))) ) ) ) # ( \datapath_module|alu_mux|Mux12~0_combout  & ( !\datapath_module|regfile_module|data~284_combout  & ( (\datapath_module|regfile_module|data~276_combout  & 
// (!\datapath_module|alu_mux|Mux14~1_combout  & \datapath_module|stb_filter_module|out[15]~0_combout )) ) ) ) # ( !\datapath_module|alu_mux|Mux12~0_combout  & ( !\datapath_module|regfile_module|data~284_combout  & ( 
// (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|regfile_module|data~276_combout  & (!\datapath_module|stb_filter_module|out[15]~0_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout  & 
// (((\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~196_combout )))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~276_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datad(!\datapath_module|regfile_module|data~196_combout ),
	.datae(!\datapath_module|alu_mux|Mux12~0_combout ),
	.dataf(!\datapath_module|regfile_module|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~34 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~34 .lut_mask = 64'h404304044C4F0404;
defparam \datapath_module|alu_module|ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N30
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~33 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~33_combout  = (!\datapath_module|stb_filter_module|out[15]~0_combout  & (((!\datapath_module|alu_mux|Mux12~0_combout  & \datapath_module|regfile_module|data~236_combout )))) # 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & ((!\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|regfile_module|data~228_combout )) # (\datapath_module|alu_mux|Mux12~0_combout  & ((\datapath_module|regfile_module|data~236_combout 
// )))))

	.dataa(!\datapath_module|regfile_module|data~228_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|regfile_module|data~236_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~33 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~33 .lut_mask = 64'h10D310D310D310D3;
defparam \datapath_module|alu_module|ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N32
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~15 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~15_combout  = ( \datapath_module|alu_module|ShiftLeft0~33_combout  & ( \datapath_module|alu_mux|Mux15~0_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout ) # ((\datapath_module|regfile_module|data~164_combout  
// & \datapath_module|alu_module|ShiftLeft0~5_combout )) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~33_combout  & ( \datapath_module|alu_mux|Mux15~0_combout  & ( (\datapath_module|regfile_module|data~164_combout  & 
// (\datapath_module|alu_module|ShiftLeft0~5_combout  & \datapath_module|alu_mux|Mux14~1_combout )) ) ) ) # ( \datapath_module|alu_module|ShiftLeft0~33_combout  & ( !\datapath_module|alu_mux|Mux15~0_combout  & ( 
// \datapath_module|alu_module|ShiftLeft0~34_combout  ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~33_combout  & ( !\datapath_module|alu_mux|Mux15~0_combout  & ( \datapath_module|alu_module|ShiftLeft0~34_combout  ) ) )

	.dataa(!\datapath_module|regfile_module|data~164_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~5_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~34_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~33_combout ),
	.dataf(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~15 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~15 .lut_mask = 64'h0F0F0F0F0011FF11;
defparam \datapath_module|alu_module|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N30
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~14 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~14_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|regfile_module|data~212_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout )) # 
// (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~244_combout ))) ) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|regfile_module|data~212_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout ) 
// # (\datapath_module|regfile_module|data~180_combout ) ) ) ) # ( \datapath_module|alu_mux|Mux14~1_combout  & ( !\datapath_module|regfile_module|data~212_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// (\datapath_module|regfile_module|data~260_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~244_combout ))) ) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( 
// !\datapath_module|regfile_module|data~212_combout  & ( (\datapath_module|alu_mux|Mux15~0_combout  & \datapath_module|regfile_module|data~180_combout ) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|regfile_module|data~260_combout ),
	.datac(!\datapath_module|regfile_module|data~180_combout ),
	.datad(!\datapath_module|regfile_module|data~244_combout ),
	.datae(!\datapath_module|alu_mux|Mux14~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~14 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~14 .lut_mask = 64'h05052277AFAF2277;
defparam \datapath_module|alu_module|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N4
stratixiii_lcell_comb \datapath_module|alu_module|Selector2~0 (
// Equation(s):
// \datapath_module|alu_module|Selector2~0_combout  = ( \datapath_module|regfile_module|data~252_combout  & ( \datapath_module|regfile_module|data~244_combout  & ( ((!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// ((\datapath_module|regfile_module|data~180_combout ))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~188_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout ) ) ) ) # ( 
// !\datapath_module|regfile_module|data~252_combout  & ( \datapath_module|regfile_module|data~244_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & (((\datapath_module|regfile_module|data~180_combout ) # 
// (\datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~188_combout  & (!\datapath_module|alu_mux|Mux14~1_combout ))) ) ) ) # ( 
// \datapath_module|regfile_module|data~252_combout  & ( !\datapath_module|regfile_module|data~244_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout  & 
// \datapath_module|regfile_module|data~180_combout )))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|regfile_module|data~188_combout ))) ) ) ) # ( 
// !\datapath_module|regfile_module|data~252_combout  & ( !\datapath_module|regfile_module|data~244_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// ((\datapath_module|regfile_module|data~180_combout ))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~188_combout )))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~188_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|regfile_module|data~180_combout ),
	.datae(!\datapath_module|regfile_module|data~252_combout ),
	.dataf(!\datapath_module|regfile_module|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector2~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector2~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \datapath_module|alu_module|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N22
stratixiii_lcell_comb \datapath_module|alu_module|Selector2~3 (
// Equation(s):
// \datapath_module|alu_module|Selector2~3_combout  = ( \datapath_module|alu_module|Selector2~0_combout  & ( \datapath_module|alu_module|Selector2~1_combout  & ( ((\datapath_module|stb_filter_module|out[15]~0_combout  & 
// \datapath_module|alu_module|ShiftLeft0~14_combout )) # (\datapath_module|alu_module|ShiftLeft0~35_combout ) ) ) ) # ( !\datapath_module|alu_module|Selector2~0_combout  & ( \datapath_module|alu_module|Selector2~1_combout  & ( 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & (!\datapath_module|alu_module|ShiftLeft0~35_combout  & \datapath_module|alu_module|ShiftLeft0~14_combout )) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~14_combout ),
	.datad(gnd),
	.datae(!\datapath_module|alu_module|Selector2~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector2~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector2~3 .lut_mask = 64'h0000000004043737;
defparam \datapath_module|alu_module|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N30
stratixiii_lcell_comb \datapath_module|alu_module|Selector2~4 (
// Equation(s):
// \datapath_module|alu_module|Selector2~4_combout  = ( \datapath_module|alu_module|ShiftLeft0~35_combout  & ( \datapath_module|alu_module|Selector2~1_combout  & ( (\datapath_module|alu_module|Selector2~3_combout  & 
// \datapath_module|alu_module|Selector3~0_combout ) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~35_combout  & ( \datapath_module|alu_module|Selector2~1_combout  & ( (\datapath_module|alu_module|Selector2~3_combout  & 
// \datapath_module|alu_module|Selector3~0_combout ) ) ) ) # ( \datapath_module|alu_module|ShiftLeft0~35_combout  & ( !\datapath_module|alu_module|Selector2~1_combout  & ( (\datapath_module|alu_module|Selector3~0_combout  & 
// ((\datapath_module|alu_module|Selector2~3_combout ) # (\datapath_module|alu_module|Selector2~2_combout ))) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~35_combout  & ( !\datapath_module|alu_module|Selector2~1_combout  & ( 
// (\datapath_module|alu_module|Selector3~0_combout  & ((\datapath_module|alu_module|Selector2~3_combout ) # (\datapath_module|alu_module|ShiftLeft0~15_combout ))) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~15_combout ),
	.datab(!\datapath_module|alu_module|Selector2~2_combout ),
	.datac(!\datapath_module|alu_module|Selector2~3_combout ),
	.datad(!\datapath_module|alu_module|Selector3~0_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.dataf(!\datapath_module|alu_module|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector2~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector2~4 .lut_mask = 64'h005F003F000F000F;
defparam \datapath_module|alu_module|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N0
stratixiii_lcell_comb \datapath_module|alu_module|Selector2~8 (
// Equation(s):
// \datapath_module|alu_module|Selector2~8_combout  = ( !\datapath_module|alu_module|Selector2~5_combout  & ( \datapath_module|alu_module|Add0~53_sumout  & ( (!\datapath_module|alu_module|Selector2~7_combout  & 
// (!\datapath_module|alu_module|Selector2~6_combout  & (!\datapath_module|alu_module|Equal0~5_combout  & !\datapath_module|alu_module|Selector2~4_combout ))) ) ) ) # ( !\datapath_module|alu_module|Selector2~5_combout  & ( 
// !\datapath_module|alu_module|Add0~53_sumout  & ( (!\datapath_module|alu_module|Selector2~7_combout  & (!\datapath_module|alu_module|Selector2~6_combout  & !\datapath_module|alu_module|Selector2~4_combout )) ) ) )

	.dataa(!\datapath_module|alu_module|Selector2~7_combout ),
	.datab(!\datapath_module|alu_module|Selector2~6_combout ),
	.datac(!\datapath_module|alu_module|Equal0~5_combout ),
	.datad(!\datapath_module|alu_module|Selector2~4_combout ),
	.datae(!\datapath_module|alu_module|Selector2~5_combout ),
	.dataf(!\datapath_module|alu_module|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector2~8 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector2~8 .lut_mask = 64'h8800000080000000;
defparam \datapath_module|alu_module|Selector2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N16
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[5]~25 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[5]~25_combout  = (!\control_module|WideOr17~combout  & !\control_module|WideOr16~combout )

	.dataa(!\control_module|WideOr17~combout ),
	.datab(gnd),
	.datac(!\control_module|WideOr16~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[5]~25 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[5]~25 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \datapath_module|regfile_filter_module|out[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N0
stratixiii_lcell_comb \datapath_module|alu_module|Selector10~0 (
// Equation(s):
// \datapath_module|alu_module|Selector10~0_combout  = ( \datapath_module|alu_module|Selector10~7_combout  & ( !\datapath_module|alu_mux|Mux13~0_combout  & ( (!\datapath_module|alu_module|ShiftLeft0~3_combout  & (\datapath_module|alu_mux|Mux12~0_combout  & 
// ((!\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[15]~3_combout )))) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(!\datapath_module|alu_module|Selector10~7_combout ),
	.dataf(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector10~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector10~0 .lut_mask = 64'h000000D000000000;
defparam \datapath_module|alu_module|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N0
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~10 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~10_combout  = (\datapath_module|stb_filter_module|out[15]~0_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|regfile_module|data~212_combout )) # (\datapath_module|alu_mux|Mux14~1_combout  
// & ((\datapath_module|regfile_module|data~196_combout )))))

	.dataa(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|regfile_module|data~212_combout ),
	.datad(!\datapath_module|regfile_module|data~196_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~10 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~10 .lut_mask = 64'h0213021302130213;
defparam \datapath_module|alu_module|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N10
stratixiii_lcell_comb \datapath_module|stb_filter_module|out[12]~2 (
// Equation(s):
// \datapath_module|stb_filter_module|out[12]~2_combout  = ( \datapath_module|regfile_module|data~188_combout  & ( (\datapath_module|regfile_module|data~180_combout ) # (\datapath_module|stb_filter_module|out[15]~0_combout ) ) ) # ( 
// !\datapath_module|regfile_module|data~188_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~180_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datad(!\datapath_module|regfile_module|data~180_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|stb_filter_module|out[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|stb_filter_module|out[12]~2 .extended_lut = "off";
defparam \datapath_module|stb_filter_module|out[12]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \datapath_module|stb_filter_module|out[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N26
stratixiii_lcell_comb \datapath_module|stb_filter_module|out[9]~8 (
// Equation(s):
// \datapath_module|stb_filter_module|out[9]~8_combout  = ( \datapath_module|regfile_module|data~276_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout ) # (\datapath_module|regfile_module|data~284_combout ) ) ) # ( 
// !\datapath_module|regfile_module|data~276_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~284_combout ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|regfile_module|data~284_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|stb_filter_module|out[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|stb_filter_module|out[9]~8 .extended_lut = "off";
defparam \datapath_module|stb_filter_module|out[9]~8 .lut_mask = 64'h05050505AFAFAFAF;
defparam \datapath_module|stb_filter_module|out[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N22
stratixiii_lcell_comb \datapath_module|stb_filter_module|out[10]~6 (
// Equation(s):
// \datapath_module|stb_filter_module|out[10]~6_combout  = ( \datapath_module|regfile_module|data~244_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout ) # (\datapath_module|regfile_module|data~252_combout ) ) ) # ( 
// !\datapath_module|regfile_module|data~244_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~252_combout ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|regfile_module|data~252_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|stb_filter_module|out[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|stb_filter_module|out[10]~6 .extended_lut = "off";
defparam \datapath_module|stb_filter_module|out[10]~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \datapath_module|stb_filter_module|out[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N30
stratixiii_lcell_comb \datapath_module|stb_filter_module|out[11]~7 (
// Equation(s):
// \datapath_module|stb_filter_module|out[11]~7_combout  = ( \datapath_module|regfile_module|data~268_combout  & ( (\datapath_module|regfile_module|data~260_combout ) # (\datapath_module|stb_filter_module|out[15]~0_combout ) ) ) # ( 
// !\datapath_module|regfile_module|data~268_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~260_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datad(!\datapath_module|regfile_module|data~260_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|stb_filter_module|out[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|stb_filter_module|out[11]~7 .extended_lut = "off";
defparam \datapath_module|stb_filter_module|out[11]~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \datapath_module|stb_filter_module|out[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N26
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight1~3 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight1~3_combout  = ( \datapath_module|stb_filter_module|out[11]~7_combout  & ( \datapath_module|alu_mux|Mux14~1_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout ) # 
// (\datapath_module|stb_filter_module|out[12]~2_combout ) ) ) ) # ( !\datapath_module|stb_filter_module|out[11]~7_combout  & ( \datapath_module|alu_mux|Mux14~1_combout  & ( (\datapath_module|stb_filter_module|out[12]~2_combout  & 
// \datapath_module|alu_mux|Mux15~0_combout ) ) ) ) # ( \datapath_module|stb_filter_module|out[11]~7_combout  & ( !\datapath_module|alu_mux|Mux14~1_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// (\datapath_module|stb_filter_module|out[9]~8_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|stb_filter_module|out[10]~6_combout ))) ) ) ) # ( !\datapath_module|stb_filter_module|out[11]~7_combout  & ( 
// !\datapath_module|alu_mux|Mux14~1_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[9]~8_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|stb_filter_module|out[10]~6_combout ))) 
// ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[12]~2_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[9]~8_combout ),
	.datad(!\datapath_module|stb_filter_module|out[10]~6_combout ),
	.datae(!\datapath_module|stb_filter_module|out[11]~7_combout ),
	.dataf(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight1~3 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight1~3 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \datapath_module|alu_module|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N28
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~12 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~12_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & ((\datapath_module|regfile_module|data~236_combout ))) # 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~228_combout )) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & 
// \datapath_module|regfile_module|data~164_combout ) ) )

	.dataa(!\datapath_module|regfile_module|data~228_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|regfile_module|data~164_combout ),
	.datad(!\datapath_module|regfile_module|data~236_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~12 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~12 .lut_mask = 64'h0303030311DD11DD;
defparam \datapath_module|alu_module|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N10
stratixiii_lcell_comb \datapath_module|alu_module|Selector10~1 (
// Equation(s):
// \datapath_module|alu_module|Selector10~1_combout  = ( \datapath_module|alu_module|ShiftLeft0~12_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (((\datapath_module|alu_mux|Mux15~0_combout )) # (\datapath_module|alu_module|ShiftLeft0~10_combout 
// ))) # (\datapath_module|alu_mux|Mux13~0_combout  & (((\datapath_module|alu_module|ShiftRight1~3_combout )))) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~12_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & 
// (\datapath_module|alu_module|ShiftLeft0~10_combout  & (!\datapath_module|alu_mux|Mux15~0_combout ))) # (\datapath_module|alu_mux|Mux13~0_combout  & (((\datapath_module|alu_module|ShiftRight1~3_combout )))) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~10_combout ),
	.datab(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector10~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector10~1 .lut_mask = 64'h407340734C7F4C7F;
defparam \datapath_module|alu_module|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N12
stratixiii_lcell_comb \datapath_module|alu_module|Selector10~4 (
// Equation(s):
// \datapath_module|alu_module|Selector10~4_combout  = ( \datapath_module|alu_mux|Mux10~0_combout  & ( \datapath_module|regfile_module|data~212_combout  & ( (!\control_module|state.shf~q  & ((!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (!\control_module|Selector3~0_combout  & \control_module|Selector2~0_combout )) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (\control_module|Selector3~0_combout )))) ) ) ) # ( !\datapath_module|alu_mux|Mux10~0_combout  & ( 
// \datapath_module|regfile_module|data~212_combout  & ( (!\control_module|state.shf~q  & (\control_module|Selector2~0_combout  & (!\datapath_module|stb_filter_module|out[15]~0_combout  $ (\control_module|Selector3~0_combout )))) ) ) ) # ( 
// \datapath_module|alu_mux|Mux10~0_combout  & ( !\datapath_module|regfile_module|data~212_combout  & ( (!\control_module|Selector3~0_combout  & (!\control_module|state.shf~q  & \control_module|Selector2~0_combout )) ) ) ) # ( 
// !\datapath_module|alu_mux|Mux10~0_combout  & ( !\datapath_module|regfile_module|data~212_combout  & ( (!\control_module|Selector3~0_combout  & (!\control_module|state.shf~q  & \control_module|Selector2~0_combout )) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(!\control_module|Selector3~0_combout ),
	.datac(!\control_module|state.shf~q ),
	.datad(!\control_module|Selector2~0_combout ),
	.datae(!\datapath_module|alu_mux|Mux10~0_combout ),
	.dataf(!\datapath_module|regfile_module|data~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector10~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector10~4 .lut_mask = 64'h00C000C000901090;
defparam \datapath_module|alu_module|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N6
stratixiii_lcell_comb \datapath_module|alu_module|Selector10~3 (
// Equation(s):
// \datapath_module|alu_module|Selector10~3_combout  = ( \datapath_module|alu_module|ShiftLeft0~3_combout  & ( (\datapath_module|alu_module|Equal0~0_combout  & \datapath_module|stb_filter_module|out[15]~3_combout ) ) ) # ( 
// !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( (\datapath_module|alu_module|Equal0~0_combout  & (\datapath_module|alu_mux|Mux13~0_combout  & (\datapath_module|stb_filter_module|out[15]~3_combout  & \datapath_module|alu_mux|Mux12~0_combout ))) ) )

	.dataa(!\datapath_module|alu_module|Equal0~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector10~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector10~3 .lut_mask = 64'h0001000105050505;
defparam \datapath_module|alu_module|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N24
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~13 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~13_combout  = ( \datapath_module|alu_mux|Mux15~0_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~236_combout  & !\datapath_module|alu_mux|Mux14~1_combout )) 
// ) ) # ( !\datapath_module|alu_mux|Mux15~0_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~276_combout  & !\datapath_module|alu_mux|Mux14~1_combout )) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(!\datapath_module|regfile_module|data~236_combout ),
	.datac(!\datapath_module|regfile_module|data~276_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~13 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~13 .lut_mask = 64'h0500050011001100;
defparam \datapath_module|alu_module|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N34
stratixiii_lcell_comb \datapath_module|alu_module|Selector10~2 (
// Equation(s):
// \datapath_module|alu_module|Selector10~2_combout  = ( !\datapath_module|alu_mux|Mux12~0_combout  & ( \datapath_module|alu_module|Selector3~0_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (\datapath_module|stb_filter_module|out[15]~0_combout  
// & ((\datapath_module|alu_module|ShiftLeft0~14_combout )))) # (\datapath_module|alu_mux|Mux13~0_combout  & (((\datapath_module|alu_module|ShiftLeft0~13_combout )))) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~13_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~14_combout ),
	.datad(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datae(!\datapath_module|alu_mux|Mux12~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector10~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector10~2 .lut_mask = 64'h0000000005330000;
defparam \datapath_module|alu_module|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N2
stratixiii_lcell_comb \datapath_module|alu_module|Selector10~5 (
// Equation(s):
// \datapath_module|alu_module|Selector10~5_combout  = ( !\datapath_module|alu_module|Selector10~2_combout  & ( (!\datapath_module|alu_module|Selector10~4_combout  & (!\datapath_module|alu_module|Selector10~3_combout  & 
// ((!\datapath_module|alu_module|Add0~21_sumout ) # (!\datapath_module|alu_module|Equal0~5_combout )))) ) )

	.dataa(!\datapath_module|alu_module|Selector10~4_combout ),
	.datab(!\datapath_module|alu_module|Add0~21_sumout ),
	.datac(!\datapath_module|alu_module|Selector10~3_combout ),
	.datad(!\datapath_module|alu_module|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector10~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector10~5 .lut_mask = 64'hA080A08000000000;
defparam \datapath_module|alu_module|Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N8
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~17 (
// Equation(s):
// \datapath_module|offset_adder|Add0~17_sumout  = SUM(( \datapath_module|pc|data [5] ) + ( \datapath_module|ir_module|data [4] ) + ( \datapath_module|offset_adder|Add0~14  ))
// \datapath_module|offset_adder|Add0~18  = CARRY(( \datapath_module|pc|data [5] ) + ( \datapath_module|ir_module|data [4] ) + ( \datapath_module|offset_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_module|pc|data [5]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [4]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~17_sumout ),
	.cout(\datapath_module|offset_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~17 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \datapath_module|offset_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N14
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[5]~24 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[5]~24_combout  = ( !\datapath_module|regfile_filter_module|out[0]~0_combout  & ( \datapath_module|pc|data [5] & ( (!\control_module|WideOr17~combout  & (((!\control_module|WideOr16~combout ) # 
// (\datapath_module|offset_adder|Add0~17_sumout )))) # (\control_module|WideOr17~combout  & (((\control_module|WideOr16~combout )) # (\datapath_module|mdr|data [5]))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[0]~0_combout  & ( 
// !\datapath_module|pc|data [5] & ( (!\control_module|WideOr17~combout  & (((!\control_module|WideOr16~combout ) # (\datapath_module|offset_adder|Add0~17_sumout )))) # (\control_module|WideOr17~combout  & (\datapath_module|mdr|data [5] & 
// ((!\control_module|WideOr16~combout )))) ) ) )

	.dataa(!\control_module|WideOr17~combout ),
	.datab(!\datapath_module|mdr|data [5]),
	.datac(!\datapath_module|offset_adder|Add0~17_sumout ),
	.datad(!\control_module|WideOr16~combout ),
	.datae(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.dataf(!\datapath_module|pc|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[5]~24 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[5]~24 .lut_mask = 64'hBB0A0000BB5F0000;
defparam \datapath_module|regfile_filter_module|out[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N2
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[5]~9 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[5]~9_combout  = ( \datapath_module|alu_module|Selector10~5_combout  & ( \datapath_module|regfile_filter_module|out[5]~24_combout  & ( (!\datapath_module|regfile_filter_module|out[5]~25_combout ) # 
// (((\datapath_module|alu_module|Selector7~0_combout  & \datapath_module|alu_module|Selector10~1_combout )) # (\datapath_module|alu_module|Selector10~0_combout )) ) ) ) # ( !\datapath_module|alu_module|Selector10~5_combout  & ( 
// \datapath_module|regfile_filter_module|out[5]~24_combout  ) )

	.dataa(!\datapath_module|alu_module|Selector7~0_combout ),
	.datab(!\datapath_module|regfile_filter_module|out[5]~25_combout ),
	.datac(!\datapath_module|alu_module|Selector10~0_combout ),
	.datad(!\datapath_module|alu_module|Selector10~1_combout ),
	.datae(!\datapath_module|alu_module|Selector10~5_combout ),
	.dataf(!\datapath_module|regfile_filter_module|out[5]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[5]~9 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[5]~9 .lut_mask = 64'h00000000FFFFCFDF;
defparam \datapath_module|regfile_filter_module|out[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N18
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[5]~26 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[5]~26_combout  = ( \datapath_module|mdr|data [13] & ( (\datapath_module|regfile_filter_module|out[0]~0_combout  & ((!\control_module|WideOr17~combout ) # ((!\control_module|WideOr16~combout ) # 
// (\datapath_module|pc|data [13])))) ) ) # ( !\datapath_module|mdr|data [13] & ( (\datapath_module|regfile_filter_module|out[0]~0_combout  & ((!\control_module|WideOr17~combout ) # ((\control_module|WideOr16~combout  & \datapath_module|pc|data [13])))) ) )

	.dataa(!\control_module|WideOr17~combout ),
	.datab(!\control_module|WideOr16~combout ),
	.datac(!\datapath_module|pc|data [13]),
	.datad(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[5]~26 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[5]~26 .lut_mask = 64'h00AB00AB00EF00EF;
defparam \datapath_module|regfile_filter_module|out[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N4
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[5]~10 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[5]~10_combout  = ( \datapath_module|regfile_filter_module|out[5]~26_combout  & ( \datapath_module|offset_adder|Add0~49_sumout  & ( (((!\datapath_module|alu_module|Selector2~8_combout ) # 
// (\datapath_module|regfile_filter_module|out[5]~9_combout )) # (\control_module|WideOr16~combout )) # (\control_module|WideOr17~combout ) ) ) ) # ( !\datapath_module|regfile_filter_module|out[5]~26_combout  & ( \datapath_module|offset_adder|Add0~49_sumout  
// & ( \datapath_module|regfile_filter_module|out[5]~9_combout  ) ) ) # ( \datapath_module|regfile_filter_module|out[5]~26_combout  & ( !\datapath_module|offset_adder|Add0~49_sumout  & ( (((!\control_module|WideOr16~combout  & 
// !\datapath_module|alu_module|Selector2~8_combout )) # (\datapath_module|regfile_filter_module|out[5]~9_combout )) # (\control_module|WideOr17~combout ) ) ) ) # ( !\datapath_module|regfile_filter_module|out[5]~26_combout  & ( 
// !\datapath_module|offset_adder|Add0~49_sumout  & ( \datapath_module|regfile_filter_module|out[5]~9_combout  ) ) )

	.dataa(!\control_module|WideOr17~combout ),
	.datab(!\control_module|WideOr16~combout ),
	.datac(!\datapath_module|alu_module|Selector2~8_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[5]~9_combout ),
	.datae(!\datapath_module|regfile_filter_module|out[5]~26_combout ),
	.dataf(!\datapath_module|offset_adder|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[5]~10 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[5]~10 .lut_mask = 64'h00FFD5FF00FFF7FF;
defparam \datapath_module|regfile_filter_module|out[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N19
dffeas \datapath_module|regfile_module|data~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~85 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~85 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N8
stratixiii_lcell_comb \datapath_module|regfile_module|data~208 (
// Equation(s):
// \datapath_module|regfile_module|data~208_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~5_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~21_q ))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & 
// (((\datapath_module|regfile_module|data~37_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|regfile_module|data~53_q ) # (\datapath_module|store_mux|f[2]~0_combout ))))) ) )

	.dataa(!\datapath_module|store_mux|f[0]~2_combout ),
	.datab(!\datapath_module|regfile_module|data~21_q ),
	.datac(!\datapath_module|regfile_module|data~37_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~53_q ),
	.datag(!\datapath_module|regfile_module|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~208 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~208 .lut_mask = 64'h1B550A551B555F55;
defparam \datapath_module|regfile_module|data~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N12
stratixiii_lcell_comb \datapath_module|regfile_module|data~212 (
// Equation(s):
// \datapath_module|regfile_module|data~212_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~208_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & 
// ((!\datapath_module|regfile_module|data~208_combout  & ((\datapath_module|regfile_module|data~69_q ))) # (\datapath_module|regfile_module|data~208_combout  & (\datapath_module|regfile_module|data~85_q ))))) ) ) # ( 
// \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~208_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|regfile_module|data~208_combout  & 
// ((\datapath_module|regfile_module|data~101_q ))) # (\datapath_module|regfile_module|data~208_combout  & (\datapath_module|regfile_module|data~117_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~85_q ),
	.datab(!\datapath_module|regfile_module|data~117_q ),
	.datac(!\datapath_module|regfile_module|data~101_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~208_combout ),
	.datag(!\datapath_module|regfile_module|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~212 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~212 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath_module|regfile_module|data~212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N38
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~23 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~23_combout  = ( \datapath_module|regfile_module|data~164_combout  & ( \datapath_module|regfile_module|data~196_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout ) # ((!\datapath_module|alu_mux|Mux15~0_combout  
// & (\datapath_module|regfile_module|data~212_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~180_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~164_combout  & ( 
// \datapath_module|regfile_module|data~196_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|regfile_module|data~212_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & 
// (((\datapath_module|regfile_module|data~180_combout  & \datapath_module|alu_mux|Mux14~1_combout )))) ) ) ) # ( \datapath_module|regfile_module|data~164_combout  & ( !\datapath_module|regfile_module|data~196_combout  & ( 
// (!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~212_combout  & ((\datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout ) # 
// (\datapath_module|regfile_module|data~180_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~164_combout  & ( !\datapath_module|regfile_module|data~196_combout  & ( (\datapath_module|alu_mux|Mux14~1_combout  & 
// ((!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~212_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~180_combout ))))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~212_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|regfile_module|data~180_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|regfile_module|data~164_combout ),
	.dataf(!\datapath_module|regfile_module|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~23 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~23 .lut_mask = 64'h00473347CC47FF47;
defparam \datapath_module|alu_module|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N30
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~22 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~22_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|regfile_module|data~260_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~276_combout )) # 
// (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~236_combout ))) ) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|regfile_module|data~260_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout ) 
// # (\datapath_module|regfile_module|data~244_combout ) ) ) ) # ( \datapath_module|alu_mux|Mux14~1_combout  & ( !\datapath_module|regfile_module|data~260_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// (\datapath_module|regfile_module|data~276_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~236_combout ))) ) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( 
// !\datapath_module|regfile_module|data~260_combout  & ( (\datapath_module|alu_mux|Mux15~0_combout  & \datapath_module|regfile_module|data~244_combout ) ) ) )

	.dataa(!\datapath_module|regfile_module|data~276_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|regfile_module|data~236_combout ),
	.datad(!\datapath_module|regfile_module|data~244_combout ),
	.datae(!\datapath_module|alu_mux|Mux14~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~22 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~22 .lut_mask = 64'h00334747CCFF4747;
defparam \datapath_module|alu_module|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N20
stratixiii_lcell_comb \datapath_module|alu_module|Selector4~0 (
// Equation(s):
// \datapath_module|alu_module|Selector4~0_combout  = ( \datapath_module|alu_module|Selector3~0_combout  & ( \datapath_module|alu_module|ShiftLeft0~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|ShiftLeft0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector4~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector4~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \datapath_module|alu_module|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N12
stratixiii_lcell_comb \datapath_module|alu_module|Selector8~2 (
// Equation(s):
// \datapath_module|alu_module|Selector8~2_combout  = ( \datapath_module|alu_module|ShiftLeft0~22_combout  & ( \datapath_module|alu_module|Selector4~0_combout  & ( (\datapath_module|alu_module|ShiftLeft0~23_combout ) # 
// (\datapath_module|alu_mux|Mux13~0_combout ) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~22_combout  & ( \datapath_module|alu_module|Selector4~0_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & 
// \datapath_module|alu_module|ShiftLeft0~23_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~23_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~22_combout ),
	.dataf(!\datapath_module|alu_module|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector8~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector8~2 .lut_mask = 64'h0000000000F00FFF;
defparam \datapath_module|alu_module|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N26
stratixiii_lcell_comb \datapath_module|alu_module|Selector8~3 (
// Equation(s):
// \datapath_module|alu_module|Selector8~3_combout  = ( \datapath_module|alu_module|Equal0~1_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (!\datapath_module|alu_mux|Mux14~1_combout  & !\datapath_module|alu_mux|Mux13~0_combout )) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(gnd),
	.datad(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector8~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector8~3 .lut_mask = 64'h0000000088008800;
defparam \datapath_module|alu_module|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N18
stratixiii_lcell_comb \datapath_module|alu_module|Selector8~4 (
// Equation(s):
// \datapath_module|alu_module|Selector8~4_combout  = ( \datapath_module|regfile_module|data~196_combout  & ( \datapath_module|alu_mux|Mux8~0_combout  & ( (!\control_module|state.shf~q  & ((!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (\control_module|Selector2~0_combout  & !\control_module|Selector3~0_combout )) # (\datapath_module|stb_filter_module|out[15]~0_combout  & ((\control_module|Selector3~0_combout ))))) ) ) ) # ( !\datapath_module|regfile_module|data~196_combout  & ( 
// \datapath_module|alu_mux|Mux8~0_combout  & ( (!\control_module|state.shf~q  & (\control_module|Selector2~0_combout  & !\control_module|Selector3~0_combout )) ) ) ) # ( \datapath_module|regfile_module|data~196_combout  & ( 
// !\datapath_module|alu_mux|Mux8~0_combout  & ( (!\control_module|state.shf~q  & (\control_module|Selector2~0_combout  & (!\datapath_module|stb_filter_module|out[15]~0_combout  $ (\control_module|Selector3~0_combout )))) ) ) ) # ( 
// !\datapath_module|regfile_module|data~196_combout  & ( !\datapath_module|alu_mux|Mux8~0_combout  & ( (!\control_module|state.shf~q  & (\control_module|Selector2~0_combout  & !\control_module|Selector3~0_combout )) ) ) )

	.dataa(!\control_module|state.shf~q ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\control_module|Selector2~0_combout ),
	.datad(!\control_module|Selector3~0_combout ),
	.datae(!\datapath_module|regfile_module|data~196_combout ),
	.dataf(!\datapath_module|alu_mux|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector8~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector8~4 .lut_mask = 64'h0A0008020A000822;
defparam \datapath_module|alu_module|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N30
stratixiii_lcell_comb \datapath_module|alu_module|Selector8~5 (
// Equation(s):
// \datapath_module|alu_module|Selector8~5_combout  = ( \datapath_module|alu_module|ShiftLeft0~3_combout  & ( !\datapath_module|alu_module|Selector8~4_combout  & ( (!\datapath_module|stb_filter_module|out[15]~3_combout ) # 
// (!\datapath_module|alu_module|Equal0~0_combout ) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( !\datapath_module|alu_module|Selector8~4_combout  & ( (!\datapath_module|stb_filter_module|out[15]~3_combout ) # 
// ((!\datapath_module|alu_mux|Mux12~0_combout ) # ((!\datapath_module|alu_module|Selector8~3_combout  & !\datapath_module|alu_module|Equal0~0_combout ))) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datab(!\datapath_module|alu_module|Selector8~3_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_module|Equal0~0_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.dataf(!\datapath_module|alu_module|Selector8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector8~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector8~5 .lut_mask = 64'hFEFAFFAA00000000;
defparam \datapath_module|alu_module|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N2
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~17 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~17_combout  = ( \datapath_module|regfile_module|data~284_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout  & 
// \datapath_module|regfile_module|data~276_combout )))) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|regfile_module|data~196_combout ))) ) ) # ( 
// !\datapath_module|regfile_module|data~284_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout  & \datapath_module|regfile_module|data~276_combout )))) # 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~196_combout  & (!\datapath_module|alu_mux|Mux14~1_combout ))) ) )

	.dataa(!\datapath_module|regfile_module|data~196_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|regfile_module|data~276_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~17 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~17 .lut_mask = 64'h101C101C131F131F;
defparam \datapath_module|alu_module|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N20
stratixiii_lcell_comb \datapath_module|stb_filter_module|out[8]~5 (
// Equation(s):
// \datapath_module|stb_filter_module|out[8]~5_combout  = ( \datapath_module|regfile_module|data~236_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout ) # (\datapath_module|regfile_module|data~228_combout ) ) ) # ( 
// !\datapath_module|regfile_module|data~236_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~228_combout ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_module|regfile_module|data~228_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|stb_filter_module|out[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|stb_filter_module|out[8]~5 .extended_lut = "off";
defparam \datapath_module|stb_filter_module|out[8]~5 .lut_mask = 64'h00550055AAFFAAFF;
defparam \datapath_module|stb_filter_module|out[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N34
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight1~6 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight1~6_combout  = ( \datapath_module|stb_filter_module|out[10]~6_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_module|ShiftLeft0~17_combout )))) # 
// (\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|stb_filter_module|out[8]~5_combout )) # (\datapath_module|alu_mux|Mux14~1_combout ))) ) ) # ( !\datapath_module|stb_filter_module|out[10]~6_combout  & ( 
// (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_module|ShiftLeft0~17_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (!\datapath_module|alu_mux|Mux14~1_combout  & ((\datapath_module|stb_filter_module|out[8]~5_combout )))) 
// ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~17_combout ),
	.datad(!\datapath_module|stb_filter_module|out[8]~5_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|stb_filter_module|out[10]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight1~6 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight1~6 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \datapath_module|alu_module|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N4
stratixiii_lcell_comb \datapath_module|alu_module|Selector8~7 (
// Equation(s):
// \datapath_module|alu_module|Selector8~7_combout  = (!\datapath_module|alu_module|Equal0~0_combout  & !\datapath_module|alu_module|Equal0~1_combout )

	.dataa(!\datapath_module|alu_module|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector8~7 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector8~7 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \datapath_module|alu_module|Selector8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N28
stratixiii_lcell_comb \datapath_module|alu_module|Selector8~0 (
// Equation(s):
// \datapath_module|alu_module|Selector8~0_combout  = ( !\datapath_module|alu_mux|Mux10~0_combout  & ( \datapath_module|alu_module|ShiftLeft0~1_combout  & ( (\datapath_module|alu_module|ShiftLeft0~2_combout  & (!\datapath_module|alu_mux|Mux11~0_combout  & 
// (\datapath_module|alu_module|ShiftLeft0~0_combout  & !\datapath_module|alu_module|Selector8~7_combout ))) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~2_combout ),
	.datab(!\datapath_module|alu_mux|Mux11~0_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~0_combout ),
	.datad(!\datapath_module|alu_module|Selector8~7_combout ),
	.datae(!\datapath_module|alu_mux|Mux10~0_combout ),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector8~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector8~0 .lut_mask = 64'h0000000004000000;
defparam \datapath_module|alu_module|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N8
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight1~7 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight1~7_combout  = ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( ((!\datapath_module|alu_mux|Mux15~0_combout  & 
// ((\datapath_module|stb_filter_module|out[11]~7_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[12]~2_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout ) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[14]~1_combout  & ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout ) # 
// (\datapath_module|stb_filter_module|out[11]~7_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[12]~2_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout )))) ) ) ) # ( 
// \datapath_module|stb_filter_module|out[14]~1_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|stb_filter_module|out[11]~7_combout  & 
// !\datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|stb_filter_module|out[12]~2_combout ))) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[14]~1_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & 
// ((\datapath_module|stb_filter_module|out[11]~7_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[12]~2_combout )))) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[12]~2_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[11]~7_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.dataf(!\datapath_module|stb_filter_module|out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight1~7 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight1~7 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \datapath_module|alu_module|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N8
stratixiii_lcell_comb \datapath_module|alu_module|Selector8~1 (
// Equation(s):
// \datapath_module|alu_module|Selector8~1_combout  = ( \datapath_module|alu_module|ShiftRight1~7_combout  & ( (!\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|alu_module|Selector8~0_combout  & 
// ((\datapath_module|alu_module|ShiftRight1~6_combout ) # (\datapath_module|alu_mux|Mux13~0_combout )))) ) ) # ( !\datapath_module|alu_module|ShiftRight1~7_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (!\datapath_module|alu_mux|Mux12~0_combout 
//  & (\datapath_module|alu_module|ShiftRight1~6_combout  & \datapath_module|alu_module|Selector8~0_combout ))) ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datac(!\datapath_module|alu_module|ShiftRight1~6_combout ),
	.datad(!\datapath_module|alu_module|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector8~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector8~1 .lut_mask = 64'h00080008004C004C;
defparam \datapath_module|alu_module|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N12
stratixiii_lcell_comb \datapath_module|alu_module|Selector8~6 (
// Equation(s):
// \datapath_module|alu_module|Selector8~6_combout  = ( \datapath_module|alu_module|Add0~29_sumout  & ( (!\datapath_module|alu_module|Selector8~2_combout  & (\datapath_module|alu_module|Selector8~5_combout  & (!\datapath_module|alu_module|Equal0~5_combout  & 
// !\datapath_module|alu_module|Selector8~1_combout ))) ) ) # ( !\datapath_module|alu_module|Add0~29_sumout  & ( (!\datapath_module|alu_module|Selector8~2_combout  & (\datapath_module|alu_module|Selector8~5_combout  & 
// !\datapath_module|alu_module|Selector8~1_combout )) ) )

	.dataa(!\datapath_module|alu_module|Selector8~2_combout ),
	.datab(!\datapath_module|alu_module|Selector8~5_combout ),
	.datac(!\datapath_module|alu_module|Equal0~5_combout ),
	.datad(!\datapath_module|alu_module|Selector8~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector8~6 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector8~6 .lut_mask = 64'h2200220020002000;
defparam \datapath_module|alu_module|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N4
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[7]~13 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[7]~13_combout  = ( \control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout  & (\datapath_module|mdr|data [7])) # (\control_module|WideOr16~combout  & ((\datapath_module|pc|data [7]))) ) ) # ( 
// !\control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout  & !\datapath_module|alu_module|Selector8~6_combout ) ) )

	.dataa(!\control_module|WideOr16~combout ),
	.datab(!\datapath_module|mdr|data [7]),
	.datac(!\datapath_module|alu_module|Selector8~6_combout ),
	.datad(!\datapath_module|pc|data [7]),
	.datae(gnd),
	.dataf(!\control_module|WideOr17~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[7]~13 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[7]~13 .lut_mask = 64'hA0A0A0A022772277;
defparam \datapath_module|regfile_filter_module|out[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N10
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~21 (
// Equation(s):
// \datapath_module|offset_adder|Add0~21_sumout  = SUM(( \datapath_module|ir_module|data [5] ) + ( \datapath_module|pc|data [6] ) + ( \datapath_module|offset_adder|Add0~18  ))
// \datapath_module|offset_adder|Add0~22  = CARRY(( \datapath_module|ir_module|data [5] ) + ( \datapath_module|pc|data [6] ) + ( \datapath_module|offset_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|pc|data [6]),
	.datad(!\datapath_module|ir_module|data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~21_sumout ),
	.cout(\datapath_module|offset_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~21 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \datapath_module|offset_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N12
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~25 (
// Equation(s):
// \datapath_module|offset_adder|Add0~25_sumout  = SUM(( \datapath_module|pc|data [7] ) + ( \datapath_module|ir_module|data [6] ) + ( \datapath_module|offset_adder|Add0~22  ))
// \datapath_module|offset_adder|Add0~26  = CARRY(( \datapath_module|pc|data [7] ) + ( \datapath_module|ir_module|data [6] ) + ( \datapath_module|offset_adder|Add0~22  ))

	.dataa(gnd),
	.datab(!\datapath_module|pc|data [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [6]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~25_sumout ),
	.cout(\datapath_module|offset_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~25 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~25 .lut_mask = 64'h0000FF0000003333;
defparam \datapath_module|offset_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N12
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[7]~14 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[7]~14_combout  = ( \datapath_module|offset_adder|Add0~25_sumout  & ( \datapath_module|regfile_mux|Mux0~0_combout  & ( (((\control_module|WideOr16~combout  & !\control_module|WideOr17~combout )) # 
// (\datapath_module|regfile_filter_module|out[7]~13_combout )) # (\datapath_module|regfile_filter_module|out[0]~0_combout ) ) ) ) # ( !\datapath_module|offset_adder|Add0~25_sumout  & ( \datapath_module|regfile_mux|Mux0~0_combout  & ( 
// (\datapath_module|regfile_filter_module|out[7]~13_combout ) # (\datapath_module|regfile_filter_module|out[0]~0_combout ) ) ) ) # ( \datapath_module|offset_adder|Add0~25_sumout  & ( !\datapath_module|regfile_mux|Mux0~0_combout  & ( 
// (!\datapath_module|regfile_filter_module|out[0]~0_combout  & (((\control_module|WideOr16~combout  & !\control_module|WideOr17~combout )) # (\datapath_module|regfile_filter_module|out[7]~13_combout ))) ) ) ) # ( 
// !\datapath_module|offset_adder|Add0~25_sumout  & ( !\datapath_module|regfile_mux|Mux0~0_combout  & ( (!\datapath_module|regfile_filter_module|out[0]~0_combout  & \datapath_module|regfile_filter_module|out[7]~13_combout ) ) ) )

	.dataa(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datab(!\control_module|WideOr16~combout ),
	.datac(!\control_module|WideOr17~combout ),
	.datad(!\datapath_module|regfile_filter_module|out[7]~13_combout ),
	.datae(!\datapath_module|offset_adder|Add0~25_sumout ),
	.dataf(!\datapath_module|regfile_mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[7]~14 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[7]~14 .lut_mask = 64'h00AA20AA55FF75FF;
defparam \datapath_module|regfile_filter_module|out[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N25
dffeas \datapath_module|regfile_module|data~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~119 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~119 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N20
stratixiii_lcell_comb \datapath_module|regfile_module|data~192 (
// Equation(s):
// \datapath_module|regfile_module|data~192_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~7_q  & !\datapath_module|store_mux|f[2]~0_combout )))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|store_mux|f[2]~0_combout )) # (\datapath_module|regfile_module|data~23_q )))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[0]~2_combout  & 
// (((\datapath_module|regfile_module|data~39_q  & !\datapath_module|store_mux|f[2]~0_combout )))) # (\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|store_mux|f[2]~0_combout )) # (\datapath_module|regfile_module|data~55_q )))) ) )

	.dataa(!\datapath_module|regfile_module|data~55_q ),
	.datab(!\datapath_module|regfile_module|data~23_q ),
	.datac(!\datapath_module|regfile_module|data~39_q ),
	.datad(!\datapath_module|store_mux|f[0]~2_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|store_mux|f[2]~0_combout ),
	.datag(!\datapath_module|regfile_module|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~192 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~192 .lut_mask = 64'h0F330F5500FF00FF;
defparam \datapath_module|regfile_module|data~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N24
stratixiii_lcell_comb \datapath_module|regfile_module|data~196 (
// Equation(s):
// \datapath_module|regfile_module|data~196_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~192_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & 
// ((!\datapath_module|regfile_module|data~192_combout  & ((\datapath_module|regfile_module|data~71_q ))) # (\datapath_module|regfile_module|data~192_combout  & (\datapath_module|regfile_module|data~87_q ))))) ) ) # ( 
// \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~192_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|regfile_module|data~192_combout  & 
// ((\datapath_module|regfile_module|data~103_q ))) # (\datapath_module|regfile_module|data~192_combout  & (\datapath_module|regfile_module|data~119_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~119_q ),
	.datab(!\datapath_module|regfile_module|data~87_q ),
	.datac(!\datapath_module|regfile_module|data~103_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~192_combout ),
	.datag(!\datapath_module|regfile_module|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~196 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~196 .lut_mask = 64'h000F000FFF33FF55;
defparam \datapath_module|regfile_module|data~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N8
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~17 (
// Equation(s):
// \datapath_module|plus2_module|Add0~17_sumout  = SUM(( GND ) + ( \datapath_module|pc|data [5] ) + ( \datapath_module|plus2_module|Add0~14  ))
// \datapath_module|plus2_module|Add0~18  = CARRY(( GND ) + ( \datapath_module|pc|data [5] ) + ( \datapath_module|plus2_module|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [5]),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~17_sumout ),
	.cout(\datapath_module|plus2_module|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~17 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \datapath_module|plus2_module|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N10
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~21 (
// Equation(s):
// \datapath_module|plus2_module|Add0~21_sumout  = SUM(( GND ) + ( \datapath_module|pc|data [6] ) + ( \datapath_module|plus2_module|Add0~18  ))
// \datapath_module|plus2_module|Add0~22  = CARRY(( GND ) + ( \datapath_module|pc|data [6] ) + ( \datapath_module|plus2_module|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [6]),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~21_sumout ),
	.cout(\datapath_module|plus2_module|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~21 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \datapath_module|plus2_module|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N12
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~25 (
// Equation(s):
// \datapath_module|plus2_module|Add0~25_sumout  = SUM(( \datapath_module|pc|data [7] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~22  ))
// \datapath_module|plus2_module|Add0~26  = CARRY(( \datapath_module|pc|data [7] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|pc|data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~25_sumout ),
	.cout(\datapath_module|plus2_module|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~25 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \datapath_module|plus2_module|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N8
stratixiii_lcell_comb \datapath_module|pc_mux|Mux8~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux8~0_combout  = ( \control_module|Selector0~0_combout  & ( \datapath_module|regfile_filter_module|out[7]~14_combout  & ( (!\control_module|Selector1~0_combout  & (\datapath_module|offset_adder|Add0~25_sumout )) # 
// (\control_module|Selector1~0_combout  & ((\datapath_module|plus2_module|Add0~25_sumout ))) ) ) ) # ( !\control_module|Selector0~0_combout  & ( \datapath_module|regfile_filter_module|out[7]~14_combout  & ( (!\control_module|Selector1~0_combout ) # 
// (\datapath_module|regfile_module|data~196_combout ) ) ) ) # ( \control_module|Selector0~0_combout  & ( !\datapath_module|regfile_filter_module|out[7]~14_combout  & ( (!\control_module|Selector1~0_combout  & (\datapath_module|offset_adder|Add0~25_sumout )) 
// # (\control_module|Selector1~0_combout  & ((\datapath_module|plus2_module|Add0~25_sumout ))) ) ) ) # ( !\control_module|Selector0~0_combout  & ( !\datapath_module|regfile_filter_module|out[7]~14_combout  & ( 
// (\datapath_module|regfile_module|data~196_combout  & \control_module|Selector1~0_combout ) ) ) )

	.dataa(!\datapath_module|regfile_module|data~196_combout ),
	.datab(!\datapath_module|offset_adder|Add0~25_sumout ),
	.datac(!\control_module|Selector1~0_combout ),
	.datad(!\datapath_module|plus2_module|Add0~25_sumout ),
	.datae(!\control_module|Selector0~0_combout ),
	.dataf(!\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux8~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux8~0 .lut_mask = 64'h0505303FF5F5303F;
defparam \datapath_module|pc_mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N9
dffeas \datapath_module|pc|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[7] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N14
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~29 (
// Equation(s):
// \datapath_module|offset_adder|Add0~29_sumout  = SUM(( \datapath_module|pc|data [8] ) + ( \datapath_module|ir_module|data [7] ) + ( \datapath_module|offset_adder|Add0~26  ))
// \datapath_module|offset_adder|Add0~30  = CARRY(( \datapath_module|pc|data [8] ) + ( \datapath_module|ir_module|data [7] ) + ( \datapath_module|offset_adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_module|pc|data [8]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [7]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~29_sumout ),
	.cout(\datapath_module|offset_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~29 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~29 .lut_mask = 64'h0000FF00000000FF;
defparam \datapath_module|offset_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N8
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight1~1 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight1~1_combout  = ( \datapath_module|stb_filter_module|out[11]~7_combout  & ( \datapath_module|stb_filter_module|out[8]~5_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// (((!\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[10]~6_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout )) # 
// (\datapath_module|stb_filter_module|out[9]~8_combout ))) ) ) ) # ( !\datapath_module|stb_filter_module|out[11]~7_combout  & ( \datapath_module|stb_filter_module|out[8]~5_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// (((!\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[10]~6_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[9]~8_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout 
// )))) ) ) ) # ( \datapath_module|stb_filter_module|out[11]~7_combout  & ( !\datapath_module|stb_filter_module|out[8]~5_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|stb_filter_module|out[10]~6_combout  & 
// \datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|stb_filter_module|out[9]~8_combout ))) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[11]~7_combout  & ( !\datapath_module|stb_filter_module|out[8]~5_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|stb_filter_module|out[10]~6_combout  & 
// \datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[9]~8_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout )))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|stb_filter_module|out[9]~8_combout ),
	.datac(!\datapath_module|stb_filter_module|out[10]~6_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|stb_filter_module|out[11]~7_combout ),
	.dataf(!\datapath_module|stb_filter_module|out[8]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight1~1 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight1~1 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \datapath_module|alu_module|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N20
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight1~0 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight1~0_combout  = ( \datapath_module|stb_filter_module|out[12]~2_combout  & ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout ) # 
// ((!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[14]~1_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|stb_filter_module|out[15]~3_combout )))) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[12]~2_combout  & ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[14]~1_combout  & 
// ((\datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[15]~3_combout )))) ) ) ) # ( 
// \datapath_module|stb_filter_module|out[12]~2_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout )) # 
// (\datapath_module|stb_filter_module|out[14]~1_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|stb_filter_module|out[15]~3_combout  & \datapath_module|alu_mux|Mux14~1_combout )))) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[12]~2_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & 
// (\datapath_module|stb_filter_module|out[14]~1_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|stb_filter_module|out[15]~3_combout ))))) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|stb_filter_module|out[12]~2_combout ),
	.dataf(!\datapath_module|stb_filter_module|out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight1~0 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight1~0 .lut_mask = 64'h0047CC473347FF47;
defparam \datapath_module|alu_module|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N38
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight0~0 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight0~0_combout  = ( \datapath_module|alu_module|ShiftRight1~0_combout  & ( (\datapath_module|alu_mux|Mux13~0_combout ) # (\datapath_module|alu_module|ShiftRight1~1_combout ) ) ) # ( 
// !\datapath_module|alu_module|ShiftRight1~0_combout  & ( (\datapath_module|alu_module|ShiftRight1~1_combout  & !\datapath_module|alu_mux|Mux13~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|ShiftRight1~1_combout ),
	.datad(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight0~0 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight0~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \datapath_module|alu_module|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N34
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~6 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~6_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|regfile_module|data~196_combout  & ( (\datapath_module|alu_module|ShiftLeft0~5_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & 
// (\datapath_module|regfile_module|data~164_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~212_combout ))))) ) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( 
// \datapath_module|regfile_module|data~196_combout  & ( (\datapath_module|alu_mux|Mux15~0_combout  & \datapath_module|alu_module|ShiftLeft0~5_combout ) ) ) ) # ( \datapath_module|alu_mux|Mux14~1_combout  & ( !\datapath_module|regfile_module|data~196_combout 
//  & ( (\datapath_module|alu_module|ShiftLeft0~5_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~164_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~212_combout 
// ))))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~164_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~5_combout ),
	.datad(!\datapath_module|regfile_module|data~212_combout ),
	.datae(!\datapath_module|alu_mux|Mux14~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~6 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~6 .lut_mask = 64'h0000040703030407;
defparam \datapath_module|alu_module|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N24
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~4 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~4_combout  = ( \datapath_module|regfile_module|data~236_combout  & ( \datapath_module|stb_filter_module|out[15]~0_combout  ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~4 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~4 .lut_mask = 64'h0000000055555555;
defparam \datapath_module|alu_module|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N16
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~7 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~7_combout  = ( !\datapath_module|alu_module|ShiftLeft0~6_combout  & ( \datapath_module|alu_module|ShiftLeft0~4_combout  & ( (((!\datapath_module|stb_filter_module|out[8]~5_combout  & 
// !\datapath_module|alu_mux|Mux12~0_combout )) # (\datapath_module|alu_mux|Mux15~0_combout )) # (\datapath_module|alu_mux|Mux14~1_combout ) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~6_combout  & ( !\datapath_module|alu_module|ShiftLeft0~4_combout  & 
// ( (!\datapath_module|stb_filter_module|out[8]~5_combout ) # (((\datapath_module|alu_mux|Mux15~0_combout ) # (\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|alu_mux|Mux12~0_combout )) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[8]~5_combout ),
	.datab(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~6_combout ),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~7 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~7 .lut_mask = 64'hBFFF00008FFF0000;
defparam \datapath_module|alu_module|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N0
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~8 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~8_combout  = ( \datapath_module|regfile_module|data~276_combout  & ( \datapath_module|regfile_module|data~244_combout  & ( ((!\datapath_module|alu_mux|Mux15~0_combout  & 
// ((\datapath_module|regfile_module|data~180_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout ) ) ) ) # ( 
// !\datapath_module|regfile_module|data~276_combout  & ( \datapath_module|regfile_module|data~244_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~180_combout 
// ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((!\datapath_module|alu_mux|Mux15~0_combout )))) ) ) ) # ( 
// \datapath_module|regfile_module|data~276_combout  & ( !\datapath_module|regfile_module|data~244_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~180_combout 
// ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((\datapath_module|alu_mux|Mux15~0_combout )))) ) ) ) # ( 
// !\datapath_module|regfile_module|data~276_combout  & ( !\datapath_module|regfile_module|data~244_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~180_combout 
// ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout )))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~260_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datad(!\datapath_module|regfile_module|data~180_combout ),
	.datae(!\datapath_module|regfile_module|data~276_combout ),
	.dataf(!\datapath_module|regfile_module|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~8 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~8 .lut_mask = 64'h04C407C734F437F7;
defparam \datapath_module|alu_module|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N4
stratixiii_lcell_comb \datapath_module|alu_module|Selector7~1 (
// Equation(s):
// \datapath_module|alu_module|Selector7~1_combout  = ( \datapath_module|alu_module|Selector3~0_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (!\datapath_module|alu_module|ShiftLeft0~7_combout )) # (\datapath_module|alu_mux|Mux13~0_combout  & 
// (((\datapath_module|alu_module|ShiftLeft0~5_combout  & \datapath_module|alu_module|ShiftLeft0~8_combout )))) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~7_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~5_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~8_combout ),
	.datad(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector7~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector7~1 .lut_mask = 64'h00000000AA03AA03;
defparam \datapath_module|alu_module|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N20
stratixiii_lcell_comb \datapath_module|alu_module|Selector7~2 (
// Equation(s):
// \datapath_module|alu_module|Selector7~2_combout  = ( \datapath_module|alu_mux|Mux7~0_combout  & ( (!\control_module|state.shf~q  & ((!\control_module|Selector3~0_combout  & (\control_module|Selector2~0_combout  & 
// !\datapath_module|stb_filter_module|out[8]~5_combout )) # (\control_module|Selector3~0_combout  & ((\datapath_module|stb_filter_module|out[8]~5_combout ))))) ) ) # ( !\datapath_module|alu_mux|Mux7~0_combout  & ( (\control_module|Selector2~0_combout  & 
// (!\control_module|state.shf~q  & (!\control_module|Selector3~0_combout  $ (\datapath_module|stb_filter_module|out[8]~5_combout )))) ) )

	.dataa(!\control_module|Selector2~0_combout ),
	.datab(!\control_module|Selector3~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[8]~5_combout ),
	.datad(!\control_module|state.shf~q ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector7~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector7~2 .lut_mask = 64'h4100410043004300;
defparam \datapath_module|alu_module|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N36
stratixiii_lcell_comb \datapath_module|alu_module|Selector7~3 (
// Equation(s):
// \datapath_module|alu_module|Selector7~3_combout  = ( !\datapath_module|alu_module|Selector7~2_combout  & ( (!\datapath_module|stb_filter_module|out[15]~3_combout ) # ((!\datapath_module|alu_module|Equal0~0_combout ) # 
// ((!\datapath_module|alu_mux|Mux12~0_combout  & !\datapath_module|alu_module|ShiftLeft0~3_combout ))) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datab(!\datapath_module|alu_module|Equal0~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector7~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector7~3 .lut_mask = 64'hFEEEFEEE00000000;
defparam \datapath_module|alu_module|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N6
stratixiii_lcell_comb \datapath_module|alu_module|Selector7~4 (
// Equation(s):
// \datapath_module|alu_module|Selector7~4_combout  = ( \datapath_module|alu_module|Selector7~3_combout  & ( \datapath_module|alu_module|Selector7~0_combout  & ( (!\datapath_module|alu_module|ShiftRight0~0_combout  & 
// (!\datapath_module|alu_module|Selector7~1_combout  & ((!\datapath_module|alu_module|Equal0~5_combout ) # (!\datapath_module|alu_module|Add0~33_sumout )))) ) ) ) # ( \datapath_module|alu_module|Selector7~3_combout  & ( 
// !\datapath_module|alu_module|Selector7~0_combout  & ( (!\datapath_module|alu_module|Selector7~1_combout  & ((!\datapath_module|alu_module|Equal0~5_combout ) # (!\datapath_module|alu_module|Add0~33_sumout ))) ) ) )

	.dataa(!\datapath_module|alu_module|Equal0~5_combout ),
	.datab(!\datapath_module|alu_module|Add0~33_sumout ),
	.datac(!\datapath_module|alu_module|ShiftRight0~0_combout ),
	.datad(!\datapath_module|alu_module|Selector7~1_combout ),
	.datae(!\datapath_module|alu_module|Selector7~3_combout ),
	.dataf(!\datapath_module|alu_module|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector7~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector7~4 .lut_mask = 64'h0000EE000000E000;
defparam \datapath_module|alu_module|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N32
stratixiii_lcell_comb \datapath_module|regfile_mux|Mux7~0 (
// Equation(s):
// \datapath_module|regfile_mux|Mux7~0_combout  = ( \datapath_module|offset_adder|Add0~29_sumout  & ( \datapath_module|alu_module|Selector7~4_combout  & ( (!\control_module|WideOr16~combout  & (((\control_module|WideOr17~combout  & \datapath_module|mdr|data 
// [8])))) # (\control_module|WideOr16~combout  & (((!\control_module|WideOr17~combout )) # (\datapath_module|pc|data [8]))) ) ) ) # ( !\datapath_module|offset_adder|Add0~29_sumout  & ( \datapath_module|alu_module|Selector7~4_combout  & ( 
// (\control_module|WideOr17~combout  & ((!\control_module|WideOr16~combout  & ((\datapath_module|mdr|data [8]))) # (\control_module|WideOr16~combout  & (\datapath_module|pc|data [8])))) ) ) ) # ( \datapath_module|offset_adder|Add0~29_sumout  & ( 
// !\datapath_module|alu_module|Selector7~4_combout  & ( (!\control_module|WideOr17~combout ) # ((!\control_module|WideOr16~combout  & ((\datapath_module|mdr|data [8]))) # (\control_module|WideOr16~combout  & (\datapath_module|pc|data [8]))) ) ) ) # ( 
// !\datapath_module|offset_adder|Add0~29_sumout  & ( !\datapath_module|alu_module|Selector7~4_combout  & ( (!\control_module|WideOr16~combout  & (((!\control_module|WideOr17~combout ) # (\datapath_module|mdr|data [8])))) # (\control_module|WideOr16~combout  
// & (\datapath_module|pc|data [8] & (\control_module|WideOr17~combout ))) ) ) )

	.dataa(!\datapath_module|pc|data [8]),
	.datab(!\control_module|WideOr16~combout ),
	.datac(!\control_module|WideOr17~combout ),
	.datad(!\datapath_module|mdr|data [8]),
	.datae(!\datapath_module|offset_adder|Add0~29_sumout ),
	.dataf(!\datapath_module|alu_module|Selector7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_mux|Mux7~0 .extended_lut = "off";
defparam \datapath_module|regfile_mux|Mux7~0 .lut_mask = 64'hC1CDF1FD010D313D;
defparam \datapath_module|regfile_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N18
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[8]~15 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[8]~15_combout  = (\datapath_module|regfile_mux|Mux7~0_combout  & !\control_module|state.ldb3~q )

	.dataa(!\datapath_module|regfile_mux|Mux7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_module|state.ldb3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[8]~15 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[8]~15 .lut_mask = 64'h5500550055005500;
defparam \datapath_module|regfile_filter_module|out[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N26
stratixiii_lcell_comb \datapath_module|regfile_module|data~24feeder (
// Equation(s):
// \datapath_module|regfile_module|data~24feeder_combout  = ( \datapath_module|regfile_filter_module|out[8]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~24feeder .extended_lut = "off";
defparam \datapath_module|regfile_module|data~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \datapath_module|regfile_module|data~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N27
dffeas \datapath_module|regfile_module|data~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|regfile_module|data~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datapath_module|regfile_module|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~24 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N4
stratixiii_lcell_comb \datapath_module|regfile_module|data~224 (
// Equation(s):
// \datapath_module|regfile_module|data~224_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~8_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~24_q ))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[0]~2_combout  & 
// (\datapath_module|regfile_module|data~40_q  & (!\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~56_q ) # (\datapath_module|store_mux|f[2]~0_combout ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~24_q ),
	.datab(!\datapath_module|store_mux|f[0]~2_combout ),
	.datac(!\datapath_module|regfile_module|data~40_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~56_q ),
	.datag(!\datapath_module|regfile_module|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~224 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~224 .lut_mask = 64'h1D330C331D333F33;
defparam \datapath_module|regfile_module|data~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N28
stratixiii_lcell_comb \datapath_module|regfile_module|data~228 (
// Equation(s):
// \datapath_module|regfile_module|data~228_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|regfile_module|data~224_combout  & (((\datapath_module|regfile_module|data~72_q  & (\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|regfile_module|data~224_combout  & ((((!\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~88_q ))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// (!\datapath_module|regfile_module|data~224_combout  & (((\datapath_module|regfile_module|data~104_q  & (\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|regfile_module|data~224_combout  & ((((!\datapath_module|store_mux|f[2]~0_combout ) 
// # (\datapath_module|regfile_module|data~120_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~224_combout ),
	.datab(!\datapath_module|regfile_module|data~88_q ),
	.datac(!\datapath_module|regfile_module|data~104_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~120_q ),
	.datag(!\datapath_module|regfile_module|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~228 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~228 .lut_mask = 64'h551B550A551B555F;
defparam \datapath_module|regfile_module|data~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N14
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~29 (
// Equation(s):
// \datapath_module|plus2_module|Add0~29_sumout  = SUM(( \datapath_module|pc|data [8] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~26  ))
// \datapath_module|plus2_module|Add0~30  = CARRY(( \datapath_module|pc|data [8] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~26  ))

	.dataa(!\datapath_module|pc|data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~29_sumout ),
	.cout(\datapath_module|plus2_module|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~29 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \datapath_module|plus2_module|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N8
stratixiii_lcell_comb \datapath_module|pc_mux|Mux7~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux7~0_combout  = ( \datapath_module|regfile_filter_module|out[8]~15_combout  & ( \datapath_module|plus2_module|Add0~29_sumout  & ( (!\control_module|Selector0~0_combout  & ((!\control_module|Selector1~0_combout ) # 
// ((\datapath_module|regfile_module|data~228_combout )))) # (\control_module|Selector0~0_combout  & (((\datapath_module|offset_adder|Add0~29_sumout )) # (\control_module|Selector1~0_combout ))) ) ) ) # ( 
// !\datapath_module|regfile_filter_module|out[8]~15_combout  & ( \datapath_module|plus2_module|Add0~29_sumout  & ( (!\control_module|Selector0~0_combout  & (\control_module|Selector1~0_combout  & (\datapath_module|regfile_module|data~228_combout ))) # 
// (\control_module|Selector0~0_combout  & (((\datapath_module|offset_adder|Add0~29_sumout )) # (\control_module|Selector1~0_combout ))) ) ) ) # ( \datapath_module|regfile_filter_module|out[8]~15_combout  & ( !\datapath_module|plus2_module|Add0~29_sumout  & 
// ( (!\control_module|Selector0~0_combout  & ((!\control_module|Selector1~0_combout ) # ((\datapath_module|regfile_module|data~228_combout )))) # (\control_module|Selector0~0_combout  & (!\control_module|Selector1~0_combout  & 
// ((\datapath_module|offset_adder|Add0~29_sumout )))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[8]~15_combout  & ( !\datapath_module|plus2_module|Add0~29_sumout  & ( (!\control_module|Selector0~0_combout  & (\control_module|Selector1~0_combout  
// & (\datapath_module|regfile_module|data~228_combout ))) # (\control_module|Selector0~0_combout  & (!\control_module|Selector1~0_combout  & ((\datapath_module|offset_adder|Add0~29_sumout )))) ) ) )

	.dataa(!\control_module|Selector0~0_combout ),
	.datab(!\control_module|Selector1~0_combout ),
	.datac(!\datapath_module|regfile_module|data~228_combout ),
	.datad(!\datapath_module|offset_adder|Add0~29_sumout ),
	.datae(!\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.dataf(!\datapath_module|plus2_module|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux7~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux7~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \datapath_module|pc_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N9
dffeas \datapath_module|pc|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[8] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N16
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~33 (
// Equation(s):
// \datapath_module|offset_adder|Add0~33_sumout  = SUM(( \datapath_module|pc|data [9] ) + ( \datapath_module|ir_module|data [8] ) + ( \datapath_module|offset_adder|Add0~30  ))
// \datapath_module|offset_adder|Add0~34  = CARRY(( \datapath_module|pc|data [9] ) + ( \datapath_module|ir_module|data [8] ) + ( \datapath_module|offset_adder|Add0~30  ))

	.dataa(gnd),
	.datab(!\datapath_module|ir_module|data [8]),
	.datac(gnd),
	.datad(!\datapath_module|pc|data [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~33_sumout ),
	.cout(\datapath_module|offset_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~33 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \datapath_module|offset_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N16
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~33 (
// Equation(s):
// \datapath_module|plus2_module|Add0~33_sumout  = SUM(( \datapath_module|pc|data [9] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~30  ))
// \datapath_module|plus2_module|Add0~34  = CARRY(( \datapath_module|pc|data [9] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~30  ))

	.dataa(gnd),
	.datab(!\datapath_module|pc|data [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~33_sumout ),
	.cout(\datapath_module|plus2_module|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~33 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \datapath_module|plus2_module|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N26
stratixiii_lcell_comb \datapath_module|pc_mux|Mux6~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux6~0_combout  = ( \control_module|Selector1~0_combout  & ( \datapath_module|regfile_filter_module|out[9]~16_combout  & ( (!\control_module|Selector0~0_combout  & ((\datapath_module|regfile_module|data~284_combout ))) # 
// (\control_module|Selector0~0_combout  & (\datapath_module|plus2_module|Add0~33_sumout )) ) ) ) # ( !\control_module|Selector1~0_combout  & ( \datapath_module|regfile_filter_module|out[9]~16_combout  & ( (!\control_module|Selector0~0_combout ) # 
// (\datapath_module|offset_adder|Add0~33_sumout ) ) ) ) # ( \control_module|Selector1~0_combout  & ( !\datapath_module|regfile_filter_module|out[9]~16_combout  & ( (!\control_module|Selector0~0_combout  & ((\datapath_module|regfile_module|data~284_combout 
// ))) # (\control_module|Selector0~0_combout  & (\datapath_module|plus2_module|Add0~33_sumout )) ) ) ) # ( !\control_module|Selector1~0_combout  & ( !\datapath_module|regfile_filter_module|out[9]~16_combout  & ( (\control_module|Selector0~0_combout  & 
// \datapath_module|offset_adder|Add0~33_sumout ) ) ) )

	.dataa(!\control_module|Selector0~0_combout ),
	.datab(!\datapath_module|offset_adder|Add0~33_sumout ),
	.datac(!\datapath_module|plus2_module|Add0~33_sumout ),
	.datad(!\datapath_module|regfile_module|data~284_combout ),
	.datae(!\control_module|Selector1~0_combout ),
	.dataf(!\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux6~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux6~0 .lut_mask = 64'h111105AFBBBB05AF;
defparam \datapath_module|pc_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N27
dffeas \datapath_module|pc|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[9] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N18
stratixiii_lcell_comb \datapath_module|alu_module|Selector5~0 (
// Equation(s):
// \datapath_module|alu_module|Selector5~0_combout  = ( \datapath_module|alu_module|Equal0~0_combout  & ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( ((!\datapath_module|alu_mux|Mux14~1_combout  & !\datapath_module|alu_mux|Mux15~0_combout )) # 
// (\datapath_module|stb_filter_module|out[15]~3_combout ) ) ) ) # ( !\datapath_module|alu_module|Equal0~0_combout  & ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( (\datapath_module|alu_module|Equal0~1_combout  & 
// (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout ) # (\datapath_module|stb_filter_module|out[15]~3_combout )))) ) ) ) # ( \datapath_module|alu_module|Equal0~0_combout  & ( 
// !\datapath_module|stb_filter_module|out[14]~1_combout  & ( (\datapath_module|stb_filter_module|out[15]~3_combout  & ((\datapath_module|alu_mux|Mux15~0_combout ) # (\datapath_module|alu_mux|Mux14~1_combout ))) ) ) ) # ( 
// !\datapath_module|alu_module|Equal0~0_combout  & ( !\datapath_module|stb_filter_module|out[14]~1_combout  & ( (\datapath_module|alu_module|Equal0~1_combout  & (\datapath_module|stb_filter_module|out[15]~3_combout  & 
// (!\datapath_module|alu_mux|Mux14~1_combout  & \datapath_module|alu_mux|Mux15~0_combout ))) ) ) )

	.dataa(!\datapath_module|alu_module|Equal0~1_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datae(!\datapath_module|alu_module|Equal0~0_combout ),
	.dataf(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector5~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector5~0 .lut_mask = 64'h001003335010F333;
defparam \datapath_module|alu_module|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N28
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~1 (
// Equation(s):
// \datapath_module|alu_module|Selector9~1_combout  = (!\datapath_module|alu_module|ShiftLeft0~3_combout  & !\datapath_module|alu_mux|Mux12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~1 .lut_mask = 64'hF000F000F000F000;
defparam \datapath_module|alu_module|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N24
stratixiii_lcell_comb \datapath_module|alu_module|Selector5~1 (
// Equation(s):
// \datapath_module|alu_module|Selector5~1_combout  = ( \datapath_module|alu_module|Selector4~0_combout  & ( (\datapath_module|alu_mux|Mux13~0_combout  & (((\datapath_module|alu_module|Selector5~0_combout  & \datapath_module|alu_module|Selector9~1_combout )) 
// # (\datapath_module|alu_module|ShiftLeft0~21_combout ))) ) ) # ( !\datapath_module|alu_module|Selector4~0_combout  & ( (\datapath_module|alu_mux|Mux13~0_combout  & (\datapath_module|alu_module|Selector5~0_combout  & 
// \datapath_module|alu_module|Selector9~1_combout )) ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(!\datapath_module|alu_module|Selector5~0_combout ),
	.datac(!\datapath_module|alu_module|Selector9~1_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~21_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector5~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector5~1 .lut_mask = 64'h0101010101550155;
defparam \datapath_module|alu_module|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N26
stratixiii_lcell_comb \datapath_module|alu_module|Selector6~3 (
// Equation(s):
// \datapath_module|alu_module|Selector6~3_combout  = ( \datapath_module|alu_module|Selector3~0_combout  & ( !\datapath_module|alu_mux|Mux13~0_combout  ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector6~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector6~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \datapath_module|alu_module|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N26
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight1~5 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight1~5_combout  = ( \datapath_module|stb_filter_module|out[12]~2_combout  & ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( ((!\datapath_module|alu_mux|Mux15~0_combout  & 
// ((\datapath_module|stb_filter_module|out[10]~6_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[11]~7_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout ) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[12]~2_combout  & ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout  & 
// \datapath_module|stb_filter_module|out[10]~6_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|stb_filter_module|out[11]~7_combout ))) ) ) ) # ( 
// \datapath_module|stb_filter_module|out[12]~2_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|stb_filter_module|out[10]~6_combout ) # 
// (\datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[11]~7_combout  & (!\datapath_module|alu_mux|Mux14~1_combout ))) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[12]~2_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & 
// ((\datapath_module|stb_filter_module|out[10]~6_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[11]~7_combout )))) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[11]~7_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|stb_filter_module|out[10]~6_combout ),
	.datae(!\datapath_module|stb_filter_module|out[12]~2_combout ),
	.dataf(!\datapath_module|stb_filter_module|out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight1~5 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight1~5 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \datapath_module|alu_module|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N6
stratixiii_lcell_comb \datapath_module|alu_module|Selector6~1 (
// Equation(s):
// \datapath_module|alu_module|Selector6~1_combout  = ( \datapath_module|alu_module|Equal0~0_combout  & ( (\datapath_module|stb_filter_module|out[15]~3_combout  & ((\datapath_module|alu_mux|Mux12~0_combout ) # 
// (\datapath_module|alu_module|ShiftLeft0~3_combout ))) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector6~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector6~1 .lut_mask = 64'h00000000005F005F;
defparam \datapath_module|alu_module|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N30
stratixiii_lcell_comb \datapath_module|alu_module|Selector5~2 (
// Equation(s):
// \datapath_module|alu_module|Selector5~2_combout  = ( \datapath_module|stb_filter_module|out[10]~6_combout  & ( (\control_module|Selector3~0_combout  & (!\control_module|state.shf~q  & ((\datapath_module|alu_mux|Mux5~2_combout ) # 
// (\control_module|Selector2~0_combout )))) ) ) # ( !\datapath_module|stb_filter_module|out[10]~6_combout  & ( (\control_module|Selector2~0_combout  & (!\control_module|Selector3~0_combout  & !\control_module|state.shf~q )) ) )

	.dataa(!\control_module|Selector2~0_combout ),
	.datab(!\control_module|Selector3~0_combout ),
	.datac(!\control_module|state.shf~q ),
	.datad(!\datapath_module|alu_mux|Mux5~2_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|stb_filter_module|out[10]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector5~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector5~2 .lut_mask = 64'h4040404010301030;
defparam \datapath_module|alu_module|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N32
stratixiii_lcell_comb \datapath_module|alu_module|Selector5~3 (
// Equation(s):
// \datapath_module|alu_module|Selector5~3_combout  = ( \datapath_module|alu_mux|Mux13~0_combout  & ( \datapath_module|alu_module|Selector7~0_combout  & ( (!\datapath_module|alu_module|Selector6~1_combout  & !\datapath_module|alu_module|Selector5~2_combout ) 
// ) ) ) # ( !\datapath_module|alu_mux|Mux13~0_combout  & ( \datapath_module|alu_module|Selector7~0_combout  & ( (!\datapath_module|alu_module|ShiftRight1~5_combout  & (!\datapath_module|alu_module|Selector6~1_combout  & 
// !\datapath_module|alu_module|Selector5~2_combout )) ) ) ) # ( \datapath_module|alu_mux|Mux13~0_combout  & ( !\datapath_module|alu_module|Selector7~0_combout  & ( (!\datapath_module|alu_module|Selector6~1_combout  & 
// !\datapath_module|alu_module|Selector5~2_combout ) ) ) ) # ( !\datapath_module|alu_mux|Mux13~0_combout  & ( !\datapath_module|alu_module|Selector7~0_combout  & ( (!\datapath_module|alu_module|Selector6~1_combout  & 
// !\datapath_module|alu_module|Selector5~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_module|ShiftRight1~5_combout ),
	.datac(!\datapath_module|alu_module|Selector6~1_combout ),
	.datad(!\datapath_module|alu_module|Selector5~2_combout ),
	.datae(!\datapath_module|alu_mux|Mux13~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector5~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector5~3 .lut_mask = 64'hF000F000C000F000;
defparam \datapath_module|alu_module|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector5~4 (
// Equation(s):
// \datapath_module|alu_module|Selector5~4_combout  = ( \datapath_module|alu_module|ShiftLeft0~20_combout  & ( \datapath_module|alu_module|Selector5~3_combout  & ( (!\datapath_module|alu_module|Selector5~1_combout  & 
// (!\datapath_module|alu_module|Selector6~3_combout  & ((!\datapath_module|alu_module|Equal0~5_combout ) # (!\datapath_module|alu_module|Add0~41_sumout )))) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~20_combout  & ( 
// \datapath_module|alu_module|Selector5~3_combout  & ( (!\datapath_module|alu_module|Selector5~1_combout  & ((!\datapath_module|alu_module|Equal0~5_combout ) # (!\datapath_module|alu_module|Add0~41_sumout ))) ) ) )

	.dataa(!\datapath_module|alu_module|Equal0~5_combout ),
	.datab(!\datapath_module|alu_module|Add0~41_sumout ),
	.datac(!\datapath_module|alu_module|Selector5~1_combout ),
	.datad(!\datapath_module|alu_module|Selector6~3_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~20_combout ),
	.dataf(!\datapath_module|alu_module|Selector5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector5~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector5~4 .lut_mask = 64'h00000000E0E0E000;
defparam \datapath_module|alu_module|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N20
stratixiii_lcell_comb \datapath_module|regfile_mux|Mux5~0 (
// Equation(s):
// \datapath_module|regfile_mux|Mux5~0_combout  = ( \datapath_module|alu_module|Selector5~4_combout  & ( \control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout  & (\datapath_module|mdr|data [10])) # (\control_module|WideOr16~combout  & 
// ((\datapath_module|pc|data [10]))) ) ) ) # ( !\datapath_module|alu_module|Selector5~4_combout  & ( \control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout  & (\datapath_module|mdr|data [10])) # (\control_module|WideOr16~combout  & 
// ((\datapath_module|pc|data [10]))) ) ) ) # ( \datapath_module|alu_module|Selector5~4_combout  & ( !\control_module|WideOr17~combout  & ( (\control_module|WideOr16~combout  & \datapath_module|offset_adder|Add0~37_sumout ) ) ) ) # ( 
// !\datapath_module|alu_module|Selector5~4_combout  & ( !\control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout ) # (\datapath_module|offset_adder|Add0~37_sumout ) ) ) )

	.dataa(!\datapath_module|mdr|data [10]),
	.datab(!\datapath_module|pc|data [10]),
	.datac(!\control_module|WideOr16~combout ),
	.datad(!\datapath_module|offset_adder|Add0~37_sumout ),
	.datae(!\datapath_module|alu_module|Selector5~4_combout ),
	.dataf(!\control_module|WideOr17~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_mux|Mux5~0 .extended_lut = "off";
defparam \datapath_module|regfile_mux|Mux5~0 .lut_mask = 64'hF0FF000F53535353;
defparam \datapath_module|regfile_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N10
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[10]~17 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[10]~17_combout  = ( \datapath_module|regfile_mux|Mux5~0_combout  & ( !\control_module|state.ldb3~q  ) )

	.dataa(!\control_module|state.ldb3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_mux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[10]~17 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[10]~17 .lut_mask = 64'h00000000AAAAAAAA;
defparam \datapath_module|regfile_filter_module|out[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N1
dffeas \datapath_module|regfile_module|data~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~122 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N12
stratixiii_lcell_comb \datapath_module|regfile_module|data~248 (
// Equation(s):
// \datapath_module|regfile_module|data~248_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~10_q  & !\datapath_module|store_mux|f[2]~0_combout )))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|store_mux|f[2]~0_combout )) # (\datapath_module|regfile_module|data~26_q )))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[0]~2_combout  & 
// (((\datapath_module|regfile_module|data~42_q  & !\datapath_module|store_mux|f[2]~0_combout )))) # (\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|store_mux|f[2]~0_combout )) # (\datapath_module|regfile_module|data~58_q )))) ) )

	.dataa(!\datapath_module|regfile_module|data~58_q ),
	.datab(!\datapath_module|regfile_module|data~26_q ),
	.datac(!\datapath_module|regfile_module|data~42_q ),
	.datad(!\datapath_module|store_mux|f[0]~2_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|store_mux|f[2]~0_combout ),
	.datag(!\datapath_module|regfile_module|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~248 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~248 .lut_mask = 64'h0F330F5500FF00FF;
defparam \datapath_module|regfile_module|data~248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N0
stratixiii_lcell_comb \datapath_module|regfile_module|data~252 (
// Equation(s):
// \datapath_module|regfile_module|data~252_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|regfile_module|data~248_combout  & (\datapath_module|regfile_module|data~74_q  & (\datapath_module|store_mux|f[2]~0_combout ))) # 
// (\datapath_module|regfile_module|data~248_combout  & (((!\datapath_module|store_mux|f[2]~0_combout ) # (\datapath_module|regfile_module|data~90_q ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// (!\datapath_module|regfile_module|data~248_combout  & (((\datapath_module|regfile_module|data~106_q  & (\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|regfile_module|data~248_combout  & ((((!\datapath_module|store_mux|f[2]~0_combout 
// ))) # (\datapath_module|regfile_module|data~122_q ))) ) )

	.dataa(!\datapath_module|regfile_module|data~122_q ),
	.datab(!\datapath_module|regfile_module|data~248_combout ),
	.datac(!\datapath_module|regfile_module|data~106_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~90_q ),
	.datag(!\datapath_module|regfile_module|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~252 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~252 .lut_mask = 64'h330C331D333F331D;
defparam \datapath_module|regfile_module|data~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N18
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~37 (
// Equation(s):
// \datapath_module|plus2_module|Add0~37_sumout  = SUM(( GND ) + ( \datapath_module|pc|data [10] ) + ( \datapath_module|plus2_module|Add0~34  ))
// \datapath_module|plus2_module|Add0~38  = CARRY(( GND ) + ( \datapath_module|pc|data [10] ) + ( \datapath_module|plus2_module|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [10]),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~37_sumout ),
	.cout(\datapath_module|plus2_module|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~37 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~37 .lut_mask = 64'h0000FF0000000000;
defparam \datapath_module|plus2_module|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N16
stratixiii_lcell_comb \datapath_module|pc_mux|Mux5~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux5~0_combout  = ( \datapath_module|offset_adder|Add0~37_sumout  & ( \datapath_module|regfile_filter_module|out[10]~17_combout  & ( (!\control_module|Selector1~0_combout ) # ((!\control_module|Selector0~0_combout  & 
// (\datapath_module|regfile_module|data~252_combout )) # (\control_module|Selector0~0_combout  & ((\datapath_module|plus2_module|Add0~37_sumout )))) ) ) ) # ( !\datapath_module|offset_adder|Add0~37_sumout  & ( 
// \datapath_module|regfile_filter_module|out[10]~17_combout  & ( (!\control_module|Selector1~0_combout  & (!\control_module|Selector0~0_combout )) # (\control_module|Selector1~0_combout  & ((!\control_module|Selector0~0_combout  & 
// (\datapath_module|regfile_module|data~252_combout )) # (\control_module|Selector0~0_combout  & ((\datapath_module|plus2_module|Add0~37_sumout ))))) ) ) ) # ( \datapath_module|offset_adder|Add0~37_sumout  & ( 
// !\datapath_module|regfile_filter_module|out[10]~17_combout  & ( (!\control_module|Selector1~0_combout  & (\control_module|Selector0~0_combout )) # (\control_module|Selector1~0_combout  & ((!\control_module|Selector0~0_combout  & 
// (\datapath_module|regfile_module|data~252_combout )) # (\control_module|Selector0~0_combout  & ((\datapath_module|plus2_module|Add0~37_sumout ))))) ) ) ) # ( !\datapath_module|offset_adder|Add0~37_sumout  & ( 
// !\datapath_module|regfile_filter_module|out[10]~17_combout  & ( (\control_module|Selector1~0_combout  & ((!\control_module|Selector0~0_combout  & (\datapath_module|regfile_module|data~252_combout )) # (\control_module|Selector0~0_combout  & 
// ((\datapath_module|plus2_module|Add0~37_sumout ))))) ) ) )

	.dataa(!\control_module|Selector1~0_combout ),
	.datab(!\control_module|Selector0~0_combout ),
	.datac(!\datapath_module|regfile_module|data~252_combout ),
	.datad(!\datapath_module|plus2_module|Add0~37_sumout ),
	.datae(!\datapath_module|offset_adder|Add0~37_sumout ),
	.dataf(!\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux5~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux5~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \datapath_module|pc_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N17
dffeas \datapath_module|pc|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[10] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N20
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~41 (
// Equation(s):
// \datapath_module|plus2_module|Add0~41_sumout  = SUM(( \datapath_module|pc|data [11] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~38  ))
// \datapath_module|plus2_module|Add0~42  = CARRY(( \datapath_module|pc|data [11] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~38  ))

	.dataa(gnd),
	.datab(!\datapath_module|pc|data [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~41_sumout ),
	.cout(\datapath_module|plus2_module|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~41 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \datapath_module|plus2_module|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N14
stratixiii_lcell_comb \datapath_module|pc_mux|Mux4~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux4~0_combout  = ( \datapath_module|regfile_filter_module|out[11]~22_combout  & ( \datapath_module|regfile_module|data~268_combout  & ( (!\control_module|Selector0~0_combout ) # ((!\control_module|Selector1~0_combout  & 
// ((\datapath_module|offset_adder|Add0~41_sumout ))) # (\control_module|Selector1~0_combout  & (\datapath_module|plus2_module|Add0~41_sumout ))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[11]~22_combout  & ( 
// \datapath_module|regfile_module|data~268_combout  & ( (!\control_module|Selector0~0_combout  & (((\control_module|Selector1~0_combout )))) # (\control_module|Selector0~0_combout  & ((!\control_module|Selector1~0_combout  & 
// ((\datapath_module|offset_adder|Add0~41_sumout ))) # (\control_module|Selector1~0_combout  & (\datapath_module|plus2_module|Add0~41_sumout )))) ) ) ) # ( \datapath_module|regfile_filter_module|out[11]~22_combout  & ( 
// !\datapath_module|regfile_module|data~268_combout  & ( (!\control_module|Selector0~0_combout  & (((!\control_module|Selector1~0_combout )))) # (\control_module|Selector0~0_combout  & ((!\control_module|Selector1~0_combout  & 
// ((\datapath_module|offset_adder|Add0~41_sumout ))) # (\control_module|Selector1~0_combout  & (\datapath_module|plus2_module|Add0~41_sumout )))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[11]~22_combout  & ( 
// !\datapath_module|regfile_module|data~268_combout  & ( (\control_module|Selector0~0_combout  & ((!\control_module|Selector1~0_combout  & ((\datapath_module|offset_adder|Add0~41_sumout ))) # (\control_module|Selector1~0_combout  & 
// (\datapath_module|plus2_module|Add0~41_sumout )))) ) ) )

	.dataa(!\control_module|Selector0~0_combout ),
	.datab(!\datapath_module|plus2_module|Add0~41_sumout ),
	.datac(!\control_module|Selector1~0_combout ),
	.datad(!\datapath_module|offset_adder|Add0~41_sumout ),
	.datae(!\datapath_module|regfile_filter_module|out[11]~22_combout ),
	.dataf(!\datapath_module|regfile_module|data~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux4~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux4~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \datapath_module|pc_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N15
dffeas \datapath_module|pc|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[11] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N36
stratixiii_lcell_comb \datapath_module|pc_mux|Mux3~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux3~0_combout  = ( \datapath_module|offset_adder|Add0~45_sumout  & ( \control_module|Selector0~0_combout  & ( (!\control_module|Selector1~0_combout ) # (\datapath_module|plus2_module|Add0~45_sumout ) ) ) ) # ( 
// !\datapath_module|offset_adder|Add0~45_sumout  & ( \control_module|Selector0~0_combout  & ( (\datapath_module|plus2_module|Add0~45_sumout  & \control_module|Selector1~0_combout ) ) ) ) # ( \datapath_module|offset_adder|Add0~45_sumout  & ( 
// !\control_module|Selector0~0_combout  & ( (!\control_module|Selector1~0_combout  & ((\datapath_module|regfile_filter_module|out[12]~18_combout ))) # (\control_module|Selector1~0_combout  & (\datapath_module|regfile_module|data~188_combout )) ) ) ) # ( 
// !\datapath_module|offset_adder|Add0~45_sumout  & ( !\control_module|Selector0~0_combout  & ( (!\control_module|Selector1~0_combout  & ((\datapath_module|regfile_filter_module|out[12]~18_combout ))) # (\control_module|Selector1~0_combout  & 
// (\datapath_module|regfile_module|data~188_combout )) ) ) )

	.dataa(!\datapath_module|regfile_module|data~188_combout ),
	.datab(!\datapath_module|plus2_module|Add0~45_sumout ),
	.datac(!\control_module|Selector1~0_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.datae(!\datapath_module|offset_adder|Add0~45_sumout ),
	.dataf(!\control_module|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux3~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux3~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \datapath_module|pc_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y28_N37
dffeas \datapath_module|pc|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[12] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N12
stratixiii_lcell_comb \datapath_module|alu_module|Selector3~2 (
// Equation(s):
// \datapath_module|alu_module|Selector3~2_combout  = ( !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( (\datapath_module|alu_module|ShiftLeft0~35_combout  & (\datapath_module|alu_module|ShiftRight1~0_combout  & 
// ((\datapath_module|alu_module|Equal0~0_combout ) # (\datapath_module|alu_module|Equal0~1_combout )))) ) )

	.dataa(!\datapath_module|alu_module|Equal0~1_combout ),
	.datab(!\datapath_module|alu_module|Equal0~0_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datad(!\datapath_module|alu_module|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector3~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector3~2 .lut_mask = 64'h0007000700000000;
defparam \datapath_module|alu_module|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N28
stratixiii_lcell_comb \datapath_module|alu_module|Selector3~3 (
// Equation(s):
// \datapath_module|alu_module|Selector3~3_combout  = ( !\control_module|state.shf~q  & ( (!\control_module|Selector2~0_combout  & (\control_module|Selector3~0_combout  & (\datapath_module|stb_filter_module|out[12]~2_combout  & 
// \datapath_module|alu_mux|Mux3~0_combout ))) # (\control_module|Selector2~0_combout  & (!\control_module|Selector3~0_combout  $ ((\datapath_module|stb_filter_module|out[12]~2_combout )))) ) )

	.dataa(!\control_module|Selector2~0_combout ),
	.datab(!\control_module|Selector3~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[12]~2_combout ),
	.datad(!\datapath_module|alu_mux|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\control_module|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector3~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector3~3 .lut_mask = 64'h4143414300000000;
defparam \datapath_module|alu_module|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N4
stratixiii_lcell_comb \datapath_module|alu_module|Selector3~4 (
// Equation(s):
// \datapath_module|alu_module|Selector3~4_combout  = ( !\datapath_module|alu_module|Selector3~3_combout  & ( (!\datapath_module|alu_module|Equal0~0_combout ) # ((!\datapath_module|stb_filter_module|out[15]~3_combout ) # 
// ((!\datapath_module|alu_module|ShiftLeft0~3_combout  & \datapath_module|alu_module|ShiftLeft0~35_combout ))) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datab(!\datapath_module|alu_module|Equal0~0_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector3~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector3~4 .lut_mask = 64'hFFCEFFCE00000000;
defparam \datapath_module|alu_module|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N38
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~24 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~24_combout  = ( \datapath_module|regfile_module|data~268_combout  & ( \datapath_module|alu_mux|Mux14~1_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (\datapath_module|regfile_module|data~276_combout )) # (\datapath_module|stb_filter_module|out[15]~0_combout  & ((\datapath_module|regfile_module|data~284_combout ))) ) ) ) # ( !\datapath_module|regfile_module|data~268_combout  & ( 
// \datapath_module|alu_mux|Mux14~1_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~276_combout )) # (\datapath_module|stb_filter_module|out[15]~0_combout  & 
// ((\datapath_module|regfile_module|data~284_combout ))) ) ) ) # ( \datapath_module|regfile_module|data~268_combout  & ( !\datapath_module|alu_mux|Mux14~1_combout  & ( (\datapath_module|regfile_module|data~260_combout ) # 
// (\datapath_module|stb_filter_module|out[15]~0_combout ) ) ) ) # ( !\datapath_module|regfile_module|data~268_combout  & ( !\datapath_module|alu_mux|Mux14~1_combout  & ( (!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// \datapath_module|regfile_module|data~260_combout ) ) ) )

	.dataa(!\datapath_module|regfile_module|data~276_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|regfile_module|data~284_combout ),
	.datad(!\datapath_module|regfile_module|data~260_combout ),
	.datae(!\datapath_module|regfile_module|data~268_combout ),
	.dataf(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~24 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~24 .lut_mask = 64'h00CC33FF47474747;
defparam \datapath_module|alu_module|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N6
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~27 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~27_combout  = ( \datapath_module|alu_module|ShiftLeft0~24_combout  & ( (\datapath_module|alu_mux|Mux15~0_combout  & \datapath_module|alu_module|ShiftLeft0~35_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~27 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~27 .lut_mask = 64'h00000000000F000F;
defparam \datapath_module|alu_module|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N34
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~28 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~28_combout  = ( \datapath_module|stb_filter_module|out[15]~0_combout  & ( \datapath_module|alu_mux|Mux12~0_combout  & ( (\datapath_module|alu_module|ShiftLeft0~8_combout  & !\datapath_module|alu_mux|Mux13~0_combout ) 
// ) ) ) # ( \datapath_module|stb_filter_module|out[15]~0_combout  & ( !\datapath_module|alu_mux|Mux12~0_combout  & ( (\datapath_module|alu_module|Selector2~0_combout  & (!\datapath_module|alu_mux|Mux15~0_combout  & !\datapath_module|alu_mux|Mux13~0_combout 
// )) ) ) ) # ( !\datapath_module|stb_filter_module|out[15]~0_combout  & ( !\datapath_module|alu_mux|Mux12~0_combout  & ( (\datapath_module|alu_module|Selector2~0_combout  & (!\datapath_module|alu_mux|Mux15~0_combout  & 
// !\datapath_module|alu_mux|Mux13~0_combout )) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~8_combout ),
	.datab(!\datapath_module|alu_module|Selector2~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datad(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datae(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.dataf(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~28 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~28 .lut_mask = 64'h3000300000005500;
defparam \datapath_module|alu_module|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N36
stratixiii_lcell_comb \datapath_module|alu_module|Selector3~1 (
// Equation(s):
// \datapath_module|alu_module|Selector3~1_combout  = ( \datapath_module|alu_module|ShiftLeft0~28_combout  & ( \datapath_module|alu_module|Selector3~0_combout  ) ) # ( !\datapath_module|alu_module|ShiftLeft0~28_combout  & ( 
// \datapath_module|alu_module|Selector3~0_combout  & ( ((\datapath_module|alu_mux|Mux13~0_combout  & !\datapath_module|alu_module|ShiftLeft0~7_combout )) # (\datapath_module|alu_module|ShiftLeft0~27_combout ) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|ShiftLeft0~7_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~27_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~28_combout ),
	.dataf(!\datapath_module|alu_module|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector3~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector3~1 .lut_mask = 64'h0000000050FFFFFF;
defparam \datapath_module|alu_module|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector3~5 (
// Equation(s):
// \datapath_module|alu_module|Selector3~5_combout  = ( !\datapath_module|alu_module|Selector3~1_combout  & ( (!\datapath_module|alu_module|Selector3~2_combout  & (\datapath_module|alu_module|Selector3~4_combout  & 
// ((!\datapath_module|alu_module|Equal0~5_combout ) # (!\datapath_module|alu_module|Add0~49_sumout )))) ) )

	.dataa(!\datapath_module|alu_module|Selector3~2_combout ),
	.datab(!\datapath_module|alu_module|Equal0~5_combout ),
	.datac(!\datapath_module|alu_module|Add0~49_sumout ),
	.datad(!\datapath_module|alu_module|Selector3~4_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector3~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector3~5 .lut_mask = 64'h00A800A800000000;
defparam \datapath_module|alu_module|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N8
stratixiii_lcell_comb \datapath_module|regfile_mux|Mux3~0 (
// Equation(s):
// \datapath_module|regfile_mux|Mux3~0_combout  = ( \control_module|WideOr16~combout  & ( \datapath_module|alu_module|Selector3~5_combout  & ( (!\control_module|WideOr17~combout  & (\datapath_module|offset_adder|Add0~45_sumout )) # 
// (\control_module|WideOr17~combout  & ((\datapath_module|pc|data [12]))) ) ) ) # ( !\control_module|WideOr16~combout  & ( \datapath_module|alu_module|Selector3~5_combout  & ( (\control_module|WideOr17~combout  & \datapath_module|mdr|data [12]) ) ) ) # ( 
// \control_module|WideOr16~combout  & ( !\datapath_module|alu_module|Selector3~5_combout  & ( (!\control_module|WideOr17~combout  & (\datapath_module|offset_adder|Add0~45_sumout )) # (\control_module|WideOr17~combout  & ((\datapath_module|pc|data [12]))) ) 
// ) ) # ( !\control_module|WideOr16~combout  & ( !\datapath_module|alu_module|Selector3~5_combout  & ( (!\control_module|WideOr17~combout ) # (\datapath_module|mdr|data [12]) ) ) )

	.dataa(!\datapath_module|offset_adder|Add0~45_sumout ),
	.datab(!\control_module|WideOr17~combout ),
	.datac(!\datapath_module|mdr|data [12]),
	.datad(!\datapath_module|pc|data [12]),
	.datae(!\control_module|WideOr16~combout ),
	.dataf(!\datapath_module|alu_module|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_mux|Mux3~0 .extended_lut = "off";
defparam \datapath_module|regfile_mux|Mux3~0 .lut_mask = 64'hCFCF447703034477;
defparam \datapath_module|regfile_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N16
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[4]~23 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[4]~23_combout  = ( \datapath_module|pc|data [4] & ( (!\control_module|WideOr17~combout  & ((!\control_module|WideOr16~combout ))) # (\control_module|WideOr17~combout  & ((\control_module|WideOr16~combout ) # 
// (\datapath_module|mdr|data [4]))) ) ) # ( !\datapath_module|pc|data [4] & ( (!\control_module|WideOr16~combout  & ((!\control_module|WideOr17~combout ) # (\datapath_module|mdr|data [4]))) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [4]),
	.datac(!\control_module|WideOr17~combout ),
	.datad(!\control_module|WideOr16~combout ),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[4]~23 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[4]~23 .lut_mask = 64'hF300F300F30FF30F;
defparam \datapath_module|regfile_filter_module|out[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N20
stratixiii_lcell_comb \datapath_module|alu_module|Selector11~5 (
// Equation(s):
// \datapath_module|alu_module|Selector11~5_combout  = ( !\datapath_module|alu_mux|Mux13~0_combout  & ( (((\datapath_module|alu_module|ShiftLeft0~8_combout  & (\datapath_module|stb_filter_module|out[15]~0_combout  & !\datapath_module|alu_mux|Mux12~0_combout 
// )))) ) ) # ( \datapath_module|alu_mux|Mux13~0_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|regfile_module|data~236_combout  & 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & !\datapath_module|alu_mux|Mux12~0_combout )))) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|regfile_module|data~236_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datae(!\datapath_module|alu_mux|Mux13~0_combout ),
	.dataf(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datag(!\datapath_module|alu_module|ShiftLeft0~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector11~5 .extended_lut = "on";
defparam \datapath_module|alu_module|Selector11~5 .lut_mask = 64'h000F000800000000;
defparam \datapath_module|alu_module|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N8
stratixiii_lcell_comb \datapath_module|alu_module|Selector11~4 (
// Equation(s):
// \datapath_module|alu_module|Selector11~4_combout  = ( \datapath_module|regfile_module|data~180_combout  & ( \datapath_module|alu_mux|Mux11~0_combout  & ( (!\control_module|state.shf~q  & ((!\control_module|Selector3~0_combout  & 
// (!\datapath_module|stb_filter_module|out[15]~0_combout  & \control_module|Selector2~0_combout )) # (\control_module|Selector3~0_combout  & (\datapath_module|stb_filter_module|out[15]~0_combout )))) ) ) ) # ( 
// !\datapath_module|regfile_module|data~180_combout  & ( \datapath_module|alu_mux|Mux11~0_combout  & ( (!\control_module|state.shf~q  & (!\control_module|Selector3~0_combout  & \control_module|Selector2~0_combout )) ) ) ) # ( 
// \datapath_module|regfile_module|data~180_combout  & ( !\datapath_module|alu_mux|Mux11~0_combout  & ( (!\control_module|state.shf~q  & (\control_module|Selector2~0_combout  & (!\control_module|Selector3~0_combout  $ 
// (\datapath_module|stb_filter_module|out[15]~0_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~180_combout  & ( !\datapath_module|alu_mux|Mux11~0_combout  & ( (!\control_module|state.shf~q  & (!\control_module|Selector3~0_combout  & 
// \control_module|Selector2~0_combout )) ) ) )

	.dataa(!\control_module|state.shf~q ),
	.datab(!\control_module|Selector3~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datad(!\control_module|Selector2~0_combout ),
	.datae(!\datapath_module|regfile_module|data~180_combout ),
	.dataf(!\datapath_module|alu_mux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector11~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector11~4 .lut_mask = 64'h0088008200880282;
defparam \datapath_module|alu_module|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N8
stratixiii_lcell_comb \datapath_module|alu_module|Selector11~1 (
// Equation(s):
// \datapath_module|alu_module|Selector11~1_combout  = ( \datapath_module|alu_module|ShiftLeft0~3_combout  & ( !\datapath_module|alu_module|Selector11~4_combout  & ( (!\datapath_module|stb_filter_module|out[15]~3_combout ) # 
// (!\datapath_module|alu_module|Equal0~0_combout ) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( !\datapath_module|alu_module|Selector11~4_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout ) # 
// ((!\datapath_module|stb_filter_module|out[15]~3_combout ) # ((!\datapath_module|alu_mux|Mux12~0_combout ) # (!\datapath_module|alu_module|Equal0~0_combout ))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_module|Equal0~0_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.dataf(!\datapath_module|alu_module|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector11~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector11~1 .lut_mask = 64'hFFFEFFCC00000000;
defparam \datapath_module|alu_module|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N32
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight1~2 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight1~2_combout  = ( \datapath_module|regfile_module|data~164_combout  & ( \datapath_module|regfile_module|data~196_combout  & ( ((!\datapath_module|alu_mux|Mux15~0_combout  & 
// ((\datapath_module|regfile_module|data~180_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~212_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout ) ) ) ) # ( 
// !\datapath_module|regfile_module|data~164_combout  & ( \datapath_module|regfile_module|data~196_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout  & \datapath_module|regfile_module|data~180_combout 
// )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|regfile_module|data~212_combout ))) ) ) ) # ( \datapath_module|regfile_module|data~164_combout  & ( 
// !\datapath_module|regfile_module|data~196_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|regfile_module|data~180_combout ) # (\datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & 
// (\datapath_module|regfile_module|data~212_combout  & (!\datapath_module|alu_mux|Mux14~1_combout ))) ) ) ) # ( !\datapath_module|regfile_module|data~164_combout  & ( !\datapath_module|regfile_module|data~196_combout  & ( 
// (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~180_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~212_combout )))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~212_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|regfile_module|data~180_combout ),
	.datae(!\datapath_module|regfile_module|data~164_combout ),
	.dataf(!\datapath_module|regfile_module|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight1~2 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight1~2 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \datapath_module|alu_module|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector11~0 (
// Equation(s):
// \datapath_module|alu_module|Selector11~0_combout  = ( \datapath_module|alu_module|ShiftRight1~1_combout  & ( \datapath_module|alu_module|ShiftRight1~0_combout  & ( (!\datapath_module|alu_mux|Mux12~0_combout  & 
// (((\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|alu_module|ShiftRight1~2_combout )) # (\datapath_module|alu_mux|Mux13~0_combout ))) # (\datapath_module|alu_mux|Mux12~0_combout  & (((!\datapath_module|alu_mux|Mux13~0_combout 
// )))) ) ) ) # ( !\datapath_module|alu_module|ShiftRight1~1_combout  & ( \datapath_module|alu_module|ShiftRight1~0_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (((\datapath_module|stb_filter_module|out[15]~0_combout  & 
// \datapath_module|alu_module|ShiftRight1~2_combout )) # (\datapath_module|alu_mux|Mux12~0_combout ))) ) ) ) # ( \datapath_module|alu_module|ShiftRight1~1_combout  & ( !\datapath_module|alu_module|ShiftRight1~0_combout  & ( 
// (!\datapath_module|alu_mux|Mux12~0_combout  & (((\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|alu_module|ShiftRight1~2_combout )) # (\datapath_module|alu_mux|Mux13~0_combout ))) ) ) ) # ( 
// !\datapath_module|alu_module|ShiftRight1~1_combout  & ( !\datapath_module|alu_module|ShiftRight1~0_combout  & ( (!\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (!\datapath_module|alu_mux|Mux13~0_combout  & \datapath_module|alu_module|ShiftRight1~2_combout ))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftRight1~2_combout ),
	.datae(!\datapath_module|alu_module|ShiftRight1~1_combout ),
	.dataf(!\datapath_module|alu_module|ShiftRight1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector11~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector11~0 .lut_mask = 64'h00200A2A50705A7A;
defparam \datapath_module|alu_module|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N12
stratixiii_lcell_comb \datapath_module|alu_module|Selector11~2 (
// Equation(s):
// \datapath_module|alu_module|Selector11~2_combout  = ( \datapath_module|alu_module|Selector11~0_combout  & ( (!\datapath_module|alu_module|Selector8~0_combout  & (\datapath_module|alu_module|Selector11~1_combout  & 
// ((!\datapath_module|alu_module|Selector11~5_combout ) # (!\datapath_module|alu_module|Selector3~0_combout )))) ) ) # ( !\datapath_module|alu_module|Selector11~0_combout  & ( (\datapath_module|alu_module|Selector11~1_combout  & 
// ((!\datapath_module|alu_module|Selector11~5_combout ) # (!\datapath_module|alu_module|Selector3~0_combout ))) ) )

	.dataa(!\datapath_module|alu_module|Selector11~5_combout ),
	.datab(!\datapath_module|alu_module|Selector3~0_combout ),
	.datac(!\datapath_module|alu_module|Selector8~0_combout ),
	.datad(!\datapath_module|alu_module|Selector11~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector11~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector11~2 .lut_mask = 64'h00EE00EE00E000E0;
defparam \datapath_module|alu_module|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N32
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[4]~7 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[4]~7_combout  = ( \datapath_module|alu_module|Equal0~5_combout  & ( \control_module|WideOr17~combout  & ( !\datapath_module|regfile_filter_module|out[4]~23_combout  ) ) ) # ( 
// !\datapath_module|alu_module|Equal0~5_combout  & ( \control_module|WideOr17~combout  & ( !\datapath_module|regfile_filter_module|out[4]~23_combout  ) ) ) # ( \datapath_module|alu_module|Equal0~5_combout  & ( !\control_module|WideOr17~combout  & ( 
// (!\datapath_module|regfile_filter_module|out[4]~23_combout  & (((!\datapath_module|offset_adder|Add0~13_sumout )))) # (\datapath_module|regfile_filter_module|out[4]~23_combout  & (!\datapath_module|alu_module|Add0~17_sumout  & 
// (\datapath_module|alu_module|Selector11~2_combout ))) ) ) ) # ( !\datapath_module|alu_module|Equal0~5_combout  & ( !\control_module|WideOr17~combout  & ( (!\datapath_module|regfile_filter_module|out[4]~23_combout  & 
// ((!\datapath_module|offset_adder|Add0~13_sumout ))) # (\datapath_module|regfile_filter_module|out[4]~23_combout  & (\datapath_module|alu_module|Selector11~2_combout )) ) ) )

	.dataa(!\datapath_module|alu_module|Add0~17_sumout ),
	.datab(!\datapath_module|regfile_filter_module|out[4]~23_combout ),
	.datac(!\datapath_module|alu_module|Selector11~2_combout ),
	.datad(!\datapath_module|offset_adder|Add0~13_sumout ),
	.datae(!\datapath_module|alu_module|Equal0~5_combout ),
	.dataf(!\control_module|WideOr17~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[4]~7 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[4]~7 .lut_mask = 64'hCF03CE02CCCCCCCC;
defparam \datapath_module|regfile_filter_module|out[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N36
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[4]~8 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[4]~8_combout  = (!\datapath_module|regfile_filter_module|out[0]~0_combout  & ((!\datapath_module|regfile_filter_module|out[4]~7_combout ))) # (\datapath_module|regfile_filter_module|out[0]~0_combout  & 
// (\datapath_module|regfile_mux|Mux3~0_combout ))

	.dataa(!\datapath_module|regfile_mux|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|regfile_filter_module|out[4]~7_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[4]~8 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[4]~8 .lut_mask = 64'hF055F055F055F055;
defparam \datapath_module|regfile_filter_module|out[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N32
stratixiii_lcell_comb \datapath_module|pc_mux|Mux11~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux11~0_combout  = ( \datapath_module|regfile_filter_module|out[4]~8_combout  & ( \datapath_module|regfile_module|data~180_combout  & ( (!\control_module|Selector0~0_combout ) # ((!\control_module|Selector1~0_combout  & 
// (\datapath_module|offset_adder|Add0~13_sumout )) # (\control_module|Selector1~0_combout  & ((\datapath_module|plus2_module|Add0~13_sumout )))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[4]~8_combout  & ( 
// \datapath_module|regfile_module|data~180_combout  & ( (!\control_module|Selector1~0_combout  & (\datapath_module|offset_adder|Add0~13_sumout  & (\control_module|Selector0~0_combout ))) # (\control_module|Selector1~0_combout  & 
// (((!\control_module|Selector0~0_combout ) # (\datapath_module|plus2_module|Add0~13_sumout )))) ) ) ) # ( \datapath_module|regfile_filter_module|out[4]~8_combout  & ( !\datapath_module|regfile_module|data~180_combout  & ( 
// (!\control_module|Selector1~0_combout  & (((!\control_module|Selector0~0_combout )) # (\datapath_module|offset_adder|Add0~13_sumout ))) # (\control_module|Selector1~0_combout  & (((\control_module|Selector0~0_combout  & 
// \datapath_module|plus2_module|Add0~13_sumout )))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[4]~8_combout  & ( !\datapath_module|regfile_module|data~180_combout  & ( (\control_module|Selector0~0_combout  & ((!\control_module|Selector1~0_combout 
//  & (\datapath_module|offset_adder|Add0~13_sumout )) # (\control_module|Selector1~0_combout  & ((\datapath_module|plus2_module|Add0~13_sumout ))))) ) ) )

	.dataa(!\control_module|Selector1~0_combout ),
	.datab(!\datapath_module|offset_adder|Add0~13_sumout ),
	.datac(!\control_module|Selector0~0_combout ),
	.datad(!\datapath_module|plus2_module|Add0~13_sumout ),
	.datae(!\datapath_module|regfile_filter_module|out[4]~8_combout ),
	.dataf(!\datapath_module|regfile_module|data~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux11~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux11~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \datapath_module|pc_mux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y28_N33
dffeas \datapath_module|pc|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[4] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N28
stratixiii_lcell_comb \datapath_module|pc_mux|Mux10~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux10~0_combout  = ( \control_module|Selector1~0_combout  & ( \control_module|Selector0~0_combout  & ( \datapath_module|plus2_module|Add0~17_sumout  ) ) ) # ( !\control_module|Selector1~0_combout  & ( 
// \control_module|Selector0~0_combout  & ( \datapath_module|offset_adder|Add0~17_sumout  ) ) ) # ( \control_module|Selector1~0_combout  & ( !\control_module|Selector0~0_combout  & ( \datapath_module|regfile_module|data~212_combout  ) ) ) # ( 
// !\control_module|Selector1~0_combout  & ( !\control_module|Selector0~0_combout  & ( \datapath_module|regfile_filter_module|out[5]~10_combout  ) ) )

	.dataa(!\datapath_module|plus2_module|Add0~17_sumout ),
	.datab(!\datapath_module|regfile_module|data~212_combout ),
	.datac(!\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.datad(!\datapath_module|offset_adder|Add0~17_sumout ),
	.datae(!\control_module|Selector1~0_combout ),
	.dataf(!\control_module|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux10~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux10~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \datapath_module|pc_mux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N29
dffeas \datapath_module|pc|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[5] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N10
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[6]~11 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[6]~11_combout  = ( \datapath_module|mdr|data [6] & ( \datapath_module|offset_adder|Add0~21_sumout  & ( (!\control_module|WideOr17~combout  & (((!\datapath_module|alu_module|Selector9~3_combout ) # 
// (\control_module|WideOr16~combout )))) # (\control_module|WideOr17~combout  & (((!\control_module|WideOr16~combout )) # (\datapath_module|pc|data [6]))) ) ) ) # ( !\datapath_module|mdr|data [6] & ( \datapath_module|offset_adder|Add0~21_sumout  & ( 
// (!\control_module|WideOr17~combout  & (((!\datapath_module|alu_module|Selector9~3_combout ) # (\control_module|WideOr16~combout )))) # (\control_module|WideOr17~combout  & (\datapath_module|pc|data [6] & ((\control_module|WideOr16~combout )))) ) ) ) # ( 
// \datapath_module|mdr|data [6] & ( !\datapath_module|offset_adder|Add0~21_sumout  & ( (!\control_module|WideOr17~combout  & (((!\datapath_module|alu_module|Selector9~3_combout  & !\control_module|WideOr16~combout )))) # (\control_module|WideOr17~combout  & 
// (((!\control_module|WideOr16~combout )) # (\datapath_module|pc|data [6]))) ) ) ) # ( !\datapath_module|mdr|data [6] & ( !\datapath_module|offset_adder|Add0~21_sumout  & ( (!\control_module|WideOr17~combout  & 
// (((!\datapath_module|alu_module|Selector9~3_combout  & !\control_module|WideOr16~combout )))) # (\control_module|WideOr17~combout  & (\datapath_module|pc|data [6] & ((\control_module|WideOr16~combout )))) ) ) )

	.dataa(!\control_module|WideOr17~combout ),
	.datab(!\datapath_module|pc|data [6]),
	.datac(!\datapath_module|alu_module|Selector9~3_combout ),
	.datad(!\control_module|WideOr16~combout ),
	.datae(!\datapath_module|mdr|data [6]),
	.dataf(!\datapath_module|offset_adder|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[6]~11 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[6]~11 .lut_mask = 64'hA011F511A0BBF5BB;
defparam \datapath_module|regfile_filter_module|out[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N32
stratixiii_lcell_comb \datapath_module|gencc_module|WideOr0~0 (
// Equation(s):
// \datapath_module|gencc_module|WideOr0~0_combout  = ( \control_module|state.ldb3~q  & ( (!\datapath_module|regfile_filter_module|out[7]~14_combout  & ((!\datapath_module|mar|data [0] & (!\datapath_module|regfile_filter_module|out[6]~11_combout )) # 
// (\datapath_module|mar|data [0] & ((!\datapath_module|regfile_mux|Mux1~0_combout ))))) ) ) # ( !\control_module|state.ldb3~q  & ( (!\datapath_module|regfile_filter_module|out[6]~11_combout  & (!\datapath_module|regfile_mux|Mux1~0_combout  & 
// !\datapath_module|regfile_filter_module|out[7]~14_combout )) ) )

	.dataa(!\datapath_module|regfile_filter_module|out[6]~11_combout ),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\datapath_module|regfile_mux|Mux1~0_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.datae(gnd),
	.dataf(!\control_module|state.ldb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|gencc_module|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|gencc_module|WideOr0~0 .extended_lut = "off";
defparam \datapath_module|gencc_module|WideOr0~0 .lut_mask = 64'hA000A000B800B800;
defparam \datapath_module|gencc_module|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N22
stratixiii_lcell_comb \datapath_module|gencc_module|WideOr0~1 (
// Equation(s):
// \datapath_module|gencc_module|WideOr0~1_combout  = ( \datapath_module|regfile_filter_module|out[4]~7_combout  & ( \control_module|state.ldb3~q  & ( (!\datapath_module|regfile_filter_module|out[5]~9_combout  & ((!\datapath_module|mar|data [0]) # 
// ((!\datapath_module|regfile_mux|Mux3~0_combout  & !\datapath_module|regfile_mux|Mux2~0_combout )))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[4]~7_combout  & ( \control_module|state.ldb3~q  & ( (!\datapath_module|regfile_mux|Mux3~0_combout  & 
// (\datapath_module|mar|data [0] & (!\datapath_module|regfile_mux|Mux2~0_combout  & !\datapath_module|regfile_filter_module|out[5]~9_combout ))) ) ) ) # ( \datapath_module|regfile_filter_module|out[4]~7_combout  & ( !\control_module|state.ldb3~q  & ( 
// (!\datapath_module|regfile_mux|Mux3~0_combout  & (!\datapath_module|regfile_mux|Mux2~0_combout  & !\datapath_module|regfile_filter_module|out[5]~9_combout )) ) ) )

	.dataa(!\datapath_module|regfile_mux|Mux3~0_combout ),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\datapath_module|regfile_mux|Mux2~0_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[5]~9_combout ),
	.datae(!\datapath_module|regfile_filter_module|out[4]~7_combout ),
	.dataf(!\control_module|state.ldb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|gencc_module|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|gencc_module|WideOr0~1 .extended_lut = "off";
defparam \datapath_module|gencc_module|WideOr0~1 .lut_mask = 64'h0000A0002000EC00;
defparam \datapath_module|gencc_module|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N38
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[3]~5 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[3]~5_combout  = ( \datapath_module|offset_adder|Add0~9_sumout  & ( \control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout  & (\datapath_module|mdr|data [3])) # (\control_module|WideOr16~combout  
// & ((\datapath_module|pc|data [3]))) ) ) ) # ( !\datapath_module|offset_adder|Add0~9_sumout  & ( \control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout  & (\datapath_module|mdr|data [3])) # (\control_module|WideOr16~combout  & 
// ((\datapath_module|pc|data [3]))) ) ) ) # ( \datapath_module|offset_adder|Add0~9_sumout  & ( !\control_module|WideOr17~combout  & ( (!\datapath_module|alu_module|Selector12~7_combout ) # (\control_module|WideOr16~combout ) ) ) ) # ( 
// !\datapath_module|offset_adder|Add0~9_sumout  & ( !\control_module|WideOr17~combout  & ( (!\datapath_module|alu_module|Selector12~7_combout  & !\control_module|WideOr16~combout ) ) ) )

	.dataa(!\datapath_module|mdr|data [3]),
	.datab(!\datapath_module|pc|data [3]),
	.datac(!\datapath_module|alu_module|Selector12~7_combout ),
	.datad(!\control_module|WideOr16~combout ),
	.datae(!\datapath_module|offset_adder|Add0~9_sumout ),
	.dataf(!\control_module|WideOr17~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[3]~5 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[3]~5 .lut_mask = 64'hF000F0FF55335533;
defparam \datapath_module|regfile_filter_module|out[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N10
stratixiii_lcell_comb \datapath_module|gencc_module|WideOr0~3 (
// Equation(s):
// \datapath_module|gencc_module|WideOr0~3_combout  = ( !\datapath_module|regfile_filter_module|out[2]~3_combout  & ( \datapath_module|regfile_mux|Mux4~0_combout  & ( (!\datapath_module|mar|data [0] & (\control_module|state.ldb3~q  & 
// !\datapath_module|regfile_filter_module|out[3]~5_combout )) ) ) ) # ( \datapath_module|regfile_filter_module|out[2]~3_combout  & ( !\datapath_module|regfile_mux|Mux4~0_combout  & ( (!\datapath_module|regfile_mux|Mux5~0_combout  & 
// (\datapath_module|mar|data [0] & \control_module|state.ldb3~q )) ) ) ) # ( !\datapath_module|regfile_filter_module|out[2]~3_combout  & ( !\datapath_module|regfile_mux|Mux4~0_combout  & ( (!\control_module|state.ldb3~q  & 
// (!\datapath_module|regfile_mux|Mux5~0_combout  & ((!\datapath_module|regfile_filter_module|out[3]~5_combout )))) # (\control_module|state.ldb3~q  & ((!\datapath_module|mar|data [0] & ((!\datapath_module|regfile_filter_module|out[3]~5_combout ))) # 
// (\datapath_module|mar|data [0] & (!\datapath_module|regfile_mux|Mux5~0_combout )))) ) ) )

	.dataa(!\datapath_module|regfile_mux|Mux5~0_combout ),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\control_module|state.ldb3~q ),
	.datad(!\datapath_module|regfile_filter_module|out[3]~5_combout ),
	.datae(!\datapath_module|regfile_filter_module|out[2]~3_combout ),
	.dataf(!\datapath_module|regfile_mux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|gencc_module|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|gencc_module|WideOr0~3 .extended_lut = "off";
defparam \datapath_module|gencc_module|WideOr0~3 .lut_mask = 64'hAE0202020C000000;
defparam \datapath_module|gencc_module|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N24
stratixiii_lcell_comb \datapath_module|gencc_module|WideOr0~2 (
// Equation(s):
// \datapath_module|gencc_module|WideOr0~2_combout  = ( \datapath_module|regfile_filter_module|out[1]~1_combout  & ( !\datapath_module|regfile_filter_module|out[8]~15_combout  & ( (\control_module|state.ldb3~q  & (\datapath_module|mar|data [0] & 
// (!\datapath_module|regfile_filter_module|out[0]~27_combout  & !\datapath_module|regfile_mux|Mux6~0_combout ))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[1]~1_combout  & ( !\datapath_module|regfile_filter_module|out[8]~15_combout  & ( 
// (!\datapath_module|regfile_filter_module|out[0]~27_combout  & ((!\datapath_module|regfile_mux|Mux6~0_combout ) # ((\control_module|state.ldb3~q  & !\datapath_module|mar|data [0])))) ) ) )

	.dataa(!\control_module|state.ldb3~q ),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.datad(!\datapath_module|regfile_mux|Mux6~0_combout ),
	.datae(!\datapath_module|regfile_filter_module|out[1]~1_combout ),
	.dataf(!\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|gencc_module|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|gencc_module|WideOr0~2 .extended_lut = "off";
defparam \datapath_module|gencc_module|WideOr0~2 .lut_mask = 64'hF040100000000000;
defparam \datapath_module|gencc_module|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N30
stratixiii_lcell_comb \datapath_module|gencc_module|WideOr0 (
// Equation(s):
// \datapath_module|gencc_module|WideOr0~combout  = ( !\datapath_module|regfile_filter_module|out[15]~21_combout  & ( (\datapath_module|gencc_module|WideOr0~0_combout  & (\datapath_module|gencc_module|WideOr0~1_combout  & 
// (\datapath_module|gencc_module|WideOr0~3_combout  & \datapath_module|gencc_module|WideOr0~2_combout ))) ) )

	.dataa(!\datapath_module|gencc_module|WideOr0~0_combout ),
	.datab(!\datapath_module|gencc_module|WideOr0~1_combout ),
	.datac(!\datapath_module|gencc_module|WideOr0~3_combout ),
	.datad(!\datapath_module|gencc_module|WideOr0~2_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|gencc_module|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|gencc_module|WideOr0 .extended_lut = "off";
defparam \datapath_module|gencc_module|WideOr0 .lut_mask = 64'h0001000100000000;
defparam \datapath_module|gencc_module|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N31
dffeas \datapath_module|cc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|gencc_module|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control_module|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|cc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|cc|data[1] .is_wysiwyg = "true";
defparam \datapath_module|cc|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N16
stratixiii_lcell_comb \datapath_module|gencc_module|out[0]~0 (
// Equation(s):
// \datapath_module|gencc_module|out[0]~0_combout  = ( !\datapath_module|regfile_filter_module|out[15]~21_combout  & ( (!\datapath_module|gencc_module|WideOr0~0_combout ) # ((!\datapath_module|gencc_module|WideOr0~3_combout ) # 
// ((!\datapath_module|gencc_module|WideOr0~2_combout ) # (!\datapath_module|gencc_module|WideOr0~1_combout ))) ) )

	.dataa(!\datapath_module|gencc_module|WideOr0~0_combout ),
	.datab(!\datapath_module|gencc_module|WideOr0~3_combout ),
	.datac(!\datapath_module|gencc_module|WideOr0~2_combout ),
	.datad(!\datapath_module|gencc_module|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|gencc_module|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|gencc_module|out[0]~0 .extended_lut = "off";
defparam \datapath_module|gencc_module|out[0]~0 .lut_mask = 64'hFFFEFFFE00000000;
defparam \datapath_module|gencc_module|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N17
dffeas \datapath_module|cc|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|gencc_module|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\control_module|WideOr11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|cc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|cc|data[0] .is_wysiwyg = "true";
defparam \datapath_module|cc|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N0
stratixiii_lcell_comb \datapath_module|cccomp|WideOr0 (
// Equation(s):
// \datapath_module|cccomp|WideOr0~combout  = ( \datapath_module|ir_module|data [10] & ( \datapath_module|ir_module|data [9] & ( (!\datapath_module|cc|data [1] & (!\datapath_module|cc|data [0] & ((!\datapath_module|cc|data [2]) # 
// (!\datapath_module|ir_module|data [11])))) ) ) ) # ( !\datapath_module|ir_module|data [10] & ( \datapath_module|ir_module|data [9] & ( (!\datapath_module|cc|data [0] & ((!\datapath_module|cc|data [2]) # (!\datapath_module|ir_module|data [11]))) ) ) ) # ( 
// \datapath_module|ir_module|data [10] & ( !\datapath_module|ir_module|data [9] & ( (!\datapath_module|cc|data [1] & ((!\datapath_module|cc|data [2]) # (!\datapath_module|ir_module|data [11]))) ) ) ) # ( !\datapath_module|ir_module|data [10] & ( 
// !\datapath_module|ir_module|data [9] & ( (!\datapath_module|cc|data [2]) # (!\datapath_module|ir_module|data [11]) ) ) )

	.dataa(!\datapath_module|cc|data [2]),
	.datab(!\datapath_module|cc|data [1]),
	.datac(!\datapath_module|ir_module|data [11]),
	.datad(!\datapath_module|cc|data [0]),
	.datae(!\datapath_module|ir_module|data [10]),
	.dataf(!\datapath_module|ir_module|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|cccomp|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|cccomp|WideOr0 .extended_lut = "off";
defparam \datapath_module|cccomp|WideOr0 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \datapath_module|cccomp|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N18
stratixiii_lcell_comb \control_module|Selector30~0 (
// Equation(s):
// \control_module|Selector30~0_combout  = ( !\datapath_module|cccomp|WideOr0~combout  & ( \control_module|state.br~q  ) )

	.dataa(!\control_module|state.br~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|cccomp|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector30~0 .extended_lut = "off";
defparam \control_module|Selector30~0 .lut_mask = 64'h5555555500000000;
defparam \control_module|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N19
dffeas \control_module|state.br_taken (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.br_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.br_taken .is_wysiwyg = "true";
defparam \control_module|state.br_taken .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N34
stratixiii_lcell_comb \control_module|WideOr4~0 (
// Equation(s):
// \control_module|WideOr4~0_combout  = ( !\control_module|state.br_taken~q  & ( (!\control_module|state.jmp_ret~q  & (!\control_module|state.trap4~q  & !\control_module|state.jmp_sub2~q )) ) )

	.dataa(!\control_module|state.jmp_ret~q ),
	.datab(!\control_module|state.trap4~q ),
	.datac(!\control_module|state.jmp_sub2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|state.br_taken~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr4~0 .extended_lut = "off";
defparam \control_module|WideOr4~0 .lut_mask = 64'h8080808000000000;
defparam \control_module|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N14
stratixiii_lcell_comb \control_module|WideOr4 (
// Equation(s):
// \control_module|WideOr4~combout  = ( \control_module|WideOr4~0_combout  & ( !\control_module|state.fetch1~q  ) ) # ( !\control_module|WideOr4~0_combout  )

	.dataa(!\control_module|state.fetch1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr4 .extended_lut = "off";
defparam \control_module|WideOr4 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \control_module|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N23
dffeas \datapath_module|pc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[1] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N0
stratixiii_lcell_comb \datapath_module|alu_module|Add0~1 (
// Equation(s):
// \datapath_module|alu_module|Add0~1_sumout  = SUM(( (\datapath_module|regfile_module|data~236_combout  & ((!\control_module|state.stb2~q ) # (!\datapath_module|mar|data [0]))) ) + ( \datapath_module|alu_mux|Mux15~0_combout  ) + ( !VCC ))
// \datapath_module|alu_module|Add0~2  = CARRY(( (\datapath_module|regfile_module|data~236_combout  & ((!\control_module|state.stb2~q ) # (!\datapath_module|mar|data [0]))) ) + ( \datapath_module|alu_mux|Mux15~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control_module|state.stb2~q ),
	.datac(!\datapath_module|regfile_module|data~236_combout ),
	.datad(!\datapath_module|mar|data [0]),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~1_sumout ),
	.cout(\datapath_module|alu_module|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~1 .lut_mask = 64'h0000FF0000000F0C;
defparam \datapath_module|alu_module|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N2
stratixiii_lcell_comb \datapath_module|alu_module|Add0~5 (
// Equation(s):
// \datapath_module|alu_module|Add0~5_sumout  = SUM(( (\datapath_module|regfile_module|data~276_combout  & ((!\control_module|state.stb2~q ) # (!\datapath_module|mar|data [0]))) ) + ( \datapath_module|alu_mux|Mux14~1_combout  ) + ( 
// \datapath_module|alu_module|Add0~2  ))
// \datapath_module|alu_module|Add0~6  = CARRY(( (\datapath_module|regfile_module|data~276_combout  & ((!\control_module|state.stb2~q ) # (!\datapath_module|mar|data [0]))) ) + ( \datapath_module|alu_mux|Mux14~1_combout  ) + ( 
// \datapath_module|alu_module|Add0~2  ))

	.dataa(gnd),
	.datab(!\control_module|state.stb2~q ),
	.datac(!\datapath_module|regfile_module|data~276_combout ),
	.datad(!\datapath_module|mar|data [0]),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~5_sumout ),
	.cout(\datapath_module|alu_module|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~5 .lut_mask = 64'h0000FF0000000F0C;
defparam \datapath_module|alu_module|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N20
stratixiii_lcell_comb \datapath_module|alu_module|Selector13~0 (
// Equation(s):
// \datapath_module|alu_module|Selector13~0_combout  = ( !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (\datapath_module|alu_mux|Mux12~0_combout  & ((\datapath_module|alu_module|Equal0~1_combout ) # 
// (\datapath_module|alu_module|Equal0~0_combout )))) ) )

	.dataa(!\datapath_module|alu_module|Equal0~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datac(!\datapath_module|alu_module|Equal0~1_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector13~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector13~0 .lut_mask = 64'h004C004C00000000;
defparam \datapath_module|alu_module|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N24
stratixiii_lcell_comb \datapath_module|alu_module|Selector14~4 (
// Equation(s):
// \datapath_module|alu_module|Selector14~4_combout  = ( \datapath_module|alu_module|Equal0~2_combout  & ( (\datapath_module|alu_module|ShiftLeft0~35_combout  & !\datapath_module|alu_module|ShiftLeft0~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector14~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector14~4 .lut_mask = 64'h000000000F000F00;
defparam \datapath_module|alu_module|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector14~5 (
// Equation(s):
// \datapath_module|alu_module|Selector14~5_combout  = ( \datapath_module|regfile_module|data~276_combout  & ( \datapath_module|alu_mux|Mux14~1_combout  & ( (!\control_module|state.shf~q  & ((!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (!\control_module|Selector3~0_combout  & \control_module|Selector2~0_combout )) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (\control_module|Selector3~0_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~276_combout  & ( 
// \datapath_module|alu_mux|Mux14~1_combout  & ( (!\control_module|state.shf~q  & (!\control_module|Selector3~0_combout  & \control_module|Selector2~0_combout )) ) ) ) # ( \datapath_module|regfile_module|data~276_combout  & ( 
// !\datapath_module|alu_mux|Mux14~1_combout  & ( (!\control_module|state.shf~q  & (\control_module|Selector2~0_combout  & (!\datapath_module|stb_filter_module|out[15]~0_combout  $ (\control_module|Selector3~0_combout )))) ) ) ) # ( 
// !\datapath_module|regfile_module|data~276_combout  & ( !\datapath_module|alu_mux|Mux14~1_combout  & ( (!\control_module|state.shf~q  & (!\control_module|Selector3~0_combout  & \control_module|Selector2~0_combout )) ) ) )

	.dataa(!\control_module|state.shf~q ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\control_module|Selector3~0_combout ),
	.datad(!\control_module|Selector2~0_combout ),
	.datae(!\datapath_module|regfile_module|data~276_combout ),
	.dataf(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector14~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector14~5 .lut_mask = 64'h00A0008200A00282;
defparam \datapath_module|alu_module|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N8
stratixiii_lcell_comb \datapath_module|alu_module|Selector14~6 (
// Equation(s):
// \datapath_module|alu_module|Selector14~6_combout  = (!\datapath_module|alu_module|Selector14~5_combout  & ((!\datapath_module|alu_module|Selector14~4_combout ) # (!\datapath_module|alu_module|ShiftLeft0~13_combout )))

	.dataa(gnd),
	.datab(!\datapath_module|alu_module|Selector14~4_combout ),
	.datac(!\datapath_module|alu_module|Selector14~5_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector14~6 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector14~6 .lut_mask = 64'hF0C0F0C0F0C0F0C0;
defparam \datapath_module|alu_module|Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N30
stratixiii_lcell_comb \datapath_module|alu_module|Selector6~0 (
// Equation(s):
// \datapath_module|alu_module|Selector6~0_combout  = ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( (\datapath_module|alu_module|Equal0~1_combout  & 
// ((!\datapath_module|alu_mux|Mux14~1_combout ) # ((\datapath_module|stb_filter_module|out[15]~3_combout  & !\datapath_module|alu_mux|Mux15~0_combout )))) ) ) ) # ( !\datapath_module|stb_filter_module|out[14]~1_combout  & ( 
// \datapath_module|stb_filter_module|out[13]~4_combout  & ( (\datapath_module|alu_module|Equal0~1_combout  & (!\datapath_module|alu_mux|Mux15~0_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[15]~3_combout 
// )))) ) ) ) # ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (\datapath_module|alu_module|Equal0~1_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout  & 
// ((\datapath_module|alu_mux|Mux15~0_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|stb_filter_module|out[15]~3_combout  & !\datapath_module|alu_mux|Mux15~0_combout )))) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[14]~1_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (\datapath_module|alu_module|Equal0~1_combout  & (\datapath_module|stb_filter_module|out[15]~3_combout  & 
// (\datapath_module|alu_mux|Mux14~1_combout  & !\datapath_module|alu_mux|Mux15~0_combout ))) ) ) )

	.dataa(!\datapath_module|alu_module|Equal0~1_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datae(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.dataf(!\datapath_module|stb_filter_module|out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector6~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector6~0 .lut_mask = 64'h0100015051005150;
defparam \datapath_module|alu_module|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N6
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~0 (
// Equation(s):
// \datapath_module|alu_module|Selector9~0_combout  = ( \datapath_module|alu_module|Equal0~0_combout  & ( (\datapath_module|alu_mux|Mux12~0_combout ) # (\datapath_module|alu_module|ShiftLeft0~3_combout ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~0 .lut_mask = 64'h000000005F5F5F5F;
defparam \datapath_module|alu_module|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N2
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~11 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~11_combout  = ( \datapath_module|regfile_module|data~180_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & ((\datapath_module|regfile_module|data~244_combout ) # 
// (\datapath_module|alu_mux|Mux14~1_combout ))) ) ) # ( !\datapath_module|regfile_module|data~180_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|stb_filter_module|out[15]~0_combout  & 
// \datapath_module|regfile_module|data~244_combout )) ) )

	.dataa(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(gnd),
	.datad(!\datapath_module|regfile_module|data~244_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~11 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~11 .lut_mask = 64'h0022002211331133;
defparam \datapath_module|alu_module|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N6
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~9 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~9_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( (\datapath_module|regfile_module|data~260_combout  & \datapath_module|stb_filter_module|out[15]~0_combout ) ) ) # ( 
// !\datapath_module|alu_mux|Mux14~1_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~276_combout ) ) )

	.dataa(!\datapath_module|regfile_module|data~260_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|regfile_module|data~276_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~9 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~9 .lut_mask = 64'h0303030311111111;
defparam \datapath_module|alu_module|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N22
stratixiii_lcell_comb \datapath_module|alu_module|Selector14~1 (
// Equation(s):
// \datapath_module|alu_module|Selector14~1_combout  = ( \datapath_module|alu_module|ShiftLeft0~10_combout  & ( \datapath_module|alu_module|ShiftLeft0~9_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout ) # ((!\datapath_module|alu_mux|Mux13~0_combout  
// & (\datapath_module|alu_module|ShiftLeft0~11_combout )) # (\datapath_module|alu_mux|Mux13~0_combout  & ((\datapath_module|alu_module|ShiftLeft0~12_combout )))) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~10_combout  & ( 
// \datapath_module|alu_module|ShiftLeft0~9_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux13~0_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & ((!\datapath_module|alu_mux|Mux13~0_combout  & 
// (\datapath_module|alu_module|ShiftLeft0~11_combout )) # (\datapath_module|alu_mux|Mux13~0_combout  & ((\datapath_module|alu_module|ShiftLeft0~12_combout ))))) ) ) ) # ( \datapath_module|alu_module|ShiftLeft0~10_combout  & ( 
// !\datapath_module|alu_module|ShiftLeft0~9_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_mux|Mux13~0_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & ((!\datapath_module|alu_mux|Mux13~0_combout  & 
// (\datapath_module|alu_module|ShiftLeft0~11_combout )) # (\datapath_module|alu_mux|Mux13~0_combout  & ((\datapath_module|alu_module|ShiftLeft0~12_combout ))))) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~10_combout  & ( 
// !\datapath_module|alu_module|ShiftLeft0~9_combout  & ( (\datapath_module|alu_mux|Mux15~0_combout  & ((!\datapath_module|alu_mux|Mux13~0_combout  & (\datapath_module|alu_module|ShiftLeft0~11_combout )) # (\datapath_module|alu_mux|Mux13~0_combout  & 
// ((\datapath_module|alu_module|ShiftLeft0~12_combout ))))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~11_combout ),
	.datac(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~12_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~10_combout ),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector14~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector14~1 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \datapath_module|alu_module|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N4
stratixiii_lcell_comb \datapath_module|alu_module|Selector14~2 (
// Equation(s):
// \datapath_module|alu_module|Selector14~2_combout  = ( \datapath_module|alu_module|Selector14~1_combout  & ( ((\datapath_module|alu_module|ShiftLeft0~3_combout  & (\datapath_module|alu_module|Selector9~0_combout  & 
// \datapath_module|stb_filter_module|out[15]~3_combout ))) # (\datapath_module|alu_module|Selector7~0_combout ) ) ) # ( !\datapath_module|alu_module|Selector14~1_combout  & ( (\datapath_module|alu_module|ShiftLeft0~3_combout  & 
// (\datapath_module|alu_module|Selector9~0_combout  & \datapath_module|stb_filter_module|out[15]~3_combout )) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datab(!\datapath_module|alu_module|Selector9~0_combout ),
	.datac(!\datapath_module|alu_module|Selector7~0_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector14~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector14~2 .lut_mask = 64'h001100110F1F0F1F;
defparam \datapath_module|alu_module|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N26
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight1~4 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight1~4_combout  = ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout ) # 
// ((\datapath_module|stb_filter_module|out[14]~1_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((\datapath_module|stb_filter_module|out[15]~3_combout )))) ) ) # ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( 
// (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|stb_filter_module|out[14]~1_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((\datapath_module|stb_filter_module|out[15]~3_combout 
// )))) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datad(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|stb_filter_module|out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight1~4 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight1~4 .lut_mask = 64'h034703478BCF8BCF;
defparam \datapath_module|alu_module|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N10
stratixiii_lcell_comb \datapath_module|alu_module|Selector14~0 (
// Equation(s):
// \datapath_module|alu_module|Selector14~0_combout  = ( \datapath_module|alu_module|ShiftRight1~4_combout  & ( \datapath_module|alu_module|Selector9~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector14~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector14~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \datapath_module|alu_module|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N14
stratixiii_lcell_comb \datapath_module|alu_module|Selector14~3 (
// Equation(s):
// \datapath_module|alu_module|Selector14~3_combout  = ( !\datapath_module|alu_module|Selector14~2_combout  & ( \datapath_module|alu_module|Selector14~0_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout ) # 
// (\datapath_module|alu_module|ShiftLeft0~3_combout ) ) ) ) # ( !\datapath_module|alu_module|Selector14~2_combout  & ( !\datapath_module|alu_module|Selector14~0_combout  & ( (!\datapath_module|alu_module|Selector6~0_combout ) # 
// ((!\datapath_module|alu_mux|Mux13~0_combout ) # ((!\datapath_module|alu_mux|Mux12~0_combout ) # (\datapath_module|alu_module|ShiftLeft0~3_combout ))) ) ) )

	.dataa(!\datapath_module|alu_module|Selector6~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datae(!\datapath_module|alu_module|Selector14~2_combout ),
	.dataf(!\datapath_module|alu_module|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector14~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector14~3 .lut_mask = 64'hFEFF0000CCFF0000;
defparam \datapath_module|alu_module|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector14~7 (
// Equation(s):
// \datapath_module|alu_module|Selector14~7_combout  = ( \datapath_module|alu_module|Selector14~6_combout  & ( \datapath_module|alu_module|Selector14~3_combout  & ( (!\datapath_module|alu_module|Add0~5_sumout  & 
// ((!\datapath_module|alu_module|ShiftRight1~3_combout ) # ((!\datapath_module|alu_module|Selector13~0_combout )))) # (\datapath_module|alu_module|Add0~5_sumout  & (!\datapath_module|alu_module|Equal0~5_combout  & 
// ((!\datapath_module|alu_module|ShiftRight1~3_combout ) # (!\datapath_module|alu_module|Selector13~0_combout )))) ) ) )

	.dataa(!\datapath_module|alu_module|Add0~5_sumout ),
	.datab(!\datapath_module|alu_module|ShiftRight1~3_combout ),
	.datac(!\datapath_module|alu_module|Equal0~5_combout ),
	.datad(!\datapath_module|alu_module|Selector13~0_combout ),
	.datae(!\datapath_module|alu_module|Selector14~6_combout ),
	.dataf(!\datapath_module|alu_module|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector14~7 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector14~7 .lut_mask = 64'h000000000000FAC8;
defparam \datapath_module|alu_module|Selector14~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N34
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[1]~1 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[1]~1_combout  = ( \datapath_module|alu_module|Selector14~7_combout  & ( \control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout  & ((\datapath_module|mdr|data [1]))) # 
// (\control_module|WideOr16~combout  & (\datapath_module|pc|data [1])) ) ) ) # ( !\datapath_module|alu_module|Selector14~7_combout  & ( \control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout  & ((\datapath_module|mdr|data [1]))) # 
// (\control_module|WideOr16~combout  & (\datapath_module|pc|data [1])) ) ) ) # ( \datapath_module|alu_module|Selector14~7_combout  & ( !\control_module|WideOr17~combout  & ( (\datapath_module|offset_adder|Add0~1_sumout  & \control_module|WideOr16~combout ) 
// ) ) ) # ( !\datapath_module|alu_module|Selector14~7_combout  & ( !\control_module|WideOr17~combout  & ( (!\control_module|WideOr16~combout ) # (\datapath_module|offset_adder|Add0~1_sumout ) ) ) )

	.dataa(!\datapath_module|offset_adder|Add0~1_sumout ),
	.datab(!\control_module|WideOr16~combout ),
	.datac(!\datapath_module|pc|data [1]),
	.datad(!\datapath_module|mdr|data [1]),
	.datae(!\datapath_module|alu_module|Selector14~7_combout ),
	.dataf(!\control_module|WideOr17~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[1]~1 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[1]~1 .lut_mask = 64'hDDDD111103CF03CF;
defparam \datapath_module|regfile_filter_module|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N34
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[1]~2 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[1]~2_combout  = ( \datapath_module|regfile_mux|Mux6~0_combout  & ( (\datapath_module|regfile_filter_module|out[0]~0_combout ) # (\datapath_module|regfile_filter_module|out[1]~1_combout ) ) ) # ( 
// !\datapath_module|regfile_mux|Mux6~0_combout  & ( (\datapath_module|regfile_filter_module|out[1]~1_combout  & !\datapath_module|regfile_filter_module|out[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|regfile_filter_module|out[1]~1_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_mux|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[1]~2 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[1]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \datapath_module|regfile_filter_module|out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N29
dffeas \datapath_module|regfile_module|data~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~113 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N24
stratixiii_lcell_comb \datapath_module|regfile_module|data~272 (
// Equation(s):
// \datapath_module|regfile_module|data~272_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|store_mux|f[0]~2_combout  & ((\datapath_module|regfile_module|data~1_q ))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~17_q )))) # (\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|store_mux|f[0]~2_combout ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// ((!\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|store_mux|f[0]~2_combout  & ((\datapath_module|regfile_module|data~33_q ))) # (\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~49_q )))) # 
// (\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|store_mux|f[0]~2_combout ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~49_q ),
	.datab(!\datapath_module|regfile_module|data~17_q ),
	.datac(!\datapath_module|regfile_module|data~33_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|store_mux|f[0]~2_combout ),
	.datag(!\datapath_module|regfile_module|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~272 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~272 .lut_mask = 64'h0F000F0033FF55FF;
defparam \datapath_module|regfile_module|data~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N28
stratixiii_lcell_comb \datapath_module|regfile_module|data~276 (
// Equation(s):
// \datapath_module|regfile_module|data~276_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~272_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & 
// ((!\datapath_module|regfile_module|data~272_combout  & ((\datapath_module|regfile_module|data~65_q ))) # (\datapath_module|regfile_module|data~272_combout  & (\datapath_module|regfile_module|data~81_q ))))) ) ) # ( 
// \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~272_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|regfile_module|data~272_combout  & 
// ((\datapath_module|regfile_module|data~97_q ))) # (\datapath_module|regfile_module|data~272_combout  & (\datapath_module|regfile_module|data~113_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~113_q ),
	.datab(!\datapath_module|regfile_module|data~81_q ),
	.datac(!\datapath_module|regfile_module|data~97_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~272_combout ),
	.datag(!\datapath_module|regfile_module|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~276 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~276 .lut_mask = 64'h000F000FFF33FF55;
defparam \datapath_module|regfile_module|data~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N4
stratixiii_lcell_comb \datapath_module|alu_module|Add0~9 (
// Equation(s):
// \datapath_module|alu_module|Add0~9_sumout  = SUM(( \datapath_module|alu_mux|Mux13~0_combout  ) + ( (\datapath_module|regfile_module|data~244_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( 
// \datapath_module|alu_module|Add0~6  ))
// \datapath_module|alu_module|Add0~10  = CARRY(( \datapath_module|alu_mux|Mux13~0_combout  ) + ( (\datapath_module|regfile_module|data~244_combout  & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb2~q ))) ) + ( 
// \datapath_module|alu_module|Add0~6  ))

	.dataa(gnd),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\control_module|state.stb2~q ),
	.datad(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~244_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~9_sumout ),
	.cout(\datapath_module|alu_module|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~9 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~9 .lut_mask = 64'h0000FF03000000FF;
defparam \datapath_module|alu_module|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N0
stratixiii_lcell_comb \datapath_module|alu_module|Selector12~2 (
// Equation(s):
// \datapath_module|alu_module|Selector12~2_combout  = ( \datapath_module|alu_module|Selector14~4_combout  & ( (!\datapath_module|alu_module|Add0~13_sumout  & (\datapath_module|stb_filter_module|out[15]~0_combout  & 
// ((\datapath_module|alu_module|ShiftLeft0~22_combout )))) # (\datapath_module|alu_module|Add0~13_sumout  & (((\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|alu_module|ShiftLeft0~22_combout )) # 
// (\datapath_module|alu_module|Equal0~5_combout ))) ) ) # ( !\datapath_module|alu_module|Selector14~4_combout  & ( (\datapath_module|alu_module|Add0~13_sumout  & \datapath_module|alu_module|Equal0~5_combout ) ) )

	.dataa(!\datapath_module|alu_module|Add0~13_sumout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|alu_module|Equal0~5_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~22_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector12~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector12~2 .lut_mask = 64'h0505050505370537;
defparam \datapath_module|alu_module|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N24
stratixiii_lcell_comb \datapath_module|alu_module|ShiftRight0~1 (
// Equation(s):
// \datapath_module|alu_module|ShiftRight0~1_combout  = ( \datapath_module|alu_module|ShiftRight1~7_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout ) # ((!\datapath_module|alu_mux|Mux15~0_combout  & (!\datapath_module|alu_mux|Mux14~1_combout  & 
// \datapath_module|stb_filter_module|out[15]~3_combout ))) ) ) # ( !\datapath_module|alu_module|ShiftRight1~7_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (!\datapath_module|alu_mux|Mux14~1_combout  & 
// (\datapath_module|stb_filter_module|out[15]~3_combout  & \datapath_module|alu_mux|Mux13~0_combout ))) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datad(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftRight0~1 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftRight0~1 .lut_mask = 64'h00080008FF08FF08;
defparam \datapath_module|alu_module|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N10
stratixiii_lcell_comb \datapath_module|alu_module|Selector12~3 (
// Equation(s):
// \datapath_module|alu_module|Selector12~3_combout  = ( \datapath_module|alu_module|ShiftRight0~1_combout  & ( (\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|alu_module|Equal0~1_combout  & !\datapath_module|alu_module|ShiftLeft0~3_combout )) 
// ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datac(!\datapath_module|alu_module|Equal0~1_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftRight0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector12~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector12~3 .lut_mask = 64'h0000000003000300;
defparam \datapath_module|alu_module|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N14
stratixiii_lcell_comb \datapath_module|alu_module|Selector12~0 (
// Equation(s):
// \datapath_module|alu_module|Selector12~0_combout  = ( \datapath_module|regfile_module|data~164_combout  & ( \datapath_module|regfile_module|data~212_combout  & ( ((!\datapath_module|alu_mux|Mux15~0_combout  & 
// (\datapath_module|regfile_module|data~260_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~180_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout ) ) ) ) # ( 
// !\datapath_module|regfile_module|data~164_combout  & ( \datapath_module|regfile_module|data~212_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|regfile_module|data~260_combout 
// ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|regfile_module|data~180_combout  & !\datapath_module|alu_mux|Mux14~1_combout )))) ) ) ) # ( \datapath_module|regfile_module|data~164_combout  & ( 
// !\datapath_module|regfile_module|data~212_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & 
// (((\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|regfile_module|data~180_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~164_combout  & ( !\datapath_module|regfile_module|data~212_combout  & ( 
// (!\datapath_module|alu_mux|Mux14~1_combout  & ((!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~260_combout )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~180_combout ))))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|regfile_module|data~260_combout ),
	.datac(!\datapath_module|regfile_module|data~180_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|regfile_module|data~164_combout ),
	.dataf(!\datapath_module|regfile_module|data~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector12~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector12~0 .lut_mask = 64'h2700275527AA27FF;
defparam \datapath_module|alu_module|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N2
stratixiii_lcell_comb \datapath_module|alu_module|Selector12~1 (
// Equation(s):
// \datapath_module|alu_module|Selector12~1_combout  = ( \datapath_module|alu_module|ShiftRight1~6_combout  & ( ((\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|alu_module|Selector12~0_combout )) # 
// (\datapath_module|alu_mux|Mux13~0_combout ) ) ) # ( !\datapath_module|alu_module|ShiftRight1~6_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|alu_module|Selector12~0_combout  & 
// !\datapath_module|alu_mux|Mux13~0_combout )) ) )

	.dataa(gnd),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|alu_module|Selector12~0_combout ),
	.datad(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftRight1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector12~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector12~1 .lut_mask = 64'h0300030003FF03FF;
defparam \datapath_module|alu_module|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N10
stratixiii_lcell_comb \datapath_module|alu_module|Selector12~4 (
// Equation(s):
// \datapath_module|alu_module|Selector12~4_combout  = ( \datapath_module|regfile_module|data~260_combout  & ( \datapath_module|alu_mux|Mux12~0_combout  & ( (!\control_module|state.shf~q  & ((!\control_module|Selector3~0_combout  & 
// (\control_module|Selector2~0_combout  & !\datapath_module|stb_filter_module|out[15]~0_combout )) # (\control_module|Selector3~0_combout  & ((\datapath_module|stb_filter_module|out[15]~0_combout ))))) ) ) ) # ( 
// !\datapath_module|regfile_module|data~260_combout  & ( \datapath_module|alu_mux|Mux12~0_combout  & ( (!\control_module|state.shf~q  & (!\control_module|Selector3~0_combout  & \control_module|Selector2~0_combout )) ) ) ) # ( 
// \datapath_module|regfile_module|data~260_combout  & ( !\datapath_module|alu_mux|Mux12~0_combout  & ( (!\control_module|state.shf~q  & (\control_module|Selector2~0_combout  & (!\control_module|Selector3~0_combout  $ 
// (\datapath_module|stb_filter_module|out[15]~0_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~260_combout  & ( !\datapath_module|alu_mux|Mux12~0_combout  & ( (!\control_module|state.shf~q  & (!\control_module|Selector3~0_combout  & 
// \control_module|Selector2~0_combout )) ) ) )

	.dataa(!\control_module|state.shf~q ),
	.datab(!\control_module|Selector3~0_combout ),
	.datac(!\control_module|Selector2~0_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datae(!\datapath_module|regfile_module|data~260_combout ),
	.dataf(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector12~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector12~4 .lut_mask = 64'h0808080208080822;
defparam \datapath_module|alu_module|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N32
stratixiii_lcell_comb \datapath_module|alu_module|Selector12~5 (
// Equation(s):
// \datapath_module|alu_module|Selector12~5_combout  = ( \datapath_module|stb_filter_module|out[15]~3_combout  & ( \datapath_module|alu_module|Equal0~0_combout  & ( (!\datapath_module|alu_module|Selector12~4_combout  & 
// (!\datapath_module|alu_module|ShiftLeft0~3_combout  & ((!\datapath_module|alu_mux|Mux13~0_combout ) # (!\datapath_module|alu_mux|Mux12~0_combout )))) ) ) ) # ( !\datapath_module|stb_filter_module|out[15]~3_combout  & ( 
// \datapath_module|alu_module|Equal0~0_combout  & ( !\datapath_module|alu_module|Selector12~4_combout  ) ) ) # ( \datapath_module|stb_filter_module|out[15]~3_combout  & ( !\datapath_module|alu_module|Equal0~0_combout  & ( 
// !\datapath_module|alu_module|Selector12~4_combout  ) ) ) # ( !\datapath_module|stb_filter_module|out[15]~3_combout  & ( !\datapath_module|alu_module|Equal0~0_combout  & ( !\datapath_module|alu_module|Selector12~4_combout  ) ) )

	.dataa(!\datapath_module|alu_module|Selector12~4_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datac(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.dataf(!\datapath_module|alu_module|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector12~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector12~5 .lut_mask = 64'hAAAAAAAAAAAA8880;
defparam \datapath_module|alu_module|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N14
stratixiii_lcell_comb \datapath_module|alu_module|Selector4~1 (
// Equation(s):
// \datapath_module|alu_module|Selector4~1_combout  = ( \datapath_module|alu_module|ShiftRight1~7_combout  & ( (!\datapath_module|alu_module|ShiftLeft0~3_combout  & \datapath_module|alu_module|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datad(!\datapath_module|alu_module|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftRight1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector4~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector4~1 .lut_mask = 64'h0000000000F000F0;
defparam \datapath_module|alu_module|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N16
stratixiii_lcell_comb \datapath_module|alu_module|Selector12~6 (
// Equation(s):
// \datapath_module|alu_module|Selector12~6_combout  = ( \datapath_module|alu_module|Selector4~1_combout  & ( (\datapath_module|alu_module|Selector12~5_combout  & ((!\datapath_module|alu_mux|Mux12~0_combout ) # (\datapath_module|alu_mux|Mux13~0_combout ))) ) 
// ) # ( !\datapath_module|alu_module|Selector4~1_combout  & ( \datapath_module|alu_module|Selector12~5_combout  ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|Selector12~5_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector12~6 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector12~6 .lut_mask = 64'h0F0F0F0F0F050F05;
defparam \datapath_module|alu_module|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N38
stratixiii_lcell_comb \datapath_module|alu_module|Selector12~7 (
// Equation(s):
// \datapath_module|alu_module|Selector12~7_combout  = ( \datapath_module|alu_mux|Mux12~0_combout  & ( \datapath_module|alu_module|Selector12~6_combout  & ( (!\datapath_module|alu_module|Selector12~2_combout  & 
// !\datapath_module|alu_module|Selector12~3_combout ) ) ) ) # ( !\datapath_module|alu_mux|Mux12~0_combout  & ( \datapath_module|alu_module|Selector12~6_combout  & ( (!\datapath_module|alu_module|Selector12~2_combout  & 
// (!\datapath_module|alu_module|Selector12~3_combout  & ((!\datapath_module|alu_module|Selector12~1_combout ) # (!\datapath_module|alu_module|Selector8~0_combout )))) ) ) )

	.dataa(!\datapath_module|alu_module|Selector12~2_combout ),
	.datab(!\datapath_module|alu_module|Selector12~3_combout ),
	.datac(!\datapath_module|alu_module|Selector12~1_combout ),
	.datad(!\datapath_module|alu_module|Selector8~0_combout ),
	.datae(!\datapath_module|alu_mux|Mux12~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector12~7 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector12~7 .lut_mask = 64'h0000000088808888;
defparam \datapath_module|alu_module|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X28_Y34_N0
stratixiii_ram_block \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cache_datapath_module|lddata0_mux|f[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_datapath_module|writecache_mux|f[35]~76_combout ,\cache_datapath_module|writecache_mux|f[34]~74_combout ,\cache_datapath_module|writecache_mux|f[33]~72_combout ,\cache_datapath_module|writecache_mux|f[32]~70_combout ,
\cache_datapath_module|writecache_mux|f[31]~67_combout ,\cache_datapath_module|writecache_mux|f[30]~65_combout ,\cache_datapath_module|writecache_mux|f[29]~63_combout ,\cache_datapath_module|writecache_mux|f[28]~61_combout ,
\cache_datapath_module|writecache_mux|f[27]~59_combout ,\cache_datapath_module|writecache_mux|f[26]~57_combout ,\cache_datapath_module|writecache_mux|f[25]~55_combout ,\cache_datapath_module|writecache_mux|f[24]~53_combout ,
\cache_datapath_module|writecache_mux|f[23]~50_combout ,\cache_datapath_module|writecache_mux|f[22]~48_combout ,\cache_datapath_module|writecache_mux|f[21]~46_combout ,\cache_datapath_module|writecache_mux|f[20]~44_combout ,
\cache_datapath_module|writecache_mux|f[19]~42_combout ,\cache_datapath_module|writecache_mux|f[18]~40_combout ,\cache_datapath_module|writecache_mux|f[17]~38_combout ,\cache_datapath_module|writecache_mux|f[16]~36_combout ,
\cache_datapath_module|writecache_mux|f[15]~33_combout ,\cache_datapath_module|writecache_mux|f[14]~31_combout ,\cache_datapath_module|writecache_mux|f[13]~29_combout ,\cache_datapath_module|writecache_mux|f[12]~27_combout ,
\cache_datapath_module|writecache_mux|f[11]~25_combout ,\cache_datapath_module|writecache_mux|f[10]~23_combout ,\cache_datapath_module|writecache_mux|f[9]~21_combout ,\cache_datapath_module|writecache_mux|f[8]~19_combout ,
\cache_datapath_module|writecache_mux|f[7]~16_combout ,\cache_datapath_module|writecache_mux|f[6]~14_combout ,\cache_datapath_module|writecache_mux|f[5]~12_combout ,\cache_datapath_module|writecache_mux|f[4]~10_combout ,
\cache_datapath_module|writecache_mux|f[3]~8_combout ,\cache_datapath_module|writecache_mux|f[2]~6_combout ,\cache_datapath_module|writecache_mux|f[1]~4_combout ,\cache_datapath_module|writecache_mux|f[0]~2_combout }),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mp2.ram0_array_65dbccc.hdl.mif";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache_datapath:cache_datapath_module|array:data0|altsyncram:data_rtl_0|altsyncram_v9o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 128;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 128;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[77]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[77]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[35]~75_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[35]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[77]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[77]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[77]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[77]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[77]~feeder_combout ),
	.asdata(\pmem_rdata[35]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: M9K_X28_Y35_N0
stratixiii_ram_block \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cache_datapath_module|lddata1_mux|f[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_datapath_module|writecache_mux|f[35]~76_combout ,\cache_datapath_module|writecache_mux|f[34]~74_combout ,\cache_datapath_module|writecache_mux|f[33]~72_combout ,\cache_datapath_module|writecache_mux|f[32]~70_combout ,
\cache_datapath_module|writecache_mux|f[31]~67_combout ,\cache_datapath_module|writecache_mux|f[30]~65_combout ,\cache_datapath_module|writecache_mux|f[29]~63_combout ,\cache_datapath_module|writecache_mux|f[28]~61_combout ,
\cache_datapath_module|writecache_mux|f[27]~59_combout ,\cache_datapath_module|writecache_mux|f[26]~57_combout ,\cache_datapath_module|writecache_mux|f[25]~55_combout ,\cache_datapath_module|writecache_mux|f[24]~53_combout ,
\cache_datapath_module|writecache_mux|f[23]~50_combout ,\cache_datapath_module|writecache_mux|f[22]~48_combout ,\cache_datapath_module|writecache_mux|f[21]~46_combout ,\cache_datapath_module|writecache_mux|f[20]~44_combout ,
\cache_datapath_module|writecache_mux|f[19]~42_combout ,\cache_datapath_module|writecache_mux|f[18]~40_combout ,\cache_datapath_module|writecache_mux|f[17]~38_combout ,\cache_datapath_module|writecache_mux|f[16]~36_combout ,
\cache_datapath_module|writecache_mux|f[15]~33_combout ,\cache_datapath_module|writecache_mux|f[14]~31_combout ,\cache_datapath_module|writecache_mux|f[13]~29_combout ,\cache_datapath_module|writecache_mux|f[12]~27_combout ,
\cache_datapath_module|writecache_mux|f[11]~25_combout ,\cache_datapath_module|writecache_mux|f[10]~23_combout ,\cache_datapath_module|writecache_mux|f[9]~21_combout ,\cache_datapath_module|writecache_mux|f[8]~19_combout ,
\cache_datapath_module|writecache_mux|f[7]~16_combout ,\cache_datapath_module|writecache_mux|f[6]~14_combout ,\cache_datapath_module|writecache_mux|f[5]~12_combout ,\cache_datapath_module|writecache_mux|f[4]~10_combout ,
\cache_datapath_module|writecache_mux|f[3]~8_combout ,\cache_datapath_module|writecache_mux|f[2]~6_combout ,\cache_datapath_module|writecache_mux|f[1]~4_combout ,\cache_datapath_module|writecache_mux|f[0]~2_combout }),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mp2.ram0_array_65dbccc.hdl.mif";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache_datapath:cache_datapath_module|array:data1|altsyncram:data_rtl_0|altsyncram_v9o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 128;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 128;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[78]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N39
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~36 (
// Equation(s):
// \cache_datapath_module|data1|data~36_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a35  & ( \cache_datapath_module|data1|data_rtl_0_bypass [78] & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0_bypass [77])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a35  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [78] & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [77] & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a35  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [78] & ( \cache_datapath_module|data1|data_rtl_0_bypass [77] ) ) ) 
// # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a35  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [78] & ( \cache_datapath_module|data1|data_rtl_0_bypass [77] ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [77]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a35 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [78]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~36 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~36 .lut_mask = 64'h333333331001BFFB;
defparam \cache_datapath_module|data1|data~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y46_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[78]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y46_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y40_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[35]~75_combout ),
	.asdata(\pmem_rdata[35]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N4
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[35]~36 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[35]~36_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [77] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~36_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [77] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~36_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [77] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [78]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a35 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [77] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a35  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [78])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a35 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~36_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [78]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [77]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[35]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[35]~36 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[35]~36 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[35]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N16
stratixiii_lcell_comb \datapath_module|mdr_mux|f[3]~22 (
// Equation(s):
// \datapath_module|mdr_mux|f[3]~22_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout  & ( \datapath_module|mar|data [2] & ( (!\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[35]~36_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[51]~52_combout )) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout  & ( \datapath_module|mar|data [2] & ( (!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[35]~36_combout ))) # 
// (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[51]~52_combout )) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout  & ( !\datapath_module|mar|data [2] & ( 
// (!\datapath_module|mar|data [1]) # (\cache_datapath_module|byte_select_mux_module|selected_data[19]~20_combout ) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout  & ( !\datapath_module|mar|data [2] & ( 
// (\datapath_module|mar|data [1] & \cache_datapath_module|byte_select_mux_module|selected_data[19]~20_combout ) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[51]~52_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[19]~20_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[35]~36_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout ),
	.dataf(!\datapath_module|mar|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[3]~22 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[3]~22 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \datapath_module|mdr_mux|f[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[142]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[142]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[142]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[142]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[142]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[142]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[142] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[142]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [142]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[142] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[142] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[142]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[142]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[142]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[142]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[142]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[142]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[142] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[142]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [142]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[142] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[142] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N18
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[66]~136 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[66]~136_combout  = ( \control_module|state.stb3~q  & ( (!\datapath_module|mar|data [0] & (!\datapath_module|mar|data [1] & (!\datapath_module|mar|data [2] & \datapath_module|mar|data [3]))) ) ) # ( 
// !\control_module|state.stb3~q  & ( (!\datapath_module|mar|data [1] & (!\datapath_module|mar|data [2] & \datapath_module|mar|data [3])) ) )

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\datapath_module|mar|data [3]),
	.datae(gnd),
	.dataf(!\control_module|state.stb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[66]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[66]~136 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[66]~136 .lut_mask = 64'h00C000C000800080;
defparam \cache_datapath_module|writecache_mux|f[66]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[67]~143 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[67]~143_combout  = ( \datapath_module|mdr|data [3] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout ) # (\cache_datapath_module|writecache_mux|f[66]~136_combout ) ) ) # ( 
// !\datapath_module|mdr|data [3] & ( (!\cache_datapath_module|writecache_mux|f[66]~136_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[66]~136_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[67]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[67]~143 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[67]~143 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[67]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[141]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[141]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[67]~143_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[67]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[141]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[141]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[141]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[141]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N1
stratixiii_io_ibuf \pmem_rdata[67]~input (
	.i(pmem_rdata[67]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[67]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[67]~input .bus_hold = "false";
defparam \pmem_rdata[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y37_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[141] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[141]~feeder_combout ),
	.asdata(\pmem_rdata[67]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [141]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[141] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[141] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N63
stratixiii_io_ibuf \pmem_rdata[53]~input (
	.i(pmem_rdata[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[53]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[53]~input .bus_hold = "false";
defparam \pmem_rdata[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[53]~114 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[53]~114_combout  = (!\control_module|WideOr19~combout  & ((!\cache_control_module|writecachemux_sel~0_combout  & (\pmem_rdata[53]~input_o )) # (\cache_control_module|writecachemux_sel~0_combout  & 
// ((\cache_datapath_module|writecache_mux|f[53]~113_combout ))))) # (\control_module|WideOr19~combout  & (\pmem_rdata[53]~input_o ))

	.dataa(!\control_module|WideOr19~combout ),
	.datab(!\pmem_rdata[53]~input_o ),
	.datac(!\cache_datapath_module|writecache_mux|f[53]~113_combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[53]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[53]~114 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[53]~114 .lut_mask = 64'h331B331B331B331B;
defparam \cache_datapath_module|writecache_mux|f[53]~114 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X48_Y51_N32
stratixiii_io_ibuf \pmem_rdata[54]~input (
	.i(pmem_rdata[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[54]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[54]~input .bus_hold = "false";
defparam \pmem_rdata[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N22
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[116]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[116]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[116]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[116]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[116]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[116]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y49_N23
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[116] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [116]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[116] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[116] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N32
stratixiii_io_ibuf \pmem_rdata[55]~input (
	.i(pmem_rdata[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[55]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[55]~input .bus_hold = "false";
defparam \pmem_rdata[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[118]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[118]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[118]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[118]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[118]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[118]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[118] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [118]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[118] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[118]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[118]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[118]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[118]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[118]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[118]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[118] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [118]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[118] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[118] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[117]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[117]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[55]~117_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[55]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[117]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[117]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[117]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[117]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N9
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[117] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[117]~feeder_combout ),
	.asdata(\pmem_rdata[55]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [117]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[117] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[117] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N63
stratixiii_io_ibuf \pmem_rdata[56]~input (
	.i(pmem_rdata[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[56]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[56]~input .bus_hold = "false";
defparam \pmem_rdata[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N32
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[62]~119 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[62]~119_combout  = ( \control_module|state.stb3~q  & ( (\datapath_module|mar|data [2] & (\datapath_module|mar|data [1] & (\datapath_module|mar|data [0] & !\datapath_module|mar|data [3]))) ) ) # ( 
// !\control_module|state.stb3~q  & ( (\datapath_module|mar|data [2] & (\datapath_module|mar|data [1] & !\datapath_module|mar|data [3])) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [0]),
	.datad(!\datapath_module|mar|data [3]),
	.datae(gnd),
	.dataf(!\control_module|state.stb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[62]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[62]~119 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[62]~119 .lut_mask = 64'h1100110001000100;
defparam \cache_datapath_module|writecache_mux|f[62]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[120]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[120]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[120]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[120]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[120]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[120]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[120] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [120]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[120] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[120] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y19_N63
stratixiii_io_ibuf \pmem_rdata[57]~input (
	.i(pmem_rdata[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[57]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[57]~input .bus_hold = "false";
defparam \pmem_rdata[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[122]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[122]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[122]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[122]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[122]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[122]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[122] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [122]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[122] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[122] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N63
stratixiii_io_ibuf \pmem_rdata[58]~input (
	.i(pmem_rdata[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[58]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[58]~input .bus_hold = "false";
defparam \pmem_rdata[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[58]~124 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[58]~124_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout  & ( (!\cache_datapath_module|writecache_mux|f[62]~119_combout ) # (\datapath_module|mdr|data [10]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout  & ( (\cache_datapath_module|writecache_mux|f[62]~119_combout  & \datapath_module|mdr|data [10]) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[62]~119_combout ),
	.datac(!\datapath_module|mdr|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[58]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[58]~124 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[58]~124 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cache_datapath_module|writecache_mux|f[58]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[58]~125 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[58]~125_combout  = ( \cache_datapath_module|writecache_mux|f[58]~124_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[58]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[58]~124_combout  & ( (\pmem_rdata[58]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[58]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[58]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[58]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[58]~125 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[58]~125 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \cache_datapath_module|writecache_mux|f[58]~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N63
stratixiii_io_ibuf \pmem_rdata[59]~input (
	.i(pmem_rdata[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[59]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[59]~input .bus_hold = "false";
defparam \pmem_rdata[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N8
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[126]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[126]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[126]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[126]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[126]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[126]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N9
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[126] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [126]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[126] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[126] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N94
stratixiii_io_ibuf \pmem_rdata[60]~input (
	.i(pmem_rdata[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[60]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[60]~input .bus_hold = "false";
defparam \pmem_rdata[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N32
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[128]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[128]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[128]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[128]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[128]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[128]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[128] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[128]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [128]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[128] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[128] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y51_N1
stratixiii_io_ibuf \pmem_rdata[61]~input (
	.i(pmem_rdata[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[61]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[61]~input .bus_hold = "false";
defparam \pmem_rdata[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N32
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[130]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[130]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[130]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[130]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[130]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[130]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[130] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[130]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [130]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[130] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[130] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N32
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[132]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[132]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[132]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[132]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[132]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[132]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y49_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[132] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[132]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [132]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[132] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[132] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[134]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[134]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[134]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[134]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[134]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[134]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[134] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[134]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [134]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[134] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[134] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N63
stratixiii_io_ibuf \pmem_rdata[64]~input (
	.i(pmem_rdata[64]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[64]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[64]~input .bus_hold = "false";
defparam \pmem_rdata[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[136]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[136]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[136]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[136]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[136]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[136]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[136] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[136]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [136]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[136] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[136] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[136]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[136]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[136]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[136]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[136]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[136]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N13
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[136] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[136]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [136]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[136] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[136] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[135]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[135]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[64]~137_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[64]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[135]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[135]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[135]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[135]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[135] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[135]~feeder_combout ),
	.asdata(\pmem_rdata[64]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [135]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[135] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[135] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[138]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[138]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[138]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[138]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[138]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[138]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[138] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[138]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [138]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[138] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[138] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[137]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[137]~feeder_combout  = \cache_datapath_module|writecache_mux|f[65]~139_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[65]~139_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[137]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[137]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[137]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[137]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y51_N94
stratixiii_io_ibuf \pmem_rdata[65]~input (
	.i(pmem_rdata[65]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[65]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[65]~input .bus_hold = "false";
defparam \pmem_rdata[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y40_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[137] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[137]~feeder_combout ),
	.asdata(\pmem_rdata[65]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [137]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[137] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[137] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[138]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[138]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[138]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[138]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[138]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[138]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[138] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[138]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [138]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[138] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[138] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y51_N94
stratixiii_io_ibuf \pmem_rdata[66]~input (
	.i(pmem_rdata[66]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[66]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[66]~input .bus_hold = "false";
defparam \pmem_rdata[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[67]~144 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[67]~144_combout  = ( \cache_datapath_module|writecache_mux|f[67]~143_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[67]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[67]~143_combout  & ( (\pmem_rdata[67]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[67]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(gnd),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[67]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[67]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[67]~144 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[67]~144 .lut_mask = 64'h5511551155DD55DD;
defparam \cache_datapath_module|writecache_mux|f[67]~144 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N32
stratixiii_io_ibuf \pmem_rdata[68]~input (
	.i(pmem_rdata[68]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[68]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[68]~input .bus_hold = "false";
defparam \pmem_rdata[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[144]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[144]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[144]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[144]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[144]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[144]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[144] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[144]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [144]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[144] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[144] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[144]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[144]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[144]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[144]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[144]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[144]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[144] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[144]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [144]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[144] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[144] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[143]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[143]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[68]~145_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[68]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[143]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[143]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[143]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[143]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[143] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[143]~feeder_combout ),
	.asdata(\pmem_rdata[68]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [143]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[143] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[143] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[146]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[146]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[146]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[146]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[146]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[146]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y48_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[146] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[146]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [146]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[146] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[146] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[145]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[145]~feeder_combout  = \cache_datapath_module|writecache_mux|f[69]~147_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[69]~147_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[145]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[145]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[145]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[145]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y51_N94
stratixiii_io_ibuf \pmem_rdata[69]~input (
	.i(pmem_rdata[69]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[69]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[69]~input .bus_hold = "false";
defparam \pmem_rdata[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y48_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[145] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[145]~feeder_combout ),
	.asdata(\pmem_rdata[69]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [145]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[145] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[145] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[150]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[150]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[150]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[150]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[150]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[150]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y34_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[150] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[150]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [150]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[150] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[150] .power_up = "low";
// synopsys translate_on

// Location: M9K_X28_Y37_N0
stratixiii_ram_block \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\cache_datapath_module|lddata0_mux|f[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_datapath_module|writecache_mux|f[71]~152_combout ,\cache_datapath_module|writecache_mux|f[70]~150_combout ,\cache_datapath_module|writecache_mux|f[69]~148_combout ,\cache_datapath_module|writecache_mux|f[68]~146_combout ,
\cache_datapath_module|writecache_mux|f[67]~144_combout ,\cache_datapath_module|writecache_mux|f[66]~142_combout ,\cache_datapath_module|writecache_mux|f[65]~140_combout ,\cache_datapath_module|writecache_mux|f[64]~138_combout ,
\cache_datapath_module|writecache_mux|f[63]~135_combout ,\cache_datapath_module|writecache_mux|f[62]~133_combout ,\cache_datapath_module|writecache_mux|f[61]~131_combout ,\cache_datapath_module|writecache_mux|f[60]~129_combout ,
\cache_datapath_module|writecache_mux|f[59]~127_combout ,\cache_datapath_module|writecache_mux|f[58]~125_combout ,\cache_datapath_module|writecache_mux|f[57]~123_combout ,\cache_datapath_module|writecache_mux|f[56]~121_combout ,
\cache_datapath_module|writecache_mux|f[55]~118_combout ,\cache_datapath_module|writecache_mux|f[54]~116_combout ,\cache_datapath_module|writecache_mux|f[53]~114_combout ,\cache_datapath_module|writecache_mux|f[52]~112_combout ,
\cache_datapath_module|writecache_mux|f[51]~110_combout ,\cache_datapath_module|writecache_mux|f[50]~108_combout ,\cache_datapath_module|writecache_mux|f[49]~106_combout ,\cache_datapath_module|writecache_mux|f[48]~104_combout ,
\cache_datapath_module|writecache_mux|f[47]~101_combout ,\cache_datapath_module|writecache_mux|f[46]~99_combout ,\cache_datapath_module|writecache_mux|f[45]~97_combout ,\cache_datapath_module|writecache_mux|f[44]~95_combout ,
\cache_datapath_module|writecache_mux|f[43]~93_combout ,\cache_datapath_module|writecache_mux|f[42]~91_combout ,\cache_datapath_module|writecache_mux|f[41]~89_combout ,\cache_datapath_module|writecache_mux|f[40]~87_combout ,
\cache_datapath_module|writecache_mux|f[39]~84_combout ,\cache_datapath_module|writecache_mux|f[38]~82_combout ,\cache_datapath_module|writecache_mux|f[37]~80_combout ,\cache_datapath_module|writecache_mux|f[36]~78_combout }),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .init_file = "db/mp2.ram0_array_65dbccc.hdl.mif";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "cache_datapath:cache_datapath_module|array:data0|altsyncram:data_rtl_0|altsyncram_v9o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 3;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 7;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 128;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 3;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 7;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 128;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LABCELL_X44_Y34_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[150]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[150]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[150]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[150]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[150]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[150]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y34_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[150] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[150]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [150]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[150] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[150] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[149]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[149]~feeder_combout  = \cache_datapath_module|writecache_mux|f[71]~151_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[71]~151_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[149]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[149]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[149]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[149]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N32
stratixiii_io_ibuf \pmem_rdata[71]~input (
	.i(pmem_rdata[71]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[71]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[71]~input .bus_hold = "false";
defparam \pmem_rdata[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y34_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[149] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[149]~feeder_combout ),
	.asdata(\pmem_rdata[71]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [149]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[149] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[149] .power_up = "low";
// synopsys translate_on

// Location: M9K_X28_Y36_N0
stratixiii_ram_block \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\cache_datapath_module|lddata1_mux|f[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_datapath_module|writecache_mux|f[71]~152_combout ,\cache_datapath_module|writecache_mux|f[70]~150_combout ,\cache_datapath_module|writecache_mux|f[69]~148_combout ,\cache_datapath_module|writecache_mux|f[68]~146_combout ,
\cache_datapath_module|writecache_mux|f[67]~144_combout ,\cache_datapath_module|writecache_mux|f[66]~142_combout ,\cache_datapath_module|writecache_mux|f[65]~140_combout ,\cache_datapath_module|writecache_mux|f[64]~138_combout ,
\cache_datapath_module|writecache_mux|f[63]~135_combout ,\cache_datapath_module|writecache_mux|f[62]~133_combout ,\cache_datapath_module|writecache_mux|f[61]~131_combout ,\cache_datapath_module|writecache_mux|f[60]~129_combout ,
\cache_datapath_module|writecache_mux|f[59]~127_combout ,\cache_datapath_module|writecache_mux|f[58]~125_combout ,\cache_datapath_module|writecache_mux|f[57]~123_combout ,\cache_datapath_module|writecache_mux|f[56]~121_combout ,
\cache_datapath_module|writecache_mux|f[55]~118_combout ,\cache_datapath_module|writecache_mux|f[54]~116_combout ,\cache_datapath_module|writecache_mux|f[53]~114_combout ,\cache_datapath_module|writecache_mux|f[52]~112_combout ,
\cache_datapath_module|writecache_mux|f[51]~110_combout ,\cache_datapath_module|writecache_mux|f[50]~108_combout ,\cache_datapath_module|writecache_mux|f[49]~106_combout ,\cache_datapath_module|writecache_mux|f[48]~104_combout ,
\cache_datapath_module|writecache_mux|f[47]~101_combout ,\cache_datapath_module|writecache_mux|f[46]~99_combout ,\cache_datapath_module|writecache_mux|f[45]~97_combout ,\cache_datapath_module|writecache_mux|f[44]~95_combout ,
\cache_datapath_module|writecache_mux|f[43]~93_combout ,\cache_datapath_module|writecache_mux|f[42]~91_combout ,\cache_datapath_module|writecache_mux|f[41]~89_combout ,\cache_datapath_module|writecache_mux|f[40]~87_combout ,
\cache_datapath_module|writecache_mux|f[39]~84_combout ,\cache_datapath_module|writecache_mux|f[38]~82_combout ,\cache_datapath_module|writecache_mux|f[37]~80_combout ,\cache_datapath_module|writecache_mux|f[36]~78_combout }),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .init_file = "db/mp2.ram0_array_65dbccc.hdl.mif";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "cache_datapath:cache_datapath_module|array:data1|altsyncram:data_rtl_0|altsyncram_v9o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 3;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 7;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 128;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 3;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 7;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 128;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LABCELL_X44_Y34_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data~72 (
// Equation(s):
// \cache_datapath_module|data1|data~72_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a71  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [150] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [149]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a71  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [149]) # (\cache_datapath_module|data1|data_rtl_0_bypass [150]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a71  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [149] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [150]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a71  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [150] & 
// \cache_datapath_module|data1|data_rtl_0_bypass [149]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [150]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [149]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a71 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~72 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~72 .lut_mask = 64'h00CC00ED33FF12FF;
defparam \cache_datapath_module|data1|data~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y34_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[149] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[71]~151_combout ),
	.asdata(\pmem_rdata[71]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [149]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[149] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[149] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[71]~72 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [149] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~72_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [149] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~72_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [149] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [150]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a71 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [149] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [150] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a71  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [150]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a71 ),
	.datac(!\cache_datapath_module|data1|data~72_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [149]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[71]~72 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[71]~72 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[71]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[71]~151 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[71]~151_combout  = (!\cache_datapath_module|writecache_mux|f[66]~136_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[66]~136_combout  & (\datapath_module|mdr|data [7]))

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[66]~136_combout ),
	.datac(!\datapath_module|mdr|data [7]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[71]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[71]~151 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[71]~151 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \cache_datapath_module|writecache_mux|f[71]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[71]~152 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[71]~152_combout  = ( \pmem_rdata[71]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[71]~151_combout ) ) ) # ( 
// !\pmem_rdata[71]~input_o  & ( (\cache_datapath_module|writecache_mux|f[71]~151_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[71]~151_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[71]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[71]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[71]~152 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[71]~152 .lut_mask = 64'h03000300F3FFF3FF;
defparam \cache_datapath_module|writecache_mux|f[71]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[148]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[148]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[148]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[148]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[148]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[148]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[148] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[148]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [148]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[148] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[148] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y51_N32
stratixiii_io_ibuf \pmem_rdata[70]~input (
	.i(pmem_rdata[70]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[70]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[70]~input .bus_hold = "false";
defparam \pmem_rdata[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y37_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[147] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[70]~149_combout ),
	.asdata(\pmem_rdata[70]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [147]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[147] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[147] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[147]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[147]~feeder_combout  = \cache_datapath_module|writecache_mux|f[70]~149_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[70]~149_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[147]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[147]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[147]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[147]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[147] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[147]~feeder_combout ),
	.asdata(\pmem_rdata[70]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [147]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[147] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[147] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[148]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[148]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[148]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[148]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[148]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[148]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[148] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[148]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [148]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[148] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[148] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data~71 (
// Equation(s):
// \cache_datapath_module|data1|data~71_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a70  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [148] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [147]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a70  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [148] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [147]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a70  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [147] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [148]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a70  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [147] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [148]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [147]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [148]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a70 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~71 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~71 .lut_mask = 64'h5504550155F755FD;
defparam \cache_datapath_module|data1|data~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[70]~71 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~71_combout  ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~71_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [148] & (((\cache_datapath_module|data0|data_rtl_0_bypass [147])))) # 
// (\cache_datapath_module|data0|data_rtl_0_bypass [148] & ((!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70 )) # (\cache_datapath_module|data0|data~1_combout  & 
// ((\cache_datapath_module|data0|data_rtl_0_bypass [147]))))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( !\cache_datapath_module|data1|data~71_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [148] 
// & (((\cache_datapath_module|data0|data_rtl_0_bypass [147])))) # (\cache_datapath_module|data0|data_rtl_0_bypass [148] & ((!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70 )) # 
// (\cache_datapath_module|data0|data~1_combout  & ((\cache_datapath_module|data0|data_rtl_0_bypass [147]))))) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [148]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [147]),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.dataf(!\cache_datapath_module|data1|data~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[70]~71 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[70]~71 .lut_mask = 64'h10DF000010DFFFFF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[70]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[70]~149 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[70]~149_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout  & ( (!\cache_datapath_module|writecache_mux|f[66]~136_combout ) # (\datapath_module|mdr|data [6]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout  & ( (\cache_datapath_module|writecache_mux|f[66]~136_combout  & \datapath_module|mdr|data [6]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[66]~136_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[70]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[70]~149 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[70]~149 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[70]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[70]~150 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[70]~150_combout  = (!\cache_control_module|writecachemux_sel~0_combout  & (((\pmem_rdata[70]~input_o )))) # (\cache_control_module|writecachemux_sel~0_combout  & ((!\control_module|WideOr19~combout  & 
// (\cache_datapath_module|writecache_mux|f[70]~149_combout )) # (\control_module|WideOr19~combout  & ((\pmem_rdata[70]~input_o )))))

	.dataa(!\cache_datapath_module|writecache_mux|f[70]~149_combout ),
	.datab(!\pmem_rdata[70]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[70]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[70]~150 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[70]~150 .lut_mask = 64'h3533353335333533;
defparam \cache_datapath_module|writecache_mux|f[70]~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[146]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[146]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[146]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[146]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[146]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[146]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y48_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[146] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[146]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [146]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[146] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[146] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data~70 (
// Equation(s):
// \cache_datapath_module|data1|data~70_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0_bypass [146] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// (((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a69 )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((!\cache_datapath_module|data1|data~0_combout  & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a69 
// ))) # (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [145])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0_bypass [146] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((!\cache_datapath_module|data1|data~0_combout  & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a69 ))) # (\cache_datapath_module|data1|data~0_combout  & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [145])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [6] & (((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a69 )))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [146] & ( \cache_datapath_module|data1|data_rtl_0_bypass [145] ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [146] & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [145] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [145]),
	.datab(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a69 ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [146]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~70 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~70 .lut_mask = 64'h5555555533533335;
defparam \cache_datapath_module|data1|data~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y48_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[145] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[69]~147_combout ),
	.asdata(\pmem_rdata[69]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [145]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[145] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[145] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[69]~70 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [145] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~70_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [145] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~70_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [145] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [146]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a69 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [145] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [146] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a69 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [146]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~70_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a69 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [145]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[69]~70 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[69]~70 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[69]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[69]~147 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[69]~147_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout  & ( (!\cache_datapath_module|writecache_mux|f[66]~136_combout ) # (\datapath_module|mdr|data [5]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout  & ( (\datapath_module|mdr|data [5] & \cache_datapath_module|writecache_mux|f[66]~136_combout ) ) )

	.dataa(!\datapath_module|mdr|data [5]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[66]~136_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[69]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[69]~147 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[69]~147 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[69]~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[69]~148 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[69]~148_combout  = ( \pmem_rdata[69]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\cache_datapath_module|writecache_mux|f[69]~147_combout )) # (\control_module|WideOr19~combout ) ) ) # ( 
// !\pmem_rdata[69]~input_o  & ( (!\control_module|WideOr19~combout  & (\cache_datapath_module|writecache_mux|f[69]~147_combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(!\cache_datapath_module|writecache_mux|f[69]~147_combout ),
	.datac(gnd),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[69]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[69]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[69]~148 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[69]~148 .lut_mask = 64'h00220022FF77FF77;
defparam \cache_datapath_module|writecache_mux|f[69]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~69 (
// Equation(s):
// \cache_datapath_module|data1|data~69_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [144] & (\cache_datapath_module|data1|data_rtl_0_bypass [143])) # (\cache_datapath_module|data1|data_rtl_0_bypass [144] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a68 ))))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5] & (((\cache_datapath_module|data1|data_rtl_0_bypass [143])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [144] & (\cache_datapath_module|data1|data_rtl_0_bypass [143])) # (\cache_datapath_module|data1|data_rtl_0_bypass [144] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a68 ))) ) ) ) # ( 
// \cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [5] & (((\cache_datapath_module|data1|data_rtl_0_bypass [143])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [144] & (\cache_datapath_module|data1|data_rtl_0_bypass [143])) # (\cache_datapath_module|data1|data_rtl_0_bypass [144] & 
// ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a68 ))))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [144] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [143])) # (\cache_datapath_module|data1|data_rtl_0_bypass [144] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a68 ))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [144]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [143]),
	.datad(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a68 ),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~69 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~69 .lut_mask = 64'h0C3F0E1F0C3F0D2F;
defparam \cache_datapath_module|data1|data~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[143] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[68]~145_combout ),
	.asdata(\pmem_rdata[68]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [143]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[143] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[143] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[68]~69 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [143] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~69_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [143] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~69_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [143] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [144]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a68 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [143] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [144] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a68 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [144]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~69_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a68 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [143]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[68]~69 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[68]~69 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[68]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[68]~145 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[68]~145_combout  = (!\cache_datapath_module|writecache_mux|f[66]~136_combout  & (\cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout )) # 
// (\cache_datapath_module|writecache_mux|f[66]~136_combout  & ((\datapath_module|mdr|data [4])))

	.dataa(!\cache_datapath_module|writecache_mux|f[66]~136_combout ),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout ),
	.datac(!\datapath_module|mdr|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[68]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[68]~145 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[68]~145 .lut_mask = 64'h2727272727272727;
defparam \cache_datapath_module|writecache_mux|f[68]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N2
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[68]~146 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[68]~146_combout  = ( \cache_datapath_module|writecache_mux|f[68]~145_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[68]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[68]~145_combout  & ( (\pmem_rdata[68]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[68]~input_o ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[68]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[68]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[68]~146 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[68]~146 .lut_mask = 64'h5505550555F555F5;
defparam \cache_datapath_module|writecache_mux|f[68]~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[140]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[140]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[140]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[140]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[140]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[140]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y48_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[140] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[140]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [140]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[140] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[140] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[139]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[139]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[66]~141_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[66]~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[139]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[139]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[139]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[139]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y48_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[139] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[139]~feeder_combout ),
	.asdata(\pmem_rdata[66]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [139]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[139] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[139] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[140]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[140]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[140]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[140]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[140]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[140]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y48_N17
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[140] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[140]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [140]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[140] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[140] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~67 (
// Equation(s):
// \cache_datapath_module|data1|data~67_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a66  & ( \cache_datapath_module|data1|data_rtl_0_bypass [140] & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0_bypass [139])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a66  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [140] & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [139] & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a66  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [140] & ( \cache_datapath_module|data1|data_rtl_0_bypass [139] ) ) 
// ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a66  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [140] & ( \cache_datapath_module|data1|data_rtl_0_bypass [139] ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [139]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a66 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [140]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~67 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~67 .lut_mask = 64'h00FF00FF0041BEFF;
defparam \cache_datapath_module|data1|data~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y48_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[139] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[66]~141_combout ),
	.asdata(\pmem_rdata[66]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [139]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[139] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[139] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N6
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[66]~67 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [139] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~67_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [139] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~67_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [139] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [140]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a66 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [139] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a66  & \cache_datapath_module|data0|data_rtl_0_bypass 
// [140])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a66 ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [140]),
	.datad(!\cache_datapath_module|data1|data~67_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [139]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[66]~67 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[66]~67 .lut_mask = 64'h0202F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[66]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[66]~141 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[66]~141_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout  & ( (!\cache_datapath_module|writecache_mux|f[66]~136_combout ) # (\datapath_module|mdr|data [2]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout  & ( (\cache_datapath_module|writecache_mux|f[66]~136_combout  & \datapath_module|mdr|data [2]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[66]~136_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[66]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[66]~141 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[66]~141 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[66]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[66]~142 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[66]~142_combout  = ( \cache_datapath_module|writecache_mux|f[66]~141_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[66]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[66]~141_combout  & ( (\pmem_rdata[66]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[66]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[66]~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[66]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[66]~142 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[66]~142 .lut_mask = 64'h303330333F333F33;
defparam \cache_datapath_module|writecache_mux|f[66]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~66 (
// Equation(s):
// \cache_datapath_module|data1|data~66_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a65  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [138] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [137]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a65  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [138] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [137]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a65  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [137] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [138]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [5] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a65  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [137] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [138]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [137]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [138]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~66 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~66 .lut_mask = 64'h4454444577577775;
defparam \cache_datapath_module|data1|data~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[137] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[65]~139_combout ),
	.asdata(\pmem_rdata[65]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [137]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[137] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[137] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[65]~66 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [137] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~66_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [137] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~66_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [137] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [138]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a65 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [137] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [138] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a65 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [138]),
	.datac(!\cache_datapath_module|data1|data~66_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a65 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [137]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[65]~66 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[65]~66 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[65]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[65]~139 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[65]~139_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout  & ( (!\cache_datapath_module|writecache_mux|f[66]~136_combout ) # (\datapath_module|mdr|data [1]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout  & ( (\cache_datapath_module|writecache_mux|f[66]~136_combout  & \datapath_module|mdr|data [1]) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[66]~136_combout ),
	.datac(!\datapath_module|mdr|data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[65]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[65]~139 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[65]~139 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cache_datapath_module|writecache_mux|f[65]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[65]~140 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[65]~140_combout  = ( \pmem_rdata[65]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[65]~139_combout ) ) ) # ( 
// !\pmem_rdata[65]~input_o  & ( (\cache_datapath_module|writecache_mux|f[65]~139_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[65]~139_combout ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[65]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[65]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[65]~140 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[65]~140 .lut_mask = 64'h00500050FF5FFF5F;
defparam \cache_datapath_module|writecache_mux|f[65]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data~65 (
// Equation(s):
// \cache_datapath_module|data1|data~65_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a64  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [136] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [135]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a64  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [136] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [135]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a64  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [135] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [136]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a64  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [135] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [136]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [136]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [135]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~65 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~65 .lut_mask = 64'h0C0E0C0D3F1F3F2F;
defparam \cache_datapath_module|data1|data~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[135] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[64]~137_combout ),
	.asdata(\pmem_rdata[64]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [135]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[135] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[135] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[64]~65 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [135] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~65_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [135] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~65_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [135] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [136]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a64 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [135] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [136] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a64 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [136]),
	.datac(!\cache_datapath_module|data1|data~65_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a64 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [135]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[64]~65 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[64]~65 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[64]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[64]~137 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[64]~137_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout  & ( (!\cache_datapath_module|writecache_mux|f[66]~136_combout ) # (\datapath_module|mdr|data [0]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout  & ( (\cache_datapath_module|writecache_mux|f[66]~136_combout  & \datapath_module|mdr|data [0]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[66]~136_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[64]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[64]~137 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[64]~137 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[64]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[64]~138 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[64]~138_combout  = ( \cache_datapath_module|writecache_mux|f[64]~137_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[64]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[64]~137_combout  & ( (\pmem_rdata[64]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\pmem_rdata[64]~input_o ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[64]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[64]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[64]~138 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[64]~138 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \cache_datapath_module|writecache_mux|f[64]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[134]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[134]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[134]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[134]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[134]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[134]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N25
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[134] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[134]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [134]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[134] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[134] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[133]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[133]~feeder_combout  = \cache_datapath_module|writecache_mux|f[63]~134_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[63]~134_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[133]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[133]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[133]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[133]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N1
stratixiii_io_ibuf \pmem_rdata[63]~input (
	.i(pmem_rdata[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[63]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[63]~input .bus_hold = "false";
defparam \pmem_rdata[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y36_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[133] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[133]~feeder_combout ),
	.asdata(\pmem_rdata[63]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [133]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[133] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[133] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~64 (
// Equation(s):
// \cache_datapath_module|data1|data~64_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a63  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [134] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [133]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a63  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [134] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [133]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a63  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [133] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [134]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a63  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [133] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [134]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [134]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [133]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a63 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~64 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~64 .lut_mask = 64'h00F400F10BFF0EFF;
defparam \cache_datapath_module|data1|data~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[133] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[63]~134_combout ),
	.asdata(\pmem_rdata[63]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [133]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[133] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[133] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[63]~64 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [133] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~64_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [133] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~64_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [133] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [134]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a63 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [133] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [134] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a63 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [134]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a63 ),
	.datad(!\cache_datapath_module|data1|data~64_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [133]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[63]~64 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[63]~64 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[63]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[63]~134 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[63]~134_combout  = (!\cache_datapath_module|writecache_mux|f[62]~119_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[62]~119_combout  & (\datapath_module|mdr|data [15]))

	.dataa(!\datapath_module|mdr|data [15]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[62]~119_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[63]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[63]~134 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[63]~134 .lut_mask = 64'h05F505F505F505F5;
defparam \cache_datapath_module|writecache_mux|f[63]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[63]~135 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[63]~135_combout  = ( \pmem_rdata[63]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[63]~134_combout ) ) ) # ( 
// !\pmem_rdata[63]~input_o  & ( (\cache_datapath_module|writecache_mux|f[63]~134_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[63]~134_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[63]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[63]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[63]~135 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[63]~135 .lut_mask = 64'h03000300F3FFF3FF;
defparam \cache_datapath_module|writecache_mux|f[63]~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[131]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[131]~feeder_combout  = \cache_datapath_module|writecache_mux|f[62]~132_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[62]~132_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[131]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[131]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[131]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[131]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N94
stratixiii_io_ibuf \pmem_rdata[62]~input (
	.i(pmem_rdata[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[62]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[62]~input .bus_hold = "false";
defparam \pmem_rdata[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y49_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[131] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[131]~feeder_combout ),
	.asdata(\pmem_rdata[62]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [131]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[131] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[131] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[132]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[132]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[132]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[132]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[132]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[132]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y49_N25
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[132] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[132]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [132]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[132] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[132] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~63 (
// Equation(s):
// \cache_datapath_module|data1|data~63_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [132] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & (\cache_datapath_module|data1|data_rtl_0_bypass [131])) # (\cache_datapath_module|data1|data_rtl_0_bypass [5] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a62 ))))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a62 ))) # (\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [131])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [132] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a62  ) ) ) # ( 
// \cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [132] & ( \cache_datapath_module|data1|data_rtl_0_bypass [131] ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [132] & ( \cache_datapath_module|data1|data_rtl_0_bypass [131] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [131]),
	.datac(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a62 ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [132]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~63 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~63 .lut_mask = 64'h333333330F0F271B;
defparam \cache_datapath_module|data1|data~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y49_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[131] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[62]~132_combout ),
	.asdata(\pmem_rdata[62]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [131]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[131] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[131] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N12
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[62]~63 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [131] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~63_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [131] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~63_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [131] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [132]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a62 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [131] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [132] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a62  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [132]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a62 ),
	.datac(!\cache_datapath_module|data1|data~63_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [131]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[62]~63 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[62]~63 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[62]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[62]~132 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[62]~132_combout  = ( \datapath_module|mdr|data [14] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout ) # (\cache_datapath_module|writecache_mux|f[62]~119_combout ) ) ) # ( 
// !\datapath_module|mdr|data [14] & ( (!\cache_datapath_module|writecache_mux|f[62]~119_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[62]~119_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[62]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[62]~132 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[62]~132 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \cache_datapath_module|writecache_mux|f[62]~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[62]~133 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[62]~133_combout  = ( \pmem_rdata[62]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[62]~132_combout ) ) ) # ( 
// !\pmem_rdata[62]~input_o  & ( (\cache_datapath_module|writecache_mux|f[62]~132_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[62]~132_combout ),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[62]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[62]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[62]~133 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[62]~133 .lut_mask = 64'h10101010DFDFDFDF;
defparam \cache_datapath_module|writecache_mux|f[62]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[129]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[129]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[61]~130_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[61]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[129]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[129]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[129]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[129]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[129] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[129]~feeder_combout ),
	.asdata(\pmem_rdata[61]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [129]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[129] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[129] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[130]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[130]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[130]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[130]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[130]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[130]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[130] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[130]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [130]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[130] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[130] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data~62 (
// Equation(s):
// \cache_datapath_module|data1|data~62_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a61  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [130] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [129]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a61  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [130] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [129]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a61  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [129] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [130]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a61  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [129] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [130]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [129]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [130]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a61 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~62 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~62 .lut_mask = 64'h4544444575777775;
defparam \cache_datapath_module|data1|data~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[129] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[61]~130_combout ),
	.asdata(\pmem_rdata[61]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [129]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[129] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[129] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N38
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[61]~62 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [129] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~62_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [129] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~62_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [129] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [130]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a61 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [129] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [130] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a61 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [130]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a61 ),
	.datad(!\cache_datapath_module|data1|data~62_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [129]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[61]~62 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[61]~62 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[61]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[61]~130 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[61]~130_combout  = ( \cache_datapath_module|writecache_mux|f[62]~119_combout  & ( \datapath_module|mdr|data [13] ) ) # ( !\cache_datapath_module|writecache_mux|f[62]~119_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout  ) )

	.dataa(!\datapath_module|mdr|data [13]),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[62]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[61]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[61]~130 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[61]~130 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cache_datapath_module|writecache_mux|f[61]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[61]~131 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[61]~131_combout  = ( \cache_datapath_module|writecache_mux|f[61]~130_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[61]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[61]~130_combout  & ( (\pmem_rdata[61]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[61]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[61]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[61]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[61]~131 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[61]~131 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \cache_datapath_module|writecache_mux|f[61]~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[128]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[128]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[128]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[128]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[128]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[128]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[128] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[128]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [128]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[128] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[128] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[127]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[127]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[60]~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[60]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[127]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[127]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[127]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[127]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[127] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[127]~feeder_combout ),
	.asdata(\pmem_rdata[60]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [127]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[127] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[127] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data~61 (
// Equation(s):
// \cache_datapath_module|data1|data~61_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a60  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [128] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [127]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a60  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [127]) # (\cache_datapath_module|data1|data_rtl_0_bypass [128]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a60  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [127] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [128]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a60  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [128] & 
// \cache_datapath_module|data1|data_rtl_0_bypass [127]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [128]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [127]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a60 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~61 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~61 .lut_mask = 64'h2222322377773773;
defparam \cache_datapath_module|data1|data~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[127] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[60]~128_combout ),
	.asdata(\pmem_rdata[60]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [127]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[127] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[127] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[60]~61 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [127] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~61_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [127] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~61_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [127] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [128]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a60 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [127] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [128] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a60 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [128]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a60 ),
	.datad(!\cache_datapath_module|data1|data~61_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [127]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[60]~61 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[60]~61 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[60]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[60]~128 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[60]~128_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout  & ( (!\cache_datapath_module|writecache_mux|f[62]~119_combout ) # (\datapath_module|mdr|data [12]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout  & ( (\cache_datapath_module|writecache_mux|f[62]~119_combout  & \datapath_module|mdr|data [12]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[62]~119_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[60]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[60]~128 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[60]~128 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[60]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N8
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[60]~129 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[60]~129_combout  = ( \cache_datapath_module|writecache_mux|f[60]~128_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[60]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[60]~128_combout  & ( (\pmem_rdata[60]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[60]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[60]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[60]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[60]~129 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[60]~129 .lut_mask = 64'h3303330333F333F3;
defparam \cache_datapath_module|writecache_mux|f[60]~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y46_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[126]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[126]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[126]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[126]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[126]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[126]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y46_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[126] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [126]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[126] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[126] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[125]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[125]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[59]~126_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[59]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[125]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[125]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[125]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[125]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[125] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[125]~feeder_combout ),
	.asdata(\pmem_rdata[59]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [125]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[125] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data~60 (
// Equation(s):
// \cache_datapath_module|data1|data~60_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [126] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [125])) # (\cache_datapath_module|data1|data_rtl_0_bypass [126] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a59 ))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5] & (\cache_datapath_module|data1|data_rtl_0_bypass [125])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data~0_combout  & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [126] & (\cache_datapath_module|data1|data_rtl_0_bypass [125])) # (\cache_datapath_module|data1|data_rtl_0_bypass [126] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [125])) # (\cache_datapath_module|data1|data_rtl_0_bypass [5] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a59 ))))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [126] & (\cache_datapath_module|data1|data_rtl_0_bypass [125])) # (\cache_datapath_module|data1|data_rtl_0_bypass [126] & 
// ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a59 ))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [126] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [125])) # (\cache_datapath_module|data1|data_rtl_0_bypass [126] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a59 ))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [126]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [125]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a59 ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~60 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~60 .lut_mask = 64'h2277227732372373;
defparam \cache_datapath_module|data1|data~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[125] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[59]~126_combout ),
	.asdata(\pmem_rdata[59]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [125]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[125] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N12
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[59]~60 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [125] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~60_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [125] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~60_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [125] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [126]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a59 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [125] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [126] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a59 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [126]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a59 ),
	.datad(!\cache_datapath_module|data1|data~60_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [125]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[59]~60 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[59]~60 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[59]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N32
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[59]~126 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[59]~126_combout  = (!\cache_datapath_module|writecache_mux|f[62]~119_combout  & (\cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout )) # 
// (\cache_datapath_module|writecache_mux|f[62]~119_combout  & ((\datapath_module|mdr|data [11])))

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout ),
	.datab(!\datapath_module|mdr|data [11]),
	.datac(!\cache_datapath_module|writecache_mux|f[62]~119_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[59]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[59]~126 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[59]~126 .lut_mask = 64'h5353535353535353;
defparam \cache_datapath_module|writecache_mux|f[59]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N16
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[59]~127 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[59]~127_combout  = ( \control_module|WideOr19~combout  & ( \pmem_rdata[59]~input_o  ) ) # ( !\control_module|WideOr19~combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & (\pmem_rdata[59]~input_o )) # 
// (\cache_control_module|writecachemux_sel~0_combout  & ((\cache_datapath_module|writecache_mux|f[59]~126_combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[59]~input_o ),
	.datac(!\cache_datapath_module|writecache_mux|f[59]~126_combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\control_module|WideOr19~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[59]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[59]~127 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[59]~127 .lut_mask = 64'h330F330F33333333;
defparam \cache_datapath_module|writecache_mux|f[59]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[121]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[121]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[57]~122_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[57]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[121]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[121]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[121]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[121]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[121] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[121]~feeder_combout ),
	.asdata(\pmem_rdata[57]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [121]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[121] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[122]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[122]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[122]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[122]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[122]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[122]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[122] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [122]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[122] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[122] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~58 (
// Equation(s):
// \cache_datapath_module|data1|data~58_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [122] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a57  & ( ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [121]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [122] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a57  & ( \cache_datapath_module|data1|data_rtl_0_bypass [121] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [122] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a57  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [121] & (\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [122] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a57  & ( \cache_datapath_module|data1|data_rtl_0_bypass [121] ) ) 
// )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [121]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [122]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~58 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~58 .lut_mask = 64'h555500415555FF7D;
defparam \cache_datapath_module|data1|data~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[121] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[57]~122_combout ),
	.asdata(\pmem_rdata[57]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [121]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[121] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[57]~58 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [121] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~58_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [121] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~58_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [121] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [122]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a57 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [121] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [122] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a57 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [122]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a57 ),
	.datad(!\cache_datapath_module|data1|data~58_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [121]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[57]~58 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[57]~58 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[57]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[57]~122 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[57]~122_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout  & ( (!\cache_datapath_module|writecache_mux|f[62]~119_combout ) # (\datapath_module|mdr|data [9]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout  & ( (\cache_datapath_module|writecache_mux|f[62]~119_combout  & \datapath_module|mdr|data [9]) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[62]~119_combout ),
	.datac(!\datapath_module|mdr|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[57]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[57]~122 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[57]~122 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cache_datapath_module|writecache_mux|f[57]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[57]~123 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[57]~123_combout  = ( \cache_datapath_module|writecache_mux|f[57]~122_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[57]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[57]~122_combout  & ( (\pmem_rdata[57]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[57]~input_o ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[57]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[57]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[57]~123 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[57]~123 .lut_mask = 64'h505550555F555F55;
defparam \cache_datapath_module|writecache_mux|f[57]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[120]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[120]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[120]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[120]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[120]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[120]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N25
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[120] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[120]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [120]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[120] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[120] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[119]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[119]~feeder_combout  = \cache_datapath_module|writecache_mux|f[56]~120_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[56]~120_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[119]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[119]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[119]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[119]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[119] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[119]~feeder_combout ),
	.asdata(\pmem_rdata[56]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [119]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[119] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[119] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~57 (
// Equation(s):
// \cache_datapath_module|data1|data~57_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a56  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [120] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [119]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a56  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [120] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [119]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a56  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [119] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [120]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [5] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a56  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [119] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [120]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [120]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [119]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a56 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~57 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~57 .lut_mask = 64'h0A0E0A0B5F1F5F4F;
defparam \cache_datapath_module|data1|data~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[119] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[56]~120_combout ),
	.asdata(\pmem_rdata[56]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [119]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[119] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[119] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N12
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[56]~57 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[56]~57_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [119] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~57_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [119] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~57_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [119] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [120]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a56 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [119] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [120] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a56 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [120]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a56 ),
	.datad(!\cache_datapath_module|data1|data~57_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [119]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[56]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[56]~57 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[56]~57 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[56]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[56]~120 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[56]~120_combout  = (!\cache_datapath_module|writecache_mux|f[62]~119_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[56]~57_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[62]~119_combout  & (\datapath_module|mdr|data [8]))

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [8]),
	.datac(!\cache_datapath_module|writecache_mux|f[62]~119_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[56]~57_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[56]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[56]~120 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[56]~120 .lut_mask = 64'h03F303F303F303F3;
defparam \cache_datapath_module|writecache_mux|f[56]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[56]~121 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[56]~121_combout  = (!\control_module|WideOr19~combout  & ((!\cache_control_module|writecachemux_sel~0_combout  & (\pmem_rdata[56]~input_o )) # (\cache_control_module|writecachemux_sel~0_combout  & 
// ((\cache_datapath_module|writecache_mux|f[56]~120_combout ))))) # (\control_module|WideOr19~combout  & (\pmem_rdata[56]~input_o ))

	.dataa(!\pmem_rdata[56]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[56]~120_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[56]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[56]~121 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[56]~121 .lut_mask = 64'h515D515D515D515D;
defparam \cache_datapath_module|writecache_mux|f[56]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~56 (
// Equation(s):
// \cache_datapath_module|data1|data~56_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [117] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a55  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [117] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a55  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [118] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [117] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a55  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [118]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [118]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [117]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~56 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~56 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_datapath_module|data1|data~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[117] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[55]~117_combout ),
	.asdata(\pmem_rdata[55]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [117]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[117] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[117] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[55]~56 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [117] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~56_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [117] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~56_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [117] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [118]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a55 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [117] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [118] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a55 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [118]),
	.datac(!\cache_datapath_module|data1|data~56_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a55 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [117]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[55]~56 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[55]~56 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[55]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[55]~117 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[55]~117_combout  = ( \cache_datapath_module|writecache_mux|f[52]~102_combout  & ( \datapath_module|mdr|data [7] ) ) # ( !\cache_datapath_module|writecache_mux|f[52]~102_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [7]),
	.datac(gnd),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[52]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[55]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[55]~117 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[55]~117 .lut_mask = 64'h00FF00FF33333333;
defparam \cache_datapath_module|writecache_mux|f[55]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[55]~118 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[55]~118_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|WideOr19~combout  & ((\cache_datapath_module|writecache_mux|f[55]~117_combout ))) # (\control_module|WideOr19~combout  & 
// (\pmem_rdata[55]~input_o )) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[55]~input_o  ) )

	.dataa(!\pmem_rdata[55]~input_o ),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[55]~117_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[55]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[55]~118 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[55]~118 .lut_mask = 64'h555555550F550F55;
defparam \cache_datapath_module|writecache_mux|f[55]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[115]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[115]~feeder_combout  = \cache_datapath_module|writecache_mux|f[54]~115_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[54]~115_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[115]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[115]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[115]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[115]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y49_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[115] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[115]~feeder_combout ),
	.asdata(\pmem_rdata[54]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [115]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[115] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[115] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X40_Y37_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[116]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[116]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[116]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[116]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[116]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[116]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y37_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[116] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [116]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[116] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[116] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~55 (
// Equation(s):
// \cache_datapath_module|data1|data~55_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a54  & ( \cache_datapath_module|data1|data~0_combout  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [116] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [115]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a54  & ( 
// \cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [115] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [116]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a54  & ( !\cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [116]) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [115]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a54  & ( !\cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [115] & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [116]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [115]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [116]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a54 ),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~55 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~55 .lut_mask = 64'h4444777754455775;
defparam \cache_datapath_module|data1|data~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y49_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[115] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[54]~115_combout ),
	.asdata(\pmem_rdata[54]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [115]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[115] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[115] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N36
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[54]~55 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [115] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~55_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [115] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~55_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [115] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [116]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a54 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [115] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [116] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a54 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [116]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a54 ),
	.datad(!\cache_datapath_module|data1|data~55_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [115]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[54]~55 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[54]~55 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[54]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[54]~115 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[54]~115_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout  & ( (!\cache_datapath_module|writecache_mux|f[52]~102_combout ) # (\datapath_module|mdr|data [6]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout  & ( (\datapath_module|mdr|data [6] & \cache_datapath_module|writecache_mux|f[52]~102_combout ) ) )

	.dataa(!\datapath_module|mdr|data [6]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[52]~102_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[54]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[54]~115 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[54]~115 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[54]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[54]~116 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[54]~116_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|WideOr19~combout  & ((\cache_datapath_module|writecache_mux|f[54]~115_combout ))) # (\control_module|WideOr19~combout  & 
// (\pmem_rdata[54]~input_o )) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[54]~input_o  ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[54]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[54]~115_combout ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[54]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[54]~116 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[54]~116 .lut_mask = 64'h3333333303F303F3;
defparam \cache_datapath_module|writecache_mux|f[54]~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~68 (
// Equation(s):
// \cache_datapath_module|data1|data~68_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [141] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a67  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [141] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a67  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [142] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [141] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a67  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [142]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [142]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [141]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a67 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~68 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~68 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_datapath_module|data1|data~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[141] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[67]~143_combout ),
	.asdata(\pmem_rdata[67]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [141]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[141] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[141] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[67]~68 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [141] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~68_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [141] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~68_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [141] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [142]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a67 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [141] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [142] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a67 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [142]),
	.datac(!\cache_datapath_module|data1|data~68_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a67 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [141]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[67]~68 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[67]~68 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[67]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N30
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[206]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[206]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[206]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[206]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[206]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[206]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[206] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[206]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [206]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[206] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[206] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[206]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[206]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[206]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[206]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[206]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[206]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N27
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[206] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[206]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [206]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[206] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[206] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N32
stratixiii_io_ibuf \pmem_rdata[72]~input (
	.i(pmem_rdata[72]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[72]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[72]~input .bus_hold = "false";
defparam \pmem_rdata[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N8
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[78]~153 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[78]~153_combout  = ( \datapath_module|mar|data [3] & ( (!\datapath_module|mar|data [2] & (!\datapath_module|mar|data [1] & ((!\control_module|state.stb3~q ) # (\datapath_module|mar|data [0])))) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\control_module|state.stb3~q ),
	.datad(!\datapath_module|mar|data [1]),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[78]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[78]~153 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[78]~153 .lut_mask = 64'h00000000A200A200;
defparam \cache_datapath_module|writecache_mux|f[78]~153 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y19_N94
stratixiii_io_ibuf \pmem_rdata[73]~input (
	.i(pmem_rdata[73]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[73]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[73]~input .bus_hold = "false";
defparam \pmem_rdata[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[154]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[154]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[154]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[154]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[154]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[154]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[154] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[154]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [154]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[154] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[154] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X44_Y51_N1
stratixiii_io_ibuf \pmem_rdata[75]~input (
	.i(pmem_rdata[75]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[75]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[75]~input .bus_hold = "false";
defparam \pmem_rdata[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N8
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[158]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[158]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[158]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[158]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[158]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[158]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N9
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[158] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[158]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [158]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[158] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[158] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N8
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[160]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[160]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[160]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[160]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[160]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[160]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N9
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[160] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[160]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [160]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[160] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[160] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[164]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[164]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[164]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[164]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[164]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[164]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[164] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[164]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [164]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[164] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[164] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y51_N32
stratixiii_io_ibuf \pmem_rdata[79]~input (
	.i(pmem_rdata[79]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[79]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[79]~input .bus_hold = "false";
defparam \pmem_rdata[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[166]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[166]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[166]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[166]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[166]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[166]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[166] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[166]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [166]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[166] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[166] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[166]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[166]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[166]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[166]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[166]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[166]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N13
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[166] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[166]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [166]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[166] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[166] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[165]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[165]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[79]~168_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[79]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[165]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[165]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[165]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[165]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[165] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[165]~feeder_combout ),
	.asdata(\pmem_rdata[79]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [165]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[165] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[165] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N32
stratixiii_io_ibuf \pmem_rdata[80]~input (
	.i(pmem_rdata[80]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[80]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[80]~input .bus_hold = "false";
defparam \pmem_rdata[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[168]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[168]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[168]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[168]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[168]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[168]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[168] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[168]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [168]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[168] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[168] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y42_N63
stratixiii_io_ibuf \pmem_rdata[81]~input (
	.i(pmem_rdata[81]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[81]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[81]~input .bus_hold = "false";
defparam \pmem_rdata[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[170]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[170]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[170]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[170]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[170]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[170]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[170] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[170]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [170]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[170] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[170] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[81]~170 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[81]~170_combout  = ( \control_module|state.stb3~q  & ( (\datapath_module|mar|data [3] & (\datapath_module|mar|data [1] & (!\datapath_module|mar|data [2] & !\datapath_module|mar|data [0]))) ) ) # ( 
// !\control_module|state.stb3~q  & ( (\datapath_module|mar|data [3] & (\datapath_module|mar|data [1] & !\datapath_module|mar|data [2])) ) )

	.dataa(!\datapath_module|mar|data [3]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\datapath_module|mar|data [0]),
	.datae(gnd),
	.dataf(!\control_module|state.stb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[81]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[81]~170 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[81]~170 .lut_mask = 64'h1010101010001000;
defparam \cache_datapath_module|writecache_mux|f[81]~170 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[172]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[172]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[172]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[172]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[172]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[172]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[172] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[172]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [172]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[172] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[172] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[174]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[174]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[174]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[174]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[174]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[174]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[174] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[174]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [174]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[174] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[174] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y51_N94
stratixiii_io_ibuf \pmem_rdata[84]~input (
	.i(pmem_rdata[84]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[84]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[84]~input .bus_hold = "false";
defparam \pmem_rdata[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[176]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[176]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[176]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[176]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[176]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[176]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[176] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[176]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [176]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[176] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[176] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y51_N63
stratixiii_io_ibuf \pmem_rdata[85]~input (
	.i(pmem_rdata[85]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[85]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[85]~input .bus_hold = "false";
defparam \pmem_rdata[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[180]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[180]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[180]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[180]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[180]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[180]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[180] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[180]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [180]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[180] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[180] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[179]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[179]~feeder_combout  = \cache_datapath_module|writecache_mux|f[86]~183_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[86]~183_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[179]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[179]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[179]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[179]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y43_N63
stratixiii_io_ibuf \pmem_rdata[86]~input (
	.i(pmem_rdata[86]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[86]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[86]~input .bus_hold = "false";
defparam \pmem_rdata[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y38_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[179] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[179]~feeder_combout ),
	.asdata(\pmem_rdata[86]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [179]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[179] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[179] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[180]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[180]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[180]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[180]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[180]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[180]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[180] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[180]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [180]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[180] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[180] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[93]~187 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[93]~187_combout  = ( \control_module|state.stb3~q  & ( (\datapath_module|mar|data [0] & (\datapath_module|mar|data [1] & (!\datapath_module|mar|data [2] & \datapath_module|mar|data [3]))) ) ) # ( 
// !\control_module|state.stb3~q  & ( (\datapath_module|mar|data [1] & (!\datapath_module|mar|data [2] & \datapath_module|mar|data [3])) ) )

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\datapath_module|mar|data [3]),
	.datae(gnd),
	.dataf(!\control_module|state.stb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[93]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[93]~187 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[93]~187 .lut_mask = 64'h0030003000100010;
defparam \cache_datapath_module|writecache_mux|f[93]~187 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[188]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[188]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[188]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[188]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[188]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[188]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[188] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[188]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [188]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[188] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[188] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[187]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[187]~feeder_combout  = \cache_datapath_module|writecache_mux|f[90]~192_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[90]~192_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[187]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[187]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[187]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[187]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N1
stratixiii_io_ibuf \pmem_rdata[90]~input (
	.i(pmem_rdata[90]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[90]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[90]~input .bus_hold = "false";
defparam \pmem_rdata[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y35_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[187] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[187]~feeder_combout ),
	.asdata(\pmem_rdata[90]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [187]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[187] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[187] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N94
stratixiii_io_ibuf \pmem_rdata[91]~input (
	.i(pmem_rdata[91]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[91]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[91]~input .bus_hold = "false";
defparam \pmem_rdata[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[190]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[190]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[190]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[190]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[190]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[190]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[190] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[190]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [190]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[190] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[190] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[192]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[192]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[192]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[192]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[192]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[192]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[192] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[192]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [192]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[192] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[192] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[192]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[192]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[192]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[192]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[192]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[192]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[192] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[192]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [192]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[192] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[192] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[191]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[191]~feeder_combout  = \cache_datapath_module|writecache_mux|f[92]~196_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[92]~196_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[191]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[191]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[191]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[191]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y19_N1
stratixiii_io_ibuf \pmem_rdata[92]~input (
	.i(pmem_rdata[92]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[92]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[92]~input .bus_hold = "false";
defparam \pmem_rdata[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y32_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[191] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[191]~feeder_combout ),
	.asdata(\pmem_rdata[92]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [191]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[191] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[191] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N63
stratixiii_io_ibuf \pmem_rdata[93]~input (
	.i(pmem_rdata[93]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[93]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[93]~input .bus_hold = "false";
defparam \pmem_rdata[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[194]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[194]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[194]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[194]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[194]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[194]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[194] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[194]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [194]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[194] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[194] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[193]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[193]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[93]~198_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[93]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[193]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[193]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[193]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[193]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[193] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[193]~feeder_combout ),
	.asdata(\pmem_rdata[93]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [193]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[193] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[193] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
stratixiii_io_ibuf \pmem_rdata[94]~input (
	.i(pmem_rdata[94]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[94]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[94]~input .bus_hold = "false";
defparam \pmem_rdata[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[196]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[196]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[196]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[196]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[196]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[196]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[196] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[196]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [196]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[196] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[196] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[196]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[196]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[196]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[196]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[196]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[196]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[196] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[196]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [196]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[196] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[196] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[195]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[195]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[94]~200_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[94]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[195]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[195]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[195]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[195]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[195] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[195]~feeder_combout ),
	.asdata(\pmem_rdata[94]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [195]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[195] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[195] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N94
stratixiii_io_ibuf \pmem_rdata[96]~input (
	.i(pmem_rdata[96]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[96]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[96]~input .bus_hold = "false";
defparam \pmem_rdata[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N38
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[100]~204 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[100]~204_combout  = ( \datapath_module|mar|data [0] & ( (\datapath_module|mar|data [3] & (!\datapath_module|mar|data [1] & (\datapath_module|mar|data [2] & !\control_module|state.stb3~q ))) ) ) # ( 
// !\datapath_module|mar|data [0] & ( (\datapath_module|mar|data [3] & (!\datapath_module|mar|data [1] & \datapath_module|mar|data [2])) ) )

	.dataa(!\datapath_module|mar|data [3]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\control_module|state.stb3~q ),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[100]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[100]~204 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[100]~204 .lut_mask = 64'h0404040404000400;
defparam \cache_datapath_module|writecache_mux|f[100]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[200]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[200]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[200]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[200]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[200]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[200]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[200] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[200]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [200]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[200] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[200] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[200]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[200]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[200]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[200]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[200]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[200]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[200] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[200]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [200]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[200] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[200] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[199]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[199]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[96]~205_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[96]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[199]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[199]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[199]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[199]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[199] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[199]~feeder_combout ),
	.asdata(\pmem_rdata[96]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [199]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[199] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[199] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y51_N63
stratixiii_io_ibuf \pmem_rdata[98]~input (
	.i(pmem_rdata[98]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[98]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[98]~input .bus_hold = "false";
defparam \pmem_rdata[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y48_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[203] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[98]~209_combout ),
	.asdata(\pmem_rdata[98]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [203]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[203] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[203] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N30
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[204]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[204]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[204]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[204]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[204]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[204]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y48_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[204] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[204]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [204]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[204] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[204] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y42_N1
stratixiii_io_ibuf \pmem_rdata[99]~input (
	.i(pmem_rdata[99]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[99]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[99]~input .bus_hold = "false";
defparam \pmem_rdata[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[99]~211 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[99]~211_combout  = ( \cache_datapath_module|writecache_mux|f[100]~204_combout  & ( \datapath_module|mdr|data [3] ) ) # ( !\cache_datapath_module|writecache_mux|f[100]~204_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout  ) )

	.dataa(!\datapath_module|mdr|data [3]),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[100]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[99]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[99]~211 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[99]~211 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cache_datapath_module|writecache_mux|f[99]~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[99]~212 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[99]~212_combout  = ( \cache_datapath_module|writecache_mux|f[99]~211_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[99]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[99]~211_combout  & ( (\pmem_rdata[99]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[99]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(gnd),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[99]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[99]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[99]~212 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[99]~212 .lut_mask = 64'h5511551155DD55DD;
defparam \cache_datapath_module|writecache_mux|f[99]~212 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X9_Y51_N32
stratixiii_io_ibuf \pmem_rdata[101]~input (
	.i(pmem_rdata[101]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[101]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[101]~input .bus_hold = "false";
defparam \pmem_rdata[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[210]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[210]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[210]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[210]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[210]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[210]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y48_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[210] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[210]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [210]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[210] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[210] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[210]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[210]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[210]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[210]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[210]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[210]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y48_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[210] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[210]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [210]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[210] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[210] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[209]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[209]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[101]~215_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[101]~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[209]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[209]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[209]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[209]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y48_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[209] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[209]~feeder_combout ),
	.asdata(\pmem_rdata[101]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [209]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[209] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[209] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X17_Y51_N1
stratixiii_io_ibuf \pmem_rdata[102]~input (
	.i(pmem_rdata[102]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[102]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[102]~input .bus_hold = "false";
defparam \pmem_rdata[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[212]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[212]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[212]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[212]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[212]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[212]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[212] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[212]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [212]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[212] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[212] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[214]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[214]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[214]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[214]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[214]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[214]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y34_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[214] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[214]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [214]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[214] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[214] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[214]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[214]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[214]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[214]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[214]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[214]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y34_N25
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[214] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[214]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [214]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[214] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[214] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[213]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[213]~feeder_combout  = \cache_datapath_module|writecache_mux|f[103]~219_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|writecache_mux|f[103]~219_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[213]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[213]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[213]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[213]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y28_N1
stratixiii_io_ibuf \pmem_rdata[103]~input (
	.i(pmem_rdata[103]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[103]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[103]~input .bus_hold = "false";
defparam \pmem_rdata[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y34_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[213] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[213]~feeder_combout ),
	.asdata(\pmem_rdata[103]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [213]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[213] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[213] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y51_N63
stratixiii_io_ibuf \pmem_rdata[104]~input (
	.i(pmem_rdata[104]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[104]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[104]~input .bus_hold = "false";
defparam \pmem_rdata[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N10
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[105]~221 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[105]~221_combout  = ( \datapath_module|mar|data [0] & ( (\datapath_module|mar|data [3] & (!\datapath_module|mar|data [1] & \datapath_module|mar|data [2])) ) ) # ( !\datapath_module|mar|data [0] & ( 
// (\datapath_module|mar|data [3] & (!\datapath_module|mar|data [1] & (\datapath_module|mar|data [2] & !\control_module|state.stb3~q ))) ) )

	.dataa(!\datapath_module|mar|data [3]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\control_module|state.stb3~q ),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[105]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[105]~221 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[105]~221 .lut_mask = 64'h0400040004040404;
defparam \cache_datapath_module|writecache_mux|f[105]~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N30
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[216]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[216]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[216]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[216]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[216]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[216]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[216] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[216]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [216]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[216] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[216] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N94
stratixiii_io_ibuf \pmem_rdata[105]~input (
	.i(pmem_rdata[105]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[105]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[105]~input .bus_hold = "false";
defparam \pmem_rdata[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[218]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[218]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[218]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[218]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[218]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[218]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[218] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[218]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [218]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[218] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[218] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
stratixiii_io_ibuf \pmem_rdata[106]~input (
	.i(pmem_rdata[106]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[106]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[106]~input .bus_hold = "false";
defparam \pmem_rdata[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[222]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[222]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[222]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[222]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[222]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[222]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[222] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[222]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [222]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[222] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[222] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[221]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[221]~feeder_combout  = \cache_datapath_module|writecache_mux|f[107]~228_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[107]~228_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[221]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[221]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[221]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[221]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
stratixiii_io_ibuf \pmem_rdata[107]~input (
	.i(pmem_rdata[107]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[107]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[107]~input .bus_hold = "false";
defparam \pmem_rdata[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y39_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[221] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[221]~feeder_combout ),
	.asdata(\pmem_rdata[107]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [221]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[221] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[221] .power_up = "low";
// synopsys translate_on

// Location: M9K_X34_Y35_N0
stratixiii_ram_block \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\cache_datapath_module|lddata1_mux|f[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_datapath_module|writecache_mux|f[107]~229_combout ,\cache_datapath_module|writecache_mux|f[106]~227_combout ,\cache_datapath_module|writecache_mux|f[105]~225_combout ,\cache_datapath_module|writecache_mux|f[104]~223_combout ,
\cache_datapath_module|writecache_mux|f[103]~220_combout ,\cache_datapath_module|writecache_mux|f[102]~218_combout ,\cache_datapath_module|writecache_mux|f[101]~216_combout ,\cache_datapath_module|writecache_mux|f[100]~214_combout ,
\cache_datapath_module|writecache_mux|f[99]~212_combout ,\cache_datapath_module|writecache_mux|f[98]~210_combout ,\cache_datapath_module|writecache_mux|f[97]~208_combout ,\cache_datapath_module|writecache_mux|f[96]~206_combout ,
\cache_datapath_module|writecache_mux|f[95]~203_combout ,\cache_datapath_module|writecache_mux|f[94]~201_combout ,\cache_datapath_module|writecache_mux|f[93]~199_combout ,\cache_datapath_module|writecache_mux|f[92]~197_combout ,
\cache_datapath_module|writecache_mux|f[91]~195_combout ,\cache_datapath_module|writecache_mux|f[90]~193_combout ,\cache_datapath_module|writecache_mux|f[89]~191_combout ,\cache_datapath_module|writecache_mux|f[88]~189_combout ,
\cache_datapath_module|writecache_mux|f[87]~186_combout ,\cache_datapath_module|writecache_mux|f[86]~184_combout ,\cache_datapath_module|writecache_mux|f[85]~182_combout ,\cache_datapath_module|writecache_mux|f[84]~180_combout ,
\cache_datapath_module|writecache_mux|f[83]~178_combout ,\cache_datapath_module|writecache_mux|f[82]~176_combout ,\cache_datapath_module|writecache_mux|f[81]~174_combout ,\cache_datapath_module|writecache_mux|f[80]~172_combout ,
\cache_datapath_module|writecache_mux|f[79]~169_combout ,\cache_datapath_module|writecache_mux|f[78]~167_combout ,\cache_datapath_module|writecache_mux|f[77]~165_combout ,\cache_datapath_module|writecache_mux|f[76]~163_combout ,
\cache_datapath_module|writecache_mux|f[75]~161_combout ,\cache_datapath_module|writecache_mux|f[74]~159_combout ,\cache_datapath_module|writecache_mux|f[73]~157_combout ,\cache_datapath_module|writecache_mux|f[72]~155_combout }),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .init_file = "db/mp2.ram0_array_65dbccc.hdl.mif";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "cache_datapath:cache_datapath_module|array:data1|altsyncram:data_rtl_0|altsyncram_v9o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 3;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 7;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 128;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 3;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 7;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 128;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LABCELL_X33_Y39_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[222]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[222]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[222]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[222]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[222]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[222]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[222] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[222]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [222]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[222] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[222] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~108 (
// Equation(s):
// \cache_datapath_module|data1|data~108_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a107  & ( \cache_datapath_module|data1|data_rtl_0_bypass [222] & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0_bypass [221])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a107  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [222] & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [221] & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a107  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [222] & ( \cache_datapath_module|data1|data_rtl_0_bypass [221] ) ) 
// ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a107  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [222] & ( \cache_datapath_module|data1|data_rtl_0_bypass [221] ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [221]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a107 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [222]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~108 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~108 .lut_mask = 64'h333333331001BFFB;
defparam \cache_datapath_module|data1|data~108 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X34_Y34_N0
stratixiii_ram_block \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\cache_datapath_module|lddata0_mux|f[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cache_datapath_module|writecache_mux|f[107]~229_combout ,\cache_datapath_module|writecache_mux|f[106]~227_combout ,\cache_datapath_module|writecache_mux|f[105]~225_combout ,\cache_datapath_module|writecache_mux|f[104]~223_combout ,
\cache_datapath_module|writecache_mux|f[103]~220_combout ,\cache_datapath_module|writecache_mux|f[102]~218_combout ,\cache_datapath_module|writecache_mux|f[101]~216_combout ,\cache_datapath_module|writecache_mux|f[100]~214_combout ,
\cache_datapath_module|writecache_mux|f[99]~212_combout ,\cache_datapath_module|writecache_mux|f[98]~210_combout ,\cache_datapath_module|writecache_mux|f[97]~208_combout ,\cache_datapath_module|writecache_mux|f[96]~206_combout ,
\cache_datapath_module|writecache_mux|f[95]~203_combout ,\cache_datapath_module|writecache_mux|f[94]~201_combout ,\cache_datapath_module|writecache_mux|f[93]~199_combout ,\cache_datapath_module|writecache_mux|f[92]~197_combout ,
\cache_datapath_module|writecache_mux|f[91]~195_combout ,\cache_datapath_module|writecache_mux|f[90]~193_combout ,\cache_datapath_module|writecache_mux|f[89]~191_combout ,\cache_datapath_module|writecache_mux|f[88]~189_combout ,
\cache_datapath_module|writecache_mux|f[87]~186_combout ,\cache_datapath_module|writecache_mux|f[86]~184_combout ,\cache_datapath_module|writecache_mux|f[85]~182_combout ,\cache_datapath_module|writecache_mux|f[84]~180_combout ,
\cache_datapath_module|writecache_mux|f[83]~178_combout ,\cache_datapath_module|writecache_mux|f[82]~176_combout ,\cache_datapath_module|writecache_mux|f[81]~174_combout ,\cache_datapath_module|writecache_mux|f[80]~172_combout ,
\cache_datapath_module|writecache_mux|f[79]~169_combout ,\cache_datapath_module|writecache_mux|f[78]~167_combout ,\cache_datapath_module|writecache_mux|f[77]~165_combout ,\cache_datapath_module|writecache_mux|f[76]~163_combout ,
\cache_datapath_module|writecache_mux|f[75]~161_combout ,\cache_datapath_module|writecache_mux|f[74]~159_combout ,\cache_datapath_module|writecache_mux|f[73]~157_combout ,\cache_datapath_module|writecache_mux|f[72]~155_combout }),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .init_file = "db/mp2.ram0_array_65dbccc.hdl.mif";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "cache_datapath:cache_datapath_module|array:data0|altsyncram:data_rtl_0|altsyncram_v9o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 3;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 7;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 128;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 3;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 7;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 128;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X33_Y39_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[221] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[107]~228_combout ),
	.asdata(\pmem_rdata[107]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [221]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[221] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[221] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[107]~108 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [221] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~108_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [221] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~108_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [221] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [222]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a107 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [221] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [222] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a107 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [222]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~108_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a107 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [221]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[107]~108 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[107]~108 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[107]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[107]~228 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[107]~228_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout  & ( (!\cache_datapath_module|writecache_mux|f[105]~221_combout ) # (\datapath_module|mdr|data [11]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout  & ( (\datapath_module|mdr|data [11] & \cache_datapath_module|writecache_mux|f[105]~221_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [11]),
	.datad(!\cache_datapath_module|writecache_mux|f[105]~221_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[107]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[107]~228 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[107]~228 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cache_datapath_module|writecache_mux|f[107]~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[107]~229 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[107]~229_combout  = ( \pmem_rdata[107]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[107]~228_combout ) ) ) # ( 
// !\pmem_rdata[107]~input_o  & ( (\cache_datapath_module|writecache_mux|f[107]~228_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[107]~228_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[107]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[107]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[107]~229 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[107]~229 .lut_mask = 64'h03000300F3FFF3FF;
defparam \cache_datapath_module|writecache_mux|f[107]~229 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[219]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[219]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[106]~226_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[106]~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[219]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[219]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[219]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[219]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[219] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[219]~feeder_combout ),
	.asdata(\pmem_rdata[106]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [219]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[219] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[219] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[220]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[220]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[220]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[220]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[220]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[220]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N27
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[220] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[220]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [220]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[220] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[220] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~107 (
// Equation(s):
// \cache_datapath_module|data1|data~107_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0_bypass [220] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// (((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a106 )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [5] & ((!\cache_datapath_module|data1|data~0_combout  & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a106 
// ))) # (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [219])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0_bypass [220] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] & ((!\cache_datapath_module|data1|data~0_combout  & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a106 ))) # (\cache_datapath_module|data1|data~0_combout  & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [219])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [5] & (((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a106 )))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// ( !\cache_datapath_module|data1|data_rtl_0_bypass [220] & ( \cache_datapath_module|data1|data_rtl_0_bypass [219] ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [220] & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [219] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [219]),
	.datad(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a106 ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [220]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~107 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~107 .lut_mask = 64'h0F0F0F0F02DF01EF;
defparam \cache_datapath_module|data1|data~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[219] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[106]~226_combout ),
	.asdata(\pmem_rdata[106]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [219]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[219] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[219] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[220]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[220]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[220]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[220]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[220]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[220]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[220] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[220]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [220]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[220] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[220] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[106]~107 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [219] & ( \cache_datapath_module|data0|data_rtl_0_bypass [220] & ( 
// (!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & (((\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106 ))) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & (((\cache_datapath_module|data1|data~107_combout )))) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [219] & ( \cache_datapath_module|data0|data_rtl_0_bypass [220] & 
// ( (!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106  & ((!\cache_datapath_module|data0|data~1_combout )))) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & (((\cache_datapath_module|data1|data~107_combout )))) ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [219] & ( !\cache_datapath_module|data0|data_rtl_0_bypass [220] & 
// ( (!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ) # (\cache_datapath_module|data1|data~107_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [219] & ( !\cache_datapath_module|data0|data_rtl_0_bypass [220] & 
// ( (\cache_datapath_module|data1|data~107_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106 ),
	.datab(!\cache_datapath_module|data1|data~107_combout ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [219]),
	.dataf(!\cache_datapath_module|data0|data_rtl_0_bypass [220]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[106]~107 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[106]~107 .lut_mask = 64'h0033FF3350335F33;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[106]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N32
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[106]~226 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[106]~226_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout  & ( (!\cache_datapath_module|writecache_mux|f[105]~221_combout ) # (\datapath_module|mdr|data [10]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout  & ( (\datapath_module|mdr|data [10] & \cache_datapath_module|writecache_mux|f[105]~221_combout ) ) )

	.dataa(!\datapath_module|mdr|data [10]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[105]~221_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[106]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[106]~226 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[106]~226 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[106]~226 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[106]~227 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[106]~227_combout  = ( \cache_datapath_module|writecache_mux|f[106]~226_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[106]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[106]~226_combout  & ( (\pmem_rdata[106]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[106]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(gnd),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[106]~226_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[106]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[106]~227 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[106]~227 .lut_mask = 64'h5511551155DD55DD;
defparam \cache_datapath_module|writecache_mux|f[106]~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[218]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[218]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[218]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[218]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[218]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[218]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[218] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[218]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [218]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[218] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[218] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[217]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[217]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[105]~224_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[105]~224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[217]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[217]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[217]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[217]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[217] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[217]~feeder_combout ),
	.asdata(\pmem_rdata[105]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [217]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[217] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[217] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~106 (
// Equation(s):
// \cache_datapath_module|data1|data~106_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [217] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a105  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [217] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a105  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [218] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [217] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a105  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [218]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [218]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [217]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a105 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~106 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~106 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_datapath_module|data1|data~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[217] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[105]~224_combout ),
	.asdata(\pmem_rdata[105]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [217]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[217] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[217] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[105]~106 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [217] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~106_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [217] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~106_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [217] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [218]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a105 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [217] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [218] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a105  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [218]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a105 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~106_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [217]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[105]~106 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[105]~106 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[105]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[105]~224 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[105]~224_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout  & ( (!\cache_datapath_module|writecache_mux|f[105]~221_combout ) # (\datapath_module|mdr|data [9]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout  & ( (\datapath_module|mdr|data [9] & \cache_datapath_module|writecache_mux|f[105]~221_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [9]),
	.datac(!\cache_datapath_module|writecache_mux|f[105]~221_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[105]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[105]~224 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[105]~224 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[105]~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[105]~225 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[105]~225_combout  = ( \cache_datapath_module|writecache_mux|f[105]~224_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[105]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[105]~224_combout  & ( (\pmem_rdata[105]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(!\pmem_rdata[105]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[105]~224_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[105]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[105]~225 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[105]~225 .lut_mask = 64'h313131313B3B3B3B;
defparam \cache_datapath_module|writecache_mux|f[105]~225 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[216]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[216]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[216]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[216]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[216]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[216]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[216] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[216]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [216]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[216] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[216] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[215]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[215]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[104]~222_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[104]~222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[215]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[215]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[215]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[215]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[215] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[215]~feeder_combout ),
	.asdata(\pmem_rdata[104]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [215]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[215] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[215] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~105 (
// Equation(s):
// \cache_datapath_module|data1|data~105_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a104  & ( \cache_datapath_module|data1|data_rtl_0_bypass [215] ) ) # ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a104  & ( \cache_datapath_module|data1|data_rtl_0_bypass [215] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [216]) # ((\cache_datapath_module|data1|data~0_combout  & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a104  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [215] & ( 
// (\cache_datapath_module|data1|data_rtl_0_bypass [216] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [216]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a104 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [215]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~105 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~105 .lut_mask = 64'h00004554BAABFFFF;
defparam \cache_datapath_module|data1|data~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[215] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[104]~222_combout ),
	.asdata(\pmem_rdata[104]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [215]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[215] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[215] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N12
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[104]~105 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [215] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~105_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [215] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~105_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [215] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [216]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a104 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [215] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [216] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a104 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [216]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a104 ),
	.datad(!\cache_datapath_module|data1|data~105_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [215]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[104]~105 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[104]~105 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[104]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[104]~222 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[104]~222_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout  & ( (!\cache_datapath_module|writecache_mux|f[105]~221_combout ) # (\datapath_module|mdr|data [8]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout  & ( (\cache_datapath_module|writecache_mux|f[105]~221_combout  & \datapath_module|mdr|data [8]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[105]~221_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[104]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[104]~222 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[104]~222 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[104]~222 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[104]~223 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[104]~223_combout  = ( \cache_datapath_module|writecache_mux|f[104]~222_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[104]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[104]~222_combout  & ( (\pmem_rdata[104]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[104]~input_o ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[104]~222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[104]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[104]~223 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[104]~223 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \cache_datapath_module|writecache_mux|f[104]~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~104 (
// Equation(s):
// \cache_datapath_module|data1|data~104_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a103  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [214] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [213]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a103  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [214] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [213]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a103  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [213] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [214]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a103  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [213] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [214]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [214]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [213]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a103 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~104 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~104 .lut_mask = 64'h00BA00AB45FF54FF;
defparam \cache_datapath_module|data1|data~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y34_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[213] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[103]~219_combout ),
	.asdata(\pmem_rdata[103]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [213]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[213] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[213] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[103]~104 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [213] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~104_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [213] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~104_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [213] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [214]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a103 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [213] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [214] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a103 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [214]),
	.datac(!\cache_datapath_module|data1|data~104_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a103 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [213]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[103]~104 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[103]~104 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[103]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[103]~219 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[103]~219_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout  & ( (!\cache_datapath_module|writecache_mux|f[100]~204_combout ) # (\datapath_module|mdr|data [7]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout  & ( (\datapath_module|mdr|data [7] & \cache_datapath_module|writecache_mux|f[100]~204_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [7]),
	.datac(!\cache_datapath_module|writecache_mux|f[100]~204_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[103]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[103]~219 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[103]~219 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[103]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[103]~220 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[103]~220_combout  = ( \pmem_rdata[103]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\cache_datapath_module|writecache_mux|f[103]~219_combout )) # (\control_module|WideOr19~combout ) ) ) # ( 
// !\pmem_rdata[103]~input_o  & ( (!\control_module|WideOr19~combout  & (\cache_control_module|writecachemux_sel~0_combout  & \cache_datapath_module|writecache_mux|f[103]~219_combout )) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[103]~219_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[103]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[103]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[103]~220 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[103]~220 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[103]~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[211]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[211]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[102]~217_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[102]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[211]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[211]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[211]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[211]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[211] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[211]~feeder_combout ),
	.asdata(\pmem_rdata[102]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [211]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[211] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[211] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[212]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[212]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[212]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[212]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[212]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[212]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N25
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[212] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[212]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [212]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[212] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[212] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~103 (
// Equation(s):
// \cache_datapath_module|data1|data~103_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a102  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [212] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [211]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a102  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [212] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [211]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a102  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [211] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [212]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a102  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [211] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [212]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [211]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [212]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a102 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~103 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~103 .lut_mask = 64'h303230313F373F3B;
defparam \cache_datapath_module|data1|data~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[211] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[102]~217_combout ),
	.asdata(\pmem_rdata[102]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [211]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[211] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[211] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N14
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[102]~103 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [211] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~103_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [211] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~103_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [211] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [212]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a102 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [211] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [212] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a102 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [212]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a102 ),
	.datad(!\cache_datapath_module|data1|data~103_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [211]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[102]~103 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[102]~103 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[102]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[102]~217 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[102]~217_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout  & ( (!\cache_datapath_module|writecache_mux|f[100]~204_combout ) # (\datapath_module|mdr|data [6]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout  & ( (\datapath_module|mdr|data [6] & \cache_datapath_module|writecache_mux|f[100]~204_combout ) ) )

	.dataa(!\datapath_module|mdr|data [6]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[100]~204_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[102]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[102]~217 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[102]~217 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[102]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[102]~218 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[102]~218_combout  = ( \cache_datapath_module|writecache_mux|f[102]~217_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[102]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[102]~217_combout  & ( (\pmem_rdata[102]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(gnd),
	.datad(!\pmem_rdata[102]~input_o ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[102]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[102]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[102]~218 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[102]~218 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \cache_datapath_module|writecache_mux|f[102]~218 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~102 (
// Equation(s):
// \cache_datapath_module|data1|data~102_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a101  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [210] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [209]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a101  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [210] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [209]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a101  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [209] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [210]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a101  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [209] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [210]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [210]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [209]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a101 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~102 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~102 .lut_mask = 64'h00BA00AB45FF54FF;
defparam \cache_datapath_module|data1|data~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y48_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[209] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[101]~215_combout ),
	.asdata(\pmem_rdata[101]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [209]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[209] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[209] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N12
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[101]~102 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [209] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~102_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [209] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~102_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [209] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [210]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a101 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [209] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [210] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a101 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [210]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~102_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a101 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [209]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[101]~102 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[101]~102 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[101]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[101]~215 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[101]~215_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout  & ( (!\cache_datapath_module|writecache_mux|f[100]~204_combout ) # (\datapath_module|mdr|data [5]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout  & ( (\cache_datapath_module|writecache_mux|f[100]~204_combout  & \datapath_module|mdr|data [5]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[100]~204_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_module|mdr|data [5]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[101]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[101]~215 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[101]~215 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cache_datapath_module|writecache_mux|f[101]~215 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[101]~216 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[101]~216_combout  = ( \cache_datapath_module|writecache_mux|f[101]~215_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[101]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[101]~215_combout  & ( (\pmem_rdata[101]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(!\pmem_rdata[101]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[101]~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[101]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[101]~216 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[101]~216 .lut_mask = 64'h313131313B3B3B3B;
defparam \cache_datapath_module|writecache_mux|f[101]~216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[208]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[208]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[208]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[208]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[208]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[208]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[208] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[208]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [208]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[208] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[208] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[207]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[207]~feeder_combout  = \cache_datapath_module|writecache_mux|f[100]~213_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[100]~213_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[207]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[207]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[207]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[207]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y45_N32
stratixiii_io_ibuf \pmem_rdata[100]~input (
	.i(pmem_rdata[100]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[100]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[100]~input .bus_hold = "false";
defparam \pmem_rdata[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y39_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[207] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[207]~feeder_combout ),
	.asdata(\pmem_rdata[100]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [207]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[207] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[207] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[208]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[208]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[208]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[208]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[208]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[208]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N9
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[208] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[208]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [208]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[208] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[208] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~101 (
// Equation(s):
// \cache_datapath_module|data1|data~101_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [208] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a100  & ( ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [207]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [208] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a100  & ( \cache_datapath_module|data1|data_rtl_0_bypass [207] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [208] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a100  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [207] & (\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [208] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a100  & ( \cache_datapath_module|data1|data_rtl_0_bypass [207] ) 
// ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [207]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [208]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a100 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~101 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~101 .lut_mask = 64'h555510015555DFFD;
defparam \cache_datapath_module|data1|data~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[207] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[100]~213_combout ),
	.asdata(\pmem_rdata[100]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [207]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[207] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[207] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[100]~101 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [207] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~101_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [207] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~101_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [207] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [208]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a100 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [207] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a100  & \cache_datapath_module|data0|data_rtl_0_bypass 
// [208])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a100 ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [208]),
	.datad(!\cache_datapath_module|data1|data~101_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [207]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[100]~101 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[100]~101 .lut_mask = 64'h0202F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[100]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[100]~213 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[100]~213_combout  = ( \cache_datapath_module|writecache_mux|f[100]~204_combout  & ( \datapath_module|mdr|data [4] ) ) # ( !\cache_datapath_module|writecache_mux|f[100]~204_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout  ) )

	.dataa(!\datapath_module|mdr|data [4]),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[100]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[100]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[100]~213 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[100]~213 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cache_datapath_module|writecache_mux|f[100]~213 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[100]~214 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[100]~214_combout  = ( \pmem_rdata[100]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[100]~213_combout ) ) ) # ( 
// !\pmem_rdata[100]~input_o  & ( (\cache_datapath_module|writecache_mux|f[100]~213_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[100]~213_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[100]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[100]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[100]~214 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[100]~214 .lut_mask = 64'h03000300F3FFF3FF;
defparam \cache_datapath_module|writecache_mux|f[100]~214 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[203]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[203]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[98]~209_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[98]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[203]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[203]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[203]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[203]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y48_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[203] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[203]~feeder_combout ),
	.asdata(\pmem_rdata[98]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [203]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[203] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[203] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[204]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[204]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[204]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[204]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[204]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[204]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y48_N13
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[204] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[204]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [204]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[204] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[204] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~99 (
// Equation(s):
// \cache_datapath_module|data1|data~99_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a98  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [204] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [203]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a98  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [204]) # (\cache_datapath_module|data1|data_rtl_0_bypass [203]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a98  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [203] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [204]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a98  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [203] & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [204]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [203]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [204]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a98 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~99 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~99 .lut_mask = 64'h3300332133FF337B;
defparam \cache_datapath_module|data1|data~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N36
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[98]~99 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout  = ( \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98  & ( \cache_datapath_module|data1|data~99_combout  & ( (((!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [204])) # (\cache_datapath_module|data0|data_rtl_0_bypass [203])) # (\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98  & ( \cache_datapath_module|data1|data~99_combout  & ( ((\cache_datapath_module|data0|data_rtl_0_bypass [203] & ((!\cache_datapath_module|data0|data_rtl_0_bypass [204]) # 
// (\cache_datapath_module|data0|data~1_combout )))) # (\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ) ) ) ) # ( \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98  & ( 
// !\cache_datapath_module|data1|data~99_combout  & ( (!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & (((!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [204])) # 
// (\cache_datapath_module|data0|data_rtl_0_bypass [203]))) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98  & ( !\cache_datapath_module|data1|data~99_combout  & ( 
// (!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [203] & ((!\cache_datapath_module|data0|data_rtl_0_bypass [204]) # (\cache_datapath_module|data0|data~1_combout )))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [203]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [204]),
	.datae(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98 ),
	.dataf(!\cache_datapath_module|data1|data~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[98]~99 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[98]~99 .lut_mask = 64'h220222A2775777F7;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[98]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[98]~209 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[98]~209_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout  & ( (!\cache_datapath_module|writecache_mux|f[100]~204_combout ) # (\datapath_module|mdr|data [2]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout  & ( (\datapath_module|mdr|data [2] & \cache_datapath_module|writecache_mux|f[100]~204_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [2]),
	.datac(!\cache_datapath_module|writecache_mux|f[100]~204_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[98]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[98]~209 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[98]~209 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[98]~209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N18
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[98]~210 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[98]~210_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|WideOr19~combout  & (\cache_datapath_module|writecache_mux|f[98]~209_combout )) # (\control_module|WideOr19~combout  & 
// ((\pmem_rdata[98]~input_o ))) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[98]~input_o  ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(!\cache_datapath_module|writecache_mux|f[98]~209_combout ),
	.datac(!\pmem_rdata[98]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[98]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[98]~210 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[98]~210 .lut_mask = 64'h0F0F0F0F27272727;
defparam \cache_datapath_module|writecache_mux|f[98]~210 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[202]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[202]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[202]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[202]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[202]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[202]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[202] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[202]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [202]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[202] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[202] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[202]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[202]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[202]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[202]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[202]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[202]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N37
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[202] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[202]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [202]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[202] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[202] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[201]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[201]~feeder_combout  = \cache_datapath_module|writecache_mux|f[97]~207_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[97]~207_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[201]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[201]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[201]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[201]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y51_N1
stratixiii_io_ibuf \pmem_rdata[97]~input (
	.i(pmem_rdata[97]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[97]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[97]~input .bus_hold = "false";
defparam \pmem_rdata[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y39_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[201] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[201]~feeder_combout ),
	.asdata(\pmem_rdata[97]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [201]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[201] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[201] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~98 (
// Equation(s):
// \cache_datapath_module|data1|data~98_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [201] & ( \cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [202]) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a97 )) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [201] & ( 
// \cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [202] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a97  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [201] & ( !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [202]) # 
// (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a97 ) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [201] & ( !\cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [202] & 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a97 ) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [202]),
	.datac(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a97 ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [201]),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~98 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~98 .lut_mask = 64'h0303CFCF0102EFDF;
defparam \cache_datapath_module|data1|data~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[201] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[97]~207_combout ),
	.asdata(\pmem_rdata[97]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [201]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[201] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[201] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N6
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[97]~98 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [201] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~98_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [201] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~98_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [201] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [202]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a97 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [201] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a97  & (\cache_datapath_module|data0|data_rtl_0_bypass [202] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a97 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [202]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~98_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [201]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[97]~98 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[97]~98 .lut_mask = 64'h1010DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[97]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[97]~207 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[97]~207_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout  & ( (!\cache_datapath_module|writecache_mux|f[100]~204_combout ) # (\datapath_module|mdr|data [1]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout  & ( (\datapath_module|mdr|data [1] & \cache_datapath_module|writecache_mux|f[100]~204_combout ) ) )

	.dataa(!\datapath_module|mdr|data [1]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[100]~204_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[97]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[97]~207 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[97]~207 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[97]~207 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[97]~208 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[97]~208_combout  = ( \pmem_rdata[97]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[97]~207_combout ) ) ) # ( 
// !\pmem_rdata[97]~input_o  & ( (\cache_datapath_module|writecache_mux|f[97]~207_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[97]~207_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[97]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[97]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[97]~208 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[97]~208 .lut_mask = 64'h05000500F5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[97]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~97 (
// Equation(s):
// \cache_datapath_module|data1|data~97_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a96  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [200] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [199]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a96  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [200] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [199]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a96  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [199] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [200]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a96  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [199] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [200]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [200]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [199]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a96 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~97 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~97 .lut_mask = 64'h00BA00AB45FF54FF;
defparam \cache_datapath_module|data1|data~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[199] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[96]~205_combout ),
	.asdata(\pmem_rdata[96]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [199]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[199] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[199] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[96]~97 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [199] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~97_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [199] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~97_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [199] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [200]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a96 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [199] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [200] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a96 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [200]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~97_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a96 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [199]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[96]~97 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[96]~97 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[96]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[96]~205 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[96]~205_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout  & ( (!\cache_datapath_module|writecache_mux|f[100]~204_combout ) # (\datapath_module|mdr|data [0]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout  & ( (\cache_datapath_module|writecache_mux|f[100]~204_combout  & \datapath_module|mdr|data [0]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[100]~204_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_module|mdr|data [0]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[96]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[96]~205 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[96]~205 .lut_mask = 64'h00550055AAFFAAFF;
defparam \cache_datapath_module|writecache_mux|f[96]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[96]~206 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[96]~206_combout  = ( \cache_datapath_module|writecache_mux|f[96]~205_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[96]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[96]~205_combout  & ( (\pmem_rdata[96]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[96]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[96]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[96]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[96]~206 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[96]~206 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cache_datapath_module|writecache_mux|f[96]~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[197]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[197]~feeder_combout  = \cache_datapath_module|writecache_mux|f[95]~202_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[95]~202_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[197]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[197]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[197]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[197]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X45_Y51_N1
stratixiii_io_ibuf \pmem_rdata[95]~input (
	.i(pmem_rdata[95]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[95]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[95]~input .bus_hold = "false";
defparam \pmem_rdata[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y36_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[197] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[197]~feeder_combout ),
	.asdata(\pmem_rdata[95]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [197]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[197] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[197] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[198]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[198]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[198]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[198]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[198]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[198]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[198] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[198]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [198]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[198] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[198] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~96 (
// Equation(s):
// \cache_datapath_module|data1|data~96_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a95  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [198] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [197]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a95  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [198] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [197]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a95  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [197] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [198]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a95  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [197] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [198]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [197]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [198]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~96 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~96 .lut_mask = 64'h5510550155DF55FD;
defparam \cache_datapath_module|data1|data~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[198]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[198]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[198]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[198]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[198]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[198]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[198] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[198]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [198]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[198] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[198] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[197] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[95]~202_combout ),
	.asdata(\pmem_rdata[95]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [197]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[197] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[197] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[95]~96 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [197] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~96_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [197] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~96_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [197] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [198]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a95 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [197] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a95  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [198])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a95 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~96_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [198]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [197]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[95]~96 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[95]~96 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[95]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N32
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[95]~202 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[95]~202_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout  & ( (!\cache_datapath_module|writecache_mux|f[93]~187_combout ) # (\datapath_module|mdr|data [15]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout  & ( (\datapath_module|mdr|data [15] & \cache_datapath_module|writecache_mux|f[93]~187_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [15]),
	.datac(!\cache_datapath_module|writecache_mux|f[93]~187_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[95]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[95]~202 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[95]~202 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[95]~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[95]~203 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[95]~203_combout  = ( \pmem_rdata[95]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[95]~202_combout ) ) ) # ( 
// !\pmem_rdata[95]~input_o  & ( (\cache_datapath_module|writecache_mux|f[95]~202_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[95]~202_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[95]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[95]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[95]~203 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[95]~203 .lut_mask = 64'h05000500F5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[95]~203 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~95 (
// Equation(s):
// \cache_datapath_module|data1|data~95_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a94  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [196] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [195]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a94  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [196] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [195]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a94  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [195] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [196]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a94  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [195] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [196]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [196]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [195]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a94 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~95 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~95 .lut_mask = 64'h00BA00AB45FF54FF;
defparam \cache_datapath_module|data1|data~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[195] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[94]~200_combout ),
	.asdata(\pmem_rdata[94]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [195]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[195] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[195] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[94]~95 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [195] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~95_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [195] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~95_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [195] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [196]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a94 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [195] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [196] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a94 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [196]),
	.datac(!\cache_datapath_module|data1|data~95_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a94 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [195]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[94]~95 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[94]~95 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[94]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[94]~200 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[94]~200_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout  & ( (!\cache_datapath_module|writecache_mux|f[93]~187_combout ) # (\datapath_module|mdr|data [14]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout  & ( (\datapath_module|mdr|data [14] & \cache_datapath_module|writecache_mux|f[93]~187_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [14]),
	.datac(!\cache_datapath_module|writecache_mux|f[93]~187_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[94]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[94]~200 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[94]~200 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[94]~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[94]~201 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[94]~201_combout  = ( \cache_datapath_module|writecache_mux|f[94]~200_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[94]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[94]~200_combout  & ( (\pmem_rdata[94]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[94]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[94]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[94]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[94]~201 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[94]~201 .lut_mask = 64'h3303330333F333F3;
defparam \cache_datapath_module|writecache_mux|f[94]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[194]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[194]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[194]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[194]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[194]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[194]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[194] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[194]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [194]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[194] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[194] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~94 (
// Equation(s):
// \cache_datapath_module|data1|data~94_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a93  & ( \cache_datapath_module|data1|data_rtl_0_bypass [194] & ( ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [193]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a93  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [194] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [193] & (\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a93  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [194] & ( \cache_datapath_module|data1|data_rtl_0_bypass [193] ) ) 
// ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a93  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [194] & ( \cache_datapath_module|data1|data_rtl_0_bypass [193] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [193]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a93 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [194]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~94 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~94 .lut_mask = 64'h555555550041FF7D;
defparam \cache_datapath_module|data1|data~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[193] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[93]~198_combout ),
	.asdata(\pmem_rdata[93]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [193]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[193] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[193] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[93]~94 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [193] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~94_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [193] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~94_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [193] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [194]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a93 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [193] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [194] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a93 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [194]),
	.datab(!\cache_datapath_module|data1|data~94_combout ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a93 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [193]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[93]~94 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[93]~94 .lut_mask = 64'h0050AFFF33333333;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[93]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[93]~198 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[93]~198_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout  & ( (!\cache_datapath_module|writecache_mux|f[93]~187_combout ) # (\datapath_module|mdr|data [13]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout  & ( (\datapath_module|mdr|data [13] & \cache_datapath_module|writecache_mux|f[93]~187_combout ) ) )

	.dataa(!\datapath_module|mdr|data [13]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[93]~187_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[93]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[93]~198 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[93]~198 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[93]~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[93]~199 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[93]~199_combout  = ( \cache_datapath_module|writecache_mux|f[93]~198_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[93]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[93]~198_combout  & ( (\pmem_rdata[93]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[93]~input_o ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[93]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[93]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[93]~199 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[93]~199 .lut_mask = 64'h5505550555F555F5;
defparam \cache_datapath_module|writecache_mux|f[93]~199 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~93 (
// Equation(s):
// \cache_datapath_module|data1|data~93_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [191] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a92  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [191] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a92  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [192] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [191] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a92  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [192]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [192]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [191]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a92 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~93 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~93 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_datapath_module|data1|data~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[191] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[92]~196_combout ),
	.asdata(\pmem_rdata[92]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [191]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[191] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[191] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[92]~93 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [191] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~93_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [191] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~93_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [191] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [192]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a92 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [191] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [192] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a92 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [192]),
	.datac(!\cache_datapath_module|data1|data~93_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a92 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [191]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[92]~93 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[92]~93 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[92]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[92]~196 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[92]~196_combout  = ( \cache_datapath_module|writecache_mux|f[93]~187_combout  & ( \datapath_module|mdr|data [12] ) ) # ( !\cache_datapath_module|writecache_mux|f[93]~187_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout  ) )

	.dataa(!\datapath_module|mdr|data [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[93]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[92]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[92]~196 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[92]~196 .lut_mask = 64'h00FF00FF55555555;
defparam \cache_datapath_module|writecache_mux|f[92]~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[92]~197 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[92]~197_combout  = ( \pmem_rdata[92]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[92]~196_combout ) ) ) # ( 
// !\pmem_rdata[92]~input_o  & ( (\cache_datapath_module|writecache_mux|f[92]~196_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[92]~196_combout ),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[92]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[92]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[92]~197 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[92]~197 .lut_mask = 64'h10101010DFDFDFDF;
defparam \cache_datapath_module|writecache_mux|f[92]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[189]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[189]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[91]~194_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[91]~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[189]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[189]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[189]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[189]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[189] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[189]~feeder_combout ),
	.asdata(\pmem_rdata[91]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [189]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[189] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[189] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[190]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[190]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[190]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[190]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[190]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[190]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[190] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[190]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [190]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[190] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[190] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~92 (
// Equation(s):
// \cache_datapath_module|data1|data~92_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a91  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [190] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [189]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a91  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [190] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [189]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a91  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [189] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [190]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a91  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [189] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [190]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [189]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [190]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a91 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~92 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~92 .lut_mask = 64'h0F020F010FDF0FEF;
defparam \cache_datapath_module|data1|data~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N17
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[189] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[91]~194_combout ),
	.asdata(\pmem_rdata[91]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [189]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[189] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[189] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N36
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[91]~92 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [189] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~92_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [189] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~92_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [189] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [190]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a91 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [189] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [190] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a91 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [190]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a91 ),
	.datad(!\cache_datapath_module|data1|data~92_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [189]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[91]~92 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[91]~92 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[91]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N16
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[91]~194 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[91]~194_combout  = ( \datapath_module|mdr|data [11] & ( (\cache_datapath_module|writecache_mux|f[93]~187_combout ) # (\cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout ) ) ) # ( 
// !\datapath_module|mdr|data [11] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout  & !\cache_datapath_module|writecache_mux|f[93]~187_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout ),
	.datac(!\cache_datapath_module|writecache_mux|f[93]~187_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[91]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[91]~194 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[91]~194 .lut_mask = 64'h303030303F3F3F3F;
defparam \cache_datapath_module|writecache_mux|f[91]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[91]~195 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[91]~195_combout  = ( \cache_datapath_module|writecache_mux|f[91]~194_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[91]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[91]~194_combout  & ( (\pmem_rdata[91]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[91]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[91]~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[91]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[91]~195 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[91]~195 .lut_mask = 64'h3303330333F333F3;
defparam \cache_datapath_module|writecache_mux|f[91]~195 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[188]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[188]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[188]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[188]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[188]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[188]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N35
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[188] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[188]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [188]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[188] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[188] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~91 (
// Equation(s):
// \cache_datapath_module|data1|data~91_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [188] & (\cache_datapath_module|data1|data_rtl_0_bypass [187])) # (\cache_datapath_module|data1|data_rtl_0_bypass [188] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a90 ))))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0_bypass [187])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data~0_combout  & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0_bypass [187])) # (\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [188] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [187])) # (\cache_datapath_module|data1|data_rtl_0_bypass [188] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a90 ))))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [188] & (\cache_datapath_module|data1|data_rtl_0_bypass [187])) # (\cache_datapath_module|data1|data_rtl_0_bypass [188] & 
// ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a90 ))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [188] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [187])) # (\cache_datapath_module|data1|data_rtl_0_bypass [188] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a90 ))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [187]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a90 ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [188]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~91 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~91 .lut_mask = 64'h550F550F5547551D;
defparam \cache_datapath_module|data1|data~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[187] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[90]~192_combout ),
	.asdata(\pmem_rdata[90]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [187]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[187] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[187] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[90]~91 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [187] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~91_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [187] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~91_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [187] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [188]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a90 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [187] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [188] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a90 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [188]),
	.datac(!\cache_datapath_module|data1|data~91_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a90 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [187]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[90]~91 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[90]~91 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[90]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[90]~192 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[90]~192_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout  & ( (!\cache_datapath_module|writecache_mux|f[93]~187_combout ) # (\datapath_module|mdr|data [10]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout  & ( (\cache_datapath_module|writecache_mux|f[93]~187_combout  & \datapath_module|mdr|data [10]) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[93]~187_combout ),
	.datac(!\datapath_module|mdr|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[90]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[90]~192 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[90]~192 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cache_datapath_module|writecache_mux|f[90]~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[90]~193 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[90]~193_combout  = ( \pmem_rdata[90]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[90]~192_combout ) ) ) # ( 
// !\pmem_rdata[90]~input_o  & ( (\cache_datapath_module|writecache_mux|f[90]~192_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[90]~192_combout ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[90]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[90]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[90]~193 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[90]~193 .lut_mask = 64'h00500050FF5FFF5F;
defparam \cache_datapath_module|writecache_mux|f[90]~193 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[186]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[186]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[186]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[186]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[186]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[186]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[186] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[186]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [186]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[186] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[186] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[186]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[186]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[186]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[186]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[186]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[186]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N25
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[186] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[186]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [186]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[186] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[186] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[185]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[185]~feeder_combout  = \cache_datapath_module|writecache_mux|f[89]~190_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[89]~190_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[185]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[185]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[185]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[185]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N94
stratixiii_io_ibuf \pmem_rdata[89]~input (
	.i(pmem_rdata[89]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[89]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[89]~input .bus_hold = "false";
defparam \pmem_rdata[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y33_N9
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[185] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[185]~feeder_combout ),
	.asdata(\pmem_rdata[89]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [185]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[185] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[185] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~90 (
// Equation(s):
// \cache_datapath_module|data1|data~90_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [185] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [186]) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])) # (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a89 )) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [185] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [186]) # (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a89 ) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [185] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [186] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a89  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [185] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [186] & 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a89 ) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [186]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a89 ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [185]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~90 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~90 .lut_mask = 64'h05050104AFAFEFBF;
defparam \cache_datapath_module|data1|data~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[185] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[89]~190_combout ),
	.asdata(\pmem_rdata[89]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [185]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[185] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[185] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[89]~90 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [185] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~90_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [185] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~90_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [185] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [186]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a89 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [185] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a89  & \cache_datapath_module|data0|data_rtl_0_bypass 
// [186])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a89 ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [186]),
	.datad(!\cache_datapath_module|data1|data~90_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [185]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[89]~90 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[89]~90 .lut_mask = 64'h0202F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[89]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[89]~190 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[89]~190_combout  = ( \datapath_module|mdr|data [9] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout ) # (\cache_datapath_module|writecache_mux|f[93]~187_combout ) ) ) # ( 
// !\datapath_module|mdr|data [9] & ( (!\cache_datapath_module|writecache_mux|f[93]~187_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[93]~187_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[89]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[89]~190 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[89]~190 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[89]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N10
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[89]~191 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[89]~191_combout  = ( \pmem_rdata[89]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[89]~190_combout ) ) ) # ( 
// !\pmem_rdata[89]~input_o  & ( (\cache_datapath_module|writecache_mux|f[89]~190_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[89]~190_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[89]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[89]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[89]~191 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[89]~191 .lut_mask = 64'h05000500F5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[89]~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[183]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[183]~feeder_combout  = \cache_datapath_module|writecache_mux|f[88]~188_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[88]~188_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[183]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[183]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[183]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[183]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N32
stratixiii_io_ibuf \pmem_rdata[88]~input (
	.i(pmem_rdata[88]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[88]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[88]~input .bus_hold = "false";
defparam \pmem_rdata[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y33_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[183] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[183]~feeder_combout ),
	.asdata(\pmem_rdata[88]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [183]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[183] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[183] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[184]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[184]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[184]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[184]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[184]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[184]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[184] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[184]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [184]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[184] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[184] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~89 (
// Equation(s):
// \cache_datapath_module|data1|data~89_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a88  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [184] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [183]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a88  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [184]) # (\cache_datapath_module|data1|data_rtl_0_bypass [183]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a88  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [183] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [184]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a88  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [183] & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [184]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [183]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [184]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a88 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~89 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~89 .lut_mask = 64'h5500554155FF557D;
defparam \cache_datapath_module|data1|data~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[184]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[184]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[184]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[184]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[184]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[184]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[184] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[184]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [184]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[184] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[184] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[183] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[88]~188_combout ),
	.asdata(\pmem_rdata[88]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [183]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[183] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[183] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N4
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[88]~89 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [183] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~89_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [183] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~89_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [183] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [184]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a88 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [183] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a88  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [184])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a88 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~89_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [184]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [183]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[88]~89 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[88]~89 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[88]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[88]~188 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[88]~188_combout  = ( \datapath_module|mdr|data [8] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout ) # (\cache_datapath_module|writecache_mux|f[93]~187_combout ) ) ) # ( 
// !\datapath_module|mdr|data [8] & ( (!\cache_datapath_module|writecache_mux|f[93]~187_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[93]~187_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[88]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[88]~188 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[88]~188 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[88]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[88]~189 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[88]~189_combout  = ( \pmem_rdata[88]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[88]~188_combout ) ) ) # ( 
// !\pmem_rdata[88]~input_o  & ( (\cache_datapath_module|writecache_mux|f[88]~188_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[88]~188_combout ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[88]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[88]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[88]~189 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[88]~189 .lut_mask = 64'h04040404F7F7F7F7;
defparam \cache_datapath_module|writecache_mux|f[88]~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N34
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[182]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[182]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[182]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[182]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[182]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[182]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[182] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[182]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [182]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[182] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[182] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[181]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[181]~feeder_combout  = \cache_datapath_module|writecache_mux|f[87]~185_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[87]~185_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[181]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[181]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[181]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[181]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X42_Y51_N94
stratixiii_io_ibuf \pmem_rdata[87]~input (
	.i(pmem_rdata[87]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[87]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[87]~input .bus_hold = "false";
defparam \pmem_rdata[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y40_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[181] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[181]~feeder_combout ),
	.asdata(\pmem_rdata[87]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [181]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[181] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[181] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[182]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[182]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[182]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[182]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[182]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[182]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[182] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[182]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [182]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[182] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[182] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data~88 (
// Equation(s):
// \cache_datapath_module|data1|data~88_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a87  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [182] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [181]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a87  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [182] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [181]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a87  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [181] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [182]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a87  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [181] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [182]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [181]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [182]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a87 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~88 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~88 .lut_mask = 64'h5510550155DF55FD;
defparam \cache_datapath_module|data1|data~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[181] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[87]~185_combout ),
	.asdata(\pmem_rdata[87]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [181]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[181] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[181] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N10
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[87]~88 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [181] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~88_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [181] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~88_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [181] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [182]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a87 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [181] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a87  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [182])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a87 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [182]),
	.datad(!\cache_datapath_module|data1|data~88_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [181]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[87]~88 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[87]~88 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[87]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N32
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[87]~185 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[87]~185_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout  & ( (!\cache_datapath_module|writecache_mux|f[81]~170_combout ) # (\datapath_module|mdr|data [7]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout  & ( (\cache_datapath_module|writecache_mux|f[81]~170_combout  & \datapath_module|mdr|data [7]) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[81]~170_combout ),
	.datac(!\datapath_module|mdr|data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[87]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[87]~185 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[87]~185 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cache_datapath_module|writecache_mux|f[87]~185 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[87]~186 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[87]~186_combout  = ( \pmem_rdata[87]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[87]~185_combout ) ) ) # ( 
// !\pmem_rdata[87]~input_o  & ( (\cache_datapath_module|writecache_mux|f[87]~185_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[87]~185_combout ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[87]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[87]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[87]~186 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[87]~186 .lut_mask = 64'h04040404F7F7F7F7;
defparam \cache_datapath_module|writecache_mux|f[87]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~87 (
// Equation(s):
// \cache_datapath_module|data1|data~87_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a86  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [180] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [179]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a86  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [180]) # (\cache_datapath_module|data1|data_rtl_0_bypass [179]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a86  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [179] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [180]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a86  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [179] & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [180]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [179]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [180]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a86 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~87 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~87 .lut_mask = 64'h4444544577775775;
defparam \cache_datapath_module|data1|data~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[179] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[86]~183_combout ),
	.asdata(\pmem_rdata[86]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [179]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[179] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[179] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[86]~87 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [179] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~87_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [179] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~87_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [179] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [180]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a86 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [179] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [180] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a86 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [180]),
	.datac(!\cache_datapath_module|data1|data~87_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a86 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [179]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[86]~87 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[86]~87 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[86]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[86]~183 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[86]~183_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout  & ( (!\cache_datapath_module|writecache_mux|f[81]~170_combout ) # (\datapath_module|mdr|data [6]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout  & ( (\datapath_module|mdr|data [6] & \cache_datapath_module|writecache_mux|f[81]~170_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [6]),
	.datac(!\cache_datapath_module|writecache_mux|f[81]~170_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[86]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[86]~183 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[86]~183 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[86]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[86]~184 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[86]~184_combout  = ( \pmem_rdata[86]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[86]~183_combout ) ) ) # ( 
// !\pmem_rdata[86]~input_o  & ( (\cache_datapath_module|writecache_mux|f[86]~183_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[86]~183_combout ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[86]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[86]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[86]~184 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[86]~184 .lut_mask = 64'h00500050FF5FFF5F;
defparam \cache_datapath_module|writecache_mux|f[86]~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[178]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[178]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[178]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[178]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[178]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[178]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y49_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[178] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[178]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [178]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[178] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[178] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[178]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[178]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[178]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[178]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[178]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[178]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N17
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[178] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[178]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [178]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[178] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[178] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[177]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[177]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[85]~181_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[85]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[177]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[177]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[177]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[177]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y49_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[177] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[177]~feeder_combout ),
	.asdata(\pmem_rdata[85]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [177]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[177] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[177] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~86 (
// Equation(s):
// \cache_datapath_module|data1|data~86_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a85  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [178] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [177]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a85  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [178] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [177]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a85  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [177] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [178]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a85  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [177] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [178]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [178]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [177]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a85 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~86 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~86 .lut_mask = 64'h2322222373777773;
defparam \cache_datapath_module|data1|data~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y49_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[177] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[85]~181_combout ),
	.asdata(\pmem_rdata[85]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [177]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[177] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[177] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N6
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[85]~86 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [177] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~86_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [177] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~86_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [177] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [178]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a85 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [177] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a85  & (\cache_datapath_module|data0|data_rtl_0_bypass [178] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a85 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [178]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~86_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [177]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[85]~86 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[85]~86 .lut_mask = 64'h1010DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[85]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[85]~181 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[85]~181_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout  & ( (!\cache_datapath_module|writecache_mux|f[81]~170_combout ) # (\datapath_module|mdr|data [5]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout  & ( (\datapath_module|mdr|data [5] & \cache_datapath_module|writecache_mux|f[81]~170_combout ) ) )

	.dataa(!\datapath_module|mdr|data [5]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[81]~170_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[85]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[85]~181 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[85]~181 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[85]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[85]~182 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[85]~182_combout  = ( \cache_datapath_module|writecache_mux|f[85]~181_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[85]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[85]~181_combout  & ( (\pmem_rdata[85]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[85]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[85]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[85]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[85]~182 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[85]~182 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \cache_datapath_module|writecache_mux|f[85]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[176]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[176]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[176]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[176]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[176]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[176]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N27
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[176] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[176]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [176]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[176] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[176] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[175]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[175]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[84]~179_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[84]~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[175]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[175]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[175]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[175]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[175] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[175]~feeder_combout ),
	.asdata(\pmem_rdata[84]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [175]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[175] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[175] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~85 (
// Equation(s):
// \cache_datapath_module|data1|data~85_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a84  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [176] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [175]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a84  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [175]) # (\cache_datapath_module|data1|data_rtl_0_bypass [176]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a84  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [175] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [176]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a84  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [176] & 
// \cache_datapath_module|data1|data_rtl_0_bypass [175]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [176]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [175]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a84 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~85 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~85 .lut_mask = 64'h00CC00ED33FF12FF;
defparam \cache_datapath_module|data1|data~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[175] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[84]~179_combout ),
	.asdata(\pmem_rdata[84]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [175]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[175] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[175] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N34
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[84]~85 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [175] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~85_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [175] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~85_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [175] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [176]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a84 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [175] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [176] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a84 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [176]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a84 ),
	.datad(!\cache_datapath_module|data1|data~85_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [175]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[84]~85 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[84]~85 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[84]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[84]~179 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[84]~179_combout  = (!\cache_datapath_module|writecache_mux|f[81]~170_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[81]~170_combout  & (\datapath_module|mdr|data [4]))

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[81]~170_combout ),
	.datac(!\datapath_module|mdr|data [4]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[84]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[84]~179 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[84]~179 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \cache_datapath_module|writecache_mux|f[84]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[84]~180 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[84]~180_combout  = ( \cache_datapath_module|writecache_mux|f[84]~179_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[84]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[84]~179_combout  & ( (\pmem_rdata[84]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[84]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(gnd),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[84]~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[84]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[84]~180 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[84]~180 .lut_mask = 64'h5511551155DD55DD;
defparam \cache_datapath_module|writecache_mux|f[84]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[174]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[174]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[174]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[174]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[174]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[174]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[174] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[174]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [174]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[174] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[174] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[173]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[173]~feeder_combout  = \cache_datapath_module|writecache_mux|f[83]~177_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[83]~177_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[173]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[173]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[173]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[173]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N94
stratixiii_io_ibuf \pmem_rdata[83]~input (
	.i(pmem_rdata[83]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[83]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[83]~input .bus_hold = "false";
defparam \pmem_rdata[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y32_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[173] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[173]~feeder_combout ),
	.asdata(\pmem_rdata[83]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [173]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[173] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[173] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data~84 (
// Equation(s):
// \cache_datapath_module|data1|data~84_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a83  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [174] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [173]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a83  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [173] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [174]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a83  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [174] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [173]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a83  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [173] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [174]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [174]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [173]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a83 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~84 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~84 .lut_mask = 64'h00CE31FF00CD32FF;
defparam \cache_datapath_module|data1|data~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[173] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[83]~177_combout ),
	.asdata(\pmem_rdata[83]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [173]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[173] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[173] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[83]~84 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [173] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~84_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [173] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~84_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [173] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [174]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a83 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [173] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [174] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a83  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [174]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a83 ),
	.datac(!\cache_datapath_module|data1|data~84_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [173]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[83]~84 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[83]~84 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[83]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[83]~177 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[83]~177_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout  & ( (!\cache_datapath_module|writecache_mux|f[81]~170_combout ) # (\datapath_module|mdr|data [3]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout  & ( (\cache_datapath_module|writecache_mux|f[81]~170_combout  & \datapath_module|mdr|data [3]) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[81]~170_combout ),
	.datac(!\datapath_module|mdr|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[83]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[83]~177 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[83]~177 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cache_datapath_module|writecache_mux|f[83]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[83]~178 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[83]~178_combout  = ( \pmem_rdata[83]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[83]~177_combout ) ) ) # ( 
// !\pmem_rdata[83]~input_o  & ( (\cache_datapath_module|writecache_mux|f[83]~177_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[83]~177_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[83]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[83]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[83]~178 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[83]~178 .lut_mask = 64'h03000300F3FFF3FF;
defparam \cache_datapath_module|writecache_mux|f[83]~178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[172]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[172]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[172]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[172]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[172]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[172]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[172] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[172]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [172]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[172] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[172] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[171]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[171]~feeder_combout  = \cache_datapath_module|writecache_mux|f[82]~175_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[82]~175_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[171]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[171]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[171]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[171]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y44_N1
stratixiii_io_ibuf \pmem_rdata[82]~input (
	.i(pmem_rdata[82]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[82]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[82]~input .bus_hold = "false";
defparam \pmem_rdata[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y37_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[171] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[171]~feeder_combout ),
	.asdata(\pmem_rdata[82]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [171]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[171] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[171] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~83 (
// Equation(s):
// \cache_datapath_module|data1|data~83_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a82  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [172] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [171]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a82  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [172] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [171]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a82  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [171] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [172]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a82  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [171] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [172]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [172]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [171]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a82 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~83 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~83 .lut_mask = 64'h00BA00AB45FF54FF;
defparam \cache_datapath_module|data1|data~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[171] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[82]~175_combout ),
	.asdata(\pmem_rdata[82]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [171]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[171] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[171] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[82]~83 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [171] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~83_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [171] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~83_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [171] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [172]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a82 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [171] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [172] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a82  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [172]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a82 ),
	.datac(!\cache_datapath_module|data1|data~83_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [171]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[82]~83 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[82]~83 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[82]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[82]~175 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[82]~175_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout  & ( (!\cache_datapath_module|writecache_mux|f[81]~170_combout ) # (\datapath_module|mdr|data [2]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout  & ( (\cache_datapath_module|writecache_mux|f[81]~170_combout  & \datapath_module|mdr|data [2]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[81]~170_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[82]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[82]~175 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[82]~175 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[82]~175 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[82]~176 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[82]~176_combout  = ( \pmem_rdata[82]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[82]~175_combout ) ) ) # ( 
// !\pmem_rdata[82]~input_o  & ( (\cache_datapath_module|writecache_mux|f[82]~175_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[82]~175_combout ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(gnd),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[82]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[82]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[82]~176 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[82]~176 .lut_mask = 64'h00440044FF77FF77;
defparam \cache_datapath_module|writecache_mux|f[82]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[170]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[170]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[170]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[170]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[170]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[170]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N17
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[170] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[170]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [170]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[170] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[170] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[169]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[169]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[81]~173_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[81]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[169]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[169]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[169]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[169]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[169] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[169]~feeder_combout ),
	.asdata(\pmem_rdata[81]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [169]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[169] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[169] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~82 (
// Equation(s):
// \cache_datapath_module|data1|data~82_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a81  & ( \cache_datapath_module|data1|data_rtl_0_bypass [169] ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a81  
// & ( \cache_datapath_module|data1|data_rtl_0_bypass [169] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [170]) # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a81  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [169] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [170] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [170]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a81 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [169]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~82 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~82 .lut_mask = 64'h00003132CECDFFFF;
defparam \cache_datapath_module|data1|data~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[169] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[81]~173_combout ),
	.asdata(\pmem_rdata[81]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [169]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[169] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[169] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[81]~82 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [169] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~82_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [169] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~82_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [169] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [170]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a81 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [169] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [170] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a81 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [170]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a81 ),
	.datad(!\cache_datapath_module|data1|data~82_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [169]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[81]~82 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[81]~82 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[81]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[81]~173 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[81]~173_combout  = ( \cache_datapath_module|writecache_mux|f[81]~170_combout  & ( \datapath_module|mdr|data [1] ) ) # ( !\cache_datapath_module|writecache_mux|f[81]~170_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [1]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[81]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[81]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[81]~173 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[81]~173 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cache_datapath_module|writecache_mux|f[81]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N18
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[81]~174 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[81]~174_combout  = ( \cache_datapath_module|writecache_mux|f[81]~173_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[81]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[81]~173_combout  & ( (\pmem_rdata[81]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(!\pmem_rdata[81]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[81]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[81]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[81]~174 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[81]~174 .lut_mask = 64'h2323232373737373;
defparam \cache_datapath_module|writecache_mux|f[81]~174 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[168]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[168]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[168]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[168]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[168]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[168]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[168] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[168]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [168]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[168] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[168] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[167]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[167]~feeder_combout  = \cache_datapath_module|writecache_mux|f[80]~171_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[80]~171_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[167]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[167]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[167]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[167]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[167] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[167]~feeder_combout ),
	.asdata(\pmem_rdata[80]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [167]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[167] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[167] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data~81 (
// Equation(s):
// \cache_datapath_module|data1|data~81_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a80  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [168] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [167]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a80  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [168] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [167]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a80  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [167] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [168]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a80  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [167] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [168]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [168]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [167]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a80 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~81 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~81 .lut_mask = 64'h00AE00AB51FF54FF;
defparam \cache_datapath_module|data1|data~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[167] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[80]~171_combout ),
	.asdata(\pmem_rdata[80]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [167]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[167] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[167] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[80]~81 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [167] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~81_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [167] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~81_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [167] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [168]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a80 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [167] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [168] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a80 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [168]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a80 ),
	.datad(!\cache_datapath_module|data1|data~81_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [167]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[80]~81 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[80]~81 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[80]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[80]~171 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[80]~171_combout  = ( \cache_datapath_module|writecache_mux|f[81]~170_combout  & ( \datapath_module|mdr|data [0] ) ) # ( !\cache_datapath_module|writecache_mux|f[81]~170_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout  ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[81]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[80]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[80]~171 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[80]~171 .lut_mask = 64'h555555550F0F0F0F;
defparam \cache_datapath_module|writecache_mux|f[80]~171 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[80]~172 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[80]~172_combout  = ( \control_module|WideOr19~combout  & ( \pmem_rdata[80]~input_o  ) ) # ( !\control_module|WideOr19~combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & (\pmem_rdata[80]~input_o )) # 
// (\cache_control_module|writecachemux_sel~0_combout  & ((\cache_datapath_module|writecache_mux|f[80]~171_combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[80]~input_o ),
	.datad(!\cache_datapath_module|writecache_mux|f[80]~171_combout ),
	.datae(gnd),
	.dataf(!\control_module|WideOr19~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[80]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[80]~172 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[80]~172 .lut_mask = 64'h0A5F0A5F0F0F0F0F;
defparam \cache_datapath_module|writecache_mux|f[80]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~80 (
// Equation(s):
// \cache_datapath_module|data1|data~80_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a79  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [166] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [165]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a79  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [165]) # (\cache_datapath_module|data1|data_rtl_0_bypass [166]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a79  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [165] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [166]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a79  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [166] & 
// \cache_datapath_module|data1|data_rtl_0_bypass [165]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [166]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [165]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~80 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~80 .lut_mask = 64'h00AA00EB55FF14FF;
defparam \cache_datapath_module|data1|data~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[165] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[79]~168_combout ),
	.asdata(\pmem_rdata[79]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [165]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[165] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[165] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[79]~80 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [165] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~80_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [165] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~80_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [165] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [166]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a79 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [165] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [166] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a79 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [166]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~80_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a79 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [165]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[79]~80 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[79]~80 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[79]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[79]~168 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[79]~168_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout  & ( (!\cache_datapath_module|writecache_mux|f[78]~153_combout ) # (\datapath_module|mdr|data [15]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout  & ( (\datapath_module|mdr|data [15] & \cache_datapath_module|writecache_mux|f[78]~153_combout ) ) )

	.dataa(!\datapath_module|mdr|data [15]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[78]~153_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[79]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[79]~168 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[79]~168 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[79]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[79]~169 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[79]~169_combout  = ( \cache_datapath_module|writecache_mux|f[79]~168_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[79]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[79]~168_combout  & ( (\pmem_rdata[79]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[79]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[79]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[79]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[79]~169 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[79]~169 .lut_mask = 64'h303330333F333F33;
defparam \cache_datapath_module|writecache_mux|f[79]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[164]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[164]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[164]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[164]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[164]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[164]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[164] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[164]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [164]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[164] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[164] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[163]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[163]~feeder_combout  = \cache_datapath_module|writecache_mux|f[78]~166_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[78]~166_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[163]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[163]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[163]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[163]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N1
stratixiii_io_ibuf \pmem_rdata[78]~input (
	.i(pmem_rdata[78]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[78]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[78]~input .bus_hold = "false";
defparam \pmem_rdata[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y38_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[163] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[163]~feeder_combout ),
	.asdata(\pmem_rdata[78]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [163]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[163] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[163] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~79 (
// Equation(s):
// \cache_datapath_module|data1|data~79_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a78  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [164] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [163]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a78  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [163]) # (\cache_datapath_module|data1|data_rtl_0_bypass [164]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a78  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [163] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [164]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a78  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [164] & 
// \cache_datapath_module|data1|data_rtl_0_bypass [163]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [164]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [163]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~79 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~79 .lut_mask = 64'h00CC00ED33FF12FF;
defparam \cache_datapath_module|data1|data~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[163] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[78]~166_combout ),
	.asdata(\pmem_rdata[78]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [163]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[163] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[163] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N20
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[78]~79 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[78]~79_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [163] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~79_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [163] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~79_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [163] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [164]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a78 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [163] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [164] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a78 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [164]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a78 ),
	.datad(!\cache_datapath_module|data1|data~79_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [163]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[78]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[78]~79 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[78]~79 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[78]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[78]~166 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[78]~166_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~79_combout  & ( (!\cache_datapath_module|writecache_mux|f[78]~153_combout ) # (\datapath_module|mdr|data [14]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~79_combout  & ( (\datapath_module|mdr|data [14] & \cache_datapath_module|writecache_mux|f[78]~153_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [14]),
	.datac(!\cache_datapath_module|writecache_mux|f[78]~153_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[78]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[78]~166 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[78]~166 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[78]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[78]~167 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[78]~167_combout  = ( \control_module|WideOr19~combout  & ( \pmem_rdata[78]~input_o  ) ) # ( !\control_module|WideOr19~combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & ((\pmem_rdata[78]~input_o ))) 
// # (\cache_control_module|writecachemux_sel~0_combout  & (\cache_datapath_module|writecache_mux|f[78]~166_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[78]~166_combout ),
	.datab(!\pmem_rdata[78]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|WideOr19~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[78]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[78]~167 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[78]~167 .lut_mask = 64'h3535353533333333;
defparam \cache_datapath_module|writecache_mux|f[78]~167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[162]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[162]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[162]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[162]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[162]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[162]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[162] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[162]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [162]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[162] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[162] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[162]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[162]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[162]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[162]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[162]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[162]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N13
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[162] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[162]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [162]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[162] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[162] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[161]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[161]~feeder_combout  = \cache_datapath_module|writecache_mux|f[77]~164_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[77]~164_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[161]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[161]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[161]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[161]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N63
stratixiii_io_ibuf \pmem_rdata[77]~input (
	.i(pmem_rdata[77]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[77]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[77]~input .bus_hold = "false";
defparam \pmem_rdata[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y36_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[161] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[161]~feeder_combout ),
	.asdata(\pmem_rdata[77]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [161]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[161] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[161] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~78 (
// Equation(s):
// \cache_datapath_module|data1|data~78_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [161] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a77  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [161] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a77  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [162] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [161] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a77  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [162]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [162]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [161]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a77 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~78 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~78 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_datapath_module|data1|data~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[161] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[77]~164_combout ),
	.asdata(\pmem_rdata[77]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [161]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[161] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[161] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N4
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[77]~78 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [161] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~78_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [161] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~78_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [161] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [162]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a77 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [161] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a77  & (\cache_datapath_module|data0|data_rtl_0_bypass [162] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a77 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [162]),
	.datac(!\cache_datapath_module|data1|data~78_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [161]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[77]~78 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[77]~78 .lut_mask = 64'h1100DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[77]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[77]~164 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[77]~164_combout  = ( \cache_datapath_module|writecache_mux|f[78]~153_combout  & ( \datapath_module|mdr|data [13] ) ) # ( !\cache_datapath_module|writecache_mux|f[78]~153_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [13]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[78]~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[77]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[77]~164 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[77]~164 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cache_datapath_module|writecache_mux|f[77]~164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[77]~165 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[77]~165_combout  = ( \pmem_rdata[77]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[77]~164_combout ) ) ) # ( 
// !\pmem_rdata[77]~input_o  & ( (\cache_datapath_module|writecache_mux|f[77]~164_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[77]~164_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[77]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[77]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[77]~165 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[77]~165 .lut_mask = 64'h05000500F5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[77]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[160]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[160]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[160]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[160]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[160]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[160]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N39
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[160] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[160]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [160]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[160] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[160] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[159]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[159]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[76]~162_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[76]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[159]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[159]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[159]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[159]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y51_N63
stratixiii_io_ibuf \pmem_rdata[76]~input (
	.i(pmem_rdata[76]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[76]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[76]~input .bus_hold = "false";
defparam \pmem_rdata[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y36_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[159] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[159]~feeder_combout ),
	.asdata(\pmem_rdata[76]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [159]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[159] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[159] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~77 (
// Equation(s):
// \cache_datapath_module|data1|data~77_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a76  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [160] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [159]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a76  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [160] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [159]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a76  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [159] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [160]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a76  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [159] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [160]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [160]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [159]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~77 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~77 .lut_mask = 64'h00BA00AB45FF54FF;
defparam \cache_datapath_module|data1|data~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N11
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[159] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[76]~162_combout ),
	.asdata(\pmem_rdata[76]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [159]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[159] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[159] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[76]~77 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[76]~77_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [159] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~77_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [159] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~77_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [159] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [160]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a76 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [159] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [160] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a76  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [160]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a76 ),
	.datac(!\cache_datapath_module|data1|data~77_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [159]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[76]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[76]~77 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[76]~77 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[76]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N10
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[76]~162 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[76]~162_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[76]~77_combout  & ( (!\cache_datapath_module|writecache_mux|f[78]~153_combout ) # (\datapath_module|mdr|data [12]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[76]~77_combout  & ( (\datapath_module|mdr|data [12] & \cache_datapath_module|writecache_mux|f[78]~153_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [12]),
	.datac(!\cache_datapath_module|writecache_mux|f[78]~153_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[76]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[76]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[76]~162 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[76]~162 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[76]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[76]~163 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[76]~163_combout  = ( \pmem_rdata[76]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[76]~162_combout ) ) ) # ( 
// !\pmem_rdata[76]~input_o  & ( (\cache_datapath_module|writecache_mux|f[76]~162_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[76]~162_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[76]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[76]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[76]~163 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[76]~163 .lut_mask = 64'h03000300F3FFF3FF;
defparam \cache_datapath_module|writecache_mux|f[76]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N18
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[158]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[158]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[158]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[158]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[158]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[158]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N19
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[158] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[158]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [158]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[158] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[158] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[157]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[157]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[75]~160_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[75]~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[157]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[157]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[157]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[157]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[157] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[157]~feeder_combout ),
	.asdata(\pmem_rdata[75]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [157]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[157] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[157] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~76 (
// Equation(s):
// \cache_datapath_module|data1|data~76_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a75  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [158] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [157]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a75  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [158] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [157]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a75  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [157] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [158]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a75  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [157] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [158]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [158]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [157]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~76 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~76 .lut_mask = 64'h0A0E0A0B5F1F5F4F;
defparam \cache_datapath_module|data1|data~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N11
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[157] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[75]~160_combout ),
	.asdata(\pmem_rdata[75]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [157]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[157] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[157] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N26
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[75]~76 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [157] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~76_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [157] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~76_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [157] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [158]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a75 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [157] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [158] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a75 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [158]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a75 ),
	.datad(!\cache_datapath_module|data1|data~76_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [157]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[75]~76 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[75]~76 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[75]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N10
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[75]~160 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[75]~160_combout  = (!\cache_datapath_module|writecache_mux|f[78]~153_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[78]~153_combout  & (\datapath_module|mdr|data [11]))

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [11]),
	.datac(!\cache_datapath_module|writecache_mux|f[78]~153_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[75]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[75]~160 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[75]~160 .lut_mask = 64'h03F303F303F303F3;
defparam \cache_datapath_module|writecache_mux|f[75]~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X40_Y37_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[75]~161 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[75]~161_combout  = ( \cache_datapath_module|writecache_mux|f[75]~160_combout  & ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|WideOr19~combout ) # (\pmem_rdata[75]~input_o ) ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[75]~160_combout  & ( \cache_control_module|writecachemux_sel~0_combout  & ( (\pmem_rdata[75]~input_o  & \control_module|WideOr19~combout ) ) ) ) # ( \cache_datapath_module|writecache_mux|f[75]~160_combout  & ( 
// !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[75]~input_o  ) ) ) # ( !\cache_datapath_module|writecache_mux|f[75]~160_combout  & ( !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[75]~input_o  ) ) )

	.dataa(!\pmem_rdata[75]~input_o ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(gnd),
	.datae(!\cache_datapath_module|writecache_mux|f[75]~160_combout ),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[75]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[75]~161 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[75]~161 .lut_mask = 64'h555555550505F5F5;
defparam \cache_datapath_module|writecache_mux|f[75]~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[155]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[155]~feeder_combout  = \cache_datapath_module|writecache_mux|f[74]~158_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[74]~158_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[155]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[155]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[155]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[155]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X13_Y51_N32
stratixiii_io_ibuf \pmem_rdata[74]~input (
	.i(pmem_rdata[74]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[74]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[74]~input .bus_hold = "false";
defparam \pmem_rdata[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y38_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[155] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[155]~feeder_combout ),
	.asdata(\pmem_rdata[74]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [155]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[155] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[155] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[156]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[156]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[156]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[156]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[156]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[156]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y38_N35
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[156] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[156]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [156]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[156] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[156] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~75 (
// Equation(s):
// \cache_datapath_module|data1|data~75_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [156] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a74  & ( ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [155]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [156] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a74  & ( \cache_datapath_module|data1|data_rtl_0_bypass [155] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [156] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a74  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [155] & (\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [156] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a74  & ( \cache_datapath_module|data1|data_rtl_0_bypass [155] ) ) 
// )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [155]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [156]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a74 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~75 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~75 .lut_mask = 64'h333300213333FF7B;
defparam \cache_datapath_module|data1|data~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[156]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[156]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[156]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[156]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[156]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[156]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y38_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[156] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[156]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [156]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[156] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[156] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y38_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[155] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[74]~158_combout ),
	.asdata(\pmem_rdata[74]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [155]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[155] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[155] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[74]~75 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [155] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~75_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [155] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~75_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [155] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [156]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a74 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [155] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a74  & \cache_datapath_module|data0|data_rtl_0_bypass 
// [156])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a74 ),
	.datac(!\cache_datapath_module|data1|data~75_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [156]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [155]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[74]~75 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[74]~75 .lut_mask = 64'h0022FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[74]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[74]~158 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[74]~158_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout  & ( (!\cache_datapath_module|writecache_mux|f[78]~153_combout ) # (\datapath_module|mdr|data [10]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout  & ( (\datapath_module|mdr|data [10] & \cache_datapath_module|writecache_mux|f[78]~153_combout ) ) )

	.dataa(!\datapath_module|mdr|data [10]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[78]~153_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[74]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[74]~158 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[74]~158 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[74]~158 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N2
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[74]~159 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[74]~159_combout  = ( \pmem_rdata[74]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[74]~158_combout ) ) ) # ( 
// !\pmem_rdata[74]~input_o  & ( (\cache_datapath_module|writecache_mux|f[74]~158_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[74]~158_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[74]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[74]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[74]~159 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[74]~159 .lut_mask = 64'h03000300F3FFF3FF;
defparam \cache_datapath_module|writecache_mux|f[74]~159 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[153]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[153]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[73]~156_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[73]~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[153]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[153]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[153]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[153]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[153] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[153]~feeder_combout ),
	.asdata(\pmem_rdata[73]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [153]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[153] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[153] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[154]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[154]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[154]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[154]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[154]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[154]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N13
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[154] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[154]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [154]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[154] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[154] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data~74 (
// Equation(s):
// \cache_datapath_module|data1|data~74_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [154] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a73  & ( ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [153]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [154] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a73  & ( \cache_datapath_module|data1|data_rtl_0_bypass [153] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [154] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a73  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [153] & (\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [154] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a73  & ( \cache_datapath_module|data1|data_rtl_0_bypass [153] ) ) 
// )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [153]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [154]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~74 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~74 .lut_mask = 64'h333302013333F7FB;
defparam \cache_datapath_module|data1|data~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[153] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[73]~156_combout ),
	.asdata(\pmem_rdata[73]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [153]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[153] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[153] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[73]~74 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [153] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~74_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [153] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~74_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [153] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [154]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a73 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [153] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [154] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a73 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [154]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a73 ),
	.datad(!\cache_datapath_module|data1|data~74_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [153]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[73]~74 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[73]~74 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[73]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[73]~156 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[73]~156_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout  & ( (!\cache_datapath_module|writecache_mux|f[78]~153_combout ) # (\datapath_module|mdr|data [9]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout  & ( (\datapath_module|mdr|data [9] & \cache_datapath_module|writecache_mux|f[78]~153_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [9]),
	.datac(!\cache_datapath_module|writecache_mux|f[78]~153_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[73]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[73]~156 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[73]~156 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[73]~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[73]~157 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[73]~157_combout  = ( \cache_datapath_module|writecache_mux|f[73]~156_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[73]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[73]~156_combout  & ( (\pmem_rdata[73]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[73]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[73]~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[73]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[73]~157 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[73]~157 .lut_mask = 64'h303330333F333F33;
defparam \cache_datapath_module|writecache_mux|f[73]~157 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[152]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[152]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[152]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[152]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[152]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[152]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[152] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[152]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [152]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[152] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[152] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[151]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[151]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[72]~154_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[72]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[151]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[151]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[151]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[151]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[151] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[151]~feeder_combout ),
	.asdata(\pmem_rdata[72]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [151]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[151] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[151] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~73 (
// Equation(s):
// \cache_datapath_module|data1|data~73_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [151] ) ) # ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [151] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [152]) # ((\cache_datapath_module|data1|data~0_combout  & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( !\cache_datapath_module|data1|data_rtl_0_bypass 
// [151] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [152] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [152]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [151]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~73 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~73 .lut_mask = 64'h00004554BAABFFFF;
defparam \cache_datapath_module|data1|data~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[152]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[152]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[152]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[152]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[152]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[152]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[152] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[152]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [152]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[152] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[152] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[151] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[72]~154_combout ),
	.asdata(\pmem_rdata[72]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [151]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[151] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[151] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[72]~73 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [151] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~73_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [151] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~73_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [151] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [152]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72~portbdataout )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [151] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72~portbdataout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [152])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datac(!\cache_datapath_module|data1|data~73_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [152]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [151]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[72]~73 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[72]~73 .lut_mask = 64'h0022FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[72]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[72]~154 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[72]~154_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout  & ( (!\cache_datapath_module|writecache_mux|f[78]~153_combout ) # (\datapath_module|mdr|data [8]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout  & ( (\datapath_module|mdr|data [8] & \cache_datapath_module|writecache_mux|f[78]~153_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [8]),
	.datac(!\cache_datapath_module|writecache_mux|f[78]~153_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[72]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[72]~154 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[72]~154 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[72]~154 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[72]~155 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[72]~155_combout  = ( \cache_datapath_module|writecache_mux|f[72]~154_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[72]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[72]~154_combout  & ( (\pmem_rdata[72]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[72]~input_o ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[72]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[72]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[72]~155 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[72]~155 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \cache_datapath_module|writecache_mux|f[72]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[205]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[205]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[99]~211_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[99]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[205]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[205]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[205]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[205]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[205] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[205]~feeder_combout ),
	.asdata(\pmem_rdata[99]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [205]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[205] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[205] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~100 (
// Equation(s):
// \cache_datapath_module|data1|data~100_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a99  & ( \cache_datapath_module|data1|data_rtl_0_bypass [205] ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a99 
//  & ( \cache_datapath_module|data1|data_rtl_0_bypass [205] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [206]) # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a99  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [205] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [206] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [206]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a99 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [205]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~100 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~100 .lut_mask = 64'h00002332DCCDFFFF;
defparam \cache_datapath_module|data1|data~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[205] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[99]~211_combout ),
	.asdata(\pmem_rdata[99]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [205]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[205] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[205] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N12
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[99]~100 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [205] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~100_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [205] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~100_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [205] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [206]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a99 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [205] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [206] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a99 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [206]),
	.datac(!\cache_datapath_module|data1|data~100_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a99 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [205]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[99]~100 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[99]~100 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[99]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N30
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[238]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[238]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[238]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[238]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[238]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[238]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[238] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[238]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [238]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[238] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[238] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N94
stratixiii_io_ibuf \pmem_rdata[108]~input (
	.i(pmem_rdata[108]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[108]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[108]~input .bus_hold = "false";
defparam \pmem_rdata[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N63
stratixiii_io_ibuf \pmem_rdata[109]~input (
	.i(pmem_rdata[109]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[109]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[109]~input .bus_hold = "false";
defparam \pmem_rdata[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y51_N63
stratixiii_io_ibuf \pmem_rdata[110]~input (
	.i(pmem_rdata[110]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[110]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[110]~input .bus_hold = "false";
defparam \pmem_rdata[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[228]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[228]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[228]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[228]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[228]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[228]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[228] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[228]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [228]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[228] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[228] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y40_N32
stratixiii_io_ibuf \pmem_rdata[111]~input (
	.i(pmem_rdata[111]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[111]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[111]~input .bus_hold = "false";
defparam \pmem_rdata[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N30
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[230]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[230]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[230]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[230]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[230]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[230]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[230] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[230]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [230]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[230] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[230] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y5_N1
stratixiii_io_ibuf \pmem_rdata[112]~input (
	.i(pmem_rdata[112]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[112]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[112]~input .bus_hold = "false";
defparam \pmem_rdata[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[232]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[232]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[232]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[232]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[232]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[232]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[232] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[232]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [232]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[232] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[232] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[231]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[231]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[112]~239_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[112]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[231]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[231]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[231]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[231]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[231] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[231]~feeder_combout ),
	.asdata(\pmem_rdata[112]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [231]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[231] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[231] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[232]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[232]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[232]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[232]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[232]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[232]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N37
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[232] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[232]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [232]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[232] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[232] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y51_N1
stratixiii_io_ibuf \pmem_rdata[113]~input (
	.i(pmem_rdata[113]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[113]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[113]~input .bus_hold = "false";
defparam \pmem_rdata[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N38
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[117]~238 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[117]~238_combout  = ( \datapath_module|mar|data [3] & ( (\datapath_module|mar|data [2] & (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb3~q )))) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\control_module|state.stb3~q ),
	.datad(!\datapath_module|mar|data [1]),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[117]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[117]~238 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[117]~238 .lut_mask = 64'h0000000000540054;
defparam \cache_datapath_module|writecache_mux|f[117]~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[234]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[234]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[234]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[234]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[234]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[234]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[234] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[234]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [234]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[234] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[234] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N1
stratixiii_io_ibuf \pmem_rdata[114]~input (
	.i(pmem_rdata[114]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[114]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[114]~input .bus_hold = "false";
defparam \pmem_rdata[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[236]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[236]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[236]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[236]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[236]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[236]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[236] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[236]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [236]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[236] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[236] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y51_N63
stratixiii_io_ibuf \pmem_rdata[115]~input (
	.i(pmem_rdata[115]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[115]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[115]~input .bus_hold = "false";
defparam \pmem_rdata[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[115]~245 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[115]~245_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout  & ( (!\cache_datapath_module|writecache_mux|f[117]~238_combout ) # (\datapath_module|mdr|data [3]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout  & ( (\cache_datapath_module|writecache_mux|f[117]~238_combout  & \datapath_module|mdr|data [3]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[117]~238_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[115]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[115]~245 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[115]~245 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[115]~245 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[115]~246 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[115]~246_combout  = ( \cache_datapath_module|writecache_mux|f[115]~245_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[115]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[115]~245_combout  & ( (\pmem_rdata[115]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[115]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[115]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[115]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[115]~246 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[115]~246 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cache_datapath_module|writecache_mux|f[115]~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[240]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[240]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[240]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[240]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[240]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[240]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[240] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[240]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [240]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[240] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[240] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y51_N1
stratixiii_io_ibuf \pmem_rdata[117]~input (
	.i(pmem_rdata[117]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[117]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[117]~input .bus_hold = "false";
defparam \pmem_rdata[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N32
stratixiii_io_ibuf \pmem_rdata[118]~input (
	.i(pmem_rdata[118]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[118]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[118]~input .bus_hold = "false";
defparam \pmem_rdata[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[244]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[244]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[244]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[244]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[244]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[244]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[244] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[244]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [244]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[244] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[244] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N32
stratixiii_io_ibuf \pmem_rdata[119]~input (
	.i(pmem_rdata[119]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[119]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[119]~input .bus_hold = "false";
defparam \pmem_rdata[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N36
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[246]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[246]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[246]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[246]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[246]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[246]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N37
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[246] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[246]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [246]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[246] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[246] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[246]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[246]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[246]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[246]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[246]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[246]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[246] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[246]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [246]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[246] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[246] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[245]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[245]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[119]~253_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[119]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[245]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[245]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[245]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[245]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N39
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[245] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[245]~feeder_combout ),
	.asdata(\pmem_rdata[119]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [245]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[245] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[245] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N1
stratixiii_io_ibuf \pmem_rdata[120]~input (
	.i(pmem_rdata[120]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[120]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[120]~input .bus_hold = "false";
defparam \pmem_rdata[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N36
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[248]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[248]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[248]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[248]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[248]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[248]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N37
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[248] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[248]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [248]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[248] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[248] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y51_N94
stratixiii_io_ibuf \pmem_rdata[121]~input (
	.i(pmem_rdata[121]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[121]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[121]~input .bus_hold = "false";
defparam \pmem_rdata[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N16
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[125]~255 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[125]~255_combout  = ( \control_module|state.stb3~q  & ( (\datapath_module|mar|data [0] & (\datapath_module|mar|data [1] & (\datapath_module|mar|data [3] & \datapath_module|mar|data [2]))) ) ) # ( 
// !\control_module|state.stb3~q  & ( (\datapath_module|mar|data [1] & (\datapath_module|mar|data [3] & \datapath_module|mar|data [2])) ) )

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [3]),
	.datad(!\datapath_module|mar|data [2]),
	.datae(gnd),
	.dataf(!\control_module|state.stb3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[125]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[125]~255 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[125]~255 .lut_mask = 64'h0003000300010001;
defparam \cache_datapath_module|writecache_mux|f[125]~255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[250]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[250]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[250]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[250]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[250]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[250]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N21
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[250] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[250]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [250]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[250] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[250] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N94
stratixiii_io_ibuf \pmem_rdata[122]~input (
	.i(pmem_rdata[122]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[122]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[122]~input .bus_hold = "false";
defparam \pmem_rdata[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[252]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[252]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[252]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[252]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[252]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[252]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y38_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[252] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[252]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [252]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[252] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[252] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N63
stratixiii_io_ibuf \pmem_rdata[123]~input (
	.i(pmem_rdata[123]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[123]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[123]~input .bus_hold = "false";
defparam \pmem_rdata[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[123]~262 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[123]~262_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout  & ( (!\cache_datapath_module|writecache_mux|f[125]~255_combout ) # (\datapath_module|mdr|data [11]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout  & ( (\cache_datapath_module|writecache_mux|f[125]~255_combout  & \datapath_module|mdr|data [11]) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[125]~255_combout ),
	.datac(gnd),
	.datad(!\datapath_module|mdr|data [11]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[123]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[123]~262 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[123]~262 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cache_datapath_module|writecache_mux|f[123]~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[123]~263 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[123]~263_combout  = ( \cache_datapath_module|writecache_mux|f[123]~262_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[123]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[123]~262_combout  & ( (\pmem_rdata[123]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(!\pmem_rdata[123]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[123]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[123]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[123]~263 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[123]~263 .lut_mask = 64'h2323232373737373;
defparam \cache_datapath_module|writecache_mux|f[123]~263 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N63
stratixiii_io_ibuf \pmem_rdata[124]~input (
	.i(pmem_rdata[124]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[124]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[124]~input .bus_hold = "false";
defparam \pmem_rdata[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N63
stratixiii_io_ibuf \pmem_rdata[125]~input (
	.i(pmem_rdata[125]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[125]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[125]~input .bus_hold = "false";
defparam \pmem_rdata[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[258]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[258]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[258]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[258]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[258]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[258]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[258] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[258]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [258]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[258] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[258] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y51_N1
stratixiii_io_ibuf \pmem_rdata[126]~input (
	.i(pmem_rdata[126]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[126]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[126]~input .bus_hold = "false";
defparam \pmem_rdata[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N32
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[260]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[260]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[260]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[260]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[260]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[260]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[260] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[260]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [260]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[260] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[260] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N32
stratixiii_io_ibuf \pmem_rdata[127]~input (
	.i(pmem_rdata[127]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[127]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[127]~input .bus_hold = "false";
defparam \pmem_rdata[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[262]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[262]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[262]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[262]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[262]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[262]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[262] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[262]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [262]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[262] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[262] .power_up = "low";
// synopsys translate_on

// Location: M9K_X34_Y37_N0
stratixiii_ram_block \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\cache_datapath_module|lddata0_mux|f[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cache_datapath_module|writecache_mux|f[127]~271_combout ,\cache_datapath_module|writecache_mux|f[126]~269_combout ,\cache_datapath_module|writecache_mux|f[125]~267_combout ,
\cache_datapath_module|writecache_mux|f[124]~265_combout ,\cache_datapath_module|writecache_mux|f[123]~263_combout ,\cache_datapath_module|writecache_mux|f[122]~261_combout ,\cache_datapath_module|writecache_mux|f[121]~259_combout ,
\cache_datapath_module|writecache_mux|f[120]~257_combout ,\cache_datapath_module|writecache_mux|f[119]~254_combout ,\cache_datapath_module|writecache_mux|f[118]~252_combout ,\cache_datapath_module|writecache_mux|f[117]~250_combout ,
\cache_datapath_module|writecache_mux|f[116]~248_combout ,\cache_datapath_module|writecache_mux|f[115]~246_combout ,\cache_datapath_module|writecache_mux|f[114]~244_combout ,\cache_datapath_module|writecache_mux|f[113]~242_combout ,
\cache_datapath_module|writecache_mux|f[112]~240_combout ,\cache_datapath_module|writecache_mux|f[111]~237_combout ,\cache_datapath_module|writecache_mux|f[110]~235_combout ,\cache_datapath_module|writecache_mux|f[109]~233_combout ,
\cache_datapath_module|writecache_mux|f[108]~231_combout }),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .init_file = "db/mp2.ram0_array_65dbccc.hdl.mif";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "cache_datapath:cache_datapath_module|array:data0|altsyncram:data_rtl_0|altsyncram_v9o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 3;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 108;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 7;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 128;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 3;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 36;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 108;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 7;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 128;
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LABCELL_X30_Y36_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[262]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[262]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[262]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[262]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[262]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[262]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N39
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[262] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[262]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [262]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[262] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[262] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[261]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[261]~feeder_combout  = \cache_datapath_module|writecache_mux|f[127]~270_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[127]~270_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[261]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[261]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[261]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[261]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[261] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[261]~feeder_combout ),
	.asdata(\pmem_rdata[127]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [261]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[261] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[261] .power_up = "low";
// synopsys translate_on

// Location: M9K_X34_Y36_N0
stratixiii_ram_block \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\cache_datapath_module|lddata1_mux|f[0]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cache_datapath_module|writecache_mux|f[127]~271_combout ,\cache_datapath_module|writecache_mux|f[126]~269_combout ,\cache_datapath_module|writecache_mux|f[125]~267_combout ,
\cache_datapath_module|writecache_mux|f[124]~265_combout ,\cache_datapath_module|writecache_mux|f[123]~263_combout ,\cache_datapath_module|writecache_mux|f[122]~261_combout ,\cache_datapath_module|writecache_mux|f[121]~259_combout ,
\cache_datapath_module|writecache_mux|f[120]~257_combout ,\cache_datapath_module|writecache_mux|f[119]~254_combout ,\cache_datapath_module|writecache_mux|f[118]~252_combout ,\cache_datapath_module|writecache_mux|f[117]~250_combout ,
\cache_datapath_module|writecache_mux|f[116]~248_combout ,\cache_datapath_module|writecache_mux|f[115]~246_combout ,\cache_datapath_module|writecache_mux|f[114]~244_combout ,\cache_datapath_module|writecache_mux|f[113]~242_combout ,
\cache_datapath_module|writecache_mux|f[112]~240_combout ,\cache_datapath_module|writecache_mux|f[111]~237_combout ,\cache_datapath_module|writecache_mux|f[110]~235_combout ,\cache_datapath_module|writecache_mux|f[109]~233_combout ,
\cache_datapath_module|writecache_mux|f[108]~231_combout }),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .init_file = "db/mp2.ram0_array_65dbccc.hdl.mif";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "cache_datapath:cache_datapath_module|array:data1|altsyncram:data_rtl_0|altsyncram_v9o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 3;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 108;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 7;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 128;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 3;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 36;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 108;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 7;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 128;
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LABCELL_X30_Y36_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~128 (
// Equation(s):
// \cache_datapath_module|data1|data~128_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a127  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [262] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [261]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a127  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [262] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [261]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a127  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [261] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [262]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a127  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [261] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [262]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [262]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [261]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a127 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~128 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~128 .lut_mask = 64'h0B0A0A0B4F5F5F4F;
defparam \cache_datapath_module|data1|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N37
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[261] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[127]~270_combout ),
	.asdata(\pmem_rdata[127]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [261]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[261] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[261] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[127]~128 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [261] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~128_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [261] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~128_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [261] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [262]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a127 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [261] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [262] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a127 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [262]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a127 ),
	.datad(!\cache_datapath_module|data1|data~128_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [261]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[127]~128 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[127]~128 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[127]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N36
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[127]~270 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[127]~270_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout  & ( (!\cache_datapath_module|writecache_mux|f[125]~255_combout ) # (\datapath_module|mdr|data [15]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout  & ( (\datapath_module|mdr|data [15] & \cache_datapath_module|writecache_mux|f[125]~255_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [15]),
	.datac(!\cache_datapath_module|writecache_mux|f[125]~255_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[127]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[127]~270 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[127]~270 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[127]~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[127]~271 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[127]~271_combout  = ( \cache_datapath_module|writecache_mux|f[127]~270_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[127]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[127]~270_combout  & ( (\pmem_rdata[127]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\pmem_rdata[127]~input_o ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[127]~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[127]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[127]~271 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[127]~271 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \cache_datapath_module|writecache_mux|f[127]~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[260]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[260]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[260]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[260]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[260]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[260]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[260] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[260]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [260]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[260] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[260] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[259]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[259]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[126]~268_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[126]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[259]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[259]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[259]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[259]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[259] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[259]~feeder_combout ),
	.asdata(\pmem_rdata[126]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [259]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[259] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[259] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~127 (
// Equation(s):
// \cache_datapath_module|data1|data~127_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a126  & ( \cache_datapath_module|data1|data_rtl_0_bypass [259] ) ) # ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a126  & ( \cache_datapath_module|data1|data_rtl_0_bypass [259] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [260]) # ((\cache_datapath_module|data1|data~0_combout  & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a126  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [259] & ( 
// (\cache_datapath_module|data1|data_rtl_0_bypass [260] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [260]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a126 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [259]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~127 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~127 .lut_mask = 64'h00003312CCEDFFFF;
defparam \cache_datapath_module|data1|data~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[259] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[126]~268_combout ),
	.asdata(\pmem_rdata[126]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [259]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[259] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[259] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[126]~127 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[126]~127_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [259] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~127_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [259] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~127_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [259] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [260]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a126 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [259] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [260] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a126 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [260]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a126 ),
	.datad(!\cache_datapath_module|data1|data~127_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [259]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[126]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[126]~127 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[126]~127 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[126]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[126]~268 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[126]~268_combout  = ( \cache_datapath_module|writecache_mux|f[125]~255_combout  & ( \datapath_module|mdr|data [14] ) ) # ( !\cache_datapath_module|writecache_mux|f[125]~255_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[126]~127_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [14]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[126]~127_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[125]~255_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[126]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[126]~268 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[126]~268 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cache_datapath_module|writecache_mux|f[126]~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[126]~269 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[126]~269_combout  = ( \cache_datapath_module|writecache_mux|f[126]~268_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[126]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[126]~268_combout  & ( (\pmem_rdata[126]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[126]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[126]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[126]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[126]~269 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[126]~269 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \cache_datapath_module|writecache_mux|f[126]~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[258]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[258]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[258]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[258]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[258]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[258]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N27
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[258] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[258]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [258]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[258] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[258] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[257]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[257]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[125]~266_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[125]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[257]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[257]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[257]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[257]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[257] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[257]~feeder_combout ),
	.asdata(\pmem_rdata[125]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [257]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[257] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[257] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~126 (
// Equation(s):
// \cache_datapath_module|data1|data~126_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [257] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a125  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [257] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a125  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [258] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [257] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a125  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [258]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [258]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [257]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a125 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~126 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~126 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_datapath_module|data1|data~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[257] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[125]~266_combout ),
	.asdata(\pmem_rdata[125]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [257]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[257] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[257] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N34
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[125]~126 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [257] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~126_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [257] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~126_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [257] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [258]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a125 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [257] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [258] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a125 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [258]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a125 ),
	.datad(!\cache_datapath_module|data1|data~126_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [257]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[125]~126 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[125]~126 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[125]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[125]~266 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[125]~266_combout  = ( \datapath_module|mdr|data [13] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout ) # (\cache_datapath_module|writecache_mux|f[125]~255_combout ) ) ) # ( 
// !\datapath_module|mdr|data [13] & ( (!\cache_datapath_module|writecache_mux|f[125]~255_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[125]~255_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[125]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[125]~266 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[125]~266 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \cache_datapath_module|writecache_mux|f[125]~266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[125]~267 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[125]~267_combout  = ( \cache_datapath_module|writecache_mux|f[125]~266_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[125]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[125]~266_combout  & ( (\pmem_rdata[125]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[125]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[125]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[125]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[125]~267 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[125]~267 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cache_datapath_module|writecache_mux|f[125]~267 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[256]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[256]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[256]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[256]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[256]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[256]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[256] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[256]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [256]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[256] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[256] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[255]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[255]~feeder_combout  = \cache_datapath_module|writecache_mux|f[124]~264_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[124]~264_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[255]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[255]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[255]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[255]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[255] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[255]~feeder_combout ),
	.asdata(\pmem_rdata[124]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [255]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[255] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[255] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~125 (
// Equation(s):
// \cache_datapath_module|data1|data~125_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [255] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a124  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [255] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a124  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [256] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [255] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a124  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [256]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [256]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [255]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a124 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~125 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~125 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_datapath_module|data1|data~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[256]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[256]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[256]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[256]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[256]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[256]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[256] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[256]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [256]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[256] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[256] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[255] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[124]~264_combout ),
	.asdata(\pmem_rdata[124]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [255]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[255] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[255] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N14
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[124]~125 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[124]~125_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [255] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~125_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [255] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~125_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [255] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [256]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a124 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [255] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a124  & \cache_datapath_module|data0|data_rtl_0_bypass 
// [256])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a124 ),
	.datac(!\cache_datapath_module|data1|data~125_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [256]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [255]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[124]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[124]~125 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[124]~125 .lut_mask = 64'h0022FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[124]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[124]~264 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[124]~264_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[124]~125_combout  & ( (!\cache_datapath_module|writecache_mux|f[125]~255_combout ) # (\datapath_module|mdr|data [12]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[124]~125_combout  & ( (\datapath_module|mdr|data [12] & \cache_datapath_module|writecache_mux|f[125]~255_combout ) ) )

	.dataa(!\datapath_module|mdr|data [12]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[125]~255_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[124]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[124]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[124]~264 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[124]~264 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[124]~264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[124]~265 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[124]~265_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|WideOr19~combout  & ((\cache_datapath_module|writecache_mux|f[124]~264_combout ))) # (\control_module|WideOr19~combout  
// & (\pmem_rdata[124]~input_o )) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[124]~input_o  ) )

	.dataa(!\pmem_rdata[124]~input_o ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[124]~264_combout ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[124]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[124]~265 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[124]~265 .lut_mask = 64'h5555555505F505F5;
defparam \cache_datapath_module|writecache_mux|f[124]~265 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[252]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[252]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[252]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[252]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[252]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[252]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y38_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[252] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[252]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [252]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[252] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[252] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[251]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[251]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[122]~260_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[122]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[251]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[251]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[251]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[251]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y38_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[251] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[251]~feeder_combout ),
	.asdata(\pmem_rdata[122]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [251]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[251] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[251] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~123 (
// Equation(s):
// \cache_datapath_module|data1|data~123_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [251] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a122  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [251] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a122  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [252] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [251] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a122  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [252]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [252]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [251]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a122 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~123 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~123 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_datapath_module|data1|data~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y38_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[251] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[122]~260_combout ),
	.asdata(\pmem_rdata[122]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [251]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[251] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[251] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N14
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[122]~123 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [251] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~123_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [251] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~123_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [251] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [252]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a122 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [251] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [252] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a122  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [252]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a122 ),
	.datac(!\cache_datapath_module|data1|data~123_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [251]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[122]~123 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[122]~123 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[122]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N32
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[122]~260 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[122]~260_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout  & ( (!\cache_datapath_module|writecache_mux|f[125]~255_combout ) # (\datapath_module|mdr|data [10]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout  & ( (\datapath_module|mdr|data [10] & \cache_datapath_module|writecache_mux|f[125]~255_combout ) ) )

	.dataa(!\datapath_module|mdr|data [10]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[125]~255_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[122]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[122]~260 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[122]~260 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[122]~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[122]~261 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[122]~261_combout  = ( \cache_datapath_module|writecache_mux|f[122]~260_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[122]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[122]~260_combout  & ( (\pmem_rdata[122]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(!\pmem_rdata[122]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[122]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[122]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[122]~261 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[122]~261 .lut_mask = 64'h2323232373737373;
defparam \cache_datapath_module|writecache_mux|f[122]~261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[249]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[249]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[121]~258_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[121]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[249]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[249]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[249]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[249]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[249] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[249]~feeder_combout ),
	.asdata(\pmem_rdata[121]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [249]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[249] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[249] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[250]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[250]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[250]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[250]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[250]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[250]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[250] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[250]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [250]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[250] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[250] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~122 (
// Equation(s):
// \cache_datapath_module|data1|data~122_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a121  & ( \cache_datapath_module|data1|data_rtl_0_bypass [250] & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6])) # (\cache_datapath_module|data1|data_rtl_0_bypass [249])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a121  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [250] & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [249] & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a121  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [250] & ( \cache_datapath_module|data1|data_rtl_0_bypass [249] ) ) 
// ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a121  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [250] & ( \cache_datapath_module|data1|data_rtl_0_bypass [249] ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [249]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a121 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [250]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~122 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~122 .lut_mask = 64'h00FF00FF0041BEFF;
defparam \cache_datapath_module|data1|data~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[249] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[121]~258_combout ),
	.asdata(\pmem_rdata[121]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [249]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[249] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[249] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[121]~122 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [249] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~122_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [249] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~122_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [249] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [250]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a121 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [249] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [250] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a121 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [250]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a121 ),
	.datad(!\cache_datapath_module|data1|data~122_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [249]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[121]~122 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[121]~122 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[121]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[121]~258 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[121]~258_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout  & ( (!\cache_datapath_module|writecache_mux|f[125]~255_combout ) # (\datapath_module|mdr|data [9]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout  & ( (\cache_datapath_module|writecache_mux|f[125]~255_combout  & \datapath_module|mdr|data [9]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[125]~255_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[121]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[121]~258 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[121]~258 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[121]~258 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[121]~259 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[121]~259_combout  = ( \cache_datapath_module|writecache_mux|f[121]~258_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[121]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[121]~258_combout  & ( (\pmem_rdata[121]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[121]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[121]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[121]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[121]~259 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[121]~259 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cache_datapath_module|writecache_mux|f[121]~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[248]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[248]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[248]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[248]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[248]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[248]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[248] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[248]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [248]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[248] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[248] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[247]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[247]~feeder_combout  = \cache_datapath_module|writecache_mux|f[120]~256_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[120]~256_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[247]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[247]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[247]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[247]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[247] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[247]~feeder_combout ),
	.asdata(\pmem_rdata[120]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [247]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[247] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[247] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~121 (
// Equation(s):
// \cache_datapath_module|data1|data~121_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a120  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [248] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [247]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a120  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [247]) # (\cache_datapath_module|data1|data_rtl_0_bypass [248]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a120  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [247] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [248]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a120  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [248] & 
// \cache_datapath_module|data1|data_rtl_0_bypass [247]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [248]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [247]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a120 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~121 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~121 .lut_mask = 64'h0C0C0E0D3F3F1F2F;
defparam \cache_datapath_module|data1|data~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N39
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[247] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[120]~256_combout ),
	.asdata(\pmem_rdata[120]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [247]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[247] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[247] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[120]~121 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [247] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~121_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [247] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~121_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [247] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [248]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a120 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [247] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [248] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a120 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [248]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a120 ),
	.datad(!\cache_datapath_module|data1|data~121_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [247]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[120]~121 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[120]~121 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[120]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N38
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[120]~256 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[120]~256_combout  = ( \cache_datapath_module|writecache_mux|f[125]~255_combout  & ( \datapath_module|mdr|data [8] ) ) # ( !\cache_datapath_module|writecache_mux|f[125]~255_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [8]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[125]~255_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[120]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[120]~256 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[120]~256 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cache_datapath_module|writecache_mux|f[120]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[120]~257 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[120]~257_combout  = ( \cache_datapath_module|writecache_mux|f[120]~256_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[120]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[120]~256_combout  & ( (\pmem_rdata[120]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\pmem_rdata[120]~input_o ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[120]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[120]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[120]~257 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[120]~257 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \cache_datapath_module|writecache_mux|f[120]~257 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data~120 (
// Equation(s):
// \cache_datapath_module|data1|data~120_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a119  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [246] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [245]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a119  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [246] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [245]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a119  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [245] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [246]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a119  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [245] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [246]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [246]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [245]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a119 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~120 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~120 .lut_mask = 64'h00F200F10DFF0EFF;
defparam \cache_datapath_module|data1|data~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[245] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[119]~253_combout ),
	.asdata(\pmem_rdata[119]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [245]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[245] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[245] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[119]~120 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [245] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~120_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [245] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~120_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [245] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [246]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a119 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [245] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [246] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a119 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [246]),
	.datac(!\cache_datapath_module|data1|data~120_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a119 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [245]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[119]~120 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[119]~120 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[119]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[119]~253 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[119]~253_combout  = ( \datapath_module|mdr|data [7] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout ) # (\cache_datapath_module|writecache_mux|f[117]~238_combout ) ) ) # ( 
// !\datapath_module|mdr|data [7] & ( (!\cache_datapath_module|writecache_mux|f[117]~238_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[117]~238_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[119]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[119]~253 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[119]~253 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cache_datapath_module|writecache_mux|f[119]~253 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[119]~254 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[119]~254_combout  = ( \cache_datapath_module|writecache_mux|f[119]~253_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[119]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[119]~253_combout  & ( (\pmem_rdata[119]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[119]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[119]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[119]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[119]~254 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[119]~254 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cache_datapath_module|writecache_mux|f[119]~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[244]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[244]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[244]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[244]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[244]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[244]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N27
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[244] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[244]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [244]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[244] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[244] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[243]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[243]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[118]~251_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[118]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[243]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[243]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[243]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[243]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[243] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[243]~feeder_combout ),
	.asdata(\pmem_rdata[118]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [243]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[243] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[243] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~119 (
// Equation(s):
// \cache_datapath_module|data1|data~119_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [243] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a118  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [243] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a118  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [244] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [243] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a118  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [244]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [244]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [243]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a118 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~119 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~119 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_datapath_module|data1|data~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[243] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[118]~251_combout ),
	.asdata(\pmem_rdata[118]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [243]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[243] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[243] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N34
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[118]~119 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [243] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~119_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [243] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~119_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [243] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [244]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a118 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [243] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [244] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a118 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [244]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a118 ),
	.datad(!\cache_datapath_module|data1|data~119_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [243]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[118]~119 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[118]~119 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[118]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[118]~251 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[118]~251_combout  = ( \cache_datapath_module|writecache_mux|f[117]~238_combout  & ( \datapath_module|mdr|data [6] ) ) # ( !\cache_datapath_module|writecache_mux|f[117]~238_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [6]),
	.datac(gnd),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[117]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[118]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[118]~251 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[118]~251 .lut_mask = 64'h00FF00FF33333333;
defparam \cache_datapath_module|writecache_mux|f[118]~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[118]~252 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[118]~252_combout  = ( \cache_datapath_module|writecache_mux|f[118]~251_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[118]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[118]~251_combout  & ( (\pmem_rdata[118]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[118]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(gnd),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[118]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[118]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[118]~252 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[118]~252 .lut_mask = 64'h5511551155DD55DD;
defparam \cache_datapath_module|writecache_mux|f[118]~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[242]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[242]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[242]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[242]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[242]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[242]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[242] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[242]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [242]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[242] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[242] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[242]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[242]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[242]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[242]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[242]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[242]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y49_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[242] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[242]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [242]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[242] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[242] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[241]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[241]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[117]~249_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[117]~249_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[241]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[241]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[241]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[241]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y49_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[241] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[241]~feeder_combout ),
	.asdata(\pmem_rdata[117]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [241]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[241] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[241] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~118 (
// Equation(s):
// \cache_datapath_module|data1|data~118_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a117  & ( \cache_datapath_module|data1|data_rtl_0_bypass [241] ) ) # ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a117  & ( \cache_datapath_module|data1|data_rtl_0_bypass [241] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [242]) # ((\cache_datapath_module|data1|data~0_combout  & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a117  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [241] & ( 
// (\cache_datapath_module|data1|data_rtl_0_bypass [242] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [242]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a117 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [241]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~118 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~118 .lut_mask = 64'h000000BEFF41FFFF;
defparam \cache_datapath_module|data1|data~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y49_N11
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[241] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[117]~249_combout ),
	.asdata(\pmem_rdata[117]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [241]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[241] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[241] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[117]~118 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [241] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~118_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [241] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~118_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [241] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [242]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a117 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [241] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a117  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [242])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a117 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [242]),
	.datad(!\cache_datapath_module|data1|data~118_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [241]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[117]~118 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[117]~118 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[117]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N10
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[117]~249 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[117]~249_combout  = ( \datapath_module|mdr|data [5] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout ) # (\cache_datapath_module|writecache_mux|f[117]~238_combout ) ) ) # ( 
// !\datapath_module|mdr|data [5] & ( (!\cache_datapath_module|writecache_mux|f[117]~238_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[117]~238_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[117]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[117]~249 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[117]~249 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[117]~249 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[117]~250 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[117]~250_combout  = ( \cache_datapath_module|writecache_mux|f[117]~249_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[117]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[117]~249_combout  & ( (\pmem_rdata[117]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[117]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[117]~249_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[117]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[117]~250 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[117]~250 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cache_datapath_module|writecache_mux|f[117]~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[239]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[239]~feeder_combout  = \cache_datapath_module|writecache_mux|f[116]~247_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[116]~247_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[239]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[239]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[239]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[239]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X45_Y51_N32
stratixiii_io_ibuf \pmem_rdata[116]~input (
	.i(pmem_rdata[116]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[116]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[116]~input .bus_hold = "false";
defparam \pmem_rdata[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[239] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[239]~feeder_combout ),
	.asdata(\pmem_rdata[116]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [239]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[239] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[239] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[240]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[240]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[240]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[240]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[240]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[240]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[240] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[240]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [240]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[240] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[240] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~117 (
// Equation(s):
// \cache_datapath_module|data1|data~117_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a116  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [240] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [239]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a116  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [240] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [239]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a116  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [239] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [240]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a116  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [239] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [240]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [239]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [240]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a116 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~117 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~117 .lut_mask = 64'h4454444577577775;
defparam \cache_datapath_module|data1|data~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[239] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[116]~247_combout ),
	.asdata(\pmem_rdata[116]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [239]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[239] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[239] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[116]~117 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [239] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~117_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [239] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~117_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [239] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [240]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a116 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [239] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [240] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a116 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [240]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a116 ),
	.datad(!\cache_datapath_module|data1|data~117_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [239]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[116]~117 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[116]~117 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[116]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[116]~247 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[116]~247_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout  & ( (!\cache_datapath_module|writecache_mux|f[117]~238_combout ) # (\datapath_module|mdr|data [4]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout  & ( (\datapath_module|mdr|data [4] & \cache_datapath_module|writecache_mux|f[117]~238_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [4]),
	.datac(!\cache_datapath_module|writecache_mux|f[117]~238_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[116]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[116]~247 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[116]~247 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[116]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[116]~248 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[116]~248_combout  = ( \pmem_rdata[116]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[116]~247_combout ) ) ) # ( 
// !\pmem_rdata[116]~input_o  & ( (\cache_datapath_module|writecache_mux|f[116]~247_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[116]~247_combout ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[116]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[116]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[116]~248 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[116]~248 .lut_mask = 64'h00500050FF5FFF5F;
defparam \cache_datapath_module|writecache_mux|f[116]~248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[235]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[235]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[114]~243_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[114]~243_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[235]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[235]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[235]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[235]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[235] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[235]~feeder_combout ),
	.asdata(\pmem_rdata[114]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [235]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[235] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[235] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[236]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[236]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[236]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[236]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[236]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[236]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[236] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[236]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [236]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[236] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[236] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~115 (
// Equation(s):
// \cache_datapath_module|data1|data~115_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [236] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a114  & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0_bypass [235])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [236] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a114  & ( \cache_datapath_module|data1|data_rtl_0_bypass [235] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [236] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a114  & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [235] & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [236] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a114  & ( \cache_datapath_module|data1|data_rtl_0_bypass [235] ) 
// ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [235]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [236]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a114 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~115 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~115 .lut_mask = 64'h0F0F02010F0FDFEF;
defparam \cache_datapath_module|data1|data~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[235] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[114]~243_combout ),
	.asdata(\pmem_rdata[114]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [235]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[235] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[235] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N14
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[114]~115 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [235] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~115_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [235] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~115_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [235] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [236]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a114 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [235] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [236] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a114  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [236]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a114 ),
	.datac(!\cache_datapath_module|data1|data~115_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [235]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[114]~115 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[114]~115 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[114]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[114]~243 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[114]~243_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout  & ( (!\cache_datapath_module|writecache_mux|f[117]~238_combout ) # (\datapath_module|mdr|data [2]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout  & ( (\cache_datapath_module|writecache_mux|f[117]~238_combout  & \datapath_module|mdr|data [2]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[117]~238_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[114]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[114]~243 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[114]~243 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[114]~243 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[114]~244 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[114]~244_combout  = ( \cache_datapath_module|writecache_mux|f[114]~243_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[114]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[114]~243_combout  & ( (\pmem_rdata[114]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[114]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[114]~243_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[114]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[114]~244 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[114]~244 .lut_mask = 64'h515151515D5D5D5D;
defparam \cache_datapath_module|writecache_mux|f[114]~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[233]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[233]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[113]~241_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[113]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[233]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[233]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[233]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[233]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[233] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[233]~feeder_combout ),
	.asdata(\pmem_rdata[113]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [233]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[233] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[233] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[234]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[234]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[234]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[234]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[234]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[234]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[234] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[234]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [234]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[234] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[234] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~114 (
// Equation(s):
// \cache_datapath_module|data1|data~114_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [233] & ( \cache_datapath_module|data1|data_rtl_0_bypass [234] & ( ((\cache_datapath_module|data1|data~0_combout  & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a113 ) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [233] & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [234] & ( (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a113  & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [233] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [234] ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a113 ),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [233]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [234]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~114 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~114 .lut_mask = 64'h0000FFFF0F060F9F;
defparam \cache_datapath_module|data1|data~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y40_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[233] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[113]~241_combout ),
	.asdata(\pmem_rdata[113]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [233]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[233] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[233] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N34
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[113]~114 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [233] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~114_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [233] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~114_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [233] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [234]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a113 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [233] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [234] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a113 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [234]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a113 ),
	.datad(!\cache_datapath_module|data1|data~114_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [233]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[113]~114 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[113]~114 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[113]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[113]~241 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[113]~241_combout  = (!\cache_datapath_module|writecache_mux|f[117]~238_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[117]~238_combout  & (\datapath_module|mdr|data [1]))

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[117]~238_combout ),
	.datac(!\datapath_module|mdr|data [1]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[113]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[113]~241 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[113]~241 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \cache_datapath_module|writecache_mux|f[113]~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[113]~242 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[113]~242_combout  = ( \cache_datapath_module|writecache_mux|f[113]~241_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[113]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[113]~241_combout  & ( (\pmem_rdata[113]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[113]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[113]~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[113]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[113]~242 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[113]~242 .lut_mask = 64'h3303330333F333F3;
defparam \cache_datapath_module|writecache_mux|f[113]~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~113 (
// Equation(s):
// \cache_datapath_module|data1|data~113_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a112  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [232] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [231]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a112  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [232]) # (\cache_datapath_module|data1|data_rtl_0_bypass [231]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a112  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [231] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [232]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a112  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [231] & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [232]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [231]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [232]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a112 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~113 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~113 .lut_mask = 64'h4444544577775775;
defparam \cache_datapath_module|data1|data~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[231] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[112]~239_combout ),
	.asdata(\pmem_rdata[112]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [231]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[231] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[231] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[112]~113 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [231] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~113_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [231] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~113_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [231] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [232]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a112 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [231] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [232] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a112 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [232]),
	.datac(!\cache_datapath_module|data1|data~113_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a112 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [231]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[112]~113 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[112]~113 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[112]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[112]~239 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[112]~239_combout  = ( \cache_datapath_module|writecache_mux|f[117]~238_combout  & ( \datapath_module|mdr|data [0] ) ) # ( !\cache_datapath_module|writecache_mux|f[117]~238_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [0]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[117]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[112]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[112]~239 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[112]~239 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cache_datapath_module|writecache_mux|f[112]~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[112]~240 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[112]~240_combout  = ( \cache_datapath_module|writecache_mux|f[112]~239_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[112]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[112]~239_combout  & ( (\pmem_rdata[112]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[112]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[112]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[112]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[112]~240 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[112]~240 .lut_mask = 64'h3303330333F333F3;
defparam \cache_datapath_module|writecache_mux|f[112]~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[229]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[229]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[111]~236_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[111]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[229]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[229]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[229]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[229]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[229] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[229]~feeder_combout ),
	.asdata(\pmem_rdata[111]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [229]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[229] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[229] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[230]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[230]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[230]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[230]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[230]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[230]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N27
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[230] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[230]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [230]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[230] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[230] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~112 (
// Equation(s):
// \cache_datapath_module|data1|data~112_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [230] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a111  & ( ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [229]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [230] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a111  & ( \cache_datapath_module|data1|data_rtl_0_bypass [229] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [230] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a111  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [229] & (\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [230] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a111  & ( \cache_datapath_module|data1|data_rtl_0_bypass [229] ) 
// ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [229]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [230]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a111 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~112 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~112 .lut_mask = 64'h555510015555DFFD;
defparam \cache_datapath_module|data1|data~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[229] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[111]~236_combout ),
	.asdata(\pmem_rdata[111]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [229]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[229] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[229] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[111]~112 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [229] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~112_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [229] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~112_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [229] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [230]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a111 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [229] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [230] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a111 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [230]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a111 ),
	.datad(!\cache_datapath_module|data1|data~112_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [229]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[111]~112 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[111]~112 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[111]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[111]~236 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[111]~236_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout  & ( (!\cache_datapath_module|writecache_mux|f[105]~221_combout ) # (\datapath_module|mdr|data [15]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout  & ( (\datapath_module|mdr|data [15] & \cache_datapath_module|writecache_mux|f[105]~221_combout ) ) )

	.dataa(!\datapath_module|mdr|data [15]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[105]~221_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[111]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[111]~236 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[111]~236 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[111]~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[111]~237 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[111]~237_combout  = ( \cache_datapath_module|writecache_mux|f[111]~236_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[111]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[111]~236_combout  & ( (\pmem_rdata[111]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(!\pmem_rdata[111]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[111]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[111]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[111]~237 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[111]~237 .lut_mask = 64'h2323232373737373;
defparam \cache_datapath_module|writecache_mux|f[111]~237 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[228]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[228]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[228]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[228]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[228]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[228]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[228] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[228]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [228]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[228] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[228] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[227]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[227]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[110]~234_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[110]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[227]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[227]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[227]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[227]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[227] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[227]~feeder_combout ),
	.asdata(\pmem_rdata[110]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [227]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[227] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[227] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~111 (
// Equation(s):
// \cache_datapath_module|data1|data~111_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a110  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [228] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [227]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a110  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [228] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [227]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a110  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [227] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [228]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a110  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [227] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [228]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [228]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [227]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a110 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~111 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~111 .lut_mask = 64'h0B0A0A0B4F5F5F4F;
defparam \cache_datapath_module|data1|data~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[227] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[110]~234_combout ),
	.asdata(\pmem_rdata[110]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [227]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[227] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[227] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[110]~111 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[110]~111_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [227] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~111_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [227] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~111_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [227] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [228]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a110 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [227] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [228] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a110  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [228]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a110 ),
	.datac(!\cache_datapath_module|data1|data~111_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [227]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[110]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[110]~111 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[110]~111 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[110]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[110]~234 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[110]~234_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[110]~111_combout  & ( (!\cache_datapath_module|writecache_mux|f[105]~221_combout ) # (\datapath_module|mdr|data [14]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[110]~111_combout  & ( (\datapath_module|mdr|data [14] & \cache_datapath_module|writecache_mux|f[105]~221_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [14]),
	.datac(!\cache_datapath_module|writecache_mux|f[105]~221_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[110]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[110]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[110]~234 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[110]~234 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[110]~234 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[110]~235 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[110]~235_combout  = ( \cache_datapath_module|writecache_mux|f[110]~234_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[110]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[110]~234_combout  & ( (\pmem_rdata[110]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[110]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[110]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[110]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[110]~235 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[110]~235 .lut_mask = 64'h515151515D5D5D5D;
defparam \cache_datapath_module|writecache_mux|f[110]~235 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N10
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[226]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[226]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[226]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[226]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[226]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[226]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N11
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[226] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[226]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [226]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[226] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[226] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[225]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[225]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[109]~232_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[109]~232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[225]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[225]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[225]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[225]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N9
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[225] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[225]~feeder_combout ),
	.asdata(\pmem_rdata[109]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [225]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[225] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[225] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[226]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[226]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[226]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[226]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[226]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[226]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[226] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[226]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [226]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[226] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[226] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~110 (
// Equation(s):
// \cache_datapath_module|data1|data~110_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [226] & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data~0_combout  & 
// (((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a109 )))) # (\cache_datapath_module|data1|data~0_combout  & ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a109 
// ))) # (\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0_bypass [225])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [226] & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [225] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [226] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data~0_combout  & 
// (((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a109 )))) # (\cache_datapath_module|data1|data~0_combout  & ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0_bypass [225])) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a109 ))))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [226] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [225] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [225]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a109 ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [226]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~110 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~110 .lut_mask = 64'h55551D0F55550F1D;
defparam \cache_datapath_module|data1|data~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[225] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[109]~232_combout ),
	.asdata(\pmem_rdata[109]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [225]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[225] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[225] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[109]~110 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [225] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~110_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [225] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~110_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [225] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [226]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a109 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [225] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a109  & (\cache_datapath_module|data0|data_rtl_0_bypass [226] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a109 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [226]),
	.datac(!\cache_datapath_module|data1|data~110_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [225]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[109]~110 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[109]~110 .lut_mask = 64'h1100DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[109]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[109]~232 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[109]~232_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout  & ( (!\cache_datapath_module|writecache_mux|f[105]~221_combout ) # (\datapath_module|mdr|data [13]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout  & ( (\datapath_module|mdr|data [13] & \cache_datapath_module|writecache_mux|f[105]~221_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [13]),
	.datac(!\cache_datapath_module|writecache_mux|f[105]~221_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[109]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[109]~232 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[109]~232 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[109]~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[109]~233 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[109]~233_combout  = ( \cache_datapath_module|writecache_mux|f[109]~232_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[109]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[109]~232_combout  & ( (\pmem_rdata[109]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[109]~input_o ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[109]~232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[109]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[109]~233 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[109]~233 .lut_mask = 64'h0A0F0A0F5F0F5F0F;
defparam \cache_datapath_module|writecache_mux|f[109]~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[224]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[224]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[224]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[224]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[224]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[224]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[224] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[224]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [224]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[224] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[224] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[223]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[223]~feeder_combout  = \cache_datapath_module|writecache_mux|f[108]~230_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[108]~230_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[223]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[223]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[223]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[223]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[223] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[223]~feeder_combout ),
	.asdata(\pmem_rdata[108]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [223]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[223] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[223] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~109 (
// Equation(s):
// \cache_datapath_module|data1|data~109_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [224] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [223]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [224] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [223]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( 
// (\cache_datapath_module|data1|data_rtl_0_bypass [223] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [224]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108~portbdataout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [223] & ((!\cache_datapath_module|data1|data_rtl_0_bypass 
// [224]) # ((\cache_datapath_module|data1|data~0_combout  & !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [224]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [223]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~109 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~109 .lut_mask = 64'h0B0A0A0B4F5F5F4F;
defparam \cache_datapath_module|data1|data~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[224]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[224]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[224]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[224]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[224]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[224]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[224] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[224]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [224]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[224] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[224] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N37
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[223] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[108]~230_combout ),
	.asdata(\pmem_rdata[108]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [223]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[223] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[223] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[108]~109 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[108]~109_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [223] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~109_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [223] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~109_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [223] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [224]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108~portbdataout )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [223] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108~portbdataout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [224])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datac(!\cache_datapath_module|data1|data~109_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [224]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [223]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[108]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[108]~109 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[108]~109 .lut_mask = 64'h0022FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[108]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N36
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[108]~230 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[108]~230_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[108]~109_combout  & ( (!\cache_datapath_module|writecache_mux|f[105]~221_combout ) # (\datapath_module|mdr|data [12]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[108]~109_combout  & ( (\datapath_module|mdr|data [12] & \cache_datapath_module|writecache_mux|f[105]~221_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [12]),
	.datac(!\cache_datapath_module|writecache_mux|f[105]~221_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[108]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[108]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[108]~230 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[108]~230 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[108]~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[108]~231 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[108]~231_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|WideOr19~combout  & ((\cache_datapath_module|writecache_mux|f[108]~230_combout ))) # (\control_module|WideOr19~combout  
// & (\pmem_rdata[108]~input_o )) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[108]~input_o  ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[108]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[108]~230_combout ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[108]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[108]~231 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[108]~231 .lut_mask = 64'h3333333303F303F3;
defparam \cache_datapath_module|writecache_mux|f[108]~231 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[237]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[237]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[115]~245_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[115]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[237]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[237]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[237]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[237]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[237] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[237]~feeder_combout ),
	.asdata(\pmem_rdata[115]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [237]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[237] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[237] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[238]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[238]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[238]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[238]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[238]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[238]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[238] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[238]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [238]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[238] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[238] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~116 (
// Equation(s):
// \cache_datapath_module|data1|data~116_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [238] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a115  & ( ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [237]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [238] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a115  & ( \cache_datapath_module|data1|data_rtl_0_bypass [237] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [238] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a115  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [237] & (\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [238] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a115  & ( \cache_datapath_module|data1|data_rtl_0_bypass [237] ) 
// ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [237]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [238]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a115 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~116 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~116 .lut_mask = 64'h555504015555F7FD;
defparam \cache_datapath_module|data1|data~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[237] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[115]~245_combout ),
	.asdata(\pmem_rdata[115]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [237]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[237] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[237] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[115]~116 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [237] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~116_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [237] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~116_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [237] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [238]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a115 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [237] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [238] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a115 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [238]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a115 ),
	.datad(!\cache_datapath_module|data1|data~116_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [237]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[115]~116 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[115]~116 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[115]~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N16
stratixiii_lcell_comb \datapath_module|mdr_mux|f[3]~21 (
// Equation(s):
// \datapath_module|mdr_mux|f[3]~21_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout  & ( ((!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout )))) # (\datapath_module|mar|data [1]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout  & ( (!\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout ))))) # (\datapath_module|mar|data [1] & 
// (((\datapath_module|mar|data [2])))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout  & ( (!\datapath_module|mar|data [1] & 
// ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout ))))) # 
// (\datapath_module|mar|data [1] & (((!\datapath_module|mar|data [2])))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout  & ( 
// (!\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout )) # (\datapath_module|mar|data [2] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout ))))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[67]~68_combout ),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[99]~100_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[83]~84_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[115]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[3]~21 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[3]~21 .lut_mask = 64'h202A707A252F757F;
defparam \datapath_module|mdr_mux|f[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N26
stratixiii_lcell_comb \datapath_module|mdr_mux|f[3]~23 (
// Equation(s):
// \datapath_module|mdr_mux|f[3]~23_combout  = ( \datapath_module|mdr_mux|f[3]~21_combout  & ( (!\control_module|WideOr5~1_combout  & (((\datapath_module|mdr_mux|f[3]~22_combout )) # (\datapath_module|mar|data [3]))) # (\control_module|WideOr5~1_combout  & 
// (((!\datapath_module|alu_module|Selector12~7_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[3]~21_combout  & ( (!\control_module|WideOr5~1_combout  & (!\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[3]~22_combout )))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector12~7_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|alu_module|Selector12~7_combout ),
	.datad(!\datapath_module|mdr_mux|f[3]~22_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[3]~23 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[3]~23 .lut_mask = 64'h50D850D872FA72FA;
defparam \datapath_module|mdr_mux|f[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N22
stratixiii_lcell_comb \control_module|WideOr6 (
// Equation(s):
// \control_module|WideOr6~combout  = ( \control_module|WideOr6~0_combout  & ( !\control_module|WideOr5~1_combout  ) ) # ( !\control_module|WideOr6~0_combout  )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr6 .extended_lut = "off";
defparam \control_module|WideOr6 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \control_module|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N27
dffeas \datapath_module|mdr|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[3] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[35]~75 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[35]~75_combout  = (!\cache_datapath_module|writecache_mux|f[35]~68_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[35]~36_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[35]~68_combout  & (\datapath_module|mdr|data [3]))

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [3]),
	.datac(!\cache_datapath_module|writecache_mux|f[35]~68_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[35]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[35]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[35]~75 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[35]~75 .lut_mask = 64'h03F303F303F303F3;
defparam \cache_datapath_module|writecache_mux|f[35]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N10
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[35]~76 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[35]~76_combout  = ( \cache_datapath_module|writecache_mux|f[35]~75_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[35]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[35]~75_combout  & ( (\pmem_rdata[35]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[35]~input_o ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[35]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[35]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[35]~76 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[35]~76 .lut_mask = 64'h5505550555F555F5;
defparam \cache_datapath_module|writecache_mux|f[35]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[76]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[75]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[75]~feeder_combout  = \cache_datapath_module|writecache_mux|f[34]~73_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[34]~73_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[75]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[75]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[75]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[75]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y51_N32
stratixiii_io_ibuf \pmem_rdata[34]~input (
	.i(pmem_rdata[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[34]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[34]~input .bus_hold = "false";
defparam \pmem_rdata[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y34_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[75]~feeder_combout ),
	.asdata(\pmem_rdata[34]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data~35 (
// Equation(s):
// \cache_datapath_module|data1|data~35_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [76] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [75])) # (\cache_datapath_module|data1|data_rtl_0_bypass [76] & ((!\cache_datapath_module|data1|data~0_combout  & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a34 ))) # 
// (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [75])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [76] & (\cache_datapath_module|data1|data_rtl_0_bypass [75])) # (\cache_datapath_module|data1|data_rtl_0_bypass [76] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a34 ))) ) ) ) # ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [76] & (\cache_datapath_module|data1|data_rtl_0_bypass [75])) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [76] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a34 ))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [76] & (\cache_datapath_module|data1|data_rtl_0_bypass [75])) # (\cache_datapath_module|data1|data_rtl_0_bypass [76] & ((!\cache_datapath_module|data1|data~0_combout  & 
// ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a34 ))) # (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [75])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [76]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [75]),
	.datac(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a34 ),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~35 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~35 .lut_mask = 64'h2733272727272733;
defparam \cache_datapath_module|data1|data~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[76]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y34_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[34]~73_combout ),
	.asdata(\pmem_rdata[34]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N26
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[34]~35 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [75] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~35_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [75] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~35_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [75] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [76]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a34 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [75] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a34  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [76])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a34 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~35_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [76]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [75]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[34]~35 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[34]~35 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[34]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[34]~73 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[34]~73_combout  = (!\cache_datapath_module|writecache_mux|f[35]~68_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[35]~68_combout  & (\datapath_module|mdr|data [2]))

	.dataa(!\datapath_module|mdr|data [2]),
	.datab(!\cache_datapath_module|writecache_mux|f[35]~68_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[34]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[34]~73 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[34]~73 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \cache_datapath_module|writecache_mux|f[34]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[34]~74 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[34]~74_combout  = ( \control_module|WideOr19~combout  & ( \pmem_rdata[34]~input_o  ) ) # ( !\control_module|WideOr19~combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & ((\pmem_rdata[34]~input_o ))) 
// # (\cache_control_module|writecachemux_sel~0_combout  & (\cache_datapath_module|writecache_mux|f[34]~73_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[34]~73_combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[34]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\control_module|WideOr19~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[34]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[34]~74 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[34]~74 .lut_mask = 64'h0F550F550F0F0F0F;
defparam \cache_datapath_module|writecache_mux|f[34]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~34 (
// Equation(s):
// \cache_datapath_module|data1|data~34_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a33  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [74] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [73]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a33  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [74] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [73]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a33  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [73] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [74]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a33  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [73] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [74]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [74]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [73]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a33 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~34 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~34 .lut_mask = 64'h0C0E0C0D3F1F3F2F;
defparam \cache_datapath_module|data1|data~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[33]~71_combout ),
	.asdata(\pmem_rdata[33]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[33]~34 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[33]~34_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [73] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~34_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [73] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~34_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [73] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [74]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a33 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [73] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [74] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a33 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [74]),
	.datac(!\cache_datapath_module|data1|data~34_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a33 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [73]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[33]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[33]~34 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[33]~34 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[33]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[33]~71 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[33]~71_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[33]~34_combout  & ( (!\cache_datapath_module|writecache_mux|f[35]~68_combout ) # (\datapath_module|mdr|data [1]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[33]~34_combout  & ( (\datapath_module|mdr|data [1] & \cache_datapath_module|writecache_mux|f[35]~68_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [1]),
	.datac(!\cache_datapath_module|writecache_mux|f[35]~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[33]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[33]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[33]~71 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[33]~71 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[33]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[33]~72 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[33]~72_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|WideOr19~combout  & ((\cache_datapath_module|writecache_mux|f[33]~71_combout ))) # (\control_module|WideOr19~combout  & 
// (\pmem_rdata[33]~input_o )) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[33]~input_o  ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[33]~input_o ),
	.datad(!\cache_datapath_module|writecache_mux|f[33]~71_combout ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[33]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[33]~72 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[33]~72 .lut_mask = 64'h0F0F0F0F05AF05AF;
defparam \cache_datapath_module|writecache_mux|f[33]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[72]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N35
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[71]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[71]~feeder_combout  = \cache_datapath_module|writecache_mux|f[32]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[32]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[71]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[71]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[71]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[71]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[71]~feeder_combout ),
	.asdata(\pmem_rdata[32]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~33 (
// Equation(s):
// \cache_datapath_module|data1|data~33_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [72] & 
// (((\cache_datapath_module|data1|data_rtl_0_bypass [71])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [72] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a32 )) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((\cache_datapath_module|data1|data_rtl_0_bypass [71]))))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data~0_combout  & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [72] & (((\cache_datapath_module|data1|data_rtl_0_bypass [71])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [72] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// ((\cache_datapath_module|data1|data_rtl_0_bypass [71]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a32 )))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [72] & ((\cache_datapath_module|data1|data_rtl_0_bypass [71]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [72] & 
// (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a32 )) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [72] & 
// ((\cache_datapath_module|data1|data_rtl_0_bypass [71]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [72] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a32 )) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a32 ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [72]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [71]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~33 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~33 .lut_mask = 64'h11DD11DD01FD10DF;
defparam \cache_datapath_module|data1|data~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[32]~69_combout ),
	.asdata(\pmem_rdata[32]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[32]~33 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [71] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~33_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [71] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~33_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [71] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [72]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a32 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [71] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [72] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a32 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [72]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a32 ),
	.datad(!\cache_datapath_module|data1|data~33_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [71]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[32]~33 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[32]~33 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[32]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[32]~69 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[32]~69_combout  = (!\cache_datapath_module|writecache_mux|f[35]~68_combout  & (\cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout )) # (\cache_datapath_module|writecache_mux|f[35]~68_combout  
// & ((\datapath_module|mdr|data [0])))

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[35]~68_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout ),
	.datad(!\datapath_module|mdr|data [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[32]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[32]~69 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[32]~69 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \cache_datapath_module|writecache_mux|f[32]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N32
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[32]~70 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[32]~70_combout  = ( \cache_datapath_module|writecache_mux|f[32]~69_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[32]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[32]~69_combout  & ( (\pmem_rdata[32]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(!\pmem_rdata[32]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[32]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[32]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[32]~70 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[32]~70 .lut_mask = 64'h313131313B3B3B3B;
defparam \cache_datapath_module|writecache_mux|f[32]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[70]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y35_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[69]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[69]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[31]~66_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[31]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[69]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[69]~feeder_combout ),
	.asdata(\pmem_rdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~32 (
// Equation(s):
// \cache_datapath_module|data1|data~32_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a31  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [70] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [69]) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a31  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [69]) # (\cache_datapath_module|data1|data_rtl_0_bypass [70]) ) ) ) # ( \cache_datapath_module|data1|data~0_combout  & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a31  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [69] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [70]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a31  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [70] & 
// \cache_datapath_module|data1|data_rtl_0_bypass [69]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [70]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [69]),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~32 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~32 .lut_mask = 64'h00AA00EB55FF14FF;
defparam \cache_datapath_module|data1|data~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[70]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[31]~66_combout ),
	.asdata(\pmem_rdata[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[31]~32 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [69] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~32_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [69] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~32_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [69] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [70]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [69] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a31  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [70])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~32_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [70]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [69]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[31]~32 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[31]~32 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[31]~66 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[31]~66_combout  = (!\cache_datapath_module|writecache_mux|f[31]~51_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[31]~51_combout  & (\datapath_module|mdr|data [15]))

	.dataa(!\cache_datapath_module|writecache_mux|f[31]~51_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [15]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[31]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[31]~66 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[31]~66 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \cache_datapath_module|writecache_mux|f[31]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[31]~67 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[31]~67_combout  = ( \cache_datapath_module|writecache_mux|f[31]~66_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[31]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[31]~66_combout  & ( (\pmem_rdata[31]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[31]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[31]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[31]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[31]~67 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[31]~67 .lut_mask = 64'h515151515D5D5D5D;
defparam \cache_datapath_module|writecache_mux|f[31]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N22
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[68]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y49_N23
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[67]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[67]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[30]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[30]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[67]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[67]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[67]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[67]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y49_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[67]~feeder_combout ),
	.asdata(\pmem_rdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[68]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y49_N17
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~31 (
// Equation(s):
// \cache_datapath_module|data1|data~31_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a30  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [68] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [67]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a30  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [68] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [67]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a30  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [67] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [68]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a30  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [67] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [68]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [67]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [68]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~31 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~31 .lut_mask = 64'h4544444575777775;
defparam \cache_datapath_module|data1|data~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y49_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[30]~64_combout ),
	.asdata(\pmem_rdata[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N4
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[30]~31 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [67] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~31_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [67] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~31_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [67] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [68]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a30 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [67] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a30  & (\cache_datapath_module|data0|data_rtl_0_bypass [68] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [68]),
	.datac(!\cache_datapath_module|data1|data~31_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [67]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[30]~31 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[30]~31 .lut_mask = 64'h1100DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[30]~64 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[30]~64_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout  & ( (!\cache_datapath_module|writecache_mux|f[31]~51_combout ) # (\datapath_module|mdr|data [14]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout  & ( (\datapath_module|mdr|data [14] & \cache_datapath_module|writecache_mux|f[31]~51_combout ) ) )

	.dataa(!\datapath_module|mdr|data [14]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[31]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[30]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[30]~64 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[30]~64 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[30]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N18
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[30]~65 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[30]~65_combout  = ( \cache_datapath_module|writecache_mux|f[30]~64_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[30]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[30]~64_combout  & ( (\pmem_rdata[30]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\pmem_rdata[30]~input_o ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[30]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[30]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[30]~65 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[30]~65 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \cache_datapath_module|writecache_mux|f[30]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data~30 (
// Equation(s):
// \cache_datapath_module|data1|data~30_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [66] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a29  & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0_bypass [65])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [66] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a29  & ( \cache_datapath_module|data1|data_rtl_0_bypass [65] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [66] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a29  & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [65] & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [66] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a29  & ( \cache_datapath_module|data1|data_rtl_0_bypass [65] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [65]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [66]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~30 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~30 .lut_mask = 64'h00FF000900FFF6FF;
defparam \cache_datapath_module|data1|data~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y34_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[29]~62_combout ),
	.asdata(\pmem_rdata[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[29]~30 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [65] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~30_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [65] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~30_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [65] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [66]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a29 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [65] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [66] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a29 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [66]),
	.datac(!\cache_datapath_module|data1|data~30_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a29 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [65]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[29]~30 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[29]~30 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[29]~62 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[29]~62_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout  & ( (!\cache_datapath_module|writecache_mux|f[31]~51_combout ) # (\datapath_module|mdr|data [13]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout  & ( (\cache_datapath_module|writecache_mux|f[31]~51_combout  & \datapath_module|mdr|data [13]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[31]~51_combout ),
	.datab(!\datapath_module|mdr|data [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[29]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[29]~62 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[29]~62 .lut_mask = 64'h11111111BBBBBBBB;
defparam \cache_datapath_module|writecache_mux|f[29]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N8
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[29]~63 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[29]~63_combout  = ( \cache_datapath_module|writecache_mux|f[29]~62_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[29]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[29]~62_combout  & ( (\pmem_rdata[29]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\pmem_rdata[29]~input_o ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[29]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[29]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[29]~63 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[29]~63 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \cache_datapath_module|writecache_mux|f[29]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~29 (
// Equation(s):
// \cache_datapath_module|data1|data~29_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a28  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [64] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [63]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a28  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [64] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [63]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a28  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [63] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [64]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [5] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a28  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [63] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [64]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [64]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [63]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~29 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~29 .lut_mask = 64'h0A0E0A0B5F1F5F4F;
defparam \cache_datapath_module|data1|data~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[28]~60_combout ),
	.asdata(\pmem_rdata[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[28]~29 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [63] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~29_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [63] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~29_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [63] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [64]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a28 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [63] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [64] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a28 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [64]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~29_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a28 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [63]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[28]~29 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[28]~29 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[28]~60 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[28]~60_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout  & ( (!\cache_datapath_module|writecache_mux|f[31]~51_combout ) # (\datapath_module|mdr|data [12]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout  & ( (\datapath_module|mdr|data [12] & \cache_datapath_module|writecache_mux|f[31]~51_combout ) ) )

	.dataa(!\datapath_module|mdr|data [12]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[31]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[28]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[28]~60 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[28]~60 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[28]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N16
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[28]~61 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[28]~61_combout  = ( \cache_datapath_module|writecache_mux|f[28]~60_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[28]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[28]~60_combout  & ( (\pmem_rdata[28]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[28]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[28]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[28]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[28]~61 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[28]~61 .lut_mask = 64'h3303330333F333F3;
defparam \cache_datapath_module|writecache_mux|f[28]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N34
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[62]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[61]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[61]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[27]~58_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[27]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[61]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[61]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[61]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[61]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[61]~feeder_combout ),
	.asdata(\pmem_rdata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[62]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data~28 (
// Equation(s):
// \cache_datapath_module|data1|data~28_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a27  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [62] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [61]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a27  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [62] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [61]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a27  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [61] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [62]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a27  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [61] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [62]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [61]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [62]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~28 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~28 .lut_mask = 64'h505450515F575F5D;
defparam \cache_datapath_module|data1|data~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N37
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[27]~58_combout ),
	.asdata(\pmem_rdata[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[27]~28 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [61] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~28_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [61] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~28_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [61] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [62]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a27 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [61] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a27  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [62])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [62]),
	.datad(!\cache_datapath_module|data1|data~28_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [61]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[27]~28 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[27]~28 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N36
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[27]~58 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[27]~58_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout  & ( (!\cache_datapath_module|writecache_mux|f[31]~51_combout ) # (\datapath_module|mdr|data [11]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout  & ( (\datapath_module|mdr|data [11] & \cache_datapath_module|writecache_mux|f[31]~51_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [11]),
	.datac(!\cache_datapath_module|writecache_mux|f[31]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[27]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[27]~58 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[27]~58 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[27]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[27]~59 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[27]~59_combout  = ( \cache_datapath_module|writecache_mux|f[27]~58_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[27]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[27]~58_combout  & ( (\pmem_rdata[27]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[27]~input_o ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[27]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[27]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[27]~59 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[27]~59 .lut_mask = 64'h505550555F555F55;
defparam \cache_datapath_module|writecache_mux|f[27]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[60]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[59]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[59]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[26]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[26]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[59]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[59]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[59]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[59]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[59]~feeder_combout ),
	.asdata(\pmem_rdata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~27 (
// Equation(s):
// \cache_datapath_module|data1|data~27_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a26  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [60] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [59]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a26  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [60] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [59]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a26  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [59] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [60]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a26  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [59] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [60]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [60]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [59]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~27 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~27 .lut_mask = 64'h0D0C0C0D2F3F3F2F;
defparam \cache_datapath_module|data1|data~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[60]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y35_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[26]~56_combout ),
	.asdata(\pmem_rdata[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N8
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[26]~27 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [59] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~27_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [59] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~27_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [59] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [60]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a26 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [59] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a26  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [60])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a26 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~27_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [60]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [59]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[26]~27 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[26]~27 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[26]~56 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[26]~56_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout  & ( (!\cache_datapath_module|writecache_mux|f[31]~51_combout ) # (\datapath_module|mdr|data [10]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout  & ( (\datapath_module|mdr|data [10] & \cache_datapath_module|writecache_mux|f[31]~51_combout ) ) )

	.dataa(!\datapath_module|mdr|data [10]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[31]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[26]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[26]~56 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[26]~56 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[26]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[26]~57 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[26]~57_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|WideOr19~combout  & ((\cache_datapath_module|writecache_mux|f[26]~56_combout ))) # (\control_module|WideOr19~combout  & 
// (\pmem_rdata[26]~input_o )) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[26]~input_o  ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[26]~input_o ),
	.datad(!\cache_datapath_module|writecache_mux|f[26]~56_combout ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[26]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[26]~57 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[26]~57 .lut_mask = 64'h0F0F0F0F03CF03CF;
defparam \cache_datapath_module|writecache_mux|f[26]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N18
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[58]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N19
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[58]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[57]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[57]~feeder_combout  = \cache_datapath_module|writecache_mux|f[25]~54_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[25]~54_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[57]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[57]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N32
stratixiii_io_ibuf \pmem_rdata[25]~input (
	.i(pmem_rdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[25]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[25]~input .bus_hold = "false";
defparam \pmem_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y33_N9
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[57]~feeder_combout ),
	.asdata(\pmem_rdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~26 (
// Equation(s):
// \cache_datapath_module|data1|data~26_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [57] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a25  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [57] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a25  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [58] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [57] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a25  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [58]) # 
// ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [58]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [57]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~26 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~26 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_datapath_module|data1|data~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N23
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[25]~54_combout ),
	.asdata(\pmem_rdata[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N4
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[25]~26 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [57] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~26_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [57] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~26_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [57] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [58]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a25 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [57] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a25  & (\cache_datapath_module|data0|data_rtl_0_bypass [58] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [58]),
	.datac(!\cache_datapath_module|data1|data~26_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [57]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[25]~26 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[25]~26 .lut_mask = 64'h1100DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[25]~54 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[25]~54_combout  = ( \cache_datapath_module|writecache_mux|f[31]~51_combout  & ( \datapath_module|mdr|data [9] ) ) # ( !\cache_datapath_module|writecache_mux|f[31]~51_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout  ) )

	.dataa(!\datapath_module|mdr|data [9]),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[31]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[25]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[25]~54 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[25]~54 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cache_datapath_module|writecache_mux|f[25]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N38
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[25]~55 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[25]~55_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\control_module|WideOr19~combout  & (\cache_datapath_module|writecache_mux|f[25]~54_combout )) # (\control_module|WideOr19~combout  & 
// ((\pmem_rdata[25]~input_o ))) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \pmem_rdata[25]~input_o  ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[25]~54_combout ),
	.datad(!\pmem_rdata[25]~input_o ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[25]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[25]~55 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[25]~55 .lut_mask = 64'h00FF00FF0A5F0A5F;
defparam \cache_datapath_module|writecache_mux|f[25]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data~25 (
// Equation(s):
// \cache_datapath_module|data1|data~25_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a24  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [56] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [55]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a24  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [56] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [55]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a24  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [55] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [56]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [5] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a24  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [55] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [56]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [55]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [56]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~25 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~25 .lut_mask = 64'h505450515F575F5D;
defparam \cache_datapath_module|data1|data~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[24]~52_combout ),
	.asdata(\pmem_rdata[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N10
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[24]~25 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [55] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~25_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [55] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~25_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [55] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [56]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a24 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [55] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [56] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a24 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [56]),
	.datac(!\cache_datapath_module|data1|data~25_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [55]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[24]~25 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[24]~25 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[24]~52 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[24]~52_combout  = ( \datapath_module|mdr|data [8] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout ) # (\cache_datapath_module|writecache_mux|f[31]~51_combout ) ) ) # ( 
// !\datapath_module|mdr|data [8] & ( (!\cache_datapath_module|writecache_mux|f[31]~51_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[31]~51_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[24]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[24]~52 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[24]~52 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cache_datapath_module|writecache_mux|f[24]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[24]~53 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[24]~53_combout  = ( \pmem_rdata[24]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\cache_datapath_module|writecache_mux|f[24]~52_combout )) # (\control_module|WideOr19~combout ) ) ) # ( 
// !\pmem_rdata[24]~input_o  & ( (!\control_module|WideOr19~combout  & (\cache_control_module|writecachemux_sel~0_combout  & \cache_datapath_module|writecache_mux|f[24]~52_combout )) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[24]~52_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[24]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[24]~53 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[24]~53 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[24]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[54]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N23
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[54]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N39
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[53]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[53]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[23]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[23]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[53]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[53]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[53]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[53]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[53]~feeder_combout ),
	.asdata(\pmem_rdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~24 (
// Equation(s):
// \cache_datapath_module|data1|data~24_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a23  & ( \cache_datapath_module|data1|data_rtl_0_bypass [53] ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a23  
// & ( \cache_datapath_module|data1|data_rtl_0_bypass [53] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [54]) # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a23  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [53] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [54] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [54]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~24 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~24 .lut_mask = 64'h00005154AEABFFFF;
defparam \cache_datapath_module|data1|data~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[23]~49_combout ),
	.asdata(\pmem_rdata[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[23]~24 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [53] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~24_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [53] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~24_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [53] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [54]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a23 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [53] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a23  & (\cache_datapath_module|data0|data_rtl_0_bypass [54] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [54]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~24_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [53]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[23]~24 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[23]~24 .lut_mask = 64'h1010DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[23]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[23]~49 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[23]~49_combout  = ( \cache_datapath_module|writecache_mux|f[22]~34_combout  & ( \datapath_module|mdr|data [7] ) ) # ( !\cache_datapath_module|writecache_mux|f[22]~34_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [7]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[22]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[23]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[23]~49 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[23]~49 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cache_datapath_module|writecache_mux|f[23]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N36
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[23]~50 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[23]~50_combout  = ( \cache_datapath_module|writecache_mux|f[23]~49_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[23]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[23]~49_combout  & ( (\pmem_rdata[23]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[23]~input_o ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[23]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[23]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[23]~50 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[23]~50 .lut_mask = 64'h505550555F555F55;
defparam \cache_datapath_module|writecache_mux|f[23]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N12
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[52]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[51]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[51]~feeder_combout  = \cache_datapath_module|writecache_mux|f[22]~47_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[22]~47_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[51]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[51]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[51]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[51]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X3_Y51_N94
stratixiii_io_ibuf \pmem_rdata[22]~input (
	.i(pmem_rdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[22]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[22]~input .bus_hold = "false";
defparam \pmem_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y34_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[51]~feeder_combout ),
	.asdata(\pmem_rdata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[52]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~23 (
// Equation(s):
// \cache_datapath_module|data1|data~23_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [52] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [51])) # (\cache_datapath_module|data1|data_rtl_0_bypass [52] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a22 ))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0_bypass [51])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [52] & (\cache_datapath_module|data1|data_rtl_0_bypass [51])) # (\cache_datapath_module|data1|data_rtl_0_bypass [52] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a22 ))) ) ) ) # ( 
// \cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [52] & (\cache_datapath_module|data1|data_rtl_0_bypass [51])) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [52] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0_bypass [51])) # (\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a22 ))))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [52] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [51])) # (\cache_datapath_module|data1|data_rtl_0_bypass [52] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a22 ))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [51]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [52]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~23 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~23 .lut_mask = 64'h4477545744774575;
defparam \cache_datapath_module|data1|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[22]~47_combout ),
	.asdata(\pmem_rdata[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[22]~23 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [51] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~23_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [51] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~23_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [51] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [52]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a22 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [51] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a22  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [52])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [52]),
	.datad(!\cache_datapath_module|data1|data~23_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [51]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[22]~23 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[22]~23 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[22]~47 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[22]~47_combout  = ( \datapath_module|mdr|data [6] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout ) # (\cache_datapath_module|writecache_mux|f[22]~34_combout ) ) ) # ( 
// !\datapath_module|mdr|data [6] & ( (!\cache_datapath_module|writecache_mux|f[22]~34_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[22]~34_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[22]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[22]~47 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[22]~47 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[22]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N30
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[22]~48 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[22]~48_combout  = ( \pmem_rdata[22]~input_o  & ( (!\cache_control_module|writecachemux_sel~0_combout ) # ((\control_module|WideOr19~combout ) # (\cache_datapath_module|writecache_mux|f[22]~47_combout )) ) ) # ( 
// !\pmem_rdata[22]~input_o  & ( (\cache_control_module|writecachemux_sel~0_combout  & (\cache_datapath_module|writecache_mux|f[22]~47_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(!\cache_datapath_module|writecache_mux|f[22]~47_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[22]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[22]~48 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[22]~48 .lut_mask = 64'h10101010BFBFBFBF;
defparam \cache_datapath_module|writecache_mux|f[22]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N26
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[50]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[49]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[49]~feeder_combout  = \cache_datapath_module|writecache_mux|f[21]~45_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[21]~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[49]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[49]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[49]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[49]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y19_N32
stratixiii_io_ibuf \pmem_rdata[21]~input (
	.i(pmem_rdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[21]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[21]~input .bus_hold = "false";
defparam \pmem_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y34_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[49]~feeder_combout ),
	.asdata(\pmem_rdata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[50]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N37
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data~22 (
// Equation(s):
// \cache_datapath_module|data1|data~22_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [50] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a21  & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0_bypass [49])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [50] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a21  & ( \cache_datapath_module|data1|data_rtl_0_bypass [49] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [50] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a21  & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [49] & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [50] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a21  & ( \cache_datapath_module|data1|data_rtl_0_bypass [49] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [49]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [50]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~22 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~22 .lut_mask = 64'h00FF000900FFF6FF;
defparam \cache_datapath_module|data1|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[21]~45_combout ),
	.asdata(\pmem_rdata[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N4
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[21]~22 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [49] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~22_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [49] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~22_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [49] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [50]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a21 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [49] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a21  & (\cache_datapath_module|data0|data_rtl_0_bypass [50] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a21 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [50]),
	.datac(!\cache_datapath_module|data1|data~22_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [49]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[21]~22 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[21]~22 .lut_mask = 64'h1100DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[21]~45 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[21]~45_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout  & ( (!\cache_datapath_module|writecache_mux|f[22]~34_combout ) # (\datapath_module|mdr|data [5]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout  & ( (\cache_datapath_module|writecache_mux|f[22]~34_combout  & \datapath_module|mdr|data [5]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[22]~34_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[21]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[21]~45 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[21]~45 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[21]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[21]~46 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[21]~46_combout  = ( \pmem_rdata[21]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[21]~45_combout ) ) ) # ( 
// !\pmem_rdata[21]~input_o  & ( (\cache_datapath_module|writecache_mux|f[21]~45_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[21]~45_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[21]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[21]~46 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[21]~46 .lut_mask = 64'h05000500F5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[21]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N8
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[46]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N9
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[46]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[45]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[45]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[19]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[19]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[45]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[45]~feeder_combout ),
	.asdata(\pmem_rdata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data~20 (
// Equation(s):
// \cache_datapath_module|data1|data~20_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a19  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [46] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [45]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a19  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [45] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [46]) # ((\cache_datapath_module|data1|data~0_combout  & 
// \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a19  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [46] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [45]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a19  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [45] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [46]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [46]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [45]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a19 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~20 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~20 .lut_mask = 64'h2322737722237773;
defparam \cache_datapath_module|data1|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[19]~41_combout ),
	.asdata(\pmem_rdata[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N12
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[19]~20 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[19]~20_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [45] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~20_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [45] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~20_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [45] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [46]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a19 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [45] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a19  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [46])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [46]),
	.datad(!\cache_datapath_module|data1|data~20_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [45]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[19]~20 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[19]~20 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[19]~41 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[19]~41_combout  = ( \datapath_module|mdr|data [3] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[19]~20_combout ) # (\cache_datapath_module|writecache_mux|f[22]~34_combout ) ) ) # ( 
// !\datapath_module|mdr|data [3] & ( (!\cache_datapath_module|writecache_mux|f[22]~34_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[19]~20_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[22]~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[19]~20_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[19]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[19]~41 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[19]~41 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \cache_datapath_module|writecache_mux|f[19]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[19]~42 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[19]~42_combout  = ( \cache_datapath_module|writecache_mux|f[19]~41_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[19]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[19]~41_combout  & ( (\pmem_rdata[19]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[19]~input_o ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[19]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[19]~42 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[19]~42 .lut_mask = 64'h505550555F555F55;
defparam \cache_datapath_module|writecache_mux|f[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[43]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[43]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[18]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[18]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[43]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[43]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[43]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[43]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[43]~feeder_combout ),
	.asdata(\pmem_rdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[44]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N13
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~19 (
// Equation(s):
// \cache_datapath_module|data1|data~19_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a18  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [44] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [43]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a18  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [43] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [44]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a18  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [44] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [43]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a18  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [43] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [44]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [43]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [44]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~19 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~19 .lut_mask = 64'h4454775744457775;
defparam \cache_datapath_module|data1|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[44]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y34_N3
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[18]~39_combout ),
	.asdata(\pmem_rdata[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N38
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[18]~19 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [43] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~19_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [43] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~19_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [43] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [44]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a18 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [43] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a18  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [44])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a18 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~19_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [44]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [43]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[18]~19 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[18]~19 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N2
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[18]~39 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[18]~39_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout  & ( (!\cache_datapath_module|writecache_mux|f[22]~34_combout ) # (\datapath_module|mdr|data [2]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout  & ( (\datapath_module|mdr|data [2] & \cache_datapath_module|writecache_mux|f[22]~34_combout ) ) )

	.dataa(!\datapath_module|mdr|data [2]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[22]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[18]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[18]~39 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[18]~39 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[18]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N8
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[18]~40 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[18]~40_combout  = ( \cache_datapath_module|writecache_mux|f[18]~39_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[18]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[18]~39_combout  & ( (\pmem_rdata[18]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[18]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[18]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[18]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[18]~40 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[18]~40 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cache_datapath_module|writecache_mux|f[18]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[42]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[41]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[41]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[17]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[17]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[41]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N32
stratixiii_io_ibuf \pmem_rdata[17]~input (
	.i(pmem_rdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[17]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[17]~input .bus_hold = "false";
defparam \pmem_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y34_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[41]~feeder_combout ),
	.asdata(\pmem_rdata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N24
stratixiii_lcell_comb \cache_datapath_module|data1|data~18 (
// Equation(s):
// \cache_datapath_module|data1|data~18_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a17  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [42] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [41]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a17  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [41] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [42]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a17  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [42] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [41]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a17  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [41] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [42]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [42]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [41]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a17 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~18 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~18 .lut_mask = 64'h00CE31FF00CD32FF;
defparam \cache_datapath_module|data1|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[17]~37_combout ),
	.asdata(\pmem_rdata[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N10
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[17]~18 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [41] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~18_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [41] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~18_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [41] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [42]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a17 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [41] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [42] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a17  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [42]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a17 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~18_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [41]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[17]~18 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[17]~18 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[17]~37 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[17]~37_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout  & ( (!\cache_datapath_module|writecache_mux|f[22]~34_combout ) # (\datapath_module|mdr|data [1]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout  & ( (\cache_datapath_module|writecache_mux|f[22]~34_combout  & \datapath_module|mdr|data [1]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[22]~34_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[17]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[17]~37 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[17]~37 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[17]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[17]~38 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[17]~38_combout  = ( \pmem_rdata[17]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[17]~37_combout ) ) ) # ( 
// !\pmem_rdata[17]~input_o  & ( (\cache_datapath_module|writecache_mux|f[17]~37_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[17]~37_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[17]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[17]~38 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[17]~38 .lut_mask = 64'h05000500F5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[17]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[40]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[39]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[39]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[16]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[16]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[39]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[39]~feeder_combout ),
	.asdata(\pmem_rdata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~17 (
// Equation(s):
// \cache_datapath_module|data1|data~17_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a16  & ( \cache_datapath_module|data1|data_rtl_0_bypass [39] ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a16  
// & ( \cache_datapath_module|data1|data_rtl_0_bypass [39] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [40]) # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a16  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [39] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [40] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [40]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~17 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~17 .lut_mask = 64'h00005514AAEBFFFF;
defparam \cache_datapath_module|data1|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[40]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y38_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[16]~35_combout ),
	.asdata(\pmem_rdata[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N14
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[16]~17 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [39] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~17_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [39] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~17_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [39] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [40]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a16 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [39] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a16  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [40])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~17_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [40]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [39]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[16]~17 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[16]~17 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[16]~35 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[16]~35_combout  = ( \cache_datapath_module|writecache_mux|f[22]~34_combout  & ( \datapath_module|mdr|data [0] ) ) # ( !\cache_datapath_module|writecache_mux|f[22]~34_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [0]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[22]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[16]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[16]~35 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[16]~35 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cache_datapath_module|writecache_mux|f[16]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[16]~36 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[16]~36_combout  = ( \cache_datapath_module|writecache_mux|f[16]~35_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[16]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[16]~35_combout  & ( (\pmem_rdata[16]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[16]~input_o ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[16]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[16]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[16]~36 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[16]~36 .lut_mask = 64'h505550555F555F55;
defparam \cache_datapath_module|writecache_mux|f[16]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[38]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[38]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[37]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[37]~feeder_combout  = \cache_datapath_module|writecache_mux|f[15]~32_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[15]~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[37]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[37]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[37]~feeder_combout ),
	.asdata(\pmem_rdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data~16 (
// Equation(s):
// \cache_datapath_module|data1|data~16_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a15  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [38] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [37]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a15  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [37] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [38]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a15  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [38] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [37]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a15  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [37] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [38]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [38]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [37]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~16 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~16 .lut_mask = 64'h00AE51FF00AB54FF;
defparam \cache_datapath_module|data1|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[15]~32_combout ),
	.asdata(\pmem_rdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N38
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[15]~16 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [37] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~16_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [37] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~16_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [37] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [38]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a15 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [37] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a15  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [38])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [38]),
	.datad(!\cache_datapath_module|data1|data~16_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [37]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[15]~16 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[15]~16 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[15]~32 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[15]~32_combout  = (!\cache_datapath_module|writecache_mux|f[9]~17_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout ))) # (\cache_datapath_module|writecache_mux|f[9]~17_combout  
// & (\datapath_module|mdr|data [15]))

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [15]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[9]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[15]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[15]~32 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[15]~32 .lut_mask = 64'h0F330F330F330F33;
defparam \cache_datapath_module|writecache_mux|f[15]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[15]~33 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[15]~33_combout  = ( \cache_datapath_module|writecache_mux|f[15]~32_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[15]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[15]~32_combout  & ( (\pmem_rdata[15]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[15]~input_o ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[15]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[15]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[15]~33 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[15]~33 .lut_mask = 64'h505550555F555F55;
defparam \cache_datapath_module|writecache_mux|f[15]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~15 (
// Equation(s):
// \cache_datapath_module|data1|data~15_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [36] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [35])) # (\cache_datapath_module|data1|data_rtl_0_bypass [36] & ((!\cache_datapath_module|data1|data~0_combout  & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a14 ))) # 
// (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [35])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [36] & (\cache_datapath_module|data1|data_rtl_0_bypass [35])) # (\cache_datapath_module|data1|data_rtl_0_bypass [36] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a14 ))) ) ) ) # ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [36] & (\cache_datapath_module|data1|data_rtl_0_bypass [35])) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [36] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a14 ))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [36] & (\cache_datapath_module|data1|data_rtl_0_bypass [35])) # (\cache_datapath_module|data1|data_rtl_0_bypass [36] & ((!\cache_datapath_module|data1|data~0_combout  & 
// ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a14 ))) # (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [35])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [36]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [35]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a14 ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~15 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~15 .lut_mask = 64'h2373227722772373;
defparam \cache_datapath_module|data1|data~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[14]~30_combout ),
	.asdata(\pmem_rdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[14]~15 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [35] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~15_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [35] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~15_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [35] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [36]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a14 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [35] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [36] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a14 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [36]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~15_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a14 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [35]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[14]~15 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[14]~15 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[14]~30 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[14]~30_combout  = ( \datapath_module|mdr|data [14] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout ) # (\cache_datapath_module|writecache_mux|f[9]~17_combout ) ) ) # ( 
// !\datapath_module|mdr|data [14] & ( (!\cache_datapath_module|writecache_mux|f[9]~17_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[9]~17_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[14]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[14]~30 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[14]~30 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \cache_datapath_module|writecache_mux|f[14]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[14]~31 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[14]~31_combout  = ( \pmem_rdata[14]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\cache_datapath_module|writecache_mux|f[14]~30_combout )) # (\control_module|WideOr19~combout ) ) ) # ( 
// !\pmem_rdata[14]~input_o  & ( (!\control_module|WideOr19~combout  & (\cache_control_module|writecachemux_sel~0_combout  & \cache_datapath_module|writecache_mux|f[14]~30_combout )) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[14]~30_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[14]~31 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[14]~31 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[34]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y34_N13
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[33]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[33]~feeder_combout  = \cache_datapath_module|writecache_mux|f[13]~28_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[13]~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[33]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[33]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y28_N32
stratixiii_io_ibuf \pmem_rdata[13]~input (
	.i(pmem_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[13]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[13]~input .bus_hold = "false";
defparam \pmem_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y34_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[33]~feeder_combout ),
	.asdata(\pmem_rdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data~14 (
// Equation(s):
// \cache_datapath_module|data1|data~14_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [33] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a13  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [33] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a13  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [34] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [33] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a13  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [34]) # 
// ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [34]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [33]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~14 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~14 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_datapath_module|data1|data~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y34_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[13]~28_combout ),
	.asdata(\pmem_rdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N6
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[13]~14 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [33] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~14_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [33] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~14_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [33] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [34]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a13 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [33] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [34] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a13  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [34]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\cache_datapath_module|data1|data~14_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [33]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[13]~14 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[13]~14 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[13]~28 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[13]~28_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout  & ( (!\cache_datapath_module|writecache_mux|f[9]~17_combout ) # (\datapath_module|mdr|data [13]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout  & ( (\cache_datapath_module|writecache_mux|f[9]~17_combout  & \datapath_module|mdr|data [13]) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[9]~17_combout ),
	.datac(!\datapath_module|mdr|data [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[13]~28 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[13]~28 .lut_mask = 64'h03030303CFCFCFCF;
defparam \cache_datapath_module|writecache_mux|f[13]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[13]~29 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[13]~29_combout  = ( \pmem_rdata[13]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[13]~28_combout ) ) ) # ( 
// !\pmem_rdata[13]~input_o  & ( (\cache_datapath_module|writecache_mux|f[13]~28_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[13]~28_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[13]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[13]~29 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[13]~29 .lut_mask = 64'h00300030FF3FFF3F;
defparam \cache_datapath_module|writecache_mux|f[13]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[32]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[31]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[31]~feeder_combout  = \cache_datapath_module|writecache_mux|f[12]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[12]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[31]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N94
stratixiii_io_ibuf \pmem_rdata[12]~input (
	.i(pmem_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[12]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[12]~input .bus_hold = "false";
defparam \pmem_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y34_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[31]~feeder_combout ),
	.asdata(\pmem_rdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data~13 (
// Equation(s):
// \cache_datapath_module|data1|data~13_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a12  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [32] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [31]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a12  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [32] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [31]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a12  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [31] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [32]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [5] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a12  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [31] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [32]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [32]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [31]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~13 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~13 .lut_mask = 64'h00AE00AB51FF54FF;
defparam \cache_datapath_module|data1|data~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N23
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[12]~26_combout ),
	.asdata(\pmem_rdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N36
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[12]~13 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [31] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~13_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [31] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~13_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [31] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [32]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a12 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [31] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [32] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a12  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [32]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!\cache_datapath_module|data1|data~13_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [31]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[12]~13 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[12]~13 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[12]~26 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[12]~26_combout  = ( \datapath_module|mdr|data [12] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout ) # (\cache_datapath_module|writecache_mux|f[9]~17_combout ) ) ) # ( 
// !\datapath_module|mdr|data [12] & ( (!\cache_datapath_module|writecache_mux|f[9]~17_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[9]~17_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[12]~26 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[12]~26 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cache_datapath_module|writecache_mux|f[12]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[12]~27 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[12]~27_combout  = ( \pmem_rdata[12]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\cache_datapath_module|writecache_mux|f[12]~26_combout )) # (\control_module|WideOr19~combout ) ) ) # ( 
// !\pmem_rdata[12]~input_o  & ( (!\control_module|WideOr19~combout  & (\cache_control_module|writecachemux_sel~0_combout  & \cache_datapath_module|writecache_mux|f[12]~26_combout )) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[12]~26_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[12]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[12]~27 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[12]~27 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[12]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~12 (
// Equation(s):
// \cache_datapath_module|data1|data~12_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a11  & ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [30] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [29]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a11  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [29] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [30]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a11  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [30] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [29]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a11  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [29] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [30]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [29]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [30]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~12 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~12 .lut_mask = 64'h30323F3730313F3B;
defparam \cache_datapath_module|data1|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y47_N23
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[11]~24_combout ),
	.asdata(\pmem_rdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[11]~12 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [29] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~12_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [29] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~12_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [29] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [30]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a11 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [29] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [30] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a11 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [30]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~12_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a11 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [29]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[11]~12 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[11]~12 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[11]~24 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[11]~24_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout  & ( (!\cache_datapath_module|writecache_mux|f[9]~17_combout ) # (\datapath_module|mdr|data [11]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout  & ( (\datapath_module|mdr|data [11] & \cache_datapath_module|writecache_mux|f[9]~17_combout ) ) )

	.dataa(!\datapath_module|mdr|data [11]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[9]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[11]~24 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[11]~24 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[11]~25 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[11]~25_combout  = (!\control_module|WideOr19~combout  & ((!\cache_control_module|writecachemux_sel~0_combout  & (\pmem_rdata[11]~input_o )) # (\cache_control_module|writecachemux_sel~0_combout  & 
// ((\cache_datapath_module|writecache_mux|f[11]~24_combout ))))) # (\control_module|WideOr19~combout  & (\pmem_rdata[11]~input_o ))

	.dataa(!\pmem_rdata[11]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[11]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[11]~25 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[11]~25 .lut_mask = 64'h515D515D515D515D;
defparam \cache_datapath_module|writecache_mux|f[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N12
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[28]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N13
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[27]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[27]~feeder_combout  = \cache_datapath_module|writecache_mux|f[10]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[10]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[27]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
stratixiii_io_ibuf \pmem_rdata[10]~input (
	.i(pmem_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[10]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[10]~input .bus_hold = "false";
defparam \pmem_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y38_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[27]~feeder_combout ),
	.asdata(\pmem_rdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~11 (
// Equation(s):
// \cache_datapath_module|data1|data~11_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [27] & ( \cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [28]) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a10 )) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [27] & ( 
// \cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [28] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a10  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [27] & ( !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [28]) # 
// (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a10 ) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [27] & ( !\cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [28] & 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a10 ) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [28]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a10 ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [27]),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~11 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~11 .lut_mask = 64'h0055AAFF0014EBFF;
defparam \cache_datapath_module|data1|data~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N0
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[28]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[10]~22_combout ),
	.asdata(\pmem_rdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[10]~11 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [27] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~11_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [27] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~11_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [27] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [28]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a10 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [27] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a10  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [28])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~11_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [28]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [27]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[10]~11 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[10]~11 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[10]~22 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[10]~22_combout  = (!\cache_datapath_module|writecache_mux|f[9]~17_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout ))) # (\cache_datapath_module|writecache_mux|f[9]~17_combout  
// & (\datapath_module|mdr|data [10]))

	.dataa(!\cache_datapath_module|writecache_mux|f[9]~17_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [10]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[10]~22 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[10]~22 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \cache_datapath_module|writecache_mux|f[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[10]~23 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[10]~23_combout  = ( \pmem_rdata[10]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[10]~22_combout ) ) ) # ( 
// !\pmem_rdata[10]~input_o  & ( (\cache_datapath_module|writecache_mux|f[10]~22_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[10]~22_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[10]~23 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[10]~23 .lut_mask = 64'h03000300F3FFF3FF;
defparam \cache_datapath_module|writecache_mux|f[10]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[25]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[25]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[9]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[25]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[25]~feeder_combout ),
	.asdata(\pmem_rdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[26]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~10 (
// Equation(s):
// \cache_datapath_module|data1|data~10_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [26] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a9  & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0_bypass [25])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [26] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a9  & ( \cache_datapath_module|data1|data_rtl_0_bypass [25] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [26] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a9  & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [25] & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [26] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a9  & ( \cache_datapath_module|data1|data_rtl_0_bypass [25] ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [25]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [26]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~10 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~10 .lut_mask = 64'h0F0F04010F0FBFEF;
defparam \cache_datapath_module|data1|data~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[9]~20_combout ),
	.asdata(\pmem_rdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[9]~10 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [25] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~10_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [25] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~10_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [25] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [26]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a9 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [25] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [26] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a9  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [26]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\cache_datapath_module|data1|data~10_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [25]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[9]~10 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[9]~10 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[9]~20 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[9]~20_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout  & ( (!\cache_datapath_module|writecache_mux|f[9]~17_combout ) # (\datapath_module|mdr|data [9]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout  & ( (\cache_datapath_module|writecache_mux|f[9]~17_combout  & \datapath_module|mdr|data [9]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[9]~17_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[9]~20 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[9]~20 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[9]~21 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[9]~21_combout  = ( \cache_datapath_module|writecache_mux|f[9]~20_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[9]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[9]~20_combout  & ( (\pmem_rdata[9]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\pmem_rdata[9]~input_o ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[9]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[9]~21 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[9]~21 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \cache_datapath_module|writecache_mux|f[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data~8 (
// Equation(s):
// \cache_datapath_module|data1|data~8_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a7  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [22] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [21]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a7  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [22] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [21]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a7  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [21] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [22]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a7  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [21] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [22]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [21]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [22]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~8 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~8 .lut_mask = 64'h4544444575777775;
defparam \cache_datapath_module|data1|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N0
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y50_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y50_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[7]~15_combout ),
	.asdata(\pmem_rdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N24
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[7]~8 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [21] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~8_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [21] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~8_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [21] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [22]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [21] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a7  & (\cache_datapath_module|data0|data_rtl_0_bypass [22] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data1|data~8_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [22]),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [21]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[7]~8 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[7]~8 .lut_mask = 64'h0300F3FF55555555;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[7]~15 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[7]~15_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout  & ( (!\cache_datapath_module|writecache_mux|f[3]~0_combout ) # (\datapath_module|mdr|data [7]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout  & ( (\datapath_module|mdr|data [7] & \cache_datapath_module|writecache_mux|f[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [7]),
	.datad(!\cache_datapath_module|writecache_mux|f[3]~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[7]~15 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[7]~15 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cache_datapath_module|writecache_mux|f[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[7]~16 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[7]~16_combout  = (!\control_module|WideOr19~combout  & ((!\cache_control_module|writecachemux_sel~0_combout  & (\pmem_rdata[7]~input_o )) # (\cache_control_module|writecachemux_sel~0_combout  & 
// ((\cache_datapath_module|writecache_mux|f[7]~15_combout ))))) # (\control_module|WideOr19~combout  & (\pmem_rdata[7]~input_o ))

	.dataa(!\pmem_rdata[7]~input_o ),
	.datab(!\cache_datapath_module|writecache_mux|f[7]~15_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[7]~16 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[7]~16 .lut_mask = 64'h5535553555355535;
defparam \cache_datapath_module|writecache_mux|f[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[19]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[19]~feeder_combout  = \cache_datapath_module|writecache_mux|f[6]~13_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[6]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[19]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N94
stratixiii_io_ibuf \pmem_rdata[6]~input (
	.i(pmem_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[6]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[6]~input .bus_hold = "false";
defparam \pmem_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y36_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[19]~feeder_combout ),
	.asdata(\pmem_rdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~7 (
// Equation(s):
// \cache_datapath_module|data1|data~7_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [19] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a6  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [19] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a6  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [20] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [19] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a6  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [20]) # 
// ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [20]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [19]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~7 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~7 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_datapath_module|data1|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[6]~13_combout ),
	.asdata(\pmem_rdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[6]~7 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [19] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~7_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [19] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~7_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [19] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [20]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a6 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [19] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [20] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a6 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [20]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\cache_datapath_module|data1|data~7_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [19]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[6]~7 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[6]~7 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[6]~13 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[6]~13_combout  = ( \datapath_module|mdr|data [6] & ( (\cache_datapath_module|writecache_mux|f[3]~0_combout ) # (\cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout ) ) ) # ( 
// !\datapath_module|mdr|data [6] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout  & !\cache_datapath_module|writecache_mux|f[3]~0_combout ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[6]~13 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[6]~13 .lut_mask = 64'h505050505F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[6]~14 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[6]~14_combout  = (!\control_module|WideOr19~combout  & ((!\cache_control_module|writecachemux_sel~0_combout  & ((\pmem_rdata[6]~input_o ))) # (\cache_control_module|writecachemux_sel~0_combout  & 
// (\cache_datapath_module|writecache_mux|f[6]~13_combout )))) # (\control_module|WideOr19~combout  & (((\pmem_rdata[6]~input_o ))))

	.dataa(!\cache_datapath_module|writecache_mux|f[6]~13_combout ),
	.datab(!\pmem_rdata[6]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[6]~14 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[6]~14 .lut_mask = 64'h3353335333533353;
defparam \cache_datapath_module|writecache_mux|f[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~6 (
// Equation(s):
// \cache_datapath_module|data1|data~6_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a5  & ( \cache_datapath_module|data1|data~0_combout  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [18] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [17]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a5  & ( 
// \cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [17] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [18]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a5  & ( !\cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [17]) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [18]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a5  & ( !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [18] & 
// \cache_datapath_module|data1|data_rtl_0_bypass [17]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [18]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [17]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~6 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~6 .lut_mask = 64'h2222777732233773;
defparam \cache_datapath_module|data1|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[5]~11_combout ),
	.asdata(\pmem_rdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N2
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[5]~6 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [17] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~6_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [17] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~6_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [17] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [18]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a5 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [17] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [18] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a5 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [18]),
	.datac(!\cache_datapath_module|data1|data~6_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [17]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[5]~6 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[5]~6 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[5]~11 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[5]~11_combout  = ( \cache_datapath_module|writecache_mux|f[3]~0_combout  & ( \datapath_module|mdr|data [5] ) ) # ( !\cache_datapath_module|writecache_mux|f[3]~0_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout  ) )

	.dataa(!\datapath_module|mdr|data [5]),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[5]~11 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[5]~11 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cache_datapath_module|writecache_mux|f[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[5]~12 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[5]~12_combout  = ( \pmem_rdata[5]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[5]~11_combout ) ) ) # ( 
// !\pmem_rdata[5]~input_o  & ( (\cache_datapath_module|writecache_mux|f[5]~11_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[5]~11_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[5]~12 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[5]~12 .lut_mask = 64'h00300030FF3FFF3F;
defparam \cache_datapath_module|writecache_mux|f[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X9_Y51_N94
stratixiii_io_ibuf \pmem_rdata[4]~input (
	.i(pmem_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[4]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[4]~input .bus_hold = "false";
defparam \pmem_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y37_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[4]~9_combout ),
	.asdata(\pmem_rdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N15
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[15]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[15]~feeder_combout  = \cache_datapath_module|writecache_mux|f[4]~9_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[4]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[15]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[15]~feeder_combout ),
	.asdata(\pmem_rdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data~5 (
// Equation(s):
// \cache_datapath_module|data1|data~5_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [15] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a4  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [15] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a4  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [16] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [15] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a4  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [16]) # 
// ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [16]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [15]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~5 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~5 .lut_mask = 64'h0000CECD3132FFFF;
defparam \cache_datapath_module|data1|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[4]~5 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [15] & ( \cache_datapath_module|data1|data~5_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [16]) # 
// (((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4 )) # (\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [15] & ( \cache_datapath_module|data1|data~5_combout  & ( ((\cache_datapath_module|data0|data_rtl_0_bypass [16] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4  & 
// !\cache_datapath_module|data0|data~1_combout ))) # (\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ) ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [15] & ( !\cache_datapath_module|data1|data~5_combout  & ( 
// (!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ((!\cache_datapath_module|data0|data_rtl_0_bypass [16]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4 
// )))) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [15] & ( !\cache_datapath_module|data1|data~5_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [16] & (!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4  & !\cache_datapath_module|data0|data~1_combout ))) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [16]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [15]),
	.dataf(!\cache_datapath_module|data1|data~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[4]~5 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[4]~5 .lut_mask = 64'h04008CCC3733BFFF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[4]~9 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[4]~9_combout  = ( \datapath_module|mdr|data [4] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ) # (\cache_datapath_module|writecache_mux|f[3]~0_combout ) ) ) # ( 
// !\datapath_module|mdr|data [4] & ( (!\cache_datapath_module|writecache_mux|f[3]~0_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[3]~0_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[4]~9 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[4]~9 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[4]~10 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[4]~10_combout  = ( \pmem_rdata[4]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[4]~9_combout ) ) ) # ( 
// !\pmem_rdata[4]~input_o  & ( (\cache_datapath_module|writecache_mux|f[4]~9_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[4]~9_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[4]~10 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[4]~10 .lut_mask = 64'h05000500F5FFF5FF;
defparam \cache_datapath_module|writecache_mux|f[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[13]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[13]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[3]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[13]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[13]~feeder_combout ),
	.asdata(\pmem_rdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~4 (
// Equation(s):
// \cache_datapath_module|data1|data~4_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a3  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [14] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [13]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a3  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [13] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [14]) # ((\cache_datapath_module|data1|data~0_combout  & 
// \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a3  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [14] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [13]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a3  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [13] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [14]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [14]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [13]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~4 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~4 .lut_mask = 64'h00BA45FF00AB54FF;
defparam \cache_datapath_module|data1|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y35_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[3]~7_combout ),
	.asdata(\pmem_rdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[3]~4 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [13] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~4_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [13] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~4_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [13] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [14]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [13] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a3  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [14])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~4_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [14]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [13]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[3]~4 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[3]~4 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[3]~7 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[3]~7_combout  = ( \datapath_module|mdr|data [3] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout ) # (\cache_datapath_module|writecache_mux|f[3]~0_combout ) ) ) # ( 
// !\datapath_module|mdr|data [3] & ( (!\cache_datapath_module|writecache_mux|f[3]~0_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout ) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[3]~0_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[3]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[3]~7 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[3]~7 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[3]~8 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[3]~8_combout  = ( \cache_datapath_module|writecache_mux|f[3]~7_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[3]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[3]~7_combout  & ( (\pmem_rdata[3]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[3]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[3]~8 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[3]~8 .lut_mask = 64'h303330333F333F33;
defparam \cache_datapath_module|writecache_mux|f[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[11]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[11]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[2]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[11]~feeder_combout ),
	.asdata(\pmem_rdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~3 (
// Equation(s):
// \cache_datapath_module|data1|data~3_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a2  & ( \cache_datapath_module|data1|data_rtl_0_bypass [12] & ( ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [11]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a2  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [12] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [11] & (\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a2  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [12] & ( \cache_datapath_module|data1|data_rtl_0_bypass [11] ) ) ) # 
// ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a2  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [12] & ( \cache_datapath_module|data1|data_rtl_0_bypass [11] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [11]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~3 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~3 .lut_mask = 64'h555555550401F7FD;
defparam \cache_datapath_module|data1|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[2]~5_combout ),
	.asdata(\pmem_rdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[2]~3 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [11] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~3_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [11] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~3_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [11] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [12]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a2 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [11] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [12] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a2 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [12]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\cache_datapath_module|data1|data~3_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [11]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[2]~3 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[2]~3 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[2]~5 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[2]~5_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout  & ( (!\cache_datapath_module|writecache_mux|f[3]~0_combout ) # (\datapath_module|mdr|data [2]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout  & ( (\datapath_module|mdr|data [2] & \cache_datapath_module|writecache_mux|f[3]~0_combout ) ) )

	.dataa(!\datapath_module|mdr|data [2]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[2]~5 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[2]~5 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[2]~6 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[2]~6_combout  = ( \cache_datapath_module|writecache_mux|f[2]~5_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[2]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[2]~5_combout  & ( (\pmem_rdata[2]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[2]~input_o ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[2]~6 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[2]~6 .lut_mask = 64'h505550555F555F55;
defparam \cache_datapath_module|writecache_mux|f[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[47]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[47]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[20]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[20]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[47]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[47]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[47]~feeder_combout ),
	.asdata(\pmem_rdata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[48]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N35
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N36
stratixiii_lcell_comb \cache_datapath_module|data1|data~21 (
// Equation(s):
// \cache_datapath_module|data1|data~21_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a20  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [48] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [47]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a20  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [47] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [48]) # ((\cache_datapath_module|data1|data~0_combout  & 
// \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a20  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [48] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [47]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a20  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [47] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [48]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [47]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [48]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~21 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~21 .lut_mask = 64'h4544757744457775;
defparam \cache_datapath_module|data1|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N4
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[48]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[20]~43_combout ),
	.asdata(\pmem_rdata[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[20]~21 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [47] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~21_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [47] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~21_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [47] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [48]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a20 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [47] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a20  & \cache_datapath_module|data0|data_rtl_0_bypass [48])) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a20 ),
	.datac(!\cache_datapath_module|data1|data~21_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [48]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [47]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[20]~21 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[20]~21 .lut_mask = 64'h0022FF770F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[112]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[112]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[112]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[112]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[112]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[112]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[112] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [112]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[112] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[112] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[112]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[112]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[112]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[112]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[112]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[112]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[112] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [112]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[112] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[112] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[111]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[111]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[52]~111_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[52]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[111]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[111]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[111]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[111]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[111] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[111]~feeder_combout ),
	.asdata(\pmem_rdata[52]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [111]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[111] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[111] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~53 (
// Equation(s):
// \cache_datapath_module|data1|data~53_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a52  & ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [112] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [111]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a52  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [111] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [112]) # ((\cache_datapath_module|data1|data~0_combout  & 
// \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a52  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [112] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [111]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a52  & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [111] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [112]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [112]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [111]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a52 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~53 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~53 .lut_mask = 64'h2322737722237773;
defparam \cache_datapath_module|data1|data~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[111] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[52]~111_combout ),
	.asdata(\pmem_rdata[52]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [111]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[111] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[111] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[52]~53 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [111] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~53_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [111] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~53_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [111] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [112]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a52 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [111] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a52  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [112])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a52 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [112]),
	.datad(!\cache_datapath_module|data1|data~53_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [111]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[52]~53 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[52]~53 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[52]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[4]~28 (
// Equation(s):
// \datapath_module|mdr_mux|f[4]~28_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout  & ( ((!\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout ))) # (\datapath_module|mar|data [2]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout  & ( (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout )))) # (\datapath_module|mar|data [2] & 
// (\datapath_module|mar|data [1])) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout  & ( (!\datapath_module|mar|data [2] & 
// ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout )))) # 
// (\datapath_module|mar|data [2] & (!\datapath_module|mar|data [1])) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout  & ( 
// (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ))) # (\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[20]~21_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[4]~5_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[4]~28 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[4]~28 .lut_mask = 64'h028A46CE139B57DF;
defparam \datapath_module|mdr_mux|f[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N16
stratixiii_lcell_comb \datapath_module|mdr_mux|f[4]~27 (
// Equation(s):
// \datapath_module|mdr_mux|f[4]~27_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout  & ( (!\datapath_module|mar|data [1]) # 
// ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout )))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout  & ( (!\datapath_module|mar|data [1] & (((\datapath_module|mar|data [2])))) # 
// (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout )) # (\datapath_module|mar|data [2] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout ))))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout  & 
// ( (!\datapath_module|mar|data [1] & (((!\datapath_module|mar|data [2])))) # (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout )) # (\datapath_module|mar|data [2] 
// & ((\cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout ))))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout 
//  & ( (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout )) # (\datapath_module|mar|data [2] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout ))))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[84]~85_combout ),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[116]~117_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[68]~69_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[100]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[4]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[4]~27 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[4]~27 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \datapath_module|mdr_mux|f[4]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N18
stratixiii_lcell_comb \datapath_module|alu_module|Selector11~3 (
// Equation(s):
// \datapath_module|alu_module|Selector11~3_combout  = ( \datapath_module|alu_module|Selector11~2_combout  & ( (!\datapath_module|alu_module|Add0~17_sumout ) # (!\datapath_module|alu_module|Equal0~5_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_module|Add0~17_sumout ),
	.datac(!\datapath_module|alu_module|Equal0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector11~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector11~3 .lut_mask = 64'h00000000FCFCFCFC;
defparam \datapath_module|alu_module|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N36
stratixiii_lcell_comb \datapath_module|mdr_mux|f[4]~29 (
// Equation(s):
// \datapath_module|mdr_mux|f[4]~29_combout  = ( \datapath_module|alu_module|Selector11~3_combout  & ( (!\control_module|WideOr5~1_combout  & ((!\datapath_module|mar|data [3] & (\datapath_module|mdr_mux|f[4]~28_combout )) # (\datapath_module|mar|data [3] & 
// ((\datapath_module|mdr_mux|f[4]~27_combout ))))) ) ) # ( !\datapath_module|alu_module|Selector11~3_combout  & ( ((!\datapath_module|mar|data [3] & (\datapath_module|mdr_mux|f[4]~28_combout )) # (\datapath_module|mar|data [3] & 
// ((\datapath_module|mdr_mux|f[4]~27_combout )))) # (\control_module|WideOr5~1_combout ) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|mdr_mux|f[4]~28_combout ),
	.datad(!\datapath_module|mdr_mux|f[4]~27_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[4]~29 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[4]~29 .lut_mask = 64'h5D7F5D7F082A082A;
defparam \datapath_module|mdr_mux|f[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N37
dffeas \datapath_module|mdr|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[4]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[4] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[52]~111 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[52]~111_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout  & ( (!\cache_datapath_module|writecache_mux|f[52]~102_combout ) # (\datapath_module|mdr|data [4]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout  & ( (\cache_datapath_module|writecache_mux|f[52]~102_combout  & \datapath_module|mdr|data [4]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[52]~102_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[52]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[52]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[52]~111 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[52]~111 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[52]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[52]~112 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[52]~112_combout  = ( \cache_datapath_module|writecache_mux|f[52]~111_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[52]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[52]~111_combout  & ( (\pmem_rdata[52]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[52]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[52]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[52]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[52]~112 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[52]~112 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \cache_datapath_module|writecache_mux|f[52]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N34
stratixiii_lcell_comb \cache_datapath_module|data1|data~52 (
// Equation(s):
// \cache_datapath_module|data1|data~52_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a51  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [110] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [109]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a51  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [110] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [109]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a51  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [109] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [110]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a51  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [109] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [110]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [109]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [110]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~52 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~52 .lut_mask = 64'h313030313B3F3F3B;
defparam \cache_datapath_module|data1|data~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N37
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[109] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[51]~109_combout ),
	.asdata(\pmem_rdata[51]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [109]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[109] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[109] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[51]~52 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[51]~52_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [109] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~52_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [109] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~52_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [109] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [110]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a51 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [109] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [110] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a51 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [110]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~52_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a51 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [109]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[51]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[51]~52 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[51]~52 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[51]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N36
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[51]~109 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[51]~109_combout  = (!\cache_datapath_module|writecache_mux|f[52]~102_combout  & (\cache_datapath_module|byte_select_mux_module|selected_data[51]~52_combout )) # 
// (\cache_datapath_module|writecache_mux|f[52]~102_combout  & ((\datapath_module|mdr|data [3])))

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[52]~102_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[51]~52_combout ),
	.datad(!\datapath_module|mdr|data [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[51]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[51]~109 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[51]~109 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \cache_datapath_module|writecache_mux|f[51]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[51]~110 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[51]~110_combout  = ( \cache_datapath_module|writecache_mux|f[51]~109_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[51]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[51]~109_combout  & ( (\pmem_rdata[51]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[51]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[51]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[51]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[51]~110 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[51]~110 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cache_datapath_module|writecache_mux|f[51]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N14
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[108]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[108]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[108]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[108]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[108]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[108]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [108]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[108] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[108] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[108]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[108]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[108]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[108]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[108]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[108]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [108]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[108] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[108] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[107]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[107]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[50]~107_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[50]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[107]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[107]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[107]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[107]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[107]~feeder_combout ),
	.asdata(\pmem_rdata[50]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [107]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[107] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[107] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~51 (
// Equation(s):
// \cache_datapath_module|data1|data~51_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [107] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a50  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [107] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a50  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [108] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [107] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a50  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [108]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [108]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [107]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a50 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~51 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~51 .lut_mask = 64'h0000FF4100BEFFFF;
defparam \cache_datapath_module|data1|data~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[50]~107_combout ),
	.asdata(\pmem_rdata[50]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [107]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[107] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[107] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[50]~51 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [107] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~51_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [107] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~51_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [107] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [108]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a50 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [107] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a50  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [108])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a50 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [108]),
	.datad(!\cache_datapath_module|data1|data~51_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [107]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[50]~51 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[50]~51 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[50]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[50]~107 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[50]~107_combout  = ( \cache_datapath_module|writecache_mux|f[52]~102_combout  & ( \datapath_module|mdr|data [2] ) ) # ( !\cache_datapath_module|writecache_mux|f[52]~102_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout  ) )

	.dataa(!\datapath_module|mdr|data [2]),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[52]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[50]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[50]~107 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[50]~107 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cache_datapath_module|writecache_mux|f[50]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N28
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[50]~108 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[50]~108_combout  = ( \cache_datapath_module|writecache_mux|f[50]~107_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[50]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[50]~107_combout  & ( (\pmem_rdata[50]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(!\pmem_rdata[50]~input_o ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[50]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[50]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[50]~108 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[50]~108 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \cache_datapath_module|writecache_mux|f[50]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N28
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[106]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[106]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[106]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[106]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[106]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[106]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N29
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [106]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[106] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[106] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X43_Y35_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[105]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[105]~feeder_combout  = \cache_datapath_module|writecache_mux|f[49]~105_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[49]~105_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[105]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[105]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[105]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[105]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y51_N94
stratixiii_io_ibuf \pmem_rdata[49]~input (
	.i(pmem_rdata[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[49]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[49]~input .bus_hold = "false";
defparam \pmem_rdata[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y35_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[105]~feeder_combout ),
	.asdata(\pmem_rdata[49]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [105]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[105] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[105] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[106]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[106]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[106]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[106]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[106]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[106]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [106]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[106] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[106] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data~50 (
// Equation(s):
// \cache_datapath_module|data1|data~50_combout  = ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [106] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [105])) # (\cache_datapath_module|data1|data_rtl_0_bypass [106] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a49 ))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0_bypass [105])))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [106] & (\cache_datapath_module|data1|data_rtl_0_bypass [105])) # (\cache_datapath_module|data1|data_rtl_0_bypass [106] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a49 ))) ) ) ) # ( 
// \cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [106] & (\cache_datapath_module|data1|data_rtl_0_bypass [105])) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [106] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & (\cache_datapath_module|data1|data_rtl_0_bypass [105])) # (\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a49 ))))) ) ) ) # ( !\cache_datapath_module|data1|data~0_combout  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [106] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [105])) # (\cache_datapath_module|data1|data_rtl_0_bypass [106] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a49 ))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [105]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [106]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a49 ),
	.datae(!\cache_datapath_module|data1|data~0_combout ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~50 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~50 .lut_mask = 64'h4477545744774575;
defparam \cache_datapath_module|data1|data~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[105]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[105]~feeder_combout  = \cache_datapath_module|writecache_mux|f[49]~105_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[49]~105_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[105]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[105]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[105]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[105]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N25
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[105]~feeder_combout ),
	.asdata(\pmem_rdata[49]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [105]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[105] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[105] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N16
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[49]~50 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[49]~50_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [105] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~50_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [105] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~50_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [105] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [106]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a49 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [105] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a49  & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0_bypass [106])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a49 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [106]),
	.datad(!\cache_datapath_module|data1|data~50_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [105]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[49]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[49]~50 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[49]~50 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[49]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y35_N8
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[49]~105 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[49]~105_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[49]~50_combout  & ( (!\cache_datapath_module|writecache_mux|f[52]~102_combout ) # (\datapath_module|mdr|data [1]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[49]~50_combout  & ( (\datapath_module|mdr|data [1] & \cache_datapath_module|writecache_mux|f[52]~102_combout ) ) )

	.dataa(!\datapath_module|mdr|data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|writecache_mux|f[52]~102_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[49]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[49]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[49]~105 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[49]~105 .lut_mask = 64'h00550055FF55FF55;
defparam \cache_datapath_module|writecache_mux|f[49]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[49]~106 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[49]~106_combout  = ( \pmem_rdata[49]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[49]~105_combout ) ) ) # ( 
// !\pmem_rdata[49]~input_o  & ( (\cache_datapath_module|writecache_mux|f[49]~105_combout  & (!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[49]~105_combout ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[49]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[49]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[49]~106 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[49]~106 .lut_mask = 64'h00500050FF5FFF5F;
defparam \cache_datapath_module|writecache_mux|f[49]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[104]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[104]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[104]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[104]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[104]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[104]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y49_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [104]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[104] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[104] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[103]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[103]~feeder_combout  = \cache_datapath_module|writecache_mux|f[48]~103_combout 

	.dataa(!\cache_datapath_module|writecache_mux|f[48]~103_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[103]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[103]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[103]~feeder .lut_mask = 64'h5555555555555555;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[103]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y44_N32
stratixiii_io_ibuf \pmem_rdata[48]~input (
	.i(pmem_rdata[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[48]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[48]~input .bus_hold = "false";
defparam \pmem_rdata[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y40_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[103]~feeder_combout ),
	.asdata(\pmem_rdata[48]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [103]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[103] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[103] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data~49 (
// Equation(s):
// \cache_datapath_module|data1|data~49_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [103] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a48  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [103] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a48  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [104] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [103] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a48  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [104]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [104]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [103]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a48 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~49 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~49 .lut_mask = 64'h0000CCED3312FFFF;
defparam \cache_datapath_module|data1|data~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[48]~103_combout ),
	.asdata(\pmem_rdata[48]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [103]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[103] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[103] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N28
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[48]~49 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [103] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~49_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [103] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~49_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [103] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [104]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a48 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [103] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [104] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a48 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [104]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a48 ),
	.datad(!\cache_datapath_module|data1|data~49_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [103]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[48]~49 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[48]~49 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[48]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[48]~103 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[48]~103_combout  = (!\cache_datapath_module|writecache_mux|f[52]~102_combout  & ((\cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout ))) # 
// (\cache_datapath_module|writecache_mux|f[52]~102_combout  & (\datapath_module|mdr|data [0]))

	.dataa(!\datapath_module|mdr|data [0]),
	.datab(!\cache_datapath_module|writecache_mux|f[52]~102_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[48]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[48]~103 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[48]~103 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \cache_datapath_module|writecache_mux|f[48]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[48]~104 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[48]~104_combout  = ( \control_module|WideOr19~combout  & ( \pmem_rdata[48]~input_o  ) ) # ( !\control_module|WideOr19~combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & ((\pmem_rdata[48]~input_o ))) 
// # (\cache_control_module|writecachemux_sel~0_combout  & (\cache_datapath_module|writecache_mux|f[48]~103_combout )) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[48]~103_combout ),
	.datab(!\pmem_rdata[48]~input_o ),
	.datac(gnd),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\control_module|WideOr19~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[48]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[48]~104 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[48]~104 .lut_mask = 64'h3355335533333333;
defparam \cache_datapath_module|writecache_mux|f[48]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[102]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[102]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[102]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[102]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[102]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[102]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N39
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [102]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[102] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[102] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[101]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[101]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[47]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[47]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[101]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[101]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[101]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[101]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[101]~feeder_combout ),
	.asdata(\pmem_rdata[47]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [101]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[101] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[101] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~48 (
// Equation(s):
// \cache_datapath_module|data1|data~48_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a47  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [102] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [101]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a47  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [102] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [101]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a47  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [101] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [102]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a47  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [101] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [102]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [102]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [101]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a47 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~48 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~48 .lut_mask = 64'h00AE00AB51FF54FF;
defparam \cache_datapath_module|data1|data~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[47]~100_combout ),
	.asdata(\pmem_rdata[47]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [101]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[101] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[101] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[47]~48 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [101] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~48_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [101] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~48_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [101] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [102]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a47 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [101] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [102] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a47 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [102]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a47 ),
	.datad(!\cache_datapath_module|data1|data~48_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [101]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[47]~48 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[47]~48 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[47]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[47]~100 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[47]~100_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout  & ( (!\cache_datapath_module|writecache_mux|f[46]~85_combout ) # (\datapath_module|mdr|data [15]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout  & ( (\datapath_module|mdr|data [15] & \cache_datapath_module|writecache_mux|f[46]~85_combout ) ) )

	.dataa(!\datapath_module|mdr|data [15]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[46]~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[47]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[47]~100 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[47]~100 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[47]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N36
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[47]~101 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[47]~101_combout  = ( \cache_datapath_module|writecache_mux|f[47]~100_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[47]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[47]~100_combout  & ( (\pmem_rdata[47]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(gnd),
	.datac(!\pmem_rdata[47]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[47]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[47]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[47]~101 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[47]~101 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \cache_datapath_module|writecache_mux|f[47]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[100]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[100]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[100]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[100]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[100]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[100]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [100]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[100] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[100] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[99]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[99]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[46]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[46]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[99]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[99]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[99]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[99]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[99]~feeder_combout ),
	.asdata(\pmem_rdata[46]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [99]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[99] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~47 (
// Equation(s):
// \cache_datapath_module|data1|data~47_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [100] & 
// (((\cache_datapath_module|data1|data_rtl_0_bypass [99])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [100] & ((!\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a46 )) # 
// (\cache_datapath_module|data1|data~0_combout  & ((\cache_datapath_module|data1|data_rtl_0_bypass [99]))))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [100] & ((\cache_datapath_module|data1|data_rtl_0_bypass [99]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [100] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a46 )) ) ) ) # ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [100] & ((\cache_datapath_module|data1|data_rtl_0_bypass [99]))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [100] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a46 )) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [100] & (((\cache_datapath_module|data1|data_rtl_0_bypass [99])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [100] & ((!\cache_datapath_module|data1|data~0_combout  & 
// (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a46 )) # (\cache_datapath_module|data1|data~0_combout  & ((\cache_datapath_module|data1|data_rtl_0_bypass [99]))))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a46 ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [100]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [99]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~47 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~47 .lut_mask = 64'h10DF11DD11DD10DF;
defparam \cache_datapath_module|data1|data~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[46]~98_combout ),
	.asdata(\pmem_rdata[46]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [99]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[99] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[99] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N12
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[46]~47 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [99] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~47_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [99] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~47_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [99] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [100]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a46 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [99] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [100] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a46 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [100]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~47_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a46 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [99]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[46]~47 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[46]~47 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[46]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[46]~98 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[46]~98_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout  & ( (!\cache_datapath_module|writecache_mux|f[46]~85_combout ) # (\datapath_module|mdr|data [14]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout  & ( (\cache_datapath_module|writecache_mux|f[46]~85_combout  & \datapath_module|mdr|data [14]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[46]~85_combout ),
	.datab(!\datapath_module|mdr|data [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[46]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[46]~98 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[46]~98 .lut_mask = 64'h11111111BBBBBBBB;
defparam \cache_datapath_module|writecache_mux|f[46]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[46]~99 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[46]~99_combout  = ( \cache_datapath_module|writecache_mux|f[46]~98_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[46]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[46]~98_combout  & ( (\pmem_rdata[46]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\pmem_rdata[46]~input_o ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[46]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[46]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[46]~99 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[46]~99 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \cache_datapath_module|writecache_mux|f[46]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[97]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[97]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[45]~96_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[45]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[97]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[97]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[97]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[97]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[97]~feeder_combout ),
	.asdata(\pmem_rdata[45]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [97]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[97] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[98]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[98]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[98]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[98]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[98]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[98]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [98]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[98] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data~46 (
// Equation(s):
// \cache_datapath_module|data1|data~46_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a45  & ( \cache_datapath_module|data1|data_rtl_0_bypass [98] & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0_bypass [97])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a45  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [98] & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [97] & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a45  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [98] & ( \cache_datapath_module|data1|data_rtl_0_bypass [97] ) ) ) 
// # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a45  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [98] & ( \cache_datapath_module|data1|data_rtl_0_bypass [97] ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [97]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a45 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [98]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~46 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~46 .lut_mask = 64'h0F0F0F0F0401BFEF;
defparam \cache_datapath_module|data1|data~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[45]~96_combout ),
	.asdata(\pmem_rdata[45]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [97]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[97] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N8
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[45]~46 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [97] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~46_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [97] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~46_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [97] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [98]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a45 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [97] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [98] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a45 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [98]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a45 ),
	.datad(!\cache_datapath_module|data1|data~46_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [97]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[45]~46 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[45]~46 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[45]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[45]~96 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[45]~96_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout  & ( (!\cache_datapath_module|writecache_mux|f[46]~85_combout ) # (\datapath_module|mdr|data [13]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout  & ( (\cache_datapath_module|writecache_mux|f[46]~85_combout  & \datapath_module|mdr|data [13]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[46]~85_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[45]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[45]~96 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[45]~96 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[45]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[45]~97 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[45]~97_combout  = ( \cache_datapath_module|writecache_mux|f[45]~96_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[45]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[45]~96_combout  & ( (\pmem_rdata[45]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[45]~input_o ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[45]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[45]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[45]~97 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[45]~97 .lut_mask = 64'h5505550555F555F5;
defparam \cache_datapath_module|writecache_mux|f[45]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N2
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[96]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[96]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[96]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[96]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[96]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[96]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N3
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [96]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[96] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[96] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[96]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[96]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[96]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[96]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[96]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[96]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N17
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [96]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[96] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[96] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[95]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[95]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[44]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[44]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[95]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[95]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[95]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[95]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N32
stratixiii_io_ibuf \pmem_rdata[44]~input (
	.i(pmem_rdata[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[44]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[44]~input .bus_hold = "false";
defparam \pmem_rdata[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y36_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[95]~feeder_combout ),
	.asdata(\pmem_rdata[44]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [95]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[95] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[95] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data~45 (
// Equation(s):
// \cache_datapath_module|data1|data~45_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [95] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a44  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [95] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a44  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [96] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [95] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a44  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [96]) # 
// ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [96]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [95]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a44 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~45 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~45 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_datapath_module|data1|data~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[44]~94_combout ),
	.asdata(\pmem_rdata[44]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [95]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[95] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[95] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[44]~45 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [95] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~45_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [95] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~45_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [95] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [96]) # (\cache_datapath_module|data0|data~1_combout )) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a44 ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [95] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a44  & (\cache_datapath_module|data0|data_rtl_0_bypass [96] & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a44 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [96]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~45_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [95]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[44]~45 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[44]~45 .lut_mask = 64'h1010DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[44]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[44]~94 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[44]~94_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout  & ( (!\cache_datapath_module|writecache_mux|f[46]~85_combout ) # (\datapath_module|mdr|data [12]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout  & ( (\cache_datapath_module|writecache_mux|f[46]~85_combout  & \datapath_module|mdr|data [12]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[46]~85_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[44]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[44]~94 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[44]~94 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[44]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N18
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[44]~95 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[44]~95_combout  = ( \pmem_rdata[44]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\cache_datapath_module|writecache_mux|f[44]~94_combout )) # (\control_module|WideOr19~combout ) ) ) # ( 
// !\pmem_rdata[44]~input_o  & ( (!\control_module|WideOr19~combout  & (\cache_datapath_module|writecache_mux|f[44]~94_combout  & \cache_control_module|writecachemux_sel~0_combout )) ) )

	.dataa(!\control_module|WideOr19~combout ),
	.datab(!\cache_datapath_module|writecache_mux|f[44]~94_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pmem_rdata[44]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[44]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[44]~95 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[44]~95 .lut_mask = 64'h02020202F7F7F7F7;
defparam \cache_datapath_module|writecache_mux|f[44]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data~44 (
// Equation(s):
// \cache_datapath_module|data1|data~44_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a43  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [94] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [93]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a43  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [94] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [93]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a43  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [93] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [94]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a43  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [93] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [94]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [94]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [93]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a43 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~44 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~44 .lut_mask = 64'h0B0A0A0B4F5F5F4F;
defparam \cache_datapath_module|data1|data~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[43]~92_combout ),
	.asdata(\pmem_rdata[43]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [93]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[93] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N4
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[43]~44 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [93] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~44_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [93] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~44_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [93] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [94]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a43 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [93] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [94] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a43 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [94]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~44_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a43 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [93]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[43]~44 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[43]~44 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[43]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[43]~92 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[43]~92_combout  = ( \datapath_module|mdr|data [11] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout ) # (\cache_datapath_module|writecache_mux|f[46]~85_combout ) ) ) # ( 
// !\datapath_module|mdr|data [11] & ( (!\cache_datapath_module|writecache_mux|f[46]~85_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[46]~85_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout ),
	.datae(!\datapath_module|mdr|data [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[43]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[43]~92 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[43]~92 .lut_mask = 64'h00F00FFF00F00FFF;
defparam \cache_datapath_module|writecache_mux|f[43]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N22
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[43]~93 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[43]~93_combout  = ( \cache_datapath_module|writecache_mux|f[43]~92_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[43]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[43]~92_combout  & ( (\pmem_rdata[43]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(!\pmem_rdata[43]~input_o ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[43]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[43]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[43]~93 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[43]~93 .lut_mask = 64'h515151515D5D5D5D;
defparam \cache_datapath_module|writecache_mux|f[43]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[91]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[91]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[42]~90_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[42]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[91]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[91]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[91]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[91]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N39
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[91]~feeder_combout ),
	.asdata(\pmem_rdata[42]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [91]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y46_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[92]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y46_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [92]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data~43 (
// Equation(s):
// \cache_datapath_module|data1|data~43_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a42  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [92] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6]) # (!\cache_datapath_module|data1|data~0_combout )))) # (\cache_datapath_module|data1|data_rtl_0_bypass [91]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a42  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [92] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [91]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a42  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [91] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [92]) # ((\cache_datapath_module|data1|data_rtl_0_bypass [6] & \cache_datapath_module|data1|data~0_combout )))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a42  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [91] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [92]) # ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// \cache_datapath_module|data1|data~0_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [91]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [92]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~43 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~43 .lut_mask = 64'h4454444577577775;
defparam \cache_datapath_module|data1|data~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[42]~90_combout ),
	.asdata(\pmem_rdata[42]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [91]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N18
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[42]~43 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [91] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~43_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [91] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~43_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [91] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [92]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a42 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [91] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [92] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a42 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [92]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a42 ),
	.datad(!\cache_datapath_module|data1|data~43_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [91]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[42]~43 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[42]~43 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[42]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N0
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[42]~90 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[42]~90_combout  = ( \datapath_module|mdr|data [10] & ( (\cache_datapath_module|writecache_mux|f[46]~85_combout ) # (\cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout ) ) ) # ( 
// !\datapath_module|mdr|data [10] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout  & !\cache_datapath_module|writecache_mux|f[46]~85_combout ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[46]~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[42]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[42]~90 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[42]~90 .lut_mask = 64'h505050505F5F5F5F;
defparam \cache_datapath_module|writecache_mux|f[42]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N36
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[42]~91 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[42]~91_combout  = ( \cache_datapath_module|writecache_mux|f[42]~90_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[42]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[42]~90_combout  & ( (\pmem_rdata[42]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[42]~input_o ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[42]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[42]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[42]~91 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[42]~91 .lut_mask = 64'h303330333F333F33;
defparam \cache_datapath_module|writecache_mux|f[42]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data~42 (
// Equation(s):
// \cache_datapath_module|data1|data~42_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a41  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [90] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [89]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a41  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [90] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [89]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a41  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [89] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [90]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a41  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [89] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [90]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [89]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [90]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a41 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~42 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~42 .lut_mask = 64'h313030313B3F3F3B;
defparam \cache_datapath_module|data1|data~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[41]~88_combout ),
	.asdata(\pmem_rdata[41]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [89]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N10
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[41]~42 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [89] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~42_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [89] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~42_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [89] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [90]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a41 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [89] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [90] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a41 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [90]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~42_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a41 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [89]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[41]~42 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[41]~42 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[41]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N14
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[41]~88 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[41]~88_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout  & ( (!\cache_datapath_module|writecache_mux|f[46]~85_combout ) # (\datapath_module|mdr|data [9]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout  & ( (\cache_datapath_module|writecache_mux|f[46]~85_combout  & \datapath_module|mdr|data [9]) ) )

	.dataa(!\cache_datapath_module|writecache_mux|f[46]~85_combout ),
	.datab(gnd),
	.datac(!\datapath_module|mdr|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[41]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[41]~88 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[41]~88 .lut_mask = 64'h05050505AFAFAFAF;
defparam \cache_datapath_module|writecache_mux|f[41]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N12
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[41]~89 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[41]~89_combout  = ( \cache_datapath_module|writecache_mux|f[41]~88_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[41]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[41]~88_combout  & ( (\pmem_rdata[41]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\pmem_rdata[41]~input_o ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[41]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[41]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[41]~89 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[41]~89 .lut_mask = 64'h3303330333F333F3;
defparam \cache_datapath_module|writecache_mux|f[41]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N22
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[88]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N23
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [88]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[87]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[87]~feeder_combout  = \cache_datapath_module|writecache_mux|f[40]~86_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[40]~86_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[87]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[87]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y45_N94
stratixiii_io_ibuf \pmem_rdata[40]~input (
	.i(pmem_rdata[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[40]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[40]~input .bus_hold = "false";
defparam \pmem_rdata[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y39_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[87]~feeder_combout ),
	.asdata(\pmem_rdata[40]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [87]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~41 (
// Equation(s):
// \cache_datapath_module|data1|data~41_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [87] & ( \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [88]) # 
// (((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [6])) # (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a40 )) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [87] & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [88] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a40  & ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [87] & ( !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [88]) # 
// (((\cache_datapath_module|data1|data~0_combout  & !\cache_datapath_module|data1|data_rtl_0_bypass [6])) # (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a40 )) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [87] & ( 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [88] & (\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a40  & ((!\cache_datapath_module|data1|data~0_combout ) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [88]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a40 ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [87]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~41 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~41 .lut_mask = 64'h0023DCFF0032CDFF;
defparam \cache_datapath_module|data1|data~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[40]~86_combout ),
	.asdata(\pmem_rdata[40]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [87]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N38
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[40]~41 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[40]~41_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [87] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~41_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [87] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~41_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [87] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [88]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a40 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [87] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [88] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a40  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [88]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a40 ),
	.datac(!\cache_datapath_module|data1|data~41_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [87]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[40]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[40]~41 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[40]~41 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[40]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N6
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[40]~86 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[40]~86_combout  = ( \datapath_module|mdr|data [8] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[40]~41_combout ) # (\cache_datapath_module|writecache_mux|f[46]~85_combout ) ) ) # ( 
// !\datapath_module|mdr|data [8] & ( (!\cache_datapath_module|writecache_mux|f[46]~85_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[40]~41_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[46]~85_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[40]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[40]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[40]~86 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[40]~86 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cache_datapath_module|writecache_mux|f[40]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[40]~87 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[40]~87_combout  = ( \pmem_rdata[40]~input_o  & ( (!\cache_control_module|writecachemux_sel~0_combout ) # ((\cache_datapath_module|writecache_mux|f[40]~86_combout ) # (\control_module|WideOr19~combout )) ) ) # ( 
// !\pmem_rdata[40]~input_o  & ( (\cache_control_module|writecachemux_sel~0_combout  & (!\control_module|WideOr19~combout  & \cache_datapath_module|writecache_mux|f[40]~86_combout )) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_datapath_module|writecache_mux|f[40]~86_combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[40]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[40]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[40]~87 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[40]~87 .lut_mask = 64'h00500050AFFFAFFF;
defparam \cache_datapath_module|writecache_mux|f[40]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~40 (
// Equation(s):
// \cache_datapath_module|data1|data~40_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [86] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a39  & ( (!\cache_datapath_module|data1|data~0_combout ) # 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])) # (\cache_datapath_module|data1|data_rtl_0_bypass [85])) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [86] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a39  & ( \cache_datapath_module|data1|data_rtl_0_bypass [85] ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [86] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a39  & ( (\cache_datapath_module|data1|data~0_combout  & (\cache_datapath_module|data1|data_rtl_0_bypass [85] & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [86] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a39  & ( \cache_datapath_module|data1|data_rtl_0_bypass [85] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data~0_combout ),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [85]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [86]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~40 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~40 .lut_mask = 64'h0F0F02010F0FDFEF;
defparam \cache_datapath_module|data1|data~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y50_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[39]~83_combout ),
	.asdata(\pmem_rdata[39]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [85]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[39]~40 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [85] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~40_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [85] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~40_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [85] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [86]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a39 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [85] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [86] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a39 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [86]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~40_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a39 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [85]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[39]~40 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[39]~40 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[39]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N36
stratixiii_lcell_comb \datapath_module|mdr_mux|f[7]~46 (
// Equation(s):
// \datapath_module|mdr_mux|f[7]~46_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout  & ( (!\datapath_module|mar|data [2]) # 
// ((!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout )))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout  & ( (!\datapath_module|mar|data [2] & (!\datapath_module|mar|data [1])) # (\datapath_module|mar|data 
// [2] & ((!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout ))))) ) ) ) # ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout  & ( (!\datapath_module|mar|data [2] & (\datapath_module|mar|data [1])) # (\datapath_module|mar|data 
// [2] & ((!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout ))))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout  & ( (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout ))))) ) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[39]~40_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[55]~56_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[23]~24_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[7]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[7]~46 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[7]~46 .lut_mask = 64'h041526378C9DAEBF;
defparam \datapath_module|mdr_mux|f[7]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N36
stratixiii_lcell_comb \datapath_module|mdr_mux|f[7]~45 (
// Equation(s):
// \datapath_module|mdr_mux|f[7]~45_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout  & ( ((!\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout ))) # (\datapath_module|mar|data [2]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout  & ( (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout )))) # (\datapath_module|mar|data [2] & 
// (!\datapath_module|mar|data [1])) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout  & ( (!\datapath_module|mar|data [2] & 
// ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout )))) # 
// (\datapath_module|mar|data [2] & (\datapath_module|mar|data [1])) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout  & ( 
// (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout ))) # (\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[87]~88_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[71]~72_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[119]~120_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[103]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[7]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[7]~45 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[7]~45 .lut_mask = 64'h028A139B46CE57DF;
defparam \datapath_module|mdr_mux|f[7]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N20
stratixiii_lcell_comb \datapath_module|mdr_mux|f[7]~47 (
// Equation(s):
// \datapath_module|mdr_mux|f[7]~47_combout  = ( \datapath_module|mdr_mux|f[7]~45_combout  & ( (!\control_module|WideOr5~1_combout  & (((\datapath_module|mdr_mux|f[7]~46_combout )) # (\datapath_module|mar|data [3]))) # (\control_module|WideOr5~1_combout  & 
// (((!\datapath_module|alu_module|Selector8~6_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[7]~45_combout  & ( (!\control_module|WideOr5~1_combout  & (!\datapath_module|mar|data [3] & (\datapath_module|mdr_mux|f[7]~46_combout ))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector8~6_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|mdr_mux|f[7]~46_combout ),
	.datad(!\datapath_module|alu_module|Selector8~6_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[7]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[7]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[7]~47 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[7]~47 .lut_mask = 64'h5D085D087F2A7F2A;
defparam \datapath_module|mdr_mux|f[7]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N21
dffeas \datapath_module|mdr|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[7] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N29
dffeas \datapath_module|ir_module|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[7] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N32
stratixiii_lcell_comb \datapath_module|store_mux|f[1]~1 (
// Equation(s):
// \datapath_module|store_mux|f[1]~1_combout  = ( \datapath_module|ir_module|data [10] & ( (((\control_module|state.str1~q ) # (\control_module|state.stb2~q )) # (\control_module|state.sti3~q )) # (\datapath_module|ir_module|data [7]) ) ) # ( 
// !\datapath_module|ir_module|data [10] & ( (\datapath_module|ir_module|data [7] & (!\control_module|state.sti3~q  & (!\control_module|state.stb2~q  & !\control_module|state.str1~q ))) ) )

	.dataa(!\datapath_module|ir_module|data [7]),
	.datab(!\control_module|state.sti3~q ),
	.datac(!\control_module|state.stb2~q ),
	.datad(!\control_module|state.str1~q ),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|store_mux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|store_mux|f[1]~1 .extended_lut = "off";
defparam \datapath_module|store_mux|f[1]~1 .lut_mask = 64'h400040007FFF7FFF;
defparam \datapath_module|store_mux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N4
stratixiii_lcell_comb \datapath_module|regfile_module|data~200 (
// Equation(s):
// \datapath_module|regfile_module|data~200_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[2]~0_combout  & (((!\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~15_q )) # 
// (\datapath_module|store_mux|f[0]~2_combout  & ((\datapath_module|regfile_module|data~31_q )))))) # (\datapath_module|store_mux|f[2]~0_combout  & ((((\datapath_module|store_mux|f[0]~2_combout ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// (!\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~47_q )))) # (\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~63_q )))) # 
// (\datapath_module|store_mux|f[2]~0_combout  & ((((\datapath_module|store_mux|f[0]~2_combout ))))) ) )

	.dataa(!\datapath_module|store_mux|f[2]~0_combout ),
	.datab(!\datapath_module|regfile_module|data~63_q ),
	.datac(!\datapath_module|regfile_module|data~47_q ),
	.datad(!\datapath_module|store_mux|f[0]~2_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~31_q ),
	.datag(!\datapath_module|regfile_module|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~200 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~200 .lut_mask = 64'h0A550A770AFF0A77;
defparam \datapath_module|regfile_module|data~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N4
stratixiii_lcell_comb \datapath_module|regfile_module|data~204 (
// Equation(s):
// \datapath_module|regfile_module|data~204_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|regfile_module|data~200_combout  & (\datapath_module|regfile_module|data~79_q  & (\datapath_module|store_mux|f[2]~0_combout ))) # 
// (\datapath_module|regfile_module|data~200_combout  & (((!\datapath_module|store_mux|f[2]~0_combout ) # (\datapath_module|regfile_module|data~95_q ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// (!\datapath_module|regfile_module|data~200_combout  & (((\datapath_module|regfile_module|data~111_q  & (\datapath_module|store_mux|f[2]~0_combout ))))) # (\datapath_module|regfile_module|data~200_combout  & ((((!\datapath_module|store_mux|f[2]~0_combout 
// ))) # (\datapath_module|regfile_module|data~127_q ))) ) )

	.dataa(!\datapath_module|regfile_module|data~127_q ),
	.datab(!\datapath_module|regfile_module|data~200_combout ),
	.datac(!\datapath_module|regfile_module|data~111_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~95_q ),
	.datag(!\datapath_module|regfile_module|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~204 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~204 .lut_mask = 64'h330C331D333F331D;
defparam \datapath_module|regfile_module|data~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y28_N28
stratixiii_lcell_comb \datapath_module|plus2_module|Add0~57 (
// Equation(s):
// \datapath_module|plus2_module|Add0~57_sumout  = SUM(( \datapath_module|pc|data [15] ) + ( GND ) + ( \datapath_module|plus2_module|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|pc|data [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapath_module|plus2_module|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|plus2_module|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|plus2_module|Add0~57 .extended_lut = "off";
defparam \datapath_module|plus2_module|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \datapath_module|plus2_module|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N38
stratixiii_lcell_comb \datapath_module|pc_mux|Mux0~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux0~0_combout  = ( \control_module|Selector0~0_combout  & ( \datapath_module|regfile_filter_module|out[15]~21_combout  & ( (!\control_module|Selector1~0_combout  & ((\datapath_module|offset_adder|Add0~57_sumout ))) # 
// (\control_module|Selector1~0_combout  & (\datapath_module|plus2_module|Add0~57_sumout )) ) ) ) # ( !\control_module|Selector0~0_combout  & ( \datapath_module|regfile_filter_module|out[15]~21_combout  & ( (!\control_module|Selector1~0_combout ) # 
// (\datapath_module|regfile_module|data~204_combout ) ) ) ) # ( \control_module|Selector0~0_combout  & ( !\datapath_module|regfile_filter_module|out[15]~21_combout  & ( (!\control_module|Selector1~0_combout  & ((\datapath_module|offset_adder|Add0~57_sumout 
// ))) # (\control_module|Selector1~0_combout  & (\datapath_module|plus2_module|Add0~57_sumout )) ) ) ) # ( !\control_module|Selector0~0_combout  & ( !\datapath_module|regfile_filter_module|out[15]~21_combout  & ( (\control_module|Selector1~0_combout  & 
// \datapath_module|regfile_module|data~204_combout ) ) ) )

	.dataa(!\control_module|Selector1~0_combout ),
	.datab(!\datapath_module|regfile_module|data~204_combout ),
	.datac(!\datapath_module|plus2_module|Add0~57_sumout ),
	.datad(!\datapath_module|offset_adder|Add0~57_sumout ),
	.datae(!\control_module|Selector0~0_combout ),
	.dataf(!\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux0~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux0~0 .lut_mask = 64'h111105AFBBBB05AF;
defparam \datapath_module|pc_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N39
dffeas \datapath_module|pc|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[15] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N28
stratixiii_lcell_comb \datapath_module|offset_adder|Add0~57 (
// Equation(s):
// \datapath_module|offset_adder|Add0~57_sumout  = SUM(( \datapath_module|pc|data [15] ) + ( (!\datapath_module|ir_module|data [11] & (((\datapath_module|ir_module|data [8])))) # (\datapath_module|ir_module|data [11] & ((!\control_module|state.jmp_sub2~q  & 
// (\datapath_module|ir_module|data [8])) # (\control_module|state.jmp_sub2~q  & ((\datapath_module|ir_module|data [10]))))) ) + ( \datapath_module|offset_adder|Add0~54  ))

	.dataa(!\datapath_module|ir_module|data [11]),
	.datab(!\control_module|state.jmp_sub2~q ),
	.datac(!\datapath_module|ir_module|data [8]),
	.datad(!\datapath_module|pc|data [15]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [10]),
	.datag(gnd),
	.cin(\datapath_module|offset_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|offset_adder|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|offset_adder|Add0~57 .extended_lut = "off";
defparam \datapath_module|offset_adder|Add0~57 .lut_mask = 64'h0000F1E0000000FF;
defparam \datapath_module|offset_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N12
stratixiii_lcell_comb \datapath_module|alu_mux|Mux0~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux0~0_combout  = ((\datapath_module|alu_mux|Mux5~0_combout  & \datapath_module|regfile_module|data~340_combout )) # (\datapath_module|alu_mux|Mux5~1_combout )

	.dataa(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datac(gnd),
	.datad(!\datapath_module|regfile_module|data~340_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux0~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux0~0 .lut_mask = 64'h3377337733773377;
defparam \datapath_module|alu_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N30
stratixiii_lcell_comb \datapath_module|alu_module|Add0~61 (
// Equation(s):
// \datapath_module|alu_module|Add0~61_sumout  = SUM(( \datapath_module|alu_mux|Mux0~0_combout  ) + ( (!\datapath_module|mar|data [0] & (((\datapath_module|regfile_module|data~204_combout )))) # (\datapath_module|mar|data [0] & 
// ((!\control_module|state.stb2~q  & ((\datapath_module|regfile_module|data~204_combout ))) # (\control_module|state.stb2~q  & (\datapath_module|regfile_module|data~196_combout )))) ) + ( \datapath_module|alu_module|Add0~58  ))

	.dataa(!\datapath_module|mar|data [0]),
	.datab(!\control_module|state.stb2~q ),
	.datac(!\datapath_module|regfile_module|data~196_combout ),
	.datad(!\datapath_module|alu_mux|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~204_combout ),
	.datag(gnd),
	.cin(\datapath_module|alu_module|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapath_module|alu_module|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Add0~61 .extended_lut = "off";
defparam \datapath_module|alu_module|Add0~61 .lut_mask = 64'h0000FE10000000FF;
defparam \datapath_module|alu_module|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N32
stratixiii_lcell_comb \datapath_module|alu_module|Selector0~0 (
// Equation(s):
// \datapath_module|alu_module|Selector0~0_combout  = ( \datapath_module|alu_module|ShiftLeft0~35_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|alu_module|Equal0~1_combout  & 
// !\datapath_module|alu_module|ShiftLeft0~3_combout ))) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|alu_module|Equal0~1_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector0~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector0~0 .lut_mask = 64'h0000000008000800;
defparam \datapath_module|alu_module|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N36
stratixiii_lcell_comb \datapath_module|alu_module|Selector0~1 (
// Equation(s):
// \datapath_module|alu_module|Selector0~1_combout  = ( \datapath_module|alu_module|Selector0~0_combout  & ( \control_module|state.shf~q  & ( \datapath_module|stb_filter_module|out[15]~3_combout  ) ) ) # ( !\datapath_module|alu_module|Selector0~0_combout  & 
// ( \control_module|state.shf~q  & ( (\datapath_module|stb_filter_module|out[15]~3_combout  & (!\control_module|Selector3~0_combout  & \control_module|Selector2~0_combout )) ) ) ) # ( \datapath_module|alu_module|Selector0~0_combout  & ( 
// !\control_module|state.shf~q  & ( ((!\control_module|Selector3~0_combout  & \control_module|Selector2~0_combout )) # (\datapath_module|stb_filter_module|out[15]~3_combout ) ) ) ) # ( !\datapath_module|alu_module|Selector0~0_combout  & ( 
// !\control_module|state.shf~q  & ( (!\datapath_module|stb_filter_module|out[15]~3_combout  & (!\control_module|Selector3~0_combout  & (\control_module|Selector2~0_combout ))) # (\datapath_module|stb_filter_module|out[15]~3_combout  & 
// (\control_module|Selector3~0_combout  & ((\datapath_module|alu_mux|Mux0~0_combout ) # (\control_module|Selector2~0_combout )))) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datab(!\control_module|Selector3~0_combout ),
	.datac(!\control_module|Selector2~0_combout ),
	.datad(!\datapath_module|alu_mux|Mux0~0_combout ),
	.datae(!\datapath_module|alu_module|Selector0~0_combout ),
	.dataf(!\control_module|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector0~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector0~1 .lut_mask = 64'h09195D5D04045555;
defparam \datapath_module|alu_module|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N32
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~29 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~29_combout  = ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// (((\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[15]~3_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout )) # 
// (\datapath_module|stb_filter_module|out[12]~2_combout ))) ) ) ) # ( !\datapath_module|stb_filter_module|out[14]~1_combout  & ( \datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// (((\datapath_module|alu_mux|Mux14~1_combout ) # (\datapath_module|stb_filter_module|out[15]~3_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[12]~2_combout  & ((\datapath_module|alu_mux|Mux14~1_combout 
// )))) ) ) ) # ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|stb_filter_module|out[15]~3_combout  & 
// !\datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (((!\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|stb_filter_module|out[12]~2_combout ))) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[14]~1_combout  & ( !\datapath_module|stb_filter_module|out[13]~4_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & (((\datapath_module|stb_filter_module|out[15]~3_combout  & 
// !\datapath_module|alu_mux|Mux14~1_combout )))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[12]~2_combout  & ((\datapath_module|alu_mux|Mux14~1_combout )))) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[12]~2_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.dataf(!\datapath_module|stb_filter_module|out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~29 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~29 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \datapath_module|alu_module|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N14
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~25 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~25_combout  = ( \datapath_module|regfile_module|data~260_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & ((!\datapath_module|alu_mux|Mux14~1_combout ) # 
// (\datapath_module|regfile_module|data~276_combout ))) ) ) # ( !\datapath_module|regfile_module|data~260_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|regfile_module|data~276_combout  & 
// \datapath_module|alu_mux|Mux14~1_combout )) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(!\datapath_module|regfile_module|data~276_combout ),
	.datac(gnd),
	.datad(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~25 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~25 .lut_mask = 64'h0011001155115511;
defparam \datapath_module|alu_module|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N38
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~19 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~19_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( (\datapath_module|regfile_module|data~236_combout  & \datapath_module|stb_filter_module|out[15]~0_combout ) ) ) # ( 
// !\datapath_module|alu_mux|Mux14~1_combout  & ( (\datapath_module|regfile_module|data~244_combout  & \datapath_module|stb_filter_module|out[15]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|regfile_module|data~236_combout ),
	.datac(!\datapath_module|regfile_module|data~244_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~19 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~19 .lut_mask = 64'h000F000F00330033;
defparam \datapath_module|alu_module|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N0
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~18 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~18_combout  = ( \datapath_module|regfile_module|data~252_combout  & ( \datapath_module|regfile_module|data~236_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & 
// (((\datapath_module|stb_filter_module|out[15]~0_combout )) # (\datapath_module|regfile_module|data~244_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((!\datapath_module|stb_filter_module|out[15]~0_combout ) # 
// (\datapath_module|regfile_module|data~228_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~252_combout  & ( \datapath_module|regfile_module|data~236_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & 
// (\datapath_module|regfile_module|data~244_combout  & ((!\datapath_module|stb_filter_module|out[15]~0_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((!\datapath_module|stb_filter_module|out[15]~0_combout ) # 
// (\datapath_module|regfile_module|data~228_combout )))) ) ) ) # ( \datapath_module|regfile_module|data~252_combout  & ( !\datapath_module|regfile_module|data~236_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & 
// (((\datapath_module|stb_filter_module|out[15]~0_combout )) # (\datapath_module|regfile_module|data~244_combout ))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((\datapath_module|regfile_module|data~228_combout  & 
// \datapath_module|stb_filter_module|out[15]~0_combout )))) ) ) ) # ( !\datapath_module|regfile_module|data~252_combout  & ( !\datapath_module|regfile_module|data~236_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & 
// (\datapath_module|regfile_module|data~244_combout  & ((!\datapath_module|stb_filter_module|out[15]~0_combout )))) # (\datapath_module|alu_mux|Mux14~1_combout  & (((\datapath_module|regfile_module|data~228_combout  & 
// \datapath_module|stb_filter_module|out[15]~0_combout )))) ) ) )

	.dataa(!\datapath_module|regfile_module|data~244_combout ),
	.datab(!\datapath_module|regfile_module|data~228_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datae(!\datapath_module|regfile_module|data~252_combout ),
	.dataf(!\datapath_module|regfile_module|data~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~18 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~18 .lut_mask = 64'h500350F35F035FF3;
defparam \datapath_module|alu_module|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N2
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~26 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~26_combout  = ( \datapath_module|alu_module|ShiftLeft0~18_combout  & ( \datapath_module|alu_mux|Mux15~0_combout  & ( (!\datapath_module|alu_mux|Mux12~0_combout ) # (\datapath_module|alu_module|ShiftLeft0~19_combout ) 
// ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~18_combout  & ( \datapath_module|alu_mux|Mux15~0_combout  & ( (\datapath_module|alu_module|ShiftLeft0~19_combout  & \datapath_module|alu_mux|Mux12~0_combout ) ) ) ) # ( 
// \datapath_module|alu_module|ShiftLeft0~18_combout  & ( !\datapath_module|alu_mux|Mux15~0_combout  & ( (!\datapath_module|alu_mux|Mux12~0_combout  & ((\datapath_module|alu_module|ShiftLeft0~24_combout ))) # (\datapath_module|alu_mux|Mux12~0_combout  & 
// (\datapath_module|alu_module|ShiftLeft0~25_combout )) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~18_combout  & ( !\datapath_module|alu_mux|Mux15~0_combout  & ( (!\datapath_module|alu_mux|Mux12~0_combout  & 
// ((\datapath_module|alu_module|ShiftLeft0~24_combout ))) # (\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|alu_module|ShiftLeft0~25_combout )) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~25_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~19_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~24_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~18_combout ),
	.dataf(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~26 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~26 .lut_mask = 64'h05F505F50303F3F3;
defparam \datapath_module|alu_module|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N38
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~30 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~30_combout  = ( \datapath_module|stb_filter_module|out[15]~0_combout  & ( \datapath_module|alu_module|ShiftLeft0~26_combout  & ( ((!\datapath_module|alu_mux|Mux12~0_combout  & 
// ((\datapath_module|alu_module|ShiftLeft0~29_combout ))) # (\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|alu_module|ShiftLeft0~23_combout ))) # (\datapath_module|alu_mux|Mux13~0_combout ) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[15]~0_combout  & ( \datapath_module|alu_module|ShiftLeft0~26_combout  & ( ((!\datapath_module|alu_mux|Mux12~0_combout  & \datapath_module|alu_module|ShiftLeft0~29_combout )) # 
// (\datapath_module|alu_mux|Mux13~0_combout ) ) ) ) # ( \datapath_module|stb_filter_module|out[15]~0_combout  & ( !\datapath_module|alu_module|ShiftLeft0~26_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & 
// ((!\datapath_module|alu_mux|Mux12~0_combout  & ((\datapath_module|alu_module|ShiftLeft0~29_combout ))) # (\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|alu_module|ShiftLeft0~23_combout )))) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[15]~0_combout  & ( !\datapath_module|alu_module|ShiftLeft0~26_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (!\datapath_module|alu_mux|Mux12~0_combout  & 
// \datapath_module|alu_module|ShiftLeft0~29_combout )) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~23_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~29_combout ),
	.datae(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~30 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~30 .lut_mask = 64'h00A002A255F557F7;
defparam \datapath_module|alu_module|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N4
stratixiii_lcell_comb \datapath_module|alu_module|Selector0~2 (
// Equation(s):
// \datapath_module|alu_module|Selector0~2_combout  = ( \datapath_module|alu_module|ShiftLeft0~30_combout  & ( (!\datapath_module|alu_module|Selector3~0_combout  & (!\datapath_module|alu_module|Selector0~1_combout  & 
// ((!\datapath_module|alu_module|Add0~61_sumout ) # (!\datapath_module|alu_module|Equal0~5_combout )))) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~30_combout  & ( (!\datapath_module|alu_module|Selector0~1_combout  & 
// ((!\datapath_module|alu_module|Add0~61_sumout ) # (!\datapath_module|alu_module|Equal0~5_combout ))) ) )

	.dataa(!\datapath_module|alu_module|Add0~61_sumout ),
	.datab(!\datapath_module|alu_module|Selector3~0_combout ),
	.datac(!\datapath_module|alu_module|Equal0~5_combout ),
	.datad(!\datapath_module|alu_module|Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector0~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector0~2 .lut_mask = 64'hFA00FA00C800C800;
defparam \datapath_module|alu_module|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N38
stratixiii_lcell_comb \datapath_module|regfile_mux|Mux0~0 (
// Equation(s):
// \datapath_module|regfile_mux|Mux0~0_combout  = ( \datapath_module|pc|data [15] & ( \datapath_module|alu_module|Selector0~2_combout  & ( (!\control_module|WideOr16~combout  & (\datapath_module|mdr|data [15] & ((\control_module|WideOr17~combout )))) # 
// (\control_module|WideOr16~combout  & (((\control_module|WideOr17~combout ) # (\datapath_module|offset_adder|Add0~57_sumout )))) ) ) ) # ( !\datapath_module|pc|data [15] & ( \datapath_module|alu_module|Selector0~2_combout  & ( 
// (!\control_module|WideOr16~combout  & (\datapath_module|mdr|data [15] & ((\control_module|WideOr17~combout )))) # (\control_module|WideOr16~combout  & (((\datapath_module|offset_adder|Add0~57_sumout  & !\control_module|WideOr17~combout )))) ) ) ) # ( 
// \datapath_module|pc|data [15] & ( !\datapath_module|alu_module|Selector0~2_combout  & ( (!\control_module|WideOr16~combout  & (((!\control_module|WideOr17~combout )) # (\datapath_module|mdr|data [15]))) # (\control_module|WideOr16~combout  & 
// (((\control_module|WideOr17~combout ) # (\datapath_module|offset_adder|Add0~57_sumout )))) ) ) ) # ( !\datapath_module|pc|data [15] & ( !\datapath_module|alu_module|Selector0~2_combout  & ( (!\control_module|WideOr16~combout  & 
// (((!\control_module|WideOr17~combout )) # (\datapath_module|mdr|data [15]))) # (\control_module|WideOr16~combout  & (((\datapath_module|offset_adder|Add0~57_sumout  & !\control_module|WideOr17~combout )))) ) ) )

	.dataa(!\datapath_module|mdr|data [15]),
	.datab(!\control_module|WideOr16~combout ),
	.datac(!\datapath_module|offset_adder|Add0~57_sumout ),
	.datad(!\control_module|WideOr17~combout ),
	.datae(!\datapath_module|pc|data [15]),
	.dataf(!\datapath_module|alu_module|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_mux|Mux0~0 .extended_lut = "off";
defparam \datapath_module|regfile_mux|Mux0~0 .lut_mask = 64'hCF44CF7703440377;
defparam \datapath_module|regfile_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N6
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[15]~21 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[15]~21_combout  = ( \datapath_module|regfile_mux|Mux0~0_combout  & ( !\control_module|state.ldb3~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.ldb3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_mux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[15]~21 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[15]~21 .lut_mask = 64'h00000000F0F0F0F0;
defparam \datapath_module|regfile_filter_module|out[15]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N2
stratixiii_lcell_comb \datapath_module|mar_mux|Mux0~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux0~0_combout  = ( \datapath_module|alu_module|Selector0~2_combout  & ( (!\control_module|WideOr0~0_combout  & (((\datapath_module|regfile_filter_module|out[15]~21_combout )))) # (\control_module|WideOr0~0_combout  & 
// (!\control_module|marmux_sel [0] & ((\datapath_module|pc|data [15])))) ) ) # ( !\datapath_module|alu_module|Selector0~2_combout  & ( (!\control_module|WideOr0~0_combout  & (((\datapath_module|regfile_filter_module|out[15]~21_combout )))) # 
// (\control_module|WideOr0~0_combout  & (((\datapath_module|pc|data [15])) # (\control_module|marmux_sel [0]))) ) )

	.dataa(!\control_module|marmux_sel [0]),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(!\datapath_module|regfile_filter_module|out[15]~21_combout ),
	.datad(!\datapath_module|pc|data [15]),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux0~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux0~0 .lut_mask = 64'h1D3F1D3F0C2E0C2E;
defparam \datapath_module|mar_mux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N0
stratixiii_lcell_comb \datapath_module|mar|data[13]~0 (
// Equation(s):
// \datapath_module|mar|data[13]~0_combout  = ( !\control_module|marmux_sel [0] & ( !\control_module|WideOr0~0_combout  ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|marmux_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar|data[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar|data[13]~0 .extended_lut = "off";
defparam \datapath_module|mar|data[13]~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \datapath_module|mar|data[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N3
dffeas \datapath_module|mar|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapath_module|mar|data[13]~0_combout ),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[15] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N33
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N24
stratixiii_lcell_comb \datapath_module|mar_mux|Mux8~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux8~0_combout  = ( \datapath_module|alu_module|Selector8~6_combout  & ( \control_module|marmux_sel [0] & ( (!\control_module|WideOr0~0_combout  & \datapath_module|regfile_filter_module|out[7]~14_combout ) ) ) ) # ( 
// !\datapath_module|alu_module|Selector8~6_combout  & ( \control_module|marmux_sel [0] & ( (\datapath_module|regfile_filter_module|out[7]~14_combout ) # (\control_module|WideOr0~0_combout ) ) ) ) # ( \datapath_module|alu_module|Selector8~6_combout  & ( 
// !\control_module|marmux_sel [0] & ( (!\control_module|WideOr0~0_combout  & ((\datapath_module|ir_module|data [6]))) # (\control_module|WideOr0~0_combout  & (\datapath_module|pc|data [7])) ) ) ) # ( !\datapath_module|alu_module|Selector8~6_combout  & ( 
// !\control_module|marmux_sel [0] & ( (!\control_module|WideOr0~0_combout  & ((\datapath_module|ir_module|data [6]))) # (\control_module|WideOr0~0_combout  & (\datapath_module|pc|data [7])) ) ) )

	.dataa(!\control_module|WideOr0~0_combout ),
	.datab(!\datapath_module|pc|data [7]),
	.datac(!\datapath_module|regfile_filter_module|out[7]~14_combout ),
	.datad(!\datapath_module|ir_module|data [6]),
	.datae(!\datapath_module|alu_module|Selector8~6_combout ),
	.dataf(!\control_module|marmux_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux8~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux8~0 .lut_mask = 64'h11BB11BB5F5F0A0A;
defparam \datapath_module|mar_mux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N25
dffeas \datapath_module|mar|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[7] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N28
stratixiii_lcell_comb \datapath_module|mar_mux|Mux7~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux7~0_combout  = ( \datapath_module|regfile_filter_module|out[8]~15_combout  & ( \control_module|WideOr0~0_combout  & ( (!\control_module|marmux_sel [0] & (\datapath_module|pc|data [8])) # (\control_module|marmux_sel [0] & 
// ((!\datapath_module|alu_module|Selector7~4_combout ))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[8]~15_combout  & ( \control_module|WideOr0~0_combout  & ( (!\control_module|marmux_sel [0] & (\datapath_module|pc|data [8])) # 
// (\control_module|marmux_sel [0] & ((!\datapath_module|alu_module|Selector7~4_combout ))) ) ) ) # ( \datapath_module|regfile_filter_module|out[8]~15_combout  & ( !\control_module|WideOr0~0_combout  & ( (\datapath_module|ir_module|data [7]) # 
// (\control_module|marmux_sel [0]) ) ) ) # ( !\datapath_module|regfile_filter_module|out[8]~15_combout  & ( !\control_module|WideOr0~0_combout  & ( (!\control_module|marmux_sel [0] & \datapath_module|ir_module|data [7]) ) ) )

	.dataa(!\datapath_module|pc|data [8]),
	.datab(!\control_module|marmux_sel [0]),
	.datac(!\datapath_module|ir_module|data [7]),
	.datad(!\datapath_module|alu_module|Selector7~4_combout ),
	.datae(!\datapath_module|regfile_filter_module|out[8]~15_combout ),
	.dataf(!\control_module|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux7~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux7~0 .lut_mask = 64'h0C0C3F3F77447744;
defparam \datapath_module|mar_mux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N29
dffeas \datapath_module|mar|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[8] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N4
stratixiii_lcell_comb \datapath_module|mar_mux|Mux6~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux6~0_combout  = ( \datapath_module|regfile_filter_module|out[9]~16_combout  & ( (!\control_module|WideOr0~0_combout ) # ((!\control_module|marmux_sel [0] & ((\datapath_module|pc|data [9]))) # (\control_module|marmux_sel [0] & 
// (\datapath_module|alu_module|Selector6~5_combout ))) ) ) # ( !\datapath_module|regfile_filter_module|out[9]~16_combout  & ( (\control_module|WideOr0~0_combout  & ((!\control_module|marmux_sel [0] & ((\datapath_module|pc|data [9]))) # 
// (\control_module|marmux_sel [0] & (\datapath_module|alu_module|Selector6~5_combout )))) ) )

	.dataa(!\control_module|marmux_sel [0]),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(!\datapath_module|alu_module|Selector6~5_combout ),
	.datad(!\datapath_module|pc|data [9]),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[9]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux6~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux6~0 .lut_mask = 64'h01230123CDEFCDEF;
defparam \datapath_module|mar_mux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N5
dffeas \datapath_module|mar|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapath_module|mar|data[13]~0_combout ),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[9] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N0
stratixiii_lcell_comb \datapath_module|mar_mux|Mux5~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux5~0_combout  = ( \datapath_module|pc|data [10] & ( (!\control_module|WideOr0~0_combout  & (((\datapath_module|regfile_filter_module|out[10]~17_combout )))) # (\control_module|WideOr0~0_combout  & ((!\control_module|marmux_sel 
// [0]) # ((!\datapath_module|alu_module|Selector5~4_combout )))) ) ) # ( !\datapath_module|pc|data [10] & ( (!\control_module|WideOr0~0_combout  & (((\datapath_module|regfile_filter_module|out[10]~17_combout )))) # (\control_module|WideOr0~0_combout  & 
// (\control_module|marmux_sel [0] & ((!\datapath_module|alu_module|Selector5~4_combout )))) ) )

	.dataa(!\control_module|marmux_sel [0]),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(!\datapath_module|regfile_filter_module|out[10]~17_combout ),
	.datad(!\datapath_module|alu_module|Selector5~4_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux5~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux5~0 .lut_mask = 64'h1D0C1D0C3F2E3F2E;
defparam \datapath_module|mar_mux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N1
dffeas \datapath_module|mar|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapath_module|mar|data[13]~0_combout ),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[10] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N30
stratixiii_lcell_comb \datapath_module|alu_module|Selector4~4 (
// Equation(s):
// \datapath_module|alu_module|Selector4~4_combout  = ( \datapath_module|alu_module|Selector9~1_combout  & ( (!\datapath_module|alu_module|ShiftLeft0~35_combout  & (((\datapath_module|alu_module|Equal0~1_combout  & 
// \datapath_module|alu_module|ShiftRight0~1_combout )))) # (\datapath_module|alu_module|ShiftLeft0~35_combout  & (((\datapath_module|alu_module|Equal0~1_combout  & \datapath_module|alu_module|ShiftRight0~1_combout )) # 
// (\datapath_module|alu_module|Selector4~1_combout ))) ) ) # ( !\datapath_module|alu_module|Selector9~1_combout  & ( (\datapath_module|alu_module|ShiftLeft0~35_combout  & \datapath_module|alu_module|Selector4~1_combout ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datab(!\datapath_module|alu_module|Selector4~1_combout ),
	.datac(!\datapath_module|alu_module|Equal0~1_combout ),
	.datad(!\datapath_module|alu_module|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector4~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector4~4 .lut_mask = 64'h11111111111F111F;
defparam \datapath_module|alu_module|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N4
stratixiii_lcell_comb \datapath_module|alu_module|Selector4~5 (
// Equation(s):
// \datapath_module|alu_module|Selector4~5_combout  = ( \datapath_module|alu_module|Add0~45_sumout  & ( \datapath_module|alu_module|Selector6~3_combout  & ( (\datapath_module|alu_module|ShiftLeft0~26_combout ) # (\datapath_module|alu_module|Equal0~5_combout 
// ) ) ) ) # ( !\datapath_module|alu_module|Add0~45_sumout  & ( \datapath_module|alu_module|Selector6~3_combout  & ( \datapath_module|alu_module|ShiftLeft0~26_combout  ) ) ) # ( \datapath_module|alu_module|Add0~45_sumout  & ( 
// !\datapath_module|alu_module|Selector6~3_combout  & ( \datapath_module|alu_module|Equal0~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|Equal0~5_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~26_combout ),
	.datae(!\datapath_module|alu_module|Add0~45_sumout ),
	.dataf(!\datapath_module|alu_module|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector4~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector4~5 .lut_mask = 64'h00000F0F00FF0FFF;
defparam \datapath_module|alu_module|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N22
stratixiii_lcell_comb \datapath_module|alu_module|Selector4~2 (
// Equation(s):
// \datapath_module|alu_module|Selector4~2_combout  = ( \datapath_module|alu_mux|Mux4~0_combout  & ( (!\control_module|state.shf~q  & ((!\control_module|Selector3~0_combout  & (\control_module|Selector2~0_combout  & 
// !\datapath_module|stb_filter_module|out[11]~7_combout )) # (\control_module|Selector3~0_combout  & ((\datapath_module|stb_filter_module|out[11]~7_combout ))))) ) ) # ( !\datapath_module|alu_mux|Mux4~0_combout  & ( (\control_module|Selector2~0_combout  & 
// (!\control_module|state.shf~q  & (!\control_module|Selector3~0_combout  $ (\datapath_module|stb_filter_module|out[11]~7_combout )))) ) )

	.dataa(!\control_module|Selector2~0_combout ),
	.datab(!\control_module|Selector3~0_combout ),
	.datac(!\control_module|state.shf~q ),
	.datad(!\datapath_module|stb_filter_module|out[11]~7_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector4~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector4~2 .lut_mask = 64'h4010401040304030;
defparam \datapath_module|alu_module|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N22
stratixiii_lcell_comb \datapath_module|alu_module|Selector4~3 (
// Equation(s):
// \datapath_module|alu_module|Selector4~3_combout  = ( !\datapath_module|alu_module|Selector4~2_combout  & ( (!\datapath_module|alu_module|Equal0~0_combout ) # ((!\datapath_module|stb_filter_module|out[15]~3_combout ) # 
// ((!\datapath_module|alu_module|ShiftLeft0~3_combout  & \datapath_module|alu_module|ShiftLeft0~35_combout ))) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datab(!\datapath_module|alu_module|Equal0~0_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector4~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector4~3 .lut_mask = 64'hFCFEFCFE00000000;
defparam \datapath_module|alu_module|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N8
stratixiii_lcell_comb \datapath_module|alu_module|Selector4~6 (
// Equation(s):
// \datapath_module|alu_module|Selector4~6_combout  = ( \datapath_module|alu_module|Selector4~3_combout  & ( \datapath_module|alu_module|Selector4~0_combout  & ( (!\datapath_module|alu_module|Selector4~4_combout  & 
// (!\datapath_module|alu_module|Selector4~5_combout  & ((!\datapath_module|alu_mux|Mux13~0_combout ) # (!\datapath_module|alu_module|ShiftLeft0~23_combout )))) ) ) ) # ( \datapath_module|alu_module|Selector4~3_combout  & ( 
// !\datapath_module|alu_module|Selector4~0_combout  & ( (!\datapath_module|alu_module|Selector4~4_combout  & !\datapath_module|alu_module|Selector4~5_combout ) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(!\datapath_module|alu_module|Selector4~4_combout ),
	.datac(!\datapath_module|alu_module|Selector4~5_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~23_combout ),
	.datae(!\datapath_module|alu_module|Selector4~3_combout ),
	.dataf(!\datapath_module|alu_module|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector4~6 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector4~6 .lut_mask = 64'h0000C0C00000C080;
defparam \datapath_module|alu_module|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N28
stratixiii_lcell_comb \datapath_module|mar_mux|Mux4~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux4~0_combout  = ( \datapath_module|pc|data [11] & ( \datapath_module|alu_module|Selector4~6_combout  & ( (!\control_module|WideOr0~0_combout  & (((\datapath_module|regfile_mux|Mux4~0_combout  & !\control_module|state.ldb3~q )))) 
// # (\control_module|WideOr0~0_combout  & (!\control_module|marmux_sel [0])) ) ) ) # ( !\datapath_module|pc|data [11] & ( \datapath_module|alu_module|Selector4~6_combout  & ( (!\control_module|WideOr0~0_combout  & 
// (\datapath_module|regfile_mux|Mux4~0_combout  & !\control_module|state.ldb3~q )) ) ) ) # ( \datapath_module|pc|data [11] & ( !\datapath_module|alu_module|Selector4~6_combout  & ( ((\datapath_module|regfile_mux|Mux4~0_combout  & 
// !\control_module|state.ldb3~q )) # (\control_module|WideOr0~0_combout ) ) ) ) # ( !\datapath_module|pc|data [11] & ( !\datapath_module|alu_module|Selector4~6_combout  & ( (!\control_module|WideOr0~0_combout  & 
// (((\datapath_module|regfile_mux|Mux4~0_combout  & !\control_module|state.ldb3~q )))) # (\control_module|WideOr0~0_combout  & (\control_module|marmux_sel [0])) ) ) )

	.dataa(!\control_module|marmux_sel [0]),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(!\datapath_module|regfile_mux|Mux4~0_combout ),
	.datad(!\control_module|state.ldb3~q ),
	.datae(!\datapath_module|pc|data [11]),
	.dataf(!\datapath_module|alu_module|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux4~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux4~0 .lut_mask = 64'h1D113F330C002E22;
defparam \datapath_module|mar_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N29
dffeas \datapath_module|mar|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapath_module|mar|data[13]~0_combout ),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[11] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N20
stratixiii_lcell_comb \datapath_module|mar_mux|Mux3~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux3~0_combout  = ( \datapath_module|alu_module|Selector3~5_combout  & ( (!\control_module|WideOr0~0_combout  & (((\datapath_module|regfile_filter_module|out[12]~18_combout )))) # (\control_module|WideOr0~0_combout  & 
// (!\control_module|marmux_sel [0] & ((\datapath_module|pc|data [12])))) ) ) # ( !\datapath_module|alu_module|Selector3~5_combout  & ( (!\control_module|WideOr0~0_combout  & (((\datapath_module|regfile_filter_module|out[12]~18_combout )))) # 
// (\control_module|WideOr0~0_combout  & (((\datapath_module|pc|data [12])) # (\control_module|marmux_sel [0]))) ) )

	.dataa(!\control_module|WideOr0~0_combout ),
	.datab(!\control_module|marmux_sel [0]),
	.datac(!\datapath_module|regfile_filter_module|out[12]~18_combout ),
	.datad(!\datapath_module|pc|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux3~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux3~0 .lut_mask = 64'h1B5F1B5F0A4E0A4E;
defparam \datapath_module|mar_mux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N21
dffeas \datapath_module|mar|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapath_module|mar|data[13]~0_combout ),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[12] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N26
stratixiii_lcell_comb \datapath_module|mar_mux|Mux2~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux2~0_combout  = ( \datapath_module|regfile_filter_module|out[13]~19_combout  & ( (!\control_module|WideOr0~0_combout ) # ((!\control_module|marmux_sel [0] & (\datapath_module|pc|data [13])) # (\control_module|marmux_sel [0] & 
// ((!\datapath_module|alu_module|Selector2~8_combout )))) ) ) # ( !\datapath_module|regfile_filter_module|out[13]~19_combout  & ( (\control_module|WideOr0~0_combout  & ((!\control_module|marmux_sel [0] & (\datapath_module|pc|data [13])) # 
// (\control_module|marmux_sel [0] & ((!\datapath_module|alu_module|Selector2~8_combout ))))) ) )

	.dataa(!\control_module|marmux_sel [0]),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(!\datapath_module|pc|data [13]),
	.datad(!\datapath_module|alu_module|Selector2~8_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[13]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux2~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux2~0 .lut_mask = 64'h13021302DFCEDFCE;
defparam \datapath_module|mar_mux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N27
dffeas \datapath_module|mar|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapath_module|mar|data[13]~0_combout ),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[13] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N24
stratixiii_lcell_comb \datapath_module|mar_mux|Mux1~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux1~0_combout  = ( \datapath_module|regfile_filter_module|out[14]~20_combout  & ( (!\control_module|WideOr0~0_combout ) # ((!\control_module|marmux_sel [0] & (\datapath_module|pc|data [14])) # (\control_module|marmux_sel [0] & 
// ((!\datapath_module|alu_module|Selector1~6_combout )))) ) ) # ( !\datapath_module|regfile_filter_module|out[14]~20_combout  & ( (\control_module|WideOr0~0_combout  & ((!\control_module|marmux_sel [0] & (\datapath_module|pc|data [14])) # 
// (\control_module|marmux_sel [0] & ((!\datapath_module|alu_module|Selector1~6_combout ))))) ) )

	.dataa(!\control_module|marmux_sel [0]),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(!\datapath_module|pc|data [14]),
	.datad(!\datapath_module|alu_module|Selector1~6_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[14]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux1~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux1~0 .lut_mask = 64'h13021302DFCEDFCE;
defparam \datapath_module|mar_mux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N25
dffeas \datapath_module|mar|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapath_module|mar|data[13]~0_combout ),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[14] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X28_Y25_N0
stratixiii_ram_block \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cache_datapath_module|ld_arrays_0~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\datapath_module|mar|data [15],\datapath_module|mar|data [14],\datapath_module|mar|data [13],\datapath_module|mar|data [12],\datapath_module|mar|data [11],\datapath_module|mar|data [10],
\datapath_module|mar|data [9],\datapath_module|mar|data [8],\datapath_module|mar|data [7]}),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mp2.ram0_array_9c3c632f.hdl.mif";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache_datapath:cache_datapath_module|array:tag0|altsyncram:data_rtl_0|altsyncram_k2o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N32
stratixiii_lcell_comb \cache_datapath_module|tag0|data~9 (
// Equation(s):
// \cache_datapath_module|tag0|data~9_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [23] & ( \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a8  ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [23] & ( 
// \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a8  & ( (\cache_datapath_module|tag0|data_rtl_0_bypass [24] & ((!\cache_datapath_module|tag0|data~0_combout ) # (!\cache_datapath_module|tag0|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|tag0|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|tag0|data_rtl_0_bypass [23] & ( !\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a8  & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [24]) # 
// ((\cache_datapath_module|tag0|data~0_combout  & (!\cache_datapath_module|tag0|data_rtl_0_bypass [5] $ (\cache_datapath_module|tag0|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0_bypass [24]),
	.datab(!\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|tag0|data~0_combout ),
	.datad(!\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|tag0|data_rtl_0_bypass [23]),
	.dataf(!\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~9 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~9 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_datapath_module|tag0|data~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N36
stratixiii_lcell_comb \cache_datapath_module|tag0|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cache_datapath_module|tag0|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N37
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag0|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N29
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N28
stratixiii_lcell_comb \cache_datapath_module|tag0|data~4 (
// Equation(s):
// \cache_datapath_module|tag0|data~4_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [13] & ( \cache_datapath_module|tag0|data_rtl_0_bypass [6] & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [14]) # 
// (((\cache_datapath_module|tag0|data_rtl_0_bypass [5] & \cache_datapath_module|tag0|data~0_combout )) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a3 )) ) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [13] & ( 
// \cache_datapath_module|tag0|data_rtl_0_bypass [6] & ( (\cache_datapath_module|tag0|data_rtl_0_bypass [14] & (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a3  & ((!\cache_datapath_module|tag0|data_rtl_0_bypass [5]) # 
// (!\cache_datapath_module|tag0|data~0_combout )))) ) ) ) # ( \cache_datapath_module|tag0|data_rtl_0_bypass [13] & ( !\cache_datapath_module|tag0|data_rtl_0_bypass [6] & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [14]) # 
// (((!\cache_datapath_module|tag0|data_rtl_0_bypass [5] & \cache_datapath_module|tag0|data~0_combout )) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a3 )) ) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [13] & ( 
// !\cache_datapath_module|tag0|data_rtl_0_bypass [6] & ( (\cache_datapath_module|tag0|data_rtl_0_bypass [14] & (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a3  & ((!\cache_datapath_module|tag0|data~0_combout ) # 
// (\cache_datapath_module|tag0|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|tag0|data_rtl_0_bypass [14]),
	.datac(!\cache_datapath_module|tag0|data~0_combout ),
	.datad(!\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\cache_datapath_module|tag0|data_rtl_0_bypass [13]),
	.dataf(!\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~4 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~4 .lut_mask = 64'h0031CEFF0032CDFF;
defparam \cache_datapath_module|tag0|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N10
stratixiii_lcell_comb \cache_datapath_module|comparator0|Equal0~3 (
// Equation(s):
// \cache_datapath_module|comparator0|Equal0~3_combout  = ( \cache_datapath_module|tag0|data~4_combout  & ( (\datapath_module|mar|data [10] & (!\cache_datapath_module|tag0|data~9_combout  $ (\datapath_module|mar|data [15]))) ) ) # ( 
// !\cache_datapath_module|tag0|data~4_combout  & ( (!\datapath_module|mar|data [10] & (!\cache_datapath_module|tag0|data~9_combout  $ (\datapath_module|mar|data [15]))) ) )

	.dataa(!\cache_datapath_module|tag0|data~9_combout ),
	.datab(!\datapath_module|mar|data [10]),
	.datac(gnd),
	.datad(!\datapath_module|mar|data [15]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|tag0|data~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|comparator0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|comparator0|Equal0~3 .extended_lut = "off";
defparam \cache_datapath_module|comparator0|Equal0~3 .lut_mask = 64'h8844884422112211;
defparam \cache_datapath_module|comparator0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N24
stratixiii_lcell_comb \cache_datapath_module|tag0|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cache_datapath_module|tag0|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag0|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N35
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N34
stratixiii_lcell_comb \cache_datapath_module|tag0|data~5 (
// Equation(s):
// \cache_datapath_module|tag0|data~5_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [15] & ( \cache_datapath_module|tag0|data~0_combout  & ( ((!\cache_datapath_module|tag0|data_rtl_0_bypass [16]) # (!\cache_datapath_module|tag0|data_rtl_0_bypass 
// [6] $ (\cache_datapath_module|tag0|data_rtl_0_bypass [5]))) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [15] & ( \cache_datapath_module|tag0|data~0_combout  & ( 
// (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a4  & (\cache_datapath_module|tag0|data_rtl_0_bypass [16] & (!\cache_datapath_module|tag0|data_rtl_0_bypass [6] $ (!\cache_datapath_module|tag0|data_rtl_0_bypass [5])))) ) ) ) # ( 
// \cache_datapath_module|tag0|data_rtl_0_bypass [15] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [16]) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( 
// !\cache_datapath_module|tag0|data_rtl_0_bypass [15] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a4  & \cache_datapath_module|tag0|data_rtl_0_bypass [16]) ) ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\cache_datapath_module|tag0|data_rtl_0_bypass [16]),
	.datae(!\cache_datapath_module|tag0|data_rtl_0_bypass [15]),
	.dataf(!\cache_datapath_module|tag0|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~5 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~5 .lut_mask = 64'h000FFF0F0006FF9F;
defparam \cache_datapath_module|tag0|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y21_N20
stratixiii_lcell_comb \cache_datapath_module|tag0|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cache_datapath_module|tag0|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag0|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N14
stratixiii_lcell_comb \cache_datapath_module|tag0|data~8 (
// Equation(s):
// \cache_datapath_module|tag0|data~8_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [21] & ( \cache_datapath_module|tag0|data~0_combout  & ( ((!\cache_datapath_module|tag0|data_rtl_0_bypass [22]) # (!\cache_datapath_module|tag0|data_rtl_0_bypass 
// [6] $ (\cache_datapath_module|tag0|data_rtl_0_bypass [5]))) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [21] & ( \cache_datapath_module|tag0|data~0_combout  & ( 
// (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a7  & (\cache_datapath_module|tag0|data_rtl_0_bypass [22] & (!\cache_datapath_module|tag0|data_rtl_0_bypass [6] $ (!\cache_datapath_module|tag0|data_rtl_0_bypass [5])))) ) ) ) # ( 
// \cache_datapath_module|tag0|data_rtl_0_bypass [21] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [22]) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( 
// !\cache_datapath_module|tag0|data_rtl_0_bypass [21] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a7  & \cache_datapath_module|tag0|data_rtl_0_bypass [22]) ) ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\cache_datapath_module|tag0|data_rtl_0_bypass [22]),
	.datae(!\cache_datapath_module|tag0|data_rtl_0_bypass [21]),
	.dataf(!\cache_datapath_module|tag0|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~8 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~8 .lut_mask = 64'h000FFF0F0006FF9F;
defparam \cache_datapath_module|tag0|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N26
stratixiii_lcell_comb \cache_datapath_module|tag0|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cache_datapath_module|tag0|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag0|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N26
stratixiii_lcell_comb \cache_datapath_module|tag0|data~7 (
// Equation(s):
// \cache_datapath_module|tag0|data~7_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [19] & ( \cache_datapath_module|tag0|data~0_combout  & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [20]) # ((!\cache_datapath_module|tag0|data_rtl_0_bypass 
// [6] $ (\cache_datapath_module|tag0|data_rtl_0_bypass [5])) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [19] & ( \cache_datapath_module|tag0|data~0_combout  & ( 
// (\cache_datapath_module|tag0|data_rtl_0_bypass [20] & (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a6  & (!\cache_datapath_module|tag0|data_rtl_0_bypass [6] $ (!\cache_datapath_module|tag0|data_rtl_0_bypass [5])))) ) ) ) # ( 
// \cache_datapath_module|tag0|data_rtl_0_bypass [19] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [20]) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a6 ) ) ) ) # ( 
// !\cache_datapath_module|tag0|data_rtl_0_bypass [19] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (\cache_datapath_module|tag0|data_rtl_0_bypass [20] & \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a6 ) ) ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|tag0|data_rtl_0_bypass [20]),
	.datad(!\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\cache_datapath_module|tag0|data_rtl_0_bypass [19]),
	.dataf(!\cache_datapath_module|tag0|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~7 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~7 .lut_mask = 64'h000FF0FF0006F9FF;
defparam \cache_datapath_module|tag0|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N38
stratixiii_lcell_comb \cache_datapath_module|comparator0|Equal0~2 (
// Equation(s):
// \cache_datapath_module|comparator0|Equal0~2_combout  = ( \cache_datapath_module|tag0|data~7_combout  & ( \datapath_module|mar|data [11] & ( (\datapath_module|mar|data [13] & (\cache_datapath_module|tag0|data~5_combout  & 
// (!\cache_datapath_module|tag0|data~8_combout  $ (\datapath_module|mar|data [14])))) ) ) ) # ( !\cache_datapath_module|tag0|data~7_combout  & ( \datapath_module|mar|data [11] & ( (!\datapath_module|mar|data [13] & 
// (\cache_datapath_module|tag0|data~5_combout  & (!\cache_datapath_module|tag0|data~8_combout  $ (\datapath_module|mar|data [14])))) ) ) ) # ( \cache_datapath_module|tag0|data~7_combout  & ( !\datapath_module|mar|data [11] & ( (\datapath_module|mar|data 
// [13] & (!\cache_datapath_module|tag0|data~5_combout  & (!\cache_datapath_module|tag0|data~8_combout  $ (\datapath_module|mar|data [14])))) ) ) ) # ( !\cache_datapath_module|tag0|data~7_combout  & ( !\datapath_module|mar|data [11] & ( 
// (!\datapath_module|mar|data [13] & (!\cache_datapath_module|tag0|data~5_combout  & (!\cache_datapath_module|tag0|data~8_combout  $ (\datapath_module|mar|data [14])))) ) ) )

	.dataa(!\datapath_module|mar|data [13]),
	.datab(!\cache_datapath_module|tag0|data~5_combout ),
	.datac(!\cache_datapath_module|tag0|data~8_combout ),
	.datad(!\datapath_module|mar|data [14]),
	.datae(!\cache_datapath_module|tag0|data~7_combout ),
	.dataf(!\datapath_module|mar|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|comparator0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|comparator0|Equal0~2 .extended_lut = "off";
defparam \cache_datapath_module|comparator0|Equal0~2 .lut_mask = 64'h8008400420021001;
defparam \cache_datapath_module|comparator0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N2
stratixiii_lcell_comb \cache_datapath_module|tag0|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cache_datapath_module|tag0|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag0|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N33
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N32
stratixiii_lcell_comb \cache_datapath_module|tag0|data~3 (
// Equation(s):
// \cache_datapath_module|tag0|data~3_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [11] & ( \cache_datapath_module|tag0|data~0_combout  & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [12]) # ((!\cache_datapath_module|tag0|data_rtl_0_bypass 
// [6] $ (\cache_datapath_module|tag0|data_rtl_0_bypass [5])) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [11] & ( \cache_datapath_module|tag0|data~0_combout  & ( 
// (\cache_datapath_module|tag0|data_rtl_0_bypass [12] & (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a2  & (!\cache_datapath_module|tag0|data_rtl_0_bypass [6] $ (!\cache_datapath_module|tag0|data_rtl_0_bypass [5])))) ) ) ) # ( 
// \cache_datapath_module|tag0|data_rtl_0_bypass [11] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [12]) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( 
// !\cache_datapath_module|tag0|data_rtl_0_bypass [11] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (\cache_datapath_module|tag0|data_rtl_0_bypass [12] & \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a2 ) ) ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0_bypass [12]),
	.datab(!\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\cache_datapath_module|tag0|data_rtl_0_bypass [11]),
	.dataf(!\cache_datapath_module|tag0|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~3 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~3 .lut_mask = 64'h0055AAFF0014EBFF;
defparam \cache_datapath_module|tag0|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N0
stratixiii_lcell_comb \cache_datapath_module|tag0|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cache_datapath_module|tag0|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag0|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N30
stratixiii_lcell_comb \cache_datapath_module|tag0|data~1 (
// Equation(s):
// \cache_datapath_module|tag0|data~1_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [7] & ( \cache_datapath_module|tag0|data_rtl_0_bypass [8] & ( ((\cache_datapath_module|tag0|data~0_combout  & (!\cache_datapath_module|tag0|data_rtl_0_bypass [5] 
// $ (\cache_datapath_module|tag0|data_rtl_0_bypass [6])))) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [7] & ( \cache_datapath_module|tag0|data_rtl_0_bypass 
// [8] & ( (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((!\cache_datapath_module|tag0|data~0_combout ) # (!\cache_datapath_module|tag0|data_rtl_0_bypass [5] $ (!\cache_datapath_module|tag0|data_rtl_0_bypass [6])))) ) ) 
// ) # ( \cache_datapath_module|tag0|data_rtl_0_bypass [7] & ( !\cache_datapath_module|tag0|data_rtl_0_bypass [8] ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|tag0|data~0_combout ),
	.datac(!\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\cache_datapath_module|tag0|data_rtl_0_bypass [7]),
	.dataf(!\cache_datapath_module|tag0|data_rtl_0_bypass [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~1 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~1 .lut_mask = 64'h0000FFFF00DE21FF;
defparam \cache_datapath_module|tag0|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N23
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N4
stratixiii_lcell_comb \cache_datapath_module|tag0|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cache_datapath_module|tag0|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag0|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N22
stratixiii_lcell_comb \cache_datapath_module|tag0|data~2 (
// Equation(s):
// \cache_datapath_module|tag0|data~2_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [9] & ( \cache_datapath_module|tag0|data_rtl_0_bypass [10] & ( ((\cache_datapath_module|tag0|data~0_combout  & (!\cache_datapath_module|tag0|data_rtl_0_bypass 
// [6] $ (\cache_datapath_module|tag0|data_rtl_0_bypass [5])))) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [9] & ( \cache_datapath_module|tag0|data_rtl_0_bypass [10] & ( 
// (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a1  & ((!\cache_datapath_module|tag0|data~0_combout ) # (!\cache_datapath_module|tag0|data_rtl_0_bypass [6] $ (!\cache_datapath_module|tag0|data_rtl_0_bypass [5])))) ) ) ) # ( 
// \cache_datapath_module|tag0|data_rtl_0_bypass [9] & ( !\cache_datapath_module|tag0|data_rtl_0_bypass [10] ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\cache_datapath_module|tag0|data~0_combout ),
	.datac(!\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|tag0|data_rtl_0_bypass [9]),
	.dataf(!\cache_datapath_module|tag0|data_rtl_0_bypass [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~2 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~2 .lut_mask = 64'h0000FFFF45547557;
defparam \cache_datapath_module|tag0|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N16
stratixiii_lcell_comb \cache_datapath_module|comparator0|Equal0~0 (
// Equation(s):
// \cache_datapath_module|comparator0|Equal0~0_combout  = ( \cache_datapath_module|tag0|data~2_combout  & ( \datapath_module|mar|data [9] & ( (\datapath_module|mar|data [8] & (\cache_datapath_module|tag0|data~3_combout  & (!\datapath_module|mar|data [7] $ 
// (\cache_datapath_module|tag0|data~1_combout )))) ) ) ) # ( !\cache_datapath_module|tag0|data~2_combout  & ( \datapath_module|mar|data [9] & ( (!\datapath_module|mar|data [8] & (\cache_datapath_module|tag0|data~3_combout  & (!\datapath_module|mar|data [7] 
// $ (\cache_datapath_module|tag0|data~1_combout )))) ) ) ) # ( \cache_datapath_module|tag0|data~2_combout  & ( !\datapath_module|mar|data [9] & ( (\datapath_module|mar|data [8] & (!\cache_datapath_module|tag0|data~3_combout  & (!\datapath_module|mar|data 
// [7] $ (\cache_datapath_module|tag0|data~1_combout )))) ) ) ) # ( !\cache_datapath_module|tag0|data~2_combout  & ( !\datapath_module|mar|data [9] & ( (!\datapath_module|mar|data [8] & (!\cache_datapath_module|tag0|data~3_combout  & 
// (!\datapath_module|mar|data [7] $ (\cache_datapath_module|tag0|data~1_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [8]),
	.datab(!\datapath_module|mar|data [7]),
	.datac(!\cache_datapath_module|tag0|data~3_combout ),
	.datad(!\cache_datapath_module|tag0|data~1_combout ),
	.datae(!\cache_datapath_module|tag0|data~2_combout ),
	.dataf(!\datapath_module|mar|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|comparator0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|comparator0|Equal0~0 .extended_lut = "off";
defparam \cache_datapath_module|comparator0|Equal0~0 .lut_mask = 64'h8020401008020401;
defparam \cache_datapath_module|comparator0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N12
stratixiii_lcell_comb \cache_datapath_module|tag_valid_0 (
// Equation(s):
// \cache_datapath_module|tag_valid_0~combout  = ( \datapath_module|mar|data [12] & ( \cache_datapath_module|valid0|data~12_combout  & ( (\cache_datapath_module|tag0|data~6_combout  & (\cache_datapath_module|comparator0|Equal0~3_combout  & 
// (\cache_datapath_module|comparator0|Equal0~2_combout  & \cache_datapath_module|comparator0|Equal0~0_combout ))) ) ) ) # ( !\datapath_module|mar|data [12] & ( \cache_datapath_module|valid0|data~12_combout  & ( (!\cache_datapath_module|tag0|data~6_combout  
// & (\cache_datapath_module|comparator0|Equal0~3_combout  & (\cache_datapath_module|comparator0|Equal0~2_combout  & \cache_datapath_module|comparator0|Equal0~0_combout ))) ) ) )

	.dataa(!\cache_datapath_module|tag0|data~6_combout ),
	.datab(!\cache_datapath_module|comparator0|Equal0~3_combout ),
	.datac(!\cache_datapath_module|comparator0|Equal0~2_combout ),
	.datad(!\cache_datapath_module|comparator0|Equal0~0_combout ),
	.datae(!\datapath_module|mar|data [12]),
	.dataf(!\cache_datapath_module|valid0|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag_valid_0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag_valid_0 .extended_lut = "off";
defparam \cache_datapath_module|tag_valid_0 .lut_mask = 64'h0000000000020001;
defparam \cache_datapath_module|tag_valid_0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N94
stratixiii_io_ibuf \pmem_resp~input (
	.i(pmem_resp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_resp~input_o ));
// synopsys translate_off
defparam \pmem_resp~input .bus_hold = "false";
defparam \pmem_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N38
stratixiii_lcell_comb \cache_control_module|Selector2~0 (
// Equation(s):
// \cache_control_module|Selector2~0_combout  = ( \cache_control_module|state.idle_rw_cache~q  & ( \pmem_resp~input_o  & ( !\cache_control_module|state.phys_mem_read~q  ) ) ) # ( !\cache_control_module|state.idle_rw_cache~q  & ( \pmem_resp~input_o  & ( 
// (!\cache_control_module|state.phys_mem_read~q  & (!\cache_datapath_module|tag_valid_1~combout  & (!\cache_control_module|always1~0_combout  & !\cache_datapath_module|tag_valid_0~combout ))) ) ) ) # ( \cache_control_module|state.idle_rw_cache~q  & ( 
// !\pmem_resp~input_o  ) ) # ( !\cache_control_module|state.idle_rw_cache~q  & ( !\pmem_resp~input_o  & ( (!\cache_datapath_module|tag_valid_1~combout  & (!\cache_control_module|always1~0_combout  & !\cache_datapath_module|tag_valid_0~combout )) ) ) )

	.dataa(!\cache_control_module|state.phys_mem_read~q ),
	.datab(!\cache_datapath_module|tag_valid_1~combout ),
	.datac(!\cache_control_module|always1~0_combout ),
	.datad(!\cache_datapath_module|tag_valid_0~combout ),
	.datae(!\cache_control_module|state.idle_rw_cache~q ),
	.dataf(!\pmem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|Selector2~0 .extended_lut = "off";
defparam \cache_control_module|Selector2~0 .lut_mask = 64'hC000FFFF8000AAAA;
defparam \cache_control_module|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N39
dffeas \cache_control_module|state.idle_rw_cache (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_control_module|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_control_module|state.idle_rw_cache~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_control_module|state.idle_rw_cache .is_wysiwyg = "true";
defparam \cache_control_module|state.idle_rw_cache .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N34
stratixiii_lcell_comb \cache_control_module|data1mux_sel~0 (
// Equation(s):
// \cache_control_module|data1mux_sel~0_combout  = ( !\control_module|WideOr19~combout  & ( \cache_datapath_module|comparator0|Equal0~1_combout  & ( (!\cache_datapath_module|valid0|data~12_combout  & (!\cache_control_module|state.idle_rw_cache~q  & 
// (\cache_datapath_module|valid1|data~12_combout  & \cache_datapath_module|comparator1|Equal0~1_combout ))) ) ) ) # ( !\control_module|WideOr19~combout  & ( !\cache_datapath_module|comparator0|Equal0~1_combout  & ( 
// (!\cache_control_module|state.idle_rw_cache~q  & (\cache_datapath_module|valid1|data~12_combout  & \cache_datapath_module|comparator1|Equal0~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|valid0|data~12_combout ),
	.datab(!\cache_control_module|state.idle_rw_cache~q ),
	.datac(!\cache_datapath_module|valid1|data~12_combout ),
	.datad(!\cache_datapath_module|comparator1|Equal0~1_combout ),
	.datae(!\control_module|WideOr19~combout ),
	.dataf(!\cache_datapath_module|comparator0|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|data1mux_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|data1mux_sel~0 .extended_lut = "off";
defparam \cache_control_module|data1mux_sel~0 .lut_mask = 64'h000C000000080000;
defparam \cache_control_module|data1mux_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N4
stratixiii_lcell_comb \cache_datapath_module|lddata1_mux|f[0]~0 (
// Equation(s):
// \cache_datapath_module|lddata1_mux|f[0]~0_combout  = ( \cache_datapath_module|ld_arrays_1~combout  & ( !\cache_control_module|data1mux_sel~0_combout  ) ) # ( !\cache_datapath_module|ld_arrays_1~combout  & ( \cache_control_module|data1mux_sel~0_combout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_control_module|data1mux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|ld_arrays_1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lddata1_mux|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lddata1_mux|f[0]~0 .extended_lut = "off";
defparam \cache_datapath_module|lddata1_mux|f[0]~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cache_datapath_module|lddata1_mux|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lddata1_mux|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y35_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y35_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y35_N19
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y35_N39
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~0 (
// Equation(s):
// \cache_datapath_module|data1|data~0_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [3] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [0] & (\cache_datapath_module|data1|data_rtl_0_bypass [4] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [1] $ (\cache_datapath_module|data1|data_rtl_0_bypass [2])))) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [3] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [0] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [4] & (!\cache_datapath_module|data1|data_rtl_0_bypass [1] $ (\cache_datapath_module|data1|data_rtl_0_bypass [2])))) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [0]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [1]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [2]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [4]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~0 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~0 .lut_mask = 64'h4100410000410041;
defparam \cache_datapath_module|data1|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[7]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[7]~feeder_combout  = \cache_datapath_module|writecache_mux|f[0]~1_combout 

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[0]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[7]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N32
stratixiii_io_ibuf \pmem_rdata[0]~input (
	.i(pmem_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[0]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[0]~input .bus_hold = "false";
defparam \pmem_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y38_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[7]~feeder_combout ),
	.asdata(\pmem_rdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N16
stratixiii_lcell_comb \cache_datapath_module|data1|data~1 (
// Equation(s):
// \cache_datapath_module|data1|data~1_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [7] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [7] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [8] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [7] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [8]) # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [8]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [7]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~1 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~1 .lut_mask = 64'h0000AEAB5154FFFF;
defparam \cache_datapath_module|data1|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N27
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[0]~1_combout ),
	.asdata(\pmem_rdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[0]~1 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [7] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~1_combout 
//  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [7] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~1_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [7] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [8]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0~portbdataout ) # 
// (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [7] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [8] & 
// (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0~portbdataout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [8]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~1_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [7]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[0]~1 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[0]~1 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N26
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[0]~1 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[0]~1_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout  & ( (!\cache_datapath_module|writecache_mux|f[3]~0_combout ) # (\datapath_module|mdr|data [0]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout  & ( (\datapath_module|mdr|data [0] & \cache_datapath_module|writecache_mux|f[3]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [0]),
	.datac(!\cache_datapath_module|writecache_mux|f[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[0]~1 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[0]~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \cache_datapath_module|writecache_mux|f[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N2
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[0]~2 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[0]~2_combout  = ( \pmem_rdata[0]~input_o  & ( ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout )) # (\cache_datapath_module|writecache_mux|f[0]~1_combout ) ) ) # ( 
// !\pmem_rdata[0]~input_o  & ( (\cache_datapath_module|writecache_mux|f[0]~1_combout  & (\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[0]~1_combout ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\control_module|WideOr19~combout ),
	.datae(gnd),
	.dataf(!\pmem_rdata[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[0]~2 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[0]~2 .lut_mask = 64'h03000300F3FFF3FF;
defparam \cache_datapath_module|writecache_mux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N20
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N21
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N0
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[9]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[9]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[1]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[9]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N1
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[9]~feeder_combout ),
	.asdata(\pmem_rdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data~2 (
// Equation(s):
// \cache_datapath_module|data1|data~2_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a1  & ( \cache_datapath_module|data1|data~0_combout  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [10] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [9]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a1  & ( 
// \cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [9] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [10]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a1  & ( !\cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [9]) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [10]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a1  & ( !\cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [10] & 
// \cache_datapath_module|data1|data_rtl_0_bypass [9]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [10]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [9]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~2 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~2 .lut_mask = 64'h00CC33FF00ED12FF;
defparam \cache_datapath_module|data1|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[1]~3_combout ),
	.asdata(\pmem_rdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N22
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[1]~2 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[1]~2_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [9] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~2_combout 
//  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [9] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~2_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [9] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [10]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a1 
// )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [9] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [10] & 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a1  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [10]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~2_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [9]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[1]~2 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[1]~2 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N16
stratixiii_lcell_comb \datapath_module|mdr_mux|f[1]~10 (
// Equation(s):
// \datapath_module|mdr_mux|f[1]~10_combout  = ( \datapath_module|mar|data [2] & ( \cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout  & ( (!\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[33]~34_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[49]~50_combout )) ) ) ) # ( !\datapath_module|mar|data [2] & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout  & ( (\cache_datapath_module|byte_select_mux_module|selected_data[1]~2_combout ) # (\datapath_module|mar|data [1]) ) ) ) # ( \datapath_module|mar|data [2] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout  & ( (!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[33]~34_combout ))) # (\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[49]~50_combout )) ) ) ) # ( !\datapath_module|mar|data [2] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout  & ( (!\datapath_module|mar|data [1] & 
// \cache_datapath_module|byte_select_mux_module|selected_data[1]~2_combout ) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[1]~2_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[49]~50_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[33]~34_combout ),
	.datae(!\datapath_module|mar|data [2]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[17]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[1]~10 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[1]~10 .lut_mask = 64'h222205AF777705AF;
defparam \datapath_module|mdr_mux|f[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[1]~9 (
// Equation(s):
// \datapath_module|mdr_mux|f[1]~9_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout  & ( (!\datapath_module|mar|data [1] & 
// (((\datapath_module|mar|data [2])) # (\cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout ))) # (\datapath_module|mar|data [1] & (((!\datapath_module|mar|data [2]) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout )))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout  & ( 
// (!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout  & ((!\datapath_module|mar|data [2])))) # (\datapath_module|mar|data [1] & (((!\datapath_module|mar|data [2]) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout )))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout  & ( 
// (!\datapath_module|mar|data [1] & (((\datapath_module|mar|data [2])) # (\cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout ))) # (\datapath_module|mar|data [1] & 
// (((\cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout  & \datapath_module|mar|data [2])))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout  & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout  & ( (!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout  & ((!\datapath_module|mar|data [2])))) # 
// (\datapath_module|mar|data [1] & (((\cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout  & \datapath_module|mar|data [2])))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[65]~66_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[113]~114_combout ),
	.datad(!\datapath_module|mar|data [2]),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[97]~98_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[81]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[1]~9 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[1]~9 .lut_mask = 64'h220522AF770577AF;
defparam \datapath_module|mdr_mux|f[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N14
stratixiii_lcell_comb \datapath_module|mdr_mux|f[1]~11 (
// Equation(s):
// \datapath_module|mdr_mux|f[1]~11_combout  = ( \datapath_module|mdr_mux|f[1]~9_combout  & ( (!\control_module|WideOr5~1_combout  & (((\datapath_module|mdr_mux|f[1]~10_combout )) # (\datapath_module|mar|data [3]))) # (\control_module|WideOr5~1_combout  & 
// (((!\datapath_module|alu_module|Selector14~7_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[1]~9_combout  & ( (!\control_module|WideOr5~1_combout  & (!\datapath_module|mar|data [3] & (\datapath_module|mdr_mux|f[1]~10_combout ))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector14~7_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|mdr_mux|f[1]~10_combout ),
	.datad(!\datapath_module|alu_module|Selector14~7_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[1]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[1]~11 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[1]~11 .lut_mask = 64'h5D085D087F2A7F2A;
defparam \datapath_module|mdr_mux|f[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N15
dffeas \datapath_module|mdr|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[1] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N7
dffeas \datapath_module|ir_module|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[1] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N14
stratixiii_lcell_comb \datapath_module|alu_mux|Mux13~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux13~0_combout  = ( \control_module|Selector5~0_combout  & ( (!\datapath_module|alu_mux|Mux14~0_combout  & ((\datapath_module|ir_module|data [1]))) # (\datapath_module|alu_mux|Mux14~0_combout  & (\datapath_module|ir_module|data 
// [2])) ) ) # ( !\control_module|Selector5~0_combout  & ( (!\datapath_module|alu_mux|Mux14~0_combout  & ((\datapath_module|regfile_module|data~140_combout ))) # (\datapath_module|alu_mux|Mux14~0_combout  & (\datapath_module|ir_module|data [2])) ) )

	.dataa(!\datapath_module|ir_module|data [2]),
	.datab(!\datapath_module|alu_mux|Mux14~0_combout ),
	.datac(!\datapath_module|ir_module|data [1]),
	.datad(!\datapath_module|regfile_module|data~140_combout ),
	.datae(gnd),
	.dataf(!\control_module|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux13~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux13~0 .lut_mask = 64'h11DD11DD1D1D1D1D;
defparam \datapath_module|alu_mux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N6
stratixiii_lcell_comb \datapath_module|alu_module|Selector13~2 (
// Equation(s):
// \datapath_module|alu_module|Selector13~2_combout  = ( !\control_module|state.shf~q  & ( \control_module|Selector3~0_combout  & ( (\datapath_module|regfile_module|data~244_combout  & (\datapath_module|stb_filter_module|out[15]~0_combout  & 
// ((\control_module|Selector2~0_combout ) # (\datapath_module|alu_mux|Mux13~0_combout )))) ) ) ) # ( !\control_module|state.shf~q  & ( !\control_module|Selector3~0_combout  & ( (\control_module|Selector2~0_combout  & 
// ((!\datapath_module|regfile_module|data~244_combout ) # (!\datapath_module|stb_filter_module|out[15]~0_combout ))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(!\datapath_module|regfile_module|data~244_combout ),
	.datac(!\control_module|Selector2~0_combout ),
	.datad(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datae(!\control_module|state.shf~q ),
	.dataf(!\control_module|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector13~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector13~2 .lut_mask = 64'h0F0C000000130000;
defparam \datapath_module|alu_module|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N20
stratixiii_lcell_comb \datapath_module|alu_module|Selector13~1 (
// Equation(s):
// \datapath_module|alu_module|Selector13~1_combout  = ( !\datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|alu_mux|Mux15~0_combout  & ( (\datapath_module|regfile_module|data~276_combout  & \datapath_module|stb_filter_module|out[15]~0_combout ) 
// ) ) ) # ( \datapath_module|alu_mux|Mux14~1_combout  & ( !\datapath_module|alu_mux|Mux15~0_combout  & ( (\datapath_module|regfile_module|data~236_combout  & \datapath_module|stb_filter_module|out[15]~0_combout ) ) ) ) # ( 
// !\datapath_module|alu_mux|Mux14~1_combout  & ( !\datapath_module|alu_mux|Mux15~0_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~244_combout ) ) ) )

	.dataa(!\datapath_module|regfile_module|data~276_combout ),
	.datab(!\datapath_module|regfile_module|data~236_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datad(!\datapath_module|regfile_module|data~244_combout ),
	.datae(!\datapath_module|alu_mux|Mux14~1_combout ),
	.dataf(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector13~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector13~1 .lut_mask = 64'h000F030305050000;
defparam \datapath_module|alu_module|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N32
stratixiii_lcell_comb \datapath_module|alu_module|Selector13~3 (
// Equation(s):
// \datapath_module|alu_module|Selector13~3_combout  = ( \datapath_module|alu_module|Selector14~4_combout  & ( (!\datapath_module|alu_module|Selector13~2_combout  & (!\datapath_module|alu_module|Selector13~1_combout  & 
// ((!\datapath_module|alu_module|Add0~9_sumout ) # (!\datapath_module|alu_module|Equal0~5_combout )))) ) ) # ( !\datapath_module|alu_module|Selector14~4_combout  & ( (!\datapath_module|alu_module|Selector13~2_combout  & 
// ((!\datapath_module|alu_module|Add0~9_sumout ) # (!\datapath_module|alu_module|Equal0~5_combout ))) ) )

	.dataa(!\datapath_module|alu_module|Add0~9_sumout ),
	.datab(!\datapath_module|alu_module|Selector13~2_combout ),
	.datac(!\datapath_module|alu_module|Selector13~1_combout ),
	.datad(!\datapath_module|alu_module|Equal0~5_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector13~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector13~3 .lut_mask = 64'hCC88CC88C080C080;
defparam \datapath_module|alu_module|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N24
stratixiii_lcell_comb \datapath_module|alu_module|Selector1~0 (
// Equation(s):
// \datapath_module|alu_module|Selector1~0_combout  = ( \datapath_module|stb_filter_module|out[15]~3_combout  & ( (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|alu_module|Equal0~1_combout  & 
// ((\datapath_module|stb_filter_module|out[14]~1_combout ) # (\datapath_module|alu_mux|Mux15~0_combout )))) ) ) # ( !\datapath_module|stb_filter_module|out[15]~3_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// (!\datapath_module|alu_mux|Mux14~1_combout  & (\datapath_module|stb_filter_module|out[14]~1_combout  & \datapath_module|alu_module|Equal0~1_combout ))) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datac(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.datad(!\datapath_module|alu_module|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector1~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector1~0 .lut_mask = 64'h00080008004C004C;
defparam \datapath_module|alu_module|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N28
stratixiii_lcell_comb \datapath_module|alu_module|Selector13~5 (
// Equation(s):
// \datapath_module|alu_module|Selector13~5_combout  = ( \datapath_module|alu_module|Selector1~0_combout  & ( (\datapath_module|alu_mux|Mux13~0_combout  & (!\datapath_module|alu_module|ShiftLeft0~3_combout  & \datapath_module|alu_mux|Mux12~0_combout )) ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector13~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector13~5 .lut_mask = 64'h0000000000500050;
defparam \datapath_module|alu_module|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N34
stratixiii_lcell_comb \datapath_module|alu_module|Selector13~6 (
// Equation(s):
// \datapath_module|alu_module|Selector13~6_combout  = ( \datapath_module|stb_filter_module|out[14]~1_combout  & ( \datapath_module|alu_mux|Mux13~0_combout  & ( ((!\datapath_module|alu_module|ShiftLeft0~3_combout  & (!\datapath_module|alu_mux|Mux14~1_combout 
//  & !\datapath_module|alu_mux|Mux15~0_combout ))) # (\datapath_module|stb_filter_module|out[15]~3_combout ) ) ) ) # ( !\datapath_module|stb_filter_module|out[14]~1_combout  & ( \datapath_module|alu_mux|Mux13~0_combout  & ( 
// (\datapath_module|stb_filter_module|out[15]~3_combout  & (((\datapath_module|alu_mux|Mux15~0_combout ) # (\datapath_module|alu_mux|Mux14~1_combout )) # (\datapath_module|alu_module|ShiftLeft0~3_combout ))) ) ) ) # ( 
// \datapath_module|stb_filter_module|out[14]~1_combout  & ( !\datapath_module|alu_mux|Mux13~0_combout  & ( (\datapath_module|alu_module|ShiftLeft0~3_combout  & \datapath_module|stb_filter_module|out[15]~3_combout ) ) ) ) # ( 
// !\datapath_module|stb_filter_module|out[14]~1_combout  & ( !\datapath_module|alu_mux|Mux13~0_combout  & ( (\datapath_module|alu_module|ShiftLeft0~3_combout  & \datapath_module|stb_filter_module|out[15]~3_combout ) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datae(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.dataf(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector13~6 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector13~6 .lut_mask = 64'h111111111333B333;
defparam \datapath_module|alu_module|Selector13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N4
stratixiii_lcell_comb \datapath_module|alu_module|ShiftLeft0~16 (
// Equation(s):
// \datapath_module|alu_module|ShiftLeft0~16_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~212_combout ) ) ) # ( 
// !\datapath_module|alu_mux|Mux14~1_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & \datapath_module|regfile_module|data~260_combout ) ) )

	.dataa(gnd),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|regfile_module|data~260_combout ),
	.datad(!\datapath_module|regfile_module|data~212_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|ShiftLeft0~16 .extended_lut = "off";
defparam \datapath_module|alu_module|ShiftLeft0~16 .lut_mask = 64'h0303030300330033;
defparam \datapath_module|alu_module|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N26
stratixiii_lcell_comb \datapath_module|alu_module|Selector13~4 (
// Equation(s):
// \datapath_module|alu_module|Selector13~4_combout  = ( \datapath_module|alu_module|ShiftLeft0~17_combout  & ( \datapath_module|alu_mux|Mux15~0_combout  & ( (\datapath_module|alu_module|ShiftLeft0~16_combout ) # (\datapath_module|alu_mux|Mux13~0_combout ) ) 
// ) ) # ( !\datapath_module|alu_module|ShiftLeft0~17_combout  & ( \datapath_module|alu_mux|Mux15~0_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & \datapath_module|alu_module|ShiftLeft0~16_combout ) ) ) ) # ( 
// \datapath_module|alu_module|ShiftLeft0~17_combout  & ( !\datapath_module|alu_mux|Mux15~0_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & ((\datapath_module|alu_module|ShiftLeft0~11_combout ))) # (\datapath_module|alu_mux|Mux13~0_combout  & 
// (\datapath_module|alu_module|ShiftLeft0~12_combout )) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~17_combout  & ( !\datapath_module|alu_mux|Mux15~0_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & 
// ((\datapath_module|alu_module|ShiftLeft0~11_combout ))) # (\datapath_module|alu_mux|Mux13~0_combout  & (\datapath_module|alu_module|ShiftLeft0~12_combout )) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~12_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~11_combout ),
	.datac(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~16_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~17_combout ),
	.dataf(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector13~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector13~4 .lut_mask = 64'h3535353500F00FFF;
defparam \datapath_module|alu_module|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N0
stratixiii_lcell_comb \datapath_module|alu_module|Selector13~7 (
// Equation(s):
// \datapath_module|alu_module|Selector13~7_combout  = ( \datapath_module|alu_module|Selector13~4_combout  & ( (!\datapath_module|alu_module|Selector7~0_combout  & (!\datapath_module|alu_module|Selector13~5_combout  & 
// ((!\datapath_module|alu_module|Selector9~0_combout ) # (!\datapath_module|alu_module|Selector13~6_combout )))) ) ) # ( !\datapath_module|alu_module|Selector13~4_combout  & ( (!\datapath_module|alu_module|Selector13~5_combout  & 
// ((!\datapath_module|alu_module|Selector9~0_combout ) # (!\datapath_module|alu_module|Selector13~6_combout ))) ) )

	.dataa(!\datapath_module|alu_module|Selector7~0_combout ),
	.datab(!\datapath_module|alu_module|Selector9~0_combout ),
	.datac(!\datapath_module|alu_module|Selector13~5_combout ),
	.datad(!\datapath_module|alu_module|Selector13~6_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector13~7 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector13~7 .lut_mask = 64'hF0C0F0C0A080A080;
defparam \datapath_module|alu_module|Selector13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N30
stratixiii_lcell_comb \datapath_module|alu_module|Selector13~8 (
// Equation(s):
// \datapath_module|alu_module|Selector13~8_combout  = ( \datapath_module|alu_module|Selector13~7_combout  & ( (\datapath_module|alu_module|Selector13~3_combout  & ((!\datapath_module|alu_module|Selector13~0_combout ) # 
// (!\datapath_module|alu_module|ShiftRight1~5_combout ))) ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_module|Selector13~3_combout ),
	.datac(!\datapath_module|alu_module|Selector13~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftRight1~5_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector13~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector13~8 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector13~8 .lut_mask = 64'h0000000033303330;
defparam \datapath_module|alu_module|Selector13~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[2]~15 (
// Equation(s):
// \datapath_module|mdr_mux|f[2]~15_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout  & ( (!\datapath_module|mar|data [2]) # 
// ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout ))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout  & ( (!\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1])))) # 
// (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout ))) # (\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout )))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout  & ( 
// (!\datapath_module|mar|data [2] & (((!\datapath_module|mar|data [1])))) # (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout ))) # (\datapath_module|mar|data [1] 
// & (\cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout )))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout  & 
// ( (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout ))) # (\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[114]~115_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[98]~99_combout ),
	.datad(!\datapath_module|mar|data [1]),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[66]~67_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[82]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[2]~15 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[2]~15 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \datapath_module|mdr_mux|f[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[2]~16 (
// Equation(s):
// \datapath_module|mdr_mux|f[2]~16_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout  & ( (!\datapath_module|mar|data [1]) # 
// ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout )))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout  & ( (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1]) # 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout )))) # (\datapath_module|mar|data [2] & (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout )))) ) ) ) # ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout  & ( (!\datapath_module|mar|data [2] & (\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout ))) # (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1]) # ((\cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout )))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout  & ( (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout ))))) ) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[18]~19_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[50]~51_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[34]~35_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[2]~16 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[2]~16 .lut_mask = 64'h021346578A9BCEDF;
defparam \datapath_module|mdr_mux|f[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N2
stratixiii_lcell_comb \datapath_module|mdr_mux|f[2]~17 (
// Equation(s):
// \datapath_module|mdr_mux|f[2]~17_combout  = ( \datapath_module|mdr_mux|f[2]~16_combout  & ( (!\control_module|WideOr5~1_combout  & ((!\datapath_module|mar|data [3]) # ((\datapath_module|mdr_mux|f[2]~15_combout )))) # (\control_module|WideOr5~1_combout  & 
// (((!\datapath_module|alu_module|Selector13~8_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[2]~16_combout  & ( (!\control_module|WideOr5~1_combout  & (\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[2]~15_combout )))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector13~8_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|alu_module|Selector13~8_combout ),
	.datad(!\datapath_module|mdr_mux|f[2]~15_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[2]~17 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[2]~17 .lut_mask = 64'h50725072D8FAD8FA;
defparam \datapath_module|mdr_mux|f[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N3
dffeas \datapath_module|mdr|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[2] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N3
dffeas \datapath_module|ir_module|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[2] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N30
stratixiii_lcell_comb \datapath_module|regfile_module|data~352 (
// Equation(s):
// \datapath_module|regfile_module|data~352_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & (((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~6_q )) # 
// (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~22_q )))))) # (\datapath_module|ir_module|data [2] & ((((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// (!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~38_q )))) # (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~54_q )))) # (\datapath_module|ir_module|data 
// [2] & ((((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|ir_module|data [2]),
	.datab(!\datapath_module|regfile_module|data~54_q ),
	.datac(!\datapath_module|regfile_module|data~38_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~22_q ),
	.datag(!\datapath_module|regfile_module|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~352 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~352 .lut_mask = 64'h0A550A770AFF0A77;
defparam \datapath_module|regfile_module|data~352 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N24
stratixiii_lcell_comb \datapath_module|regfile_module|data~356 (
// Equation(s):
// \datapath_module|regfile_module|data~356_combout  = ( !\datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data [2] & ((((\datapath_module|regfile_module|data~352_combout ))))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~352_combout  & (((\datapath_module|regfile_module|data~70_q )))) # (\datapath_module|regfile_module|data~352_combout  & (\datapath_module|regfile_module|data~86_q )))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// (!\datapath_module|ir_module|data [2] & ((((\datapath_module|regfile_module|data~352_combout ))))) # (\datapath_module|ir_module|data [2] & (((!\datapath_module|regfile_module|data~352_combout  & (\datapath_module|regfile_module|data~102_q )) # 
// (\datapath_module|regfile_module|data~352_combout  & ((\datapath_module|regfile_module|data~118_q )))))) ) )

	.dataa(!\datapath_module|ir_module|data [2]),
	.datab(!\datapath_module|regfile_module|data~86_q ),
	.datac(!\datapath_module|regfile_module|data~102_q ),
	.datad(!\datapath_module|regfile_module|data~352_combout ),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~118_q ),
	.datag(!\datapath_module|regfile_module|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~356 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~356 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \datapath_module|regfile_module|data~356 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N2
stratixiii_lcell_comb \datapath_module|alu_mux|Mux9~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux9~0_combout  = ( \datapath_module|alu_mux|Mux5~1_combout  ) # ( !\datapath_module|alu_mux|Mux5~1_combout  & ( (\datapath_module|regfile_module|data~356_combout  & \datapath_module|alu_mux|Mux5~0_combout ) ) )

	.dataa(!\datapath_module|regfile_module|data~356_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|alu_mux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux9~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux9~0 .lut_mask = 64'h05050505FFFFFFFF;
defparam \datapath_module|alu_mux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N22
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~9 (
// Equation(s):
// \datapath_module|alu_module|Selector9~9_combout  = ( \datapath_module|stb_filter_module|out[15]~3_combout  & ( ((\datapath_module|stb_filter_module|out[14]~1_combout ) # (\datapath_module|alu_mux|Mux14~1_combout )) # 
// (\datapath_module|alu_mux|Mux13~0_combout ) ) ) # ( !\datapath_module|stb_filter_module|out[15]~3_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (!\datapath_module|alu_mux|Mux14~1_combout  & \datapath_module|stb_filter_module|out[14]~1_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux14~1_combout ),
	.datad(!\datapath_module|stb_filter_module|out[14]~1_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~9 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~9 .lut_mask = 64'h00C000C03FFF3FFF;
defparam \datapath_module|alu_module|Selector9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N14
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~6 (
// Equation(s):
// \datapath_module|alu_module|Selector9~6_combout  = ( \datapath_module|alu_module|Selector9~9_combout  & ( \datapath_module|alu_module|ShiftLeft0~3_combout  & ( (\datapath_module|stb_filter_module|out[15]~3_combout  & 
// \datapath_module|alu_module|Equal0~0_combout ) ) ) ) # ( !\datapath_module|alu_module|Selector9~9_combout  & ( \datapath_module|alu_module|ShiftLeft0~3_combout  & ( (\datapath_module|stb_filter_module|out[15]~3_combout  & 
// \datapath_module|alu_module|Equal0~0_combout ) ) ) ) # ( \datapath_module|alu_module|Selector9~9_combout  & ( !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( (\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|alu_module|Equal0~0_combout 
//  & ((!\datapath_module|alu_mux|Mux15~0_combout ) # (\datapath_module|stb_filter_module|out[15]~3_combout )))) ) ) ) # ( !\datapath_module|alu_module|Selector9~9_combout  & ( !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( 
// (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|stb_filter_module|out[15]~3_combout  & (\datapath_module|alu_mux|Mux12~0_combout  & \datapath_module|alu_module|Equal0~0_combout ))) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_module|Equal0~0_combout ),
	.datae(!\datapath_module|alu_module|Selector9~9_combout ),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~6 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~6 .lut_mask = 64'h0001000B00330033;
defparam \datapath_module|alu_module|Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N36
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~2 (
// Equation(s):
// \datapath_module|alu_module|Selector9~2_combout  = ( \datapath_module|alu_mux|Mux13~0_combout  & ( \datapath_module|alu_module|Selector13~1_combout  & ( (!\datapath_module|alu_mux|Mux12~0_combout  & \datapath_module|alu_module|Selector3~0_combout ) ) ) ) 
// # ( !\datapath_module|alu_mux|Mux13~0_combout  & ( \datapath_module|alu_module|Selector13~1_combout  & ( (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|alu_module|ShiftLeft0~21_combout  & 
// (!\datapath_module|alu_mux|Mux12~0_combout  & \datapath_module|alu_module|Selector3~0_combout ))) ) ) ) # ( !\datapath_module|alu_mux|Mux13~0_combout  & ( !\datapath_module|alu_module|Selector13~1_combout  & ( 
// (\datapath_module|stb_filter_module|out[15]~0_combout  & (\datapath_module|alu_module|ShiftLeft0~21_combout  & (!\datapath_module|alu_mux|Mux12~0_combout  & \datapath_module|alu_module|Selector3~0_combout ))) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~21_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_module|Selector3~0_combout ),
	.datae(!\datapath_module|alu_mux|Mux13~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~2 .lut_mask = 64'h00100000001000F0;
defparam \datapath_module|alu_module|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N8
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~8 (
// Equation(s):
// \datapath_module|alu_module|Selector9~8_combout  = ( \datapath_module|alu_module|Equal0~1_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & !\datapath_module|alu_mux|Mux12~0_combout ) ) ) # ( !\datapath_module|alu_module|Equal0~1_combout  & ( 
// (!\datapath_module|alu_mux|Mux13~0_combout  & (!\datapath_module|alu_mux|Mux12~0_combout  & \datapath_module|alu_module|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datac(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datad(!\datapath_module|alu_module|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~8 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~8 .lut_mask = 64'h00C000C0C0C0C0C0;
defparam \datapath_module|alu_module|Selector9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N14
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~7 (
// Equation(s):
// \datapath_module|alu_module|Selector9~7_combout  = ( \datapath_module|alu_mux|Mux9~0_combout  & ( \datapath_module|regfile_module|data~164_combout  & ( (!\control_module|state.shf~q  & ((!\datapath_module|stb_filter_module|out[15]~0_combout  & 
// (!\control_module|Selector3~0_combout  & \control_module|Selector2~0_combout )) # (\datapath_module|stb_filter_module|out[15]~0_combout  & (\control_module|Selector3~0_combout )))) ) ) ) # ( !\datapath_module|alu_mux|Mux9~0_combout  & ( 
// \datapath_module|regfile_module|data~164_combout  & ( (\control_module|Selector2~0_combout  & (!\control_module|state.shf~q  & (!\datapath_module|stb_filter_module|out[15]~0_combout  $ (\control_module|Selector3~0_combout )))) ) ) ) # ( 
// \datapath_module|alu_mux|Mux9~0_combout  & ( !\datapath_module|regfile_module|data~164_combout  & ( (!\control_module|Selector3~0_combout  & (\control_module|Selector2~0_combout  & !\control_module|state.shf~q )) ) ) ) # ( 
// !\datapath_module|alu_mux|Mux9~0_combout  & ( !\datapath_module|regfile_module|data~164_combout  & ( (!\control_module|Selector3~0_combout  & (\control_module|Selector2~0_combout  & !\control_module|state.shf~q )) ) ) )

	.dataa(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datab(!\control_module|Selector3~0_combout ),
	.datac(!\control_module|Selector2~0_combout ),
	.datad(!\control_module|state.shf~q ),
	.datae(!\datapath_module|alu_mux|Mux9~0_combout ),
	.dataf(!\datapath_module|regfile_module|data~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~7 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~7 .lut_mask = 64'h0C000C0009001900;
defparam \datapath_module|alu_module|Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N38
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~4 (
// Equation(s):
// \datapath_module|alu_module|Selector9~4_combout  = ( \datapath_module|alu_module|ShiftLeft0~17_combout  & ( \datapath_module|alu_module|ShiftLeft0~12_combout  & ( (!\datapath_module|alu_module|Selector9~7_combout  & 
// ((!\datapath_module|alu_module|Selector9~8_combout ) # (\datapath_module|alu_module|ShiftLeft0~3_combout ))) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~17_combout  & ( \datapath_module|alu_module|ShiftLeft0~12_combout  & ( 
// (!\datapath_module|alu_module|Selector9~7_combout  & ((!\datapath_module|alu_module|Selector9~8_combout ) # ((\datapath_module|alu_module|ShiftLeft0~3_combout ) # (\datapath_module|alu_mux|Mux15~0_combout )))) ) ) ) # ( 
// \datapath_module|alu_module|ShiftLeft0~17_combout  & ( !\datapath_module|alu_module|ShiftLeft0~12_combout  & ( (!\datapath_module|alu_module|Selector9~7_combout  & ((!\datapath_module|alu_module|Selector9~8_combout ) # 
// ((!\datapath_module|alu_mux|Mux15~0_combout ) # (\datapath_module|alu_module|ShiftLeft0~3_combout )))) ) ) ) # ( !\datapath_module|alu_module|ShiftLeft0~17_combout  & ( !\datapath_module|alu_module|ShiftLeft0~12_combout  & ( 
// !\datapath_module|alu_module|Selector9~7_combout  ) ) )

	.dataa(!\datapath_module|alu_module|Selector9~8_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datad(!\datapath_module|alu_module|Selector9~7_combout ),
	.datae(!\datapath_module|alu_module|ShiftLeft0~17_combout ),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~4 .lut_mask = 64'hFF00EF00BF00AF00;
defparam \datapath_module|alu_module|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N36
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~5 (
// Equation(s):
// \datapath_module|alu_module|Selector9~5_combout  = ( \datapath_module|alu_module|Selector7~0_combout  & ( \datapath_module|alu_module|ShiftLeft0~3_combout  & ( (\datapath_module|alu_mux|Mux13~0_combout  & \datapath_module|alu_module|ShiftRight1~5_combout 
// ) ) ) ) # ( \datapath_module|alu_module|Selector7~0_combout  & ( !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (((\datapath_module|alu_module|Selector1~0_combout  & 
// \datapath_module|alu_mux|Mux12~0_combout )))) # (\datapath_module|alu_mux|Mux13~0_combout  & (\datapath_module|alu_module|ShiftRight1~5_combout )) ) ) ) # ( !\datapath_module|alu_module|Selector7~0_combout  & ( 
// !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( (!\datapath_module|alu_mux|Mux13~0_combout  & (\datapath_module|alu_module|Selector1~0_combout  & \datapath_module|alu_mux|Mux12~0_combout )) ) ) )

	.dataa(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datab(!\datapath_module|alu_module|ShiftRight1~5_combout ),
	.datac(!\datapath_module|alu_module|Selector1~0_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(!\datapath_module|alu_module|Selector7~0_combout ),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~5 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~5 .lut_mask = 64'h000A111B00001111;
defparam \datapath_module|alu_module|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N8
stratixiii_lcell_comb \datapath_module|alu_module|Selector9~3 (
// Equation(s):
// \datapath_module|alu_module|Selector9~3_combout  = ( \datapath_module|alu_module|Selector9~4_combout  & ( !\datapath_module|alu_module|Selector9~5_combout  & ( (!\datapath_module|alu_module|Selector9~6_combout  & 
// (!\datapath_module|alu_module|Selector9~2_combout  & ((!\datapath_module|alu_module|Add0~25_sumout ) # (!\datapath_module|alu_module|Equal0~5_combout )))) ) ) )

	.dataa(!\datapath_module|alu_module|Add0~25_sumout ),
	.datab(!\datapath_module|alu_module|Selector9~6_combout ),
	.datac(!\datapath_module|alu_module|Equal0~5_combout ),
	.datad(!\datapath_module|alu_module|Selector9~2_combout ),
	.datae(!\datapath_module|alu_module|Selector9~4_combout ),
	.dataf(!\datapath_module|alu_module|Selector9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector9~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector9~3 .lut_mask = 64'h0000C80000000000;
defparam \datapath_module|alu_module|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N30
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[84]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [84]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[83]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[83]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[38]~81_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[38]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[83]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[83]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[83]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[83]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[83]~feeder_combout ),
	.asdata(\pmem_rdata[38]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [83]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[84]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [84]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~39 (
// Equation(s):
// \cache_datapath_module|data1|data~39_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a38  & ( \cache_datapath_module|data1|data_rtl_0_bypass [84] & ( ((!\cache_datapath_module|data1|data~0_combout ) # 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [6]))) # (\cache_datapath_module|data1|data_rtl_0_bypass [83]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a38  & ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [84] & ( (\cache_datapath_module|data1|data_rtl_0_bypass [83] & (\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [5] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a38  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [84] & ( \cache_datapath_module|data1|data_rtl_0_bypass [83] ) ) ) 
// # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a38  & ( !\cache_datapath_module|data1|data_rtl_0_bypass [84] & ( \cache_datapath_module|data1|data_rtl_0_bypass [83] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [83]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|data1|data~0_combout ),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a38 ),
	.dataf(!\cache_datapath_module|data1|data_rtl_0_bypass [84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~39 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~39 .lut_mask = 64'h555555550401F7FD;
defparam \cache_datapath_module|data1|data~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[38]~81_combout ),
	.asdata(\pmem_rdata[38]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [83]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N14
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[38]~39 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [83] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~39_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [83] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~39_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [83] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [84]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a38 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [83] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [84] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a38 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [84]),
	.datac(!\cache_datapath_module|data1|data~39_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a38 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [83]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[38]~39 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[38]~39 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[38]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N16
stratixiii_lcell_comb \datapath_module|mdr_mux|f[6]~40 (
// Equation(s):
// \datapath_module|mdr_mux|f[6]~40_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout  & ( (!\datapath_module|mar|data [2] & 
// (((!\datapath_module|mar|data [1]) # (\cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout )))) # (\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1])) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout ))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout  & ( 
// (!\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1] & \cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout )))) # (\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1])) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout ))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout  & ( 
// (!\datapath_module|mar|data [2] & (((!\datapath_module|mar|data [1]) # (\cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout )))) # (\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout  & (!\datapath_module|mar|data [1]))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout  & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout  & ( (!\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1] & \cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout )))) # 
// (\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout  & (!\datapath_module|mar|data [1]))) ) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout ),
	.datac(!\datapath_module|mar|data [1]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[22]~23_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[6]~7_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[54]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[6]~40 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[6]~40 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \datapath_module|mdr_mux|f[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[6]~39 (
// Equation(s):
// \datapath_module|mdr_mux|f[6]~39_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout  & ( ((!\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout )))) # (\datapath_module|mar|data [2]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout  & ( (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout ))))) # (\datapath_module|mar|data [2] & 
// (((!\datapath_module|mar|data [1])))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout  & ( (!\datapath_module|mar|data [2] & 
// ((!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout ))))) # 
// (\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1])))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout  & ( 
// (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout )) # (\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout ))))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[70]~71_combout ),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[86]~87_combout ),
	.datad(!\datapath_module|mar|data [1]),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[118]~119_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[102]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[6]~39 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[6]~39 .lut_mask = 64'h440C443F770C773F;
defparam \datapath_module|mdr_mux|f[6]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N38
stratixiii_lcell_comb \datapath_module|mdr_mux|f[6]~41 (
// Equation(s):
// \datapath_module|mdr_mux|f[6]~41_combout  = ( \datapath_module|mdr_mux|f[6]~39_combout  & ( (!\control_module|WideOr5~1_combout  & (((\datapath_module|mdr_mux|f[6]~40_combout )) # (\datapath_module|mar|data [3]))) # (\control_module|WideOr5~1_combout  & 
// (((!\datapath_module|alu_module|Selector9~3_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[6]~39_combout  & ( (!\control_module|WideOr5~1_combout  & (!\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[6]~40_combout )))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector9~3_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|alu_module|Selector9~3_combout ),
	.datad(!\datapath_module|mdr_mux|f[6]~40_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[6]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[6]~41 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[6]~41 .lut_mask = 64'h50D850D872FA72FA;
defparam \datapath_module|mdr_mux|f[6]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N39
dffeas \datapath_module|mdr|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[6]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[6] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[38]~81 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[38]~81_combout  = ( \cache_datapath_module|writecache_mux|f[35]~68_combout  & ( \datapath_module|mdr|data [6] ) ) # ( !\cache_datapath_module|writecache_mux|f[35]~68_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout  ) )

	.dataa(!\datapath_module|mdr|data [6]),
	.datab(gnd),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[38]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[35]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[38]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[38]~81 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[38]~81 .lut_mask = 64'h0F0F0F0F55555555;
defparam \cache_datapath_module|writecache_mux|f[38]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N4
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[38]~82 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[38]~82_combout  = ( \cache_datapath_module|writecache_mux|f[38]~81_combout  & ( ((\cache_control_module|writecachemux_sel~0_combout  & !\control_module|WideOr19~combout )) # (\pmem_rdata[38]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[38]~81_combout  & ( (\pmem_rdata[38]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\pmem_rdata[38]~input_o ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[38]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[38]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[38]~82 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[38]~82 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \cache_datapath_module|writecache_mux|f[38]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y46_N4
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[82]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y46_N5
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [82]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[81]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[81]~feeder_combout  = \cache_datapath_module|writecache_mux|f[37]~79_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|writecache_mux|f[37]~79_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[81]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[81]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[81]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[81]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N27
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[81]~feeder_combout ),
	.asdata(\pmem_rdata[37]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [81]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N14
stratixiii_lcell_comb \cache_datapath_module|data1|data~38 (
// Equation(s):
// \cache_datapath_module|data1|data~38_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [81] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a37  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [81] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a37  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [82] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [81] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a37  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [82]) # 
// ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [82]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data~0_combout ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [81]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a37 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~38 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~38 .lut_mask = 64'h0000AAEB5514FFFF;
defparam \cache_datapath_module|data1|data~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N9
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[37]~79_combout ),
	.asdata(\pmem_rdata[37]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [81]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N36
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[37]~38 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [81] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~38_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [81] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~38_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [81] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [82]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a37 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [81] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [82] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a37 )) 
// ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [82]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a37 ),
	.datad(!\cache_datapath_module|data1|data~38_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [81]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[37]~38 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[37]~38 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[37]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N8
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[37]~79 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[37]~79_combout  = ( \cache_datapath_module|writecache_mux|f[35]~68_combout  & ( \datapath_module|mdr|data [5] ) ) # ( !\cache_datapath_module|writecache_mux|f[35]~68_combout  & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout  ) )

	.dataa(gnd),
	.datab(!\datapath_module|mdr|data [5]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[35]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[37]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[37]~79 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[37]~79 .lut_mask = 64'h0F0F0F0F33333333;
defparam \cache_datapath_module|writecache_mux|f[37]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N20
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[37]~80 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[37]~80_combout  = (!\cache_control_module|writecachemux_sel~0_combout  & (((\pmem_rdata[37]~input_o )))) # (\cache_control_module|writecachemux_sel~0_combout  & ((!\control_module|WideOr19~combout  & 
// ((\cache_datapath_module|writecache_mux|f[37]~79_combout ))) # (\control_module|WideOr19~combout  & (\pmem_rdata[37]~input_o ))))

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[37]~input_o ),
	.datad(!\cache_datapath_module|writecache_mux|f[37]~79_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[37]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[37]~80 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[37]~80 .lut_mask = 64'h0B4F0B4F0B4F0B4F;
defparam \cache_datapath_module|writecache_mux|f[37]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[80]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N27
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[79]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[79]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[36]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[36]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[79]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[79]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[79]~feeder_combout ),
	.asdata(\pmem_rdata[36]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~37 (
// Equation(s):
// \cache_datapath_module|data1|data~37_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [79] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36~portbdataout  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [79] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [80] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [79] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [80]) # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [80]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [79]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~37 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~37 .lut_mask = 64'h0000DCCD2332FFFF;
defparam \cache_datapath_module|data1|data~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N33
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[36]~77_combout ),
	.asdata(\pmem_rdata[36]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N12
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[36]~37 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [79] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~37_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [79] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~37_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [79] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [80]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36~portbdataout ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [79] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [80] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [80]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\cache_datapath_module|data1|data~37_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [79]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[36]~37 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[36]~37 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[36]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N32
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[36]~77 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[36]~77_combout  = ( \datapath_module|mdr|data [4] & ( (\cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout ) # (\cache_datapath_module|writecache_mux|f[35]~68_combout ) ) ) # ( 
// !\datapath_module|mdr|data [4] & ( (!\cache_datapath_module|writecache_mux|f[35]~68_combout  & \cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|writecache_mux|f[35]~68_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[36]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mdr|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[36]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[36]~77 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[36]~77 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \cache_datapath_module|writecache_mux|f[36]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N24
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[36]~78 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[36]~78_combout  = ( \cache_datapath_module|writecache_mux|f[36]~77_combout  & ( ((!\control_module|WideOr19~combout  & \cache_control_module|writecachemux_sel~0_combout )) # (\pmem_rdata[36]~input_o ) ) ) # ( 
// !\cache_datapath_module|writecache_mux|f[36]~77_combout  & ( (\pmem_rdata[36]~input_o  & ((!\cache_control_module|writecachemux_sel~0_combout ) # (\control_module|WideOr19~combout ))) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr19~combout ),
	.datac(!\pmem_rdata[36]~input_o ),
	.datad(!\cache_control_module|writecachemux_sel~0_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[36]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[36]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[36]~78 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[36]~78 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cache_datapath_module|writecache_mux|f[36]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N6
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[124]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[124]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[124]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[124]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[124]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[124]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N7
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[124] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [124]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[124] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N30
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[123]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[123]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[58]~124_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[58]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[123]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[123]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[123]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[123]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N31
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[123] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[123]~feeder_combout ),
	.asdata(\pmem_rdata[58]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [123]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[123] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[123] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data~59 (
// Equation(s):
// \cache_datapath_module|data1|data~59_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [123] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a58  ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [123] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a58  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [124] & ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [123] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a58  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [124]) 
// # ((\cache_datapath_module|data1|data~0_combout  & (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [124]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [123]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a58 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~59 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~59 .lut_mask = 64'h0000F4F10B0EFFFF;
defparam \cache_datapath_module|data1|data~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[123] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[58]~124_combout ),
	.asdata(\pmem_rdata[58]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [123]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[123] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[123] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[58]~59 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [123] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~59_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [123] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~59_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [123] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [124]) # 
// ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a58 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [123] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [124] & (!\cache_datapath_module|data0|data~1_combout  & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a58 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [124]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a58 ),
	.datad(!\cache_datapath_module|data1|data~59_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [123]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[58]~59 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[58]~59 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[58]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[10]~13 (
// Equation(s):
// \datapath_module|mdr_mux|f[10]~13_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout  & ( (!\datapath_module|mar|data [1]) # 
// ((!\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout ))) # (\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout ))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout  & ( (!\datapath_module|mar|data [2] & (((!\datapath_module|mar|data [1]) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout )))) # (\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout  & ((\datapath_module|mar|data [1])))) ) ) ) # ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout  & ( (!\datapath_module|mar|data [2] & 
// (((\cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout  & \datapath_module|mar|data [1])))) # (\datapath_module|mar|data [2] & (((!\datapath_module|mar|data [1])) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout ))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout  & ( 
// (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout ))) # (\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout )))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[58]~59_combout ),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[26]~27_combout ),
	.datad(!\datapath_module|mar|data [1]),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[42]~43_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[10]~13 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[10]~13 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \datapath_module|mdr_mux|f[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[10]~12 (
// Equation(s):
// \datapath_module|mdr_mux|f[10]~12_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout  & ( (!\datapath_module|mar|data [2]) # 
// ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout ))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout  & ( (!\datapath_module|mar|data [1] & (((!\datapath_module|mar|data [2]) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout )))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout  & (\datapath_module|mar|data [2]))) ) ) ) # ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout  & ( (!\datapath_module|mar|data [1] & (((\datapath_module|mar|data [2] & 
// \cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout )))) # (\datapath_module|mar|data [1] & (((!\datapath_module|mar|data [2])) # (\cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout ))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout  & ( (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[122]~123_combout ),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[106]~107_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[90]~91_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[74]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[10]~12 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[10]~12 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \datapath_module|mdr_mux|f[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N36
stratixiii_lcell_comb \datapath_module|mdr_mux|f[10]~14 (
// Equation(s):
// \datapath_module|mdr_mux|f[10]~14_combout  = ( \datapath_module|mdr_mux|f[10]~12_combout  & ( (!\control_module|WideOr5~1_combout  & (((\datapath_module|mdr_mux|f[10]~13_combout )) # (\datapath_module|mar|data [3]))) # (\control_module|WideOr5~1_combout  
// & (((!\datapath_module|alu_module|Selector5~4_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[10]~12_combout  & ( (!\control_module|WideOr5~1_combout  & (!\datapath_module|mar|data [3] & (\datapath_module|mdr_mux|f[10]~13_combout ))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector5~4_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|mdr_mux|f[10]~13_combout ),
	.datad(!\datapath_module|alu_module|Selector5~4_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[10]~14 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[10]~14 .lut_mask = 64'h5D085D087F2A7F2A;
defparam \datapath_module|mdr_mux|f[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N37
dffeas \datapath_module|mdr|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[10]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[10] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y32_N13
dffeas \datapath_module|ir_module|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[10] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N20
stratixiii_lcell_comb \datapath_module|regfile_module|data~384 (
// Equation(s):
// \datapath_module|regfile_module|data~384_combout  = ( \control_module|state.lea~q  & ( (\control_module|WideOr11~0_combout  & (!\datapath_module|ir_module|data [10] & \datapath_module|ir_module|data [9])) ) ) # ( !\control_module|state.lea~q  & ( 
// (\control_module|WideOr11~0_combout  & (!\datapath_module|ir_module|data [10] & (!\control_module|WideOr11~1_combout  & \datapath_module|ir_module|data [9]))) ) )

	.dataa(!\control_module|WideOr11~0_combout ),
	.datab(!\datapath_module|ir_module|data [10]),
	.datac(!\control_module|WideOr11~1_combout ),
	.datad(!\datapath_module|ir_module|data [9]),
	.datae(gnd),
	.dataf(!\control_module|state.lea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~384 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~384 .lut_mask = 64'h0040004000440044;
defparam \datapath_module|regfile_module|data~384 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N22
stratixiii_lcell_comb \datapath_module|regfile_module|data~385 (
// Equation(s):
// \datapath_module|regfile_module|data~385_combout  = ( \datapath_module|regfile_module|data~384_combout  & ( (!\control_module|WideOr11~0_combout ) # (\datapath_module|ir_module|data [11]) ) )

	.dataa(!\control_module|WideOr11~0_combout ),
	.datab(gnd),
	.datac(!\datapath_module|ir_module|data [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~384_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~385 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~385 .lut_mask = 64'h00000000AFAFAFAF;
defparam \datapath_module|regfile_module|data~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N37
dffeas \datapath_module|regfile_module|data~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~80 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N32
stratixiii_lcell_comb \datapath_module|regfile_module|data~232 (
// Equation(s):
// \datapath_module|regfile_module|data~232_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( (!\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~0_q  & (!\datapath_module|store_mux|f[2]~0_combout ))))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & ((((\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|regfile_module|data~16_q ))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[0]~2_combout  & 
// (\datapath_module|regfile_module|data~32_q  & (!\datapath_module|store_mux|f[2]~0_combout ))) # (\datapath_module|store_mux|f[0]~2_combout  & (((\datapath_module|regfile_module|data~48_q ) # (\datapath_module|store_mux|f[2]~0_combout ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~16_q ),
	.datab(!\datapath_module|store_mux|f[0]~2_combout ),
	.datac(!\datapath_module|regfile_module|data~32_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~48_q ),
	.datag(!\datapath_module|regfile_module|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~232 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~232 .lut_mask = 64'h1D330C331D333F33;
defparam \datapath_module|regfile_module|data~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N16
stratixiii_lcell_comb \datapath_module|regfile_module|data~236 (
// Equation(s):
// \datapath_module|regfile_module|data~236_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~232_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & 
// ((!\datapath_module|regfile_module|data~232_combout  & ((\datapath_module|regfile_module|data~64_q ))) # (\datapath_module|regfile_module|data~232_combout  & (\datapath_module|regfile_module|data~80_q ))))) ) ) # ( 
// \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~232_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|regfile_module|data~232_combout  & 
// ((\datapath_module|regfile_module|data~96_q ))) # (\datapath_module|regfile_module|data~232_combout  & (\datapath_module|regfile_module|data~112_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~80_q ),
	.datab(!\datapath_module|regfile_module|data~112_q ),
	.datac(!\datapath_module|regfile_module|data~96_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~232_combout ),
	.datag(!\datapath_module|regfile_module|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~236 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~236 .lut_mask = 64'h000F000FFF55FF33;
defparam \datapath_module|regfile_module|data~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N30
stratixiii_lcell_comb \datapath_module|pc|data[0]~0 (
// Equation(s):
// \datapath_module|pc|data[0]~0_combout  = ( \datapath_module|pc|data [0] & ( \datapath_module|regfile_filter_module|out[0]~27_combout  & ( ((!\control_module|Selector1~0_combout ) # ((!\control_module|WideOr4~combout ) # 
// (\datapath_module|regfile_module|data~236_combout ))) # (\control_module|Selector0~0_combout ) ) ) ) # ( !\datapath_module|pc|data [0] & ( \datapath_module|regfile_filter_module|out[0]~27_combout  & ( (!\control_module|Selector0~0_combout  & 
// (\control_module|WideOr4~combout  & ((!\control_module|Selector1~0_combout ) # (\datapath_module|regfile_module|data~236_combout )))) ) ) ) # ( \datapath_module|pc|data [0] & ( !\datapath_module|regfile_filter_module|out[0]~27_combout  & ( 
// ((!\control_module|WideOr4~combout ) # ((\control_module|Selector1~0_combout  & \datapath_module|regfile_module|data~236_combout ))) # (\control_module|Selector0~0_combout ) ) ) ) # ( !\datapath_module|pc|data [0] & ( 
// !\datapath_module|regfile_filter_module|out[0]~27_combout  & ( (!\control_module|Selector0~0_combout  & (\control_module|Selector1~0_combout  & (\datapath_module|regfile_module|data~236_combout  & \control_module|WideOr4~combout ))) ) ) )

	.dataa(!\control_module|Selector0~0_combout ),
	.datab(!\control_module|Selector1~0_combout ),
	.datac(!\datapath_module|regfile_module|data~236_combout ),
	.datad(!\control_module|WideOr4~combout ),
	.datae(!\datapath_module|pc|data [0]),
	.dataf(!\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc|data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc|data[0]~0 .extended_lut = "off";
defparam \datapath_module|pc|data[0]~0 .lut_mask = 64'h0002FF57008AFFDF;
defparam \datapath_module|pc|data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N31
dffeas \datapath_module|pc|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc|data[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[0] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N12
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[0]~27 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[0]~27_combout  = ( !\control_module|WideOr17~combout  & ( (!\datapath_module|regfile_filter_module|out[0]~0_combout  & ((!\control_module|WideOr16~combout  & (\datapath_module|alu_module|Selector15~2_combout )) # 
// (\control_module|WideOr16~combout  & (((\datapath_module|pc|data [0])))))) # (\datapath_module|regfile_filter_module|out[0]~0_combout  & ((((\datapath_module|regfile_mux|Mux7~0_combout ))))) ) ) # ( \control_module|WideOr17~combout  & ( 
// (!\datapath_module|regfile_filter_module|out[0]~0_combout  & ((!\control_module|WideOr16~combout  & (\datapath_module|mdr|data [0])) # (\control_module|WideOr16~combout  & (((\datapath_module|pc|data [0])))))) # 
// (\datapath_module|regfile_filter_module|out[0]~0_combout  & ((((\datapath_module|regfile_mux|Mux7~0_combout ))))) ) )

	.dataa(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datab(!\control_module|WideOr16~combout ),
	.datac(!\datapath_module|mdr|data [0]),
	.datad(!\datapath_module|pc|data [0]),
	.datae(!\control_module|WideOr17~combout ),
	.dataf(!\datapath_module|regfile_mux|Mux7~0_combout ),
	.datag(!\datapath_module|alu_module|Selector15~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[0]~27 .extended_lut = "on";
defparam \datapath_module|regfile_filter_module|out[0]~27 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \datapath_module|regfile_filter_module|out[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N2
stratixiii_lcell_comb \datapath_module|mar_mux|Mux15~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux15~0_combout  = ( \control_module|marmux_sel [0] & ( (!\control_module|WideOr0~0_combout  & (\datapath_module|regfile_filter_module|out[0]~27_combout )) # (\control_module|WideOr0~0_combout  & 
// ((\datapath_module|alu_module|Selector15~2_combout ))) ) ) # ( !\control_module|marmux_sel [0] & ( (!\control_module|WideOr0~0_combout  & (\datapath_module|regfile_filter_module|out[0]~27_combout )) # (\control_module|WideOr0~0_combout  & 
// ((\datapath_module|pc|data [0]))) ) )

	.dataa(!\datapath_module|regfile_filter_module|out[0]~27_combout ),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(!\datapath_module|pc|data [0]),
	.datad(!\datapath_module|alu_module|Selector15~2_combout ),
	.datae(gnd),
	.dataf(!\control_module|marmux_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux15~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux15~0 .lut_mask = 64'h4747474744774477;
defparam \datapath_module|mar_mux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N3
dffeas \datapath_module|mar|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\datapath_module|mar|data[13]~0_combout ),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[0] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N8
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[52]~102 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[52]~102_combout  = ( !\datapath_module|mar|data [3] & ( (\datapath_module|mar|data [1] & (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [0]) # (!\control_module|state.stb3~q )))) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\datapath_module|mar|data [0]),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\control_module|state.stb3~q ),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[52]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[52]~102 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[52]~102 .lut_mask = 64'h0504050400000000;
defparam \cache_datapath_module|writecache_mux|f[52]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N34
stratixiii_lcell_comb \cache_datapath_module|writecache_mux|f[53]~113 (
// Equation(s):
// \cache_datapath_module|writecache_mux|f[53]~113_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout  & ( (!\cache_datapath_module|writecache_mux|f[52]~102_combout ) # (\datapath_module|mdr|data [5]) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout  & ( (\datapath_module|mdr|data [5] & \cache_datapath_module|writecache_mux|f[52]~102_combout ) ) )

	.dataa(!\datapath_module|mdr|data [5]),
	.datab(gnd),
	.datac(!\cache_datapath_module|writecache_mux|f[52]~102_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writecache_mux|f[53]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writecache_mux|f[53]~113 .extended_lut = "off";
defparam \cache_datapath_module|writecache_mux|f[53]~113 .lut_mask = 64'h05050505F5F5F5F5;
defparam \cache_datapath_module|writecache_mux|f[53]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N10
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[113]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[113]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[53]~113_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[53]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[113]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[113]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[113]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[113]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N11
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[113] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[113]~feeder_combout ),
	.asdata(\pmem_rdata[53]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [113]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[113] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[114]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[114]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[114]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[114]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[114]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[114]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[114] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[114]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [114]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[114] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[114] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data~54 (
// Equation(s):
// \cache_datapath_module|data1|data~54_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [114] & ( \cache_datapath_module|data1|data~0_combout  & ( (!\cache_datapath_module|data1|data_rtl_0_bypass [6] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & (\cache_datapath_module|data1|data_rtl_0_bypass [113])) # (\cache_datapath_module|data1|data_rtl_0_bypass [5] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a53 ))))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [6] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [5] & ((\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a53 ))) # (\cache_datapath_module|data1|data_rtl_0_bypass [5] & 
// (\cache_datapath_module|data1|data_rtl_0_bypass [113])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [114] & ( \cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [113] ) ) ) # ( 
// \cache_datapath_module|data1|data_rtl_0_bypass [114] & ( !\cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a53  ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [114] & ( 
// !\cache_datapath_module|data1|data~0_combout  & ( \cache_datapath_module|data1|data_rtl_0_bypass [113] ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [113]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a53 ),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [114]),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~54 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~54 .lut_mask = 64'h333300FF3333217B;
defparam \cache_datapath_module|data1|data~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N35
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[113] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[53]~113_combout ),
	.asdata(\pmem_rdata[53]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [113]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[113] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[113] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N14
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[53]~54 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [113] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~54_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [113] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~54_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [113] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [114]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a53 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [113] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [114] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a53 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [114]),
	.datac(!\cache_datapath_module|data1|data~54_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a53 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [113]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[53]~54 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[53]~54 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[53]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[5]~34 (
// Equation(s):
// \datapath_module|mdr_mux|f[5]~34_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout  & ( (!\datapath_module|mar|data [2]) # 
// ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout ))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout  & ( (!\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2]) # 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout )))) # (\datapath_module|mar|data [1] & (\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout ))) ) ) ) # ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout  & ( (!\datapath_module|mar|data [1] & (\datapath_module|mar|data [2] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout )))) # (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2]) # ((\cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout )))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout  & ( (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[53]~54_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[37]~38_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[21]~22_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[5]~34 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[5]~34 .lut_mask = 64'h0123456789ABCDEF;
defparam \datapath_module|mdr_mux|f[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N26
stratixiii_lcell_comb \datapath_module|alu_module|Selector10~6 (
// Equation(s):
// \datapath_module|alu_module|Selector10~6_combout  = ( \datapath_module|alu_module|Selector7~0_combout  & ( (!\datapath_module|alu_module|Selector10~1_combout  & (!\datapath_module|alu_module|Selector10~0_combout  & 
// \datapath_module|alu_module|Selector10~5_combout )) ) ) # ( !\datapath_module|alu_module|Selector7~0_combout  & ( (!\datapath_module|alu_module|Selector10~0_combout  & \datapath_module|alu_module|Selector10~5_combout ) ) )

	.dataa(!\datapath_module|alu_module|Selector10~1_combout ),
	.datab(gnd),
	.datac(!\datapath_module|alu_module|Selector10~0_combout ),
	.datad(!\datapath_module|alu_module|Selector10~5_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector10~6 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector10~6 .lut_mask = 64'h00F000F000A000A0;
defparam \datapath_module|alu_module|Selector10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N38
stratixiii_lcell_comb \datapath_module|mdr_mux|f[5]~33 (
// Equation(s):
// \datapath_module|mdr_mux|f[5]~33_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout  & ( ((!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout )))) # (\datapath_module|mar|data [1]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout  & ( (!\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout ))))) # (\datapath_module|mar|data [1] & 
// (((!\datapath_module|mar|data [2])))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout  & ( (!\datapath_module|mar|data [1] & 
// ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout ))))) # 
// (\datapath_module|mar|data [1] & (((\datapath_module|mar|data [2])))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout  & ( 
// (!\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout )) # (\datapath_module|mar|data [2] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout ))))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[69]~70_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[101]~102_combout ),
	.datad(!\datapath_module|mar|data [2]),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[117]~118_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[85]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[5]~33 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[5]~33 .lut_mask = 64'h220A225F770A775F;
defparam \datapath_module|mdr_mux|f[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N34
stratixiii_lcell_comb \datapath_module|mdr_mux|f[5]~35 (
// Equation(s):
// \datapath_module|mdr_mux|f[5]~35_combout  = ( \datapath_module|mdr_mux|f[5]~33_combout  & ( (!\control_module|WideOr5~1_combout  & (((\datapath_module|mdr_mux|f[5]~34_combout )) # (\datapath_module|mar|data [3]))) # (\control_module|WideOr5~1_combout  & 
// (((!\datapath_module|alu_module|Selector10~6_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[5]~33_combout  & ( (!\control_module|WideOr5~1_combout  & (!\datapath_module|mar|data [3] & (\datapath_module|mdr_mux|f[5]~34_combout ))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector10~6_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|mdr_mux|f[5]~34_combout ),
	.datad(!\datapath_module|alu_module|Selector10~6_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[5]~35 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[5]~35 .lut_mask = 64'h5D085D087F2A7F2A;
defparam \datapath_module|mdr_mux|f[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N35
dffeas \datapath_module|mdr|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[5]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[5] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y32_N29
dffeas \datapath_module|ir_module|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[5] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N28
stratixiii_lcell_comb \control_module|Selector3~0 (
// Equation(s):
// \control_module|Selector3~0_combout  = ( \datapath_module|ir_module|data [4] & ( ((!\control_module|WideOr6~0_combout ) # ((\control_module|state.shf~q  & !\datapath_module|ir_module|data [5]))) # (\control_module|state.s_and~q ) ) ) # ( 
// !\datapath_module|ir_module|data [4] & ( (!\control_module|WideOr6~0_combout ) # (\control_module|state.s_and~q ) ) )

	.dataa(!\control_module|state.s_and~q ),
	.datab(!\control_module|state.shf~q ),
	.datac(!\control_module|WideOr6~0_combout ),
	.datad(!\datapath_module|ir_module|data [5]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector3~0 .extended_lut = "off";
defparam \control_module|Selector3~0 .lut_mask = 64'hF5F5F5F5F7F5F7F5;
defparam \control_module|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N18
stratixiii_lcell_comb \datapath_module|alu_module|Equal0~1 (
// Equation(s):
// \datapath_module|alu_module|Equal0~1_combout  = ( !\control_module|Selector2~0_combout  & ( (\control_module|state.shf~q  & \control_module|Selector3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.shf~q ),
	.datad(!\control_module|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\control_module|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Equal0~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Equal0~1 .lut_mask = 64'h000F000F00000000;
defparam \datapath_module|alu_module|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N24
stratixiii_lcell_comb \datapath_module|alu_module|Selector7~0 (
// Equation(s):
// \datapath_module|alu_module|Selector7~0_combout  = ( \datapath_module|alu_module|Equal0~0_combout  & ( (!\datapath_module|alu_module|ShiftLeft0~3_combout  & !\datapath_module|alu_mux|Mux12~0_combout ) ) ) # ( !\datapath_module|alu_module|Equal0~0_combout  
// & ( (\datapath_module|alu_module|Equal0~1_combout  & (!\datapath_module|alu_module|ShiftLeft0~3_combout  & !\datapath_module|alu_mux|Mux12~0_combout )) ) )

	.dataa(gnd),
	.datab(!\datapath_module|alu_module|Equal0~1_combout ),
	.datac(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector7~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector7~0 .lut_mask = 64'h30003000F000F000;
defparam \datapath_module|alu_module|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N2
stratixiii_lcell_comb \datapath_module|alu_module|Selector6~2 (
// Equation(s):
// \datapath_module|alu_module|Selector6~2_combout  = ( !\datapath_module|alu_module|ShiftLeft0~3_combout  & ( (\datapath_module|alu_mux|Mux13~0_combout  & !\datapath_module|alu_mux|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|alu_mux|Mux13~0_combout ),
	.datad(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector6~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector6~2 .lut_mask = 64'h0F000F0000000000;
defparam \datapath_module|alu_module|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N26
stratixiii_lcell_comb \datapath_module|alu_module|Selector6~4 (
// Equation(s):
// \datapath_module|alu_module|Selector6~4_combout  = ( \datapath_module|alu_module|Selector6~3_combout  & ( \datapath_module|alu_module|ShiftRight1~4_combout  & ( ((\datapath_module|alu_module|Selector6~2_combout  & 
// ((\datapath_module|alu_module|Selector6~0_combout ) # (\datapath_module|alu_module|Equal0~0_combout )))) # (\datapath_module|alu_module|ShiftLeft0~15_combout ) ) ) ) # ( !\datapath_module|alu_module|Selector6~3_combout  & ( 
// \datapath_module|alu_module|ShiftRight1~4_combout  & ( (\datapath_module|alu_module|Selector6~2_combout  & ((\datapath_module|alu_module|Selector6~0_combout ) # (\datapath_module|alu_module|Equal0~0_combout ))) ) ) ) # ( 
// \datapath_module|alu_module|Selector6~3_combout  & ( !\datapath_module|alu_module|ShiftRight1~4_combout  & ( ((\datapath_module|alu_module|Selector6~2_combout  & \datapath_module|alu_module|Selector6~0_combout )) # 
// (\datapath_module|alu_module|ShiftLeft0~15_combout ) ) ) ) # ( !\datapath_module|alu_module|Selector6~3_combout  & ( !\datapath_module|alu_module|ShiftRight1~4_combout  & ( (\datapath_module|alu_module|Selector6~2_combout  & 
// \datapath_module|alu_module|Selector6~0_combout ) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~15_combout ),
	.datab(!\datapath_module|alu_module|Equal0~0_combout ),
	.datac(!\datapath_module|alu_module|Selector6~2_combout ),
	.datad(!\datapath_module|alu_module|Selector6~0_combout ),
	.datae(!\datapath_module|alu_module|Selector6~3_combout ),
	.dataf(!\datapath_module|alu_module|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector6~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector6~4 .lut_mask = 64'h000F555F030F575F;
defparam \datapath_module|alu_module|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N0
stratixiii_lcell_comb \datapath_module|alu_module|Selector6~9 (
// Equation(s):
// \datapath_module|alu_module|Selector6~9_combout  = ( !\control_module|Selector3~0_combout  & ( ((!\control_module|state.shf~q  & ((!\control_module|Selector2~0_combout  & (\datapath_module|alu_module|Add0~37_sumout )) # 
// (\control_module|Selector2~0_combout  & ((!\datapath_module|stb_filter_module|out[9]~8_combout )))))) # (\datapath_module|alu_module|Selector6~1_combout ) ) ) # ( \control_module|Selector3~0_combout  & ( ((!\control_module|state.shf~q  & 
// (\datapath_module|stb_filter_module|out[9]~8_combout  & ((\datapath_module|alu_mux|Mux6~0_combout ) # (\control_module|Selector2~0_combout ))))) # (\datapath_module|alu_module|Selector6~1_combout ) ) )

	.dataa(!\control_module|Selector2~0_combout ),
	.datab(!\control_module|state.shf~q ),
	.datac(!\datapath_module|alu_mux|Mux6~0_combout ),
	.datad(!\datapath_module|stb_filter_module|out[9]~8_combout ),
	.datae(!\control_module|Selector3~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector6~1_combout ),
	.datag(!\datapath_module|alu_module|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector6~9 .extended_lut = "on";
defparam \datapath_module|alu_module|Selector6~9 .lut_mask = 64'h4C08004CFFFFFFFF;
defparam \datapath_module|alu_module|Selector6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N20
stratixiii_lcell_comb \datapath_module|alu_module|Selector6~5 (
// Equation(s):
// \datapath_module|alu_module|Selector6~5_combout  = ( !\datapath_module|alu_mux|Mux13~0_combout  & ( ((((\datapath_module|alu_module|Selector7~0_combout  & \datapath_module|alu_module|ShiftRight1~3_combout )) # 
// (\datapath_module|alu_module|Selector6~9_combout )) # (\datapath_module|alu_module|Selector6~4_combout )) ) ) # ( \datapath_module|alu_mux|Mux13~0_combout  & ( ((((\datapath_module|alu_module|ShiftLeft0~14_combout  & 
// \datapath_module|alu_module|Selector4~0_combout )) # (\datapath_module|alu_module|Selector6~9_combout )) # (\datapath_module|alu_module|Selector6~4_combout )) ) )

	.dataa(!\datapath_module|alu_module|Selector7~0_combout ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~14_combout ),
	.datac(!\datapath_module|alu_module|Selector4~0_combout ),
	.datad(!\datapath_module|alu_module|Selector6~4_combout ),
	.datae(!\datapath_module|alu_mux|Mux13~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector6~9_combout ),
	.datag(!\datapath_module|alu_module|ShiftRight1~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector6~5 .extended_lut = "on";
defparam \datapath_module|alu_module|Selector6~5 .lut_mask = 64'h05FF03FFFFFFFFFF;
defparam \datapath_module|alu_module|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[9]~6 (
// Equation(s):
// \datapath_module|mdr_mux|f[9]~6_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout  & ( (!\datapath_module|mar|data [2] & 
// (((\cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout )) # (\datapath_module|mar|data [1]))) # (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1]) # 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout )))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout  & 
// ( (!\datapath_module|mar|data [2] & (!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout ))) # (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1]) # 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout )))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout  & 
// ( (!\datapath_module|mar|data [2] & (((\cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout )) # (\datapath_module|mar|data [1]))) # (\datapath_module|mar|data [2] & (\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout )))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout  & 
// ( (!\datapath_module|mar|data [2] & (!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout ))) # (\datapath_module|mar|data [2] & (\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[73]~74_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[121]~122_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[89]~90_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[105]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[9]~6 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[9]~6 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \datapath_module|mdr_mux|f[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[9]~7 (
// Equation(s):
// \datapath_module|mdr_mux|f[9]~7_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout  & ( (!\datapath_module|mar|data [2] & 
// (((!\datapath_module|mar|data [1])) # (\cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout ))) # (\datapath_module|mar|data [2] & (((\cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout ) # 
// (\datapath_module|mar|data [1])))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout  & ( (!\datapath_module|mar|data [2] & 
// (((!\datapath_module|mar|data [1])) # (\cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout ))) # (\datapath_module|mar|data [2] & (((!\datapath_module|mar|data [1] & 
// \cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout )))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout  & ( 
// (!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout  & (\datapath_module|mar|data [1]))) # (\datapath_module|mar|data [2] & 
// (((\cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout ) # (\datapath_module|mar|data [1])))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout  & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout  & ( (!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout  & (\datapath_module|mar|data [1]))) # (\datapath_module|mar|data 
// [2] & (((!\datapath_module|mar|data [1] & \cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout )))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[25]~26_combout ),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\datapath_module|mar|data [1]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[41]~42_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[57]~58_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[9]~7 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[9]~7 .lut_mask = 64'h04340737C4F4C7F7;
defparam \datapath_module|mdr_mux|f[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N32
stratixiii_lcell_comb \datapath_module|mdr_mux|f[9]~8 (
// Equation(s):
// \datapath_module|mdr_mux|f[9]~8_combout  = ( \datapath_module|mdr_mux|f[9]~7_combout  & ( (!\control_module|WideOr5~1_combout  & ((!\datapath_module|mar|data [3]) # ((\datapath_module|mdr_mux|f[9]~6_combout )))) # (\control_module|WideOr5~1_combout  & 
// (((\datapath_module|alu_module|Selector6~5_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[9]~7_combout  & ( (!\control_module|WideOr5~1_combout  & (\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[9]~6_combout )))) # 
// (\control_module|WideOr5~1_combout  & (((\datapath_module|alu_module|Selector6~5_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|alu_module|Selector6~5_combout ),
	.datad(!\datapath_module|mdr_mux|f[9]~6_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[9]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[9]~8 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[9]~8 .lut_mask = 64'h052705278DAF8DAF;
defparam \datapath_module|mdr_mux|f[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N33
dffeas \datapath_module|mdr|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[9]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[9] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N35
dffeas \datapath_module|ir_module|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[9] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N26
stratixiii_lcell_comb \datapath_module|regfile_module|data~386 (
// Equation(s):
// \datapath_module|regfile_module|data~386_combout  = ( \control_module|state.lea~q  & ( (\control_module|WideOr11~0_combout  & ((!\datapath_module|ir_module|data [9]) # (!\datapath_module|ir_module|data [10]))) ) ) # ( !\control_module|state.lea~q  & ( 
// (\control_module|WideOr11~0_combout  & (((!\datapath_module|ir_module|data [9]) # (!\datapath_module|ir_module|data [10])) # (\control_module|WideOr11~1_combout ))) ) )

	.dataa(!\control_module|WideOr11~1_combout ),
	.datab(!\datapath_module|ir_module|data [9]),
	.datac(!\control_module|WideOr11~0_combout ),
	.datad(!\datapath_module|ir_module|data [10]),
	.datae(gnd),
	.dataf(!\control_module|state.lea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~386 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~386 .lut_mask = 64'h0F0D0F0D0F0C0F0C;
defparam \datapath_module|regfile_module|data~386 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N28
stratixiii_lcell_comb \datapath_module|regfile_module|data~387 (
// Equation(s):
// \datapath_module|regfile_module|data~387_combout  = ( !\datapath_module|regfile_module|data~386_combout  & ( (!\control_module|WideOr11~0_combout ) # (\datapath_module|ir_module|data [11]) ) )

	.dataa(gnd),
	.datab(!\control_module|WideOr11~0_combout ),
	.datac(gnd),
	.datad(!\datapath_module|ir_module|data [11]),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_module|data~386_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~387 .extended_lut = "off";
defparam \datapath_module|regfile_module|data~387 .lut_mask = 64'hCCFFCCFF00000000;
defparam \datapath_module|regfile_module|data~387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N33
dffeas \datapath_module|regfile_module|data~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~114 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N36
stratixiii_lcell_comb \datapath_module|regfile_module|data~240 (
// Equation(s):
// \datapath_module|regfile_module|data~240_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|store_mux|f[0]~2_combout  & ((\datapath_module|regfile_module|data~2_q ))) # 
// (\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~18_q )))) # (\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|store_mux|f[0]~2_combout ))))) ) ) # ( \datapath_module|store_mux|f[1]~1_combout  & ( 
// ((!\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|store_mux|f[0]~2_combout  & ((\datapath_module|regfile_module|data~34_q ))) # (\datapath_module|store_mux|f[0]~2_combout  & (\datapath_module|regfile_module|data~50_q )))) # 
// (\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|store_mux|f[0]~2_combout ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~50_q ),
	.datab(!\datapath_module|regfile_module|data~18_q ),
	.datac(!\datapath_module|regfile_module|data~34_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|store_mux|f[0]~2_combout ),
	.datag(!\datapath_module|regfile_module|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~240 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~240 .lut_mask = 64'h0F000F0033FF55FF;
defparam \datapath_module|regfile_module|data~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N32
stratixiii_lcell_comb \datapath_module|regfile_module|data~244 (
// Equation(s):
// \datapath_module|regfile_module|data~244_combout  = ( !\datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~240_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & 
// ((!\datapath_module|regfile_module|data~240_combout  & ((\datapath_module|regfile_module|data~66_q ))) # (\datapath_module|regfile_module|data~240_combout  & (\datapath_module|regfile_module|data~82_q ))))) ) ) # ( 
// \datapath_module|store_mux|f[1]~1_combout  & ( ((!\datapath_module|store_mux|f[2]~0_combout  & (((\datapath_module|regfile_module|data~240_combout )))) # (\datapath_module|store_mux|f[2]~0_combout  & ((!\datapath_module|regfile_module|data~240_combout  & 
// ((\datapath_module|regfile_module|data~98_q ))) # (\datapath_module|regfile_module|data~240_combout  & (\datapath_module|regfile_module|data~114_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~114_q ),
	.datab(!\datapath_module|regfile_module|data~82_q ),
	.datac(!\datapath_module|regfile_module|data~98_q ),
	.datad(!\datapath_module|store_mux|f[2]~0_combout ),
	.datae(!\datapath_module|store_mux|f[1]~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~240_combout ),
	.datag(!\datapath_module|regfile_module|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~244 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~244 .lut_mask = 64'h000F000FFF33FF55;
defparam \datapath_module|regfile_module|data~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N32
stratixiii_lcell_comb \datapath_module|pc_mux|Mux13~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux13~0_combout  = ( \datapath_module|regfile_filter_module|out[2]~4_combout  & ( \control_module|Selector0~0_combout  & ( (!\control_module|Selector1~0_combout  & ((\datapath_module|offset_adder|Add0~5_sumout ))) # 
// (\control_module|Selector1~0_combout  & (\datapath_module|plus2_module|Add0~5_sumout )) ) ) ) # ( !\datapath_module|regfile_filter_module|out[2]~4_combout  & ( \control_module|Selector0~0_combout  & ( (!\control_module|Selector1~0_combout  & 
// ((\datapath_module|offset_adder|Add0~5_sumout ))) # (\control_module|Selector1~0_combout  & (\datapath_module|plus2_module|Add0~5_sumout )) ) ) ) # ( \datapath_module|regfile_filter_module|out[2]~4_combout  & ( !\control_module|Selector0~0_combout  & ( 
// (!\control_module|Selector1~0_combout ) # (\datapath_module|regfile_module|data~244_combout ) ) ) ) # ( !\datapath_module|regfile_filter_module|out[2]~4_combout  & ( !\control_module|Selector0~0_combout  & ( 
// (\datapath_module|regfile_module|data~244_combout  & \control_module|Selector1~0_combout ) ) ) )

	.dataa(!\datapath_module|regfile_module|data~244_combout ),
	.datab(!\datapath_module|plus2_module|Add0~5_sumout ),
	.datac(!\datapath_module|offset_adder|Add0~5_sumout ),
	.datad(!\control_module|Selector1~0_combout ),
	.datae(!\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.dataf(!\control_module|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux13~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux13~0 .lut_mask = 64'h0055FF550F330F33;
defparam \datapath_module|pc_mux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N33
dffeas \datapath_module|pc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[2] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N24
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[2]~3 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[2]~3_combout  = ( \datapath_module|mdr|data [2] & ( \datapath_module|offset_adder|Add0~5_sumout  & ( (!\control_module|WideOr16~combout  & (((!\datapath_module|alu_module|Selector13~8_combout ) # 
// (\control_module|WideOr17~combout )))) # (\control_module|WideOr16~combout  & (((!\control_module|WideOr17~combout )) # (\datapath_module|pc|data [2]))) ) ) ) # ( !\datapath_module|mdr|data [2] & ( \datapath_module|offset_adder|Add0~5_sumout  & ( 
// (!\control_module|WideOr16~combout  & (((!\datapath_module|alu_module|Selector13~8_combout  & !\control_module|WideOr17~combout )))) # (\control_module|WideOr16~combout  & (((!\control_module|WideOr17~combout )) # (\datapath_module|pc|data [2]))) ) ) ) # 
// ( \datapath_module|mdr|data [2] & ( !\datapath_module|offset_adder|Add0~5_sumout  & ( (!\control_module|WideOr16~combout  & (((!\datapath_module|alu_module|Selector13~8_combout ) # (\control_module|WideOr17~combout )))) # (\control_module|WideOr16~combout 
//  & (\datapath_module|pc|data [2] & ((\control_module|WideOr17~combout )))) ) ) ) # ( !\datapath_module|mdr|data [2] & ( !\datapath_module|offset_adder|Add0~5_sumout  & ( (!\control_module|WideOr16~combout  & 
// (((!\datapath_module|alu_module|Selector13~8_combout  & !\control_module|WideOr17~combout )))) # (\control_module|WideOr16~combout  & (\datapath_module|pc|data [2] & ((\control_module|WideOr17~combout )))) ) ) )

	.dataa(!\datapath_module|pc|data [2]),
	.datab(!\control_module|WideOr16~combout ),
	.datac(!\datapath_module|alu_module|Selector13~8_combout ),
	.datad(!\control_module|WideOr17~combout ),
	.datae(!\datapath_module|mdr|data [2]),
	.dataf(!\datapath_module|offset_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[2]~3 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[2]~3 .lut_mask = 64'hC011C0DDF311F3DD;
defparam \datapath_module|regfile_filter_module|out[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N28
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[2]~4 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[2]~4_combout  = ( \datapath_module|regfile_mux|Mux5~0_combout  & ( (\datapath_module|regfile_filter_module|out[0]~0_combout ) # (\datapath_module|regfile_filter_module|out[2]~3_combout ) ) ) # ( 
// !\datapath_module|regfile_mux|Mux5~0_combout  & ( (\datapath_module|regfile_filter_module|out[2]~3_combout  & !\datapath_module|regfile_filter_module|out[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|regfile_filter_module|out[2]~3_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_mux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[2]~4 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[2]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \datapath_module|regfile_filter_module|out[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N6
stratixiii_lcell_comb \datapath_module|mar_mux|Mux13~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux13~0_combout  = ( \control_module|marmux_sel [0] & ( \datapath_module|pc|data [2] & ( (!\control_module|WideOr0~0_combout  & (\datapath_module|regfile_filter_module|out[2]~4_combout )) # (\control_module|WideOr0~0_combout  & 
// ((!\datapath_module|alu_module|Selector13~8_combout ))) ) ) ) # ( !\control_module|marmux_sel [0] & ( \datapath_module|pc|data [2] & ( (\datapath_module|ir_module|data [1]) # (\control_module|WideOr0~0_combout ) ) ) ) # ( \control_module|marmux_sel [0] & 
// ( !\datapath_module|pc|data [2] & ( (!\control_module|WideOr0~0_combout  & (\datapath_module|regfile_filter_module|out[2]~4_combout )) # (\control_module|WideOr0~0_combout  & ((!\datapath_module|alu_module|Selector13~8_combout ))) ) ) ) # ( 
// !\control_module|marmux_sel [0] & ( !\datapath_module|pc|data [2] & ( (!\control_module|WideOr0~0_combout  & \datapath_module|ir_module|data [1]) ) ) )

	.dataa(!\control_module|WideOr0~0_combout ),
	.datab(!\datapath_module|regfile_filter_module|out[2]~4_combout ),
	.datac(!\datapath_module|ir_module|data [1]),
	.datad(!\datapath_module|alu_module|Selector13~8_combout ),
	.datae(!\control_module|marmux_sel [0]),
	.dataf(!\datapath_module|pc|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux13~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux13~0 .lut_mask = 64'h0A0A77225F5F7722;
defparam \datapath_module|mar_mux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N7
dffeas \datapath_module|mar|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[2] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[13]~30 (
// Equation(s):
// \datapath_module|mdr_mux|f[13]~30_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout  & ( ((!\datapath_module|mar|data [2] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout ))) # (\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout ))) # (\datapath_module|mar|data [1]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout  & ( (!\datapath_module|mar|data [2] & 
// (((\cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout )) # (\datapath_module|mar|data [1]))) # (\datapath_module|mar|data [2] & (!\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout ))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout  & ( 
// (!\datapath_module|mar|data [2] & (!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout )))) # (\datapath_module|mar|data [2] & 
// (((\cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout )) # (\datapath_module|mar|data [1]))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout  & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout  & ( (!\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout ))) # 
// (\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[109]~110_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[77]~78_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[125]~126_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[93]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[13]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[13]~30 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[13]~30 .lut_mask = 64'h048C159D26AE37BF;
defparam \datapath_module|mdr_mux|f[13]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N38
stratixiii_lcell_comb \datapath_module|mdr_mux|f[13]~31 (
// Equation(s):
// \datapath_module|mdr_mux|f[13]~31_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout  & ( (!\datapath_module|mar|data [1]) # 
// ((!\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout ))) # (\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout ))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout  & ( (!\datapath_module|mar|data [1] & (!\datapath_module|mar|data [2])) # 
// (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout ))) # (\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout )))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout  & ( 
// (!\datapath_module|mar|data [1] & (\datapath_module|mar|data [2])) # (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout ))) # (\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout )))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout  & ( 
// (\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout ))) # (\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[61]~62_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[29]~30_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[45]~46_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[13]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[13]~31 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[13]~31 .lut_mask = 64'h0145236789CDABEF;
defparam \datapath_module|mdr_mux|f[13]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N10
stratixiii_lcell_comb \datapath_module|mdr_mux|f[13]~32 (
// Equation(s):
// \datapath_module|mdr_mux|f[13]~32_combout  = ( \datapath_module|alu_module|Selector2~8_combout  & ( (!\control_module|WideOr5~1_combout  & ((!\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[13]~31_combout ))) # (\datapath_module|mar|data [3] 
// & (\datapath_module|mdr_mux|f[13]~30_combout )))) ) ) # ( !\datapath_module|alu_module|Selector2~8_combout  & ( ((!\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[13]~31_combout ))) # (\datapath_module|mar|data [3] & 
// (\datapath_module|mdr_mux|f[13]~30_combout ))) # (\control_module|WideOr5~1_combout ) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|mdr_mux|f[13]~30_combout ),
	.datad(!\datapath_module|mdr_mux|f[13]~31_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[13]~32 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[13]~32 .lut_mask = 64'h57DF57DF028A028A;
defparam \datapath_module|mdr_mux|f[13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N11
dffeas \datapath_module|mdr|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[13]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[13] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y32_N25
dffeas \datapath_module|ir_module|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[13] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N18
stratixiii_lcell_comb \control_module|Selector43~0 (
// Equation(s):
// \control_module|Selector43~0_combout  = ( \datapath_module|ir_module|data [13] & ( (!\datapath_module|ir_module|data [14] & (\control_module|state.decode~q  & (!\datapath_module|ir_module|data [15] & \datapath_module|ir_module|data [12]))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [15]),
	.datad(!\datapath_module|ir_module|data [12]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector43~0 .extended_lut = "off";
defparam \control_module|Selector43~0 .lut_mask = 64'h0000000000200020;
defparam \control_module|Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N19
dffeas \control_module|state.stb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.stb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.stb1 .is_wysiwyg = "true";
defparam \control_module|state.stb1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N26
stratixiii_lcell_comb \control_module|WideOr1~0 (
// Equation(s):
// \control_module|WideOr1~0_combout  = (!\control_module|state.stb1~q  & !\control_module|state.ldb1~q )

	.dataa(!\control_module|state.stb1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_module|state.ldb1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr1~0 .extended_lut = "off";
defparam \control_module|WideOr1~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \control_module|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N8
stratixiii_lcell_comb \control_module|WideOr1 (
// Equation(s):
// \control_module|WideOr1~combout  = ( \control_module|state.fetch1~q  & ( (!\control_module|WideOr1~0_combout ) # ((!\control_module|WideOr0~0_combout ) # (\control_module|state.calc_addr~q )) ) ) # ( !\control_module|state.fetch1~q  )

	.dataa(gnd),
	.datab(!\control_module|WideOr1~0_combout ),
	.datac(!\control_module|state.calc_addr~q ),
	.datad(!\control_module|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\control_module|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr1 .extended_lut = "off";
defparam \control_module|WideOr1 .lut_mask = 64'hFFFFFFFFFFCFFFCF;
defparam \control_module|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N15
dffeas \datapath_module|mar|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[6] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N8
stratixiii_lcell_comb \cache_datapath_module|curr_way~0 (
// Equation(s):
// \cache_datapath_module|curr_way~0_combout  = ( \cache_datapath_module|valid0|data~12_combout  & ( (\cache_datapath_module|valid1|data~12_combout  & (!\cache_datapath_module|comparator0|Equal0~1_combout  & 
// \cache_datapath_module|comparator1|Equal0~1_combout )) ) ) # ( !\cache_datapath_module|valid0|data~12_combout  & ( (\cache_datapath_module|valid1|data~12_combout  & \cache_datapath_module|comparator1|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|valid1|data~12_combout ),
	.datac(!\cache_datapath_module|comparator0|Equal0~1_combout ),
	.datad(!\cache_datapath_module|comparator1|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|valid0|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|curr_way~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|curr_way~0 .extended_lut = "off";
defparam \cache_datapath_module|curr_way~0 .lut_mask = 64'h0033003300300030;
defparam \cache_datapath_module|curr_way~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|lru|data~29 (
// Equation(s):
// \cache_datapath_module|lru|data~29_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\cache_datapath_module|lru|data~28_combout  & ((\cache_datapath_module|lru|data~2_q ))) # (\cache_datapath_module|lru|data~28_combout  & 
// (!\cache_datapath_module|curr_way~0_combout )) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \cache_datapath_module|lru|data~2_q  ) )

	.dataa(!\cache_datapath_module|curr_way~0_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|lru|data~28_combout ),
	.datad(!\cache_datapath_module|lru|data~2_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~29 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~29 .lut_mask = 64'h00FF00FF0AFA0AFA;
defparam \cache_datapath_module|lru|data~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N1
dffeas \cache_datapath_module|lru|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lru|data~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|lru|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|lru|data~2 .is_wysiwyg = "true";
defparam \cache_datapath_module|lru|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N30
stratixiii_lcell_comb \cache_datapath_module|lru|data~25 (
// Equation(s):
// \cache_datapath_module|lru|data~25_combout  = ( \cache_datapath_module|lru|data~24_combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & ((\cache_datapath_module|lru|data~3_q ))) # (\cache_control_module|writecachemux_sel~0_combout  & 
// (!\cache_datapath_module|curr_way~0_combout )) ) ) # ( !\cache_datapath_module|lru|data~24_combout  & ( \cache_datapath_module|lru|data~3_q  ) )

	.dataa(!\cache_datapath_module|curr_way~0_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\cache_datapath_module|lru|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~25 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~25 .lut_mask = 64'h00FF00FF0AFA0AFA;
defparam \cache_datapath_module|lru|data~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N31
dffeas \cache_datapath_module|lru|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lru|data~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|lru|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|lru|data~3 .is_wysiwyg = "true";
defparam \cache_datapath_module|lru|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N6
stratixiii_lcell_comb \cache_datapath_module|lru|data~23 (
// Equation(s):
// \cache_datapath_module|lru|data~23_combout  = ( \cache_datapath_module|lru|data~22_combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & ((\cache_datapath_module|lru|data~1_q ))) # (\cache_control_module|writecachemux_sel~0_combout  & 
// (!\cache_datapath_module|curr_way~0_combout )) ) ) # ( !\cache_datapath_module|lru|data~22_combout  & ( \cache_datapath_module|lru|data~1_q  ) )

	.dataa(!\cache_datapath_module|curr_way~0_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\cache_datapath_module|lru|data~1_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~23 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~23 .lut_mask = 64'h00FF00FF0AFA0AFA;
defparam \cache_datapath_module|lru|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N7
dffeas \cache_datapath_module|lru|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lru|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|lru|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|lru|data~1 .is_wysiwyg = "true";
defparam \cache_datapath_module|lru|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N34
stratixiii_lcell_comb \cache_datapath_module|lru|data~27 (
// Equation(s):
// \cache_datapath_module|lru|data~27_combout  = ( \cache_datapath_module|lru|data~26_combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & ((\cache_datapath_module|lru|data~0_q ))) # (\cache_control_module|writecachemux_sel~0_combout  & 
// (!\cache_datapath_module|curr_way~0_combout )) ) ) # ( !\cache_datapath_module|lru|data~26_combout  & ( \cache_datapath_module|lru|data~0_q  ) )

	.dataa(!\cache_datapath_module|curr_way~0_combout ),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|lru|data~0_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~27 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~27 .lut_mask = 64'h00FF00FF22EE22EE;
defparam \cache_datapath_module|lru|data~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N35
dffeas \cache_datapath_module|lru|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lru|data~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|lru|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|lru|data~0 .is_wysiwyg = "true";
defparam \cache_datapath_module|lru|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|lru|data~8 (
// Equation(s):
// \cache_datapath_module|lru|data~8_combout  = ( !\datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [4] & (!\datapath_module|mar|data [6] & (\cache_datapath_module|lru|data~0_q ))) # (\datapath_module|mar|data [4] & 
// ((((\cache_datapath_module|lru|data~1_q ))) # (\datapath_module|mar|data [6]))) ) ) # ( \datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [4] & (!\datapath_module|mar|data [6] & (\cache_datapath_module|lru|data~2_q ))) # 
// (\datapath_module|mar|data [4] & ((((\cache_datapath_module|lru|data~3_q ))) # (\datapath_module|mar|data [6]))) ) )

	.dataa(!\datapath_module|mar|data [4]),
	.datab(!\datapath_module|mar|data [6]),
	.datac(!\cache_datapath_module|lru|data~2_q ),
	.datad(!\cache_datapath_module|lru|data~3_q ),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\cache_datapath_module|lru|data~1_q ),
	.datag(!\cache_datapath_module|lru|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~8 .extended_lut = "on";
defparam \cache_datapath_module|lru|data~8 .lut_mask = 64'h1919195D5D5D195D;
defparam \cache_datapath_module|lru|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N36
stratixiii_lcell_comb \cache_datapath_module|lru|data~17 (
// Equation(s):
// \cache_datapath_module|lru|data~17_combout  = ( \cache_datapath_module|lru|data~5_q  & ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\cache_datapath_module|lru|data~16_combout ) # (!\cache_datapath_module|curr_way~0_combout ) ) ) ) # ( 
// !\cache_datapath_module|lru|data~5_q  & ( \cache_control_module|writecachemux_sel~0_combout  & ( (\cache_datapath_module|lru|data~16_combout  & !\cache_datapath_module|curr_way~0_combout ) ) ) ) # ( \cache_datapath_module|lru|data~5_q  & ( 
// !\cache_control_module|writecachemux_sel~0_combout  ) )

	.dataa(!\cache_datapath_module|lru|data~16_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|curr_way~0_combout ),
	.datad(gnd),
	.datae(!\cache_datapath_module|lru|data~5_q ),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~17 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~17 .lut_mask = 64'h0000FFFF5050FAFA;
defparam \cache_datapath_module|lru|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N37
dffeas \cache_datapath_module|lru|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lru|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|lru|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|lru|data~5 .is_wysiwyg = "true";
defparam \cache_datapath_module|lru|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N32
stratixiii_lcell_comb \cache_datapath_module|lru|data~31 (
// Equation(s):
// \cache_datapath_module|lru|data~31_combout  = ( \cache_datapath_module|lru|data~30_combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & ((\cache_datapath_module|lru|data~6_q ))) # (\cache_control_module|writecachemux_sel~0_combout  & 
// (!\cache_datapath_module|curr_way~0_combout )) ) ) # ( !\cache_datapath_module|lru|data~30_combout  & ( \cache_datapath_module|lru|data~6_q  ) )

	.dataa(!\cache_datapath_module|curr_way~0_combout ),
	.datab(!\cache_control_module|writecachemux_sel~0_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|lru|data~6_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~31 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~31 .lut_mask = 64'h00FF00FF22EE22EE;
defparam \cache_datapath_module|lru|data~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N33
dffeas \cache_datapath_module|lru|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lru|data~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|lru|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|lru|data~6 .is_wysiwyg = "true";
defparam \cache_datapath_module|lru|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N12
stratixiii_lcell_comb \cache_datapath_module|lru|data~19 (
// Equation(s):
// \cache_datapath_module|lru|data~19_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( (!\cache_datapath_module|lru|data~18_combout  & ((\cache_datapath_module|lru|data~7_q ))) # (\cache_datapath_module|lru|data~18_combout  & 
// (!\cache_datapath_module|curr_way~0_combout )) ) ) # ( !\cache_control_module|writecachemux_sel~0_combout  & ( \cache_datapath_module|lru|data~7_q  ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|lru|data~18_combout ),
	.datac(!\cache_datapath_module|curr_way~0_combout ),
	.datad(!\cache_datapath_module|lru|data~7_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~19 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~19 .lut_mask = 64'h00FF00FF30FC30FC;
defparam \cache_datapath_module|lru|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N13
dffeas \cache_datapath_module|lru|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lru|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|lru|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|lru|data~7 .is_wysiwyg = "true";
defparam \cache_datapath_module|lru|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N2
stratixiii_lcell_comb \cache_datapath_module|lru|data~21 (
// Equation(s):
// \cache_datapath_module|lru|data~21_combout  = ( \cache_datapath_module|lru|data~20_combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & ((\cache_datapath_module|lru|data~4_q ))) # (\cache_control_module|writecachemux_sel~0_combout  & 
// (!\cache_datapath_module|curr_way~0_combout )) ) ) # ( !\cache_datapath_module|lru|data~20_combout  & ( \cache_datapath_module|lru|data~4_q  ) )

	.dataa(!\cache_datapath_module|curr_way~0_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\cache_datapath_module|lru|data~4_q ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|lru|data~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~21 .extended_lut = "off";
defparam \cache_datapath_module|lru|data~21 .lut_mask = 64'h00FF00FF0AFA0AFA;
defparam \cache_datapath_module|lru|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N3
dffeas \cache_datapath_module|lru|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lru|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|lru|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|lru|data~4 .is_wysiwyg = "true";
defparam \cache_datapath_module|lru|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|lru|data~12 (
// Equation(s):
// \cache_datapath_module|lru|data~12_combout  = ( !\datapath_module|mar|data [5] & ( (!\cache_datapath_module|lru|data~8_combout  & (((\cache_datapath_module|lru|data~4_q  & ((\datapath_module|mar|data [6])))))) # (\cache_datapath_module|lru|data~8_combout  
// & ((((!\datapath_module|mar|data [6]))) # (\cache_datapath_module|lru|data~5_q ))) ) ) # ( \datapath_module|mar|data [5] & ( (!\cache_datapath_module|lru|data~8_combout  & (((\cache_datapath_module|lru|data~6_q  & ((\datapath_module|mar|data [6])))))) # 
// (\cache_datapath_module|lru|data~8_combout  & ((((!\datapath_module|mar|data [6]) # (\cache_datapath_module|lru|data~7_q ))))) ) )

	.dataa(!\cache_datapath_module|lru|data~8_combout ),
	.datab(!\cache_datapath_module|lru|data~5_q ),
	.datac(!\cache_datapath_module|lru|data~6_q ),
	.datad(!\cache_datapath_module|lru|data~7_q ),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\datapath_module|mar|data [6]),
	.datag(!\cache_datapath_module|lru|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lru|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lru|data~12 .extended_lut = "on";
defparam \cache_datapath_module|lru|data~12 .lut_mask = 64'h555555551B1B0A5F;
defparam \cache_datapath_module|lru|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N22
stratixiii_lcell_comb \cache_datapath_module|ld_arrays_0 (
// Equation(s):
// \cache_datapath_module|ld_arrays_0~combout  = ( \cache_control_module|state.phys_mem_read~q  & ( !\cache_datapath_module|lru|data~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cache_datapath_module|lru|data~12_combout ),
	.datae(gnd),
	.dataf(!\cache_control_module|state.phys_mem_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|ld_arrays_0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|ld_arrays_0 .extended_lut = "off";
defparam \cache_datapath_module|ld_arrays_0 .lut_mask = 64'h00000000FF00FF00;
defparam \cache_datapath_module|ld_arrays_0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N26
stratixiii_lcell_comb \cache_control_module|data0mux_sel~0 (
// Equation(s):
// \cache_control_module|data0mux_sel~0_combout  = ( !\cache_control_module|state.idle_rw_cache~q  & ( (!\control_module|WideOr19~combout  & \cache_datapath_module|tag_valid_0~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|WideOr19~combout ),
	.datad(!\cache_datapath_module|tag_valid_0~combout ),
	.datae(gnd),
	.dataf(!\cache_control_module|state.idle_rw_cache~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|data0mux_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|data0mux_sel~0 .extended_lut = "off";
defparam \cache_control_module|data0mux_sel~0 .lut_mask = 64'h00F000F000000000;
defparam \cache_control_module|data0mux_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N0
stratixiii_lcell_comb \cache_datapath_module|lddata0_mux|f[0]~0 (
// Equation(s):
// \cache_datapath_module|lddata0_mux|f[0]~0_combout  = !\cache_datapath_module|ld_arrays_0~combout  $ (!\cache_control_module|data0mux_sel~0_combout )

	.dataa(gnd),
	.datab(!\cache_datapath_module|ld_arrays_0~combout ),
	.datac(gnd),
	.datad(!\cache_control_module|data0mux_sel~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|lddata0_mux|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|lddata0_mux|f[0]~0 .extended_lut = "off";
defparam \cache_datapath_module|lddata0_mux|f[0]~0 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \cache_datapath_module|lddata0_mux|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N2
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[23]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[23]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[8]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[23]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N3
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[23]~feeder_combout ),
	.asdata(\pmem_rdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N32
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N33
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N38
stratixiii_lcell_comb \cache_datapath_module|data1|data~9 (
// Equation(s):
// \cache_datapath_module|data1|data~9_combout  = ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a8  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [24] & 
// ((!\cache_datapath_module|data1|data~0_combout ) # (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [23]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a8  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [24] & ((!\cache_datapath_module|data1|data~0_combout ) # (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [23]) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0_bypass [6] & ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a8  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [23] & 
// ((!\cache_datapath_module|data1|data_rtl_0_bypass [24]) # ((\cache_datapath_module|data1|data~0_combout  & \cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0_bypass [6] & ( 
// !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a8  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [23] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [24]) # ((\cache_datapath_module|data1|data~0_combout  & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|data1|data~0_combout ),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [23]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [24]),
	.datae(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.dataf(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~9 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~9 .lut_mask = 64'h3310330133BF33FB;
defparam \cache_datapath_module|data1|data~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N5
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[8]~18_combout ),
	.asdata(\pmem_rdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[8]~9 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[8]~9_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [23] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~9_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [23] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~9_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [23] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [24]) # ((\cache_datapath_module|data0|data~1_combout ) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a8 )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [23] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// (\cache_datapath_module|data0|data_rtl_0_bypass [24] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a8  & !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [24]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\cache_datapath_module|data1|data~9_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [23]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[8]~9 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[8]~9 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[8]~1 (
// Equation(s):
// \datapath_module|mdr_mux|f[8]~1_combout  = ( \datapath_module|mar|data [1] & ( \cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout  & ( (!\datapath_module|mar|data [2]) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[56]~57_combout ) ) ) ) # ( !\datapath_module|mar|data [1] & ( \cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout  & ( (!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[8]~9_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[40]~41_combout ))) ) ) ) # ( \datapath_module|mar|data [1] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout  & ( (\datapath_module|mar|data [2] & \cache_datapath_module|byte_select_mux_module|selected_data[56]~57_combout ) ) ) ) # ( !\datapath_module|mar|data [1] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout  & ( (!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[8]~9_combout )) # (\datapath_module|mar|data [2] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[40]~41_combout ))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[8]~9_combout ),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[40]~41_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[56]~57_combout ),
	.datae(!\datapath_module|mar|data [1]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[24]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[8]~1 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[8]~1 .lut_mask = 64'h474700334747CCFF;
defparam \datapath_module|mdr_mux|f[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[8]~0 (
// Equation(s):
// \datapath_module|mdr_mux|f[8]~0_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout  & ( (!\datapath_module|mar|data [2] & 
// (((!\datapath_module|mar|data [1]) # (\cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout )))) # (\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1])) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout ))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout  & ( 
// (!\datapath_module|mar|data [2] & (((!\datapath_module|mar|data [1]) # (\cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout )))) # (\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout  & ((!\datapath_module|mar|data [1])))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout  & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout  & ( (!\datapath_module|mar|data [2] & (((\cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout  & \datapath_module|mar|data [1])))) # 
// (\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1])) # (\cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout ))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout  & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout  & ( (!\datapath_module|mar|data [2] & (((\cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout  & \datapath_module|mar|data [1])))) # 
// (\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout  & ((!\datapath_module|mar|data [1])))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[104]~105_combout ),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[88]~89_combout ),
	.datad(!\datapath_module|mar|data [1]),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[120]~121_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[72]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[8]~0 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[8]~0 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \datapath_module|mdr_mux|f[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N12
stratixiii_lcell_comb \datapath_module|mdr_mux|f[8]~2 (
// Equation(s):
// \datapath_module|mdr_mux|f[8]~2_combout  = ( \datapath_module|mdr_mux|f[8]~0_combout  & ( (!\control_module|WideOr5~1_combout  & (((\datapath_module|mdr_mux|f[8]~1_combout )) # (\datapath_module|mar|data [3]))) # (\control_module|WideOr5~1_combout  & 
// (((!\datapath_module|alu_module|Selector7~4_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[8]~0_combout  & ( (!\control_module|WideOr5~1_combout  & (!\datapath_module|mar|data [3] & (\datapath_module|mdr_mux|f[8]~1_combout ))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector7~4_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|mdr_mux|f[8]~1_combout ),
	.datad(!\datapath_module|alu_module|Selector7~4_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[8]~2 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[8]~2 .lut_mask = 64'h5D085D087F2A7F2A;
defparam \datapath_module|mdr_mux|f[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N13
dffeas \datapath_module|mdr|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[8] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y35_N7
dffeas \datapath_module|ir_module|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[8] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N38
stratixiii_lcell_comb \datapath_module|regfile_mux|Mux4~0 (
// Equation(s):
// \datapath_module|regfile_mux|Mux4~0_combout  = ( \control_module|WideOr16~combout  & ( \datapath_module|alu_module|Selector4~6_combout  & ( (!\control_module|WideOr17~combout  & (\datapath_module|offset_adder|Add0~41_sumout )) # 
// (\control_module|WideOr17~combout  & ((\datapath_module|pc|data [11]))) ) ) ) # ( !\control_module|WideOr16~combout  & ( \datapath_module|alu_module|Selector4~6_combout  & ( (\datapath_module|mdr|data [11] & \control_module|WideOr17~combout ) ) ) ) # ( 
// \control_module|WideOr16~combout  & ( !\datapath_module|alu_module|Selector4~6_combout  & ( (!\control_module|WideOr17~combout  & (\datapath_module|offset_adder|Add0~41_sumout )) # (\control_module|WideOr17~combout  & ((\datapath_module|pc|data [11]))) ) 
// ) ) # ( !\control_module|WideOr16~combout  & ( !\datapath_module|alu_module|Selector4~6_combout  & ( (!\control_module|WideOr17~combout ) # (\datapath_module|mdr|data [11]) ) ) )

	.dataa(!\datapath_module|offset_adder|Add0~41_sumout ),
	.datab(!\datapath_module|mdr|data [11]),
	.datac(!\datapath_module|pc|data [11]),
	.datad(!\control_module|WideOr17~combout ),
	.datae(!\control_module|WideOr16~combout ),
	.dataf(!\datapath_module|alu_module|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_mux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_mux|Mux4~0 .extended_lut = "off";
defparam \datapath_module|regfile_mux|Mux4~0 .lut_mask = 64'hFF33550F0033550F;
defparam \datapath_module|regfile_mux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N18
stratixiii_lcell_comb \datapath_module|regfile_filter_module|out[3]~6 (
// Equation(s):
// \datapath_module|regfile_filter_module|out[3]~6_combout  = ( \datapath_module|regfile_filter_module|out[3]~5_combout  & ( (!\datapath_module|regfile_filter_module|out[0]~0_combout ) # (\datapath_module|regfile_mux|Mux4~0_combout ) ) ) # ( 
// !\datapath_module|regfile_filter_module|out[3]~5_combout  & ( (\datapath_module|regfile_mux|Mux4~0_combout  & \datapath_module|regfile_filter_module|out[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|regfile_mux|Mux4~0_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|regfile_filter_module|out[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_filter_module|out[3]~6 .extended_lut = "off";
defparam \datapath_module|regfile_filter_module|out[3]~6 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \datapath_module|regfile_filter_module|out[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N1
dffeas \datapath_module|regfile_module|data~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datapath_module|regfile_module|data~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|regfile_module|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|regfile_module|data~115 .is_wysiwyg = "true";
defparam \datapath_module|regfile_module|data~115 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N22
stratixiii_lcell_comb \datapath_module|regfile_module|data~128 (
// Equation(s):
// \datapath_module|regfile_module|data~128_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & ((!\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~3_q )) # 
// (\datapath_module|ir_module|data [0] & ((\datapath_module|regfile_module|data~19_q ))))) # (\datapath_module|ir_module|data [2] & (((\datapath_module|ir_module|data [0]))))) ) ) # ( \datapath_module|ir_module|data [1] & ( (!\datapath_module|ir_module|data 
// [2] & ((!\datapath_module|ir_module|data [0] & (((\datapath_module|regfile_module|data~35_q )))) # (\datapath_module|ir_module|data [0] & (\datapath_module|regfile_module|data~51_q )))) # (\datapath_module|ir_module|data [2] & 
// ((((\datapath_module|ir_module|data [0]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~51_q ),
	.datab(!\datapath_module|ir_module|data [2]),
	.datac(!\datapath_module|regfile_module|data~35_q ),
	.datad(!\datapath_module|ir_module|data [0]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~19_q ),
	.datag(!\datapath_module|regfile_module|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~128 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~128 .lut_mask = 64'h0C330C770CFF0C77;
defparam \datapath_module|regfile_module|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N20
stratixiii_lcell_comb \datapath_module|regfile_module|data~132 (
// Equation(s):
// \datapath_module|regfile_module|data~132_combout  = ( !\datapath_module|ir_module|data [1] & ( ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~128_combout )))) # (\datapath_module|ir_module|data [2] & 
// ((!\datapath_module|regfile_module|data~128_combout  & ((\datapath_module|regfile_module|data~67_q ))) # (\datapath_module|regfile_module|data~128_combout  & (\datapath_module|regfile_module|data~83_q ))))) ) ) # ( \datapath_module|ir_module|data [1] & ( 
// ((!\datapath_module|ir_module|data [2] & (((\datapath_module|regfile_module|data~128_combout )))) # (\datapath_module|ir_module|data [2] & ((!\datapath_module|regfile_module|data~128_combout  & ((\datapath_module|regfile_module|data~99_q ))) # 
// (\datapath_module|regfile_module|data~128_combout  & (\datapath_module|regfile_module|data~115_q ))))) ) )

	.dataa(!\datapath_module|regfile_module|data~115_q ),
	.datab(!\datapath_module|regfile_module|data~83_q ),
	.datac(!\datapath_module|regfile_module|data~99_q ),
	.datad(!\datapath_module|ir_module|data [2]),
	.datae(!\datapath_module|ir_module|data [1]),
	.dataf(!\datapath_module|regfile_module|data~128_combout ),
	.datag(!\datapath_module|regfile_module|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|regfile_module|data~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|regfile_module|data~132 .extended_lut = "on";
defparam \datapath_module|regfile_module|data~132 .lut_mask = 64'h000F000FFF33FF55;
defparam \datapath_module|regfile_module|data~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N28
stratixiii_lcell_comb \datapath_module|alu_mux|Mux12~0 (
// Equation(s):
// \datapath_module|alu_mux|Mux12~0_combout  = ( \datapath_module|ir_module|data [3] & ( ((!\control_module|Selector5~0_combout  & (\datapath_module|regfile_module|data~132_combout )) # (\control_module|Selector5~0_combout  & 
// ((\datapath_module|ir_module|data [2])))) # (\datapath_module|alu_mux|Mux14~0_combout ) ) ) # ( !\datapath_module|ir_module|data [3] & ( (!\datapath_module|alu_mux|Mux14~0_combout  & ((!\control_module|Selector5~0_combout  & 
// (\datapath_module|regfile_module|data~132_combout )) # (\control_module|Selector5~0_combout  & ((\datapath_module|ir_module|data [2]))))) ) )

	.dataa(!\datapath_module|regfile_module|data~132_combout ),
	.datab(!\control_module|Selector5~0_combout ),
	.datac(!\datapath_module|ir_module|data [2]),
	.datad(!\datapath_module|alu_mux|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_mux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_mux|Mux12~0 .extended_lut = "off";
defparam \datapath_module|alu_mux|Mux12~0 .lut_mask = 64'h4700470047FF47FF;
defparam \datapath_module|alu_mux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N26
stratixiii_lcell_comb \datapath_module|alu_module|Equal0~4 (
// Equation(s):
// \datapath_module|alu_module|Equal0~4_combout  = ( !\control_module|Selector2~0_combout  & ( (\control_module|Selector3~0_combout  & !\control_module|state.shf~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|Selector3~0_combout ),
	.datad(!\control_module|state.shf~q ),
	.datae(gnd),
	.dataf(!\control_module|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Equal0~4 .extended_lut = "off";
defparam \datapath_module|alu_module|Equal0~4 .lut_mask = 64'h0F000F0000000000;
defparam \datapath_module|alu_module|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N0
stratixiii_lcell_comb \datapath_module|alu_module|Equal0~3 (
// Equation(s):
// \datapath_module|alu_module|Equal0~3_combout  = ( \control_module|Selector2~0_combout  & ( (\control_module|Selector3~0_combout  & !\control_module|state.shf~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|Selector3~0_combout ),
	.datad(!\control_module|state.shf~q ),
	.datae(gnd),
	.dataf(!\control_module|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Equal0~3 .extended_lut = "off";
defparam \datapath_module|alu_module|Equal0~3 .lut_mask = 64'h000000000F000F00;
defparam \datapath_module|alu_module|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N28
stratixiii_lcell_comb \datapath_module|alu_module|Selector15~1 (
// Equation(s):
// \datapath_module|alu_module|Selector15~1_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|alu_module|Selector3~0_combout  & ( ((\datapath_module|alu_module|Equal0~4_combout  & \datapath_module|alu_mux|Mux15~0_combout )) # 
// (\datapath_module|alu_module|Equal0~3_combout ) ) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|alu_module|Selector3~0_combout  & ( ((!\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|alu_module|ShiftLeft0~35_combout 
// )) # (\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|alu_module|Equal0~4_combout )))) # (\datapath_module|alu_module|Equal0~3_combout ) ) ) ) # ( \datapath_module|alu_mux|Mux14~1_combout  & ( 
// !\datapath_module|alu_module|Selector3~0_combout  & ( ((\datapath_module|alu_module|Equal0~4_combout  & \datapath_module|alu_mux|Mux15~0_combout )) # (\datapath_module|alu_module|Equal0~3_combout ) ) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( 
// !\datapath_module|alu_module|Selector3~0_combout  & ( ((\datapath_module|alu_module|Equal0~4_combout  & \datapath_module|alu_mux|Mux15~0_combout )) # (\datapath_module|alu_module|Equal0~3_combout ) ) ) )

	.dataa(!\datapath_module|alu_module|ShiftLeft0~35_combout ),
	.datab(!\datapath_module|alu_module|Equal0~4_combout ),
	.datac(!\datapath_module|alu_module|Equal0~3_combout ),
	.datad(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datae(!\datapath_module|alu_mux|Mux14~1_combout ),
	.dataf(!\datapath_module|alu_module|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector15~1 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector15~1 .lut_mask = 64'h0F3F0F3F5F3F0F3F;
defparam \datapath_module|alu_module|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N8
stratixiii_lcell_comb \datapath_module|alu_module|Selector15~0 (
// Equation(s):
// \datapath_module|alu_module|Selector15~0_combout  = ( \datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|regfile_module|data~260_combout  & ( (\datapath_module|regfile_module|data~244_combout ) # (\datapath_module|alu_mux|Mux15~0_combout ) ) ) 
// ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( \datapath_module|regfile_module|data~260_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & ((\datapath_module|regfile_module|data~236_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & 
// (\datapath_module|regfile_module|data~276_combout )) ) ) ) # ( \datapath_module|alu_mux|Mux14~1_combout  & ( !\datapath_module|regfile_module|data~260_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// \datapath_module|regfile_module|data~244_combout ) ) ) ) # ( !\datapath_module|alu_mux|Mux14~1_combout  & ( !\datapath_module|regfile_module|data~260_combout  & ( (!\datapath_module|alu_mux|Mux15~0_combout  & 
// ((\datapath_module|regfile_module|data~236_combout ))) # (\datapath_module|alu_mux|Mux15~0_combout  & (\datapath_module|regfile_module|data~276_combout )) ) ) )

	.dataa(!\datapath_module|regfile_module|data~276_combout ),
	.datab(!\datapath_module|alu_mux|Mux15~0_combout ),
	.datac(!\datapath_module|regfile_module|data~244_combout ),
	.datad(!\datapath_module|regfile_module|data~236_combout ),
	.datae(!\datapath_module|alu_mux|Mux14~1_combout ),
	.dataf(!\datapath_module|regfile_module|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector15~0 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector15~0 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \datapath_module|alu_module|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N24
stratixiii_lcell_comb \datapath_module|alu_module|Selector15~7 (
// Equation(s):
// \datapath_module|alu_module|Selector15~7_combout  = ( !\datapath_module|alu_mux|Mux13~0_combout  & ( (!\datapath_module|regfile_module|data~236_combout  & (!\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|alu_module|Selector15~0_combout  & 
// ((\datapath_module|alu_module|Selector8~0_combout ))))) # (\datapath_module|regfile_module|data~236_combout  & (((!\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|alu_module|Selector15~0_combout  & 
// \datapath_module|alu_module|Selector8~0_combout ))) # (\datapath_module|alu_module|Selector15~1_combout ))) ) ) # ( \datapath_module|alu_mux|Mux13~0_combout  & ( (!\datapath_module|regfile_module|data~236_combout  & 
// (!\datapath_module|alu_mux|Mux12~0_combout  & (\datapath_module|alu_module|ShiftRight1~2_combout  & ((\datapath_module|alu_module|Selector8~0_combout ))))) # (\datapath_module|regfile_module|data~236_combout  & (((!\datapath_module|alu_mux|Mux12~0_combout 
//  & (\datapath_module|alu_module|ShiftRight1~2_combout  & \datapath_module|alu_module|Selector8~0_combout ))) # (\datapath_module|alu_module|Selector15~1_combout ))) ) )

	.dataa(!\datapath_module|alu_mux|Mux12~0_combout ),
	.datab(!\datapath_module|regfile_module|data~236_combout ),
	.datac(!\datapath_module|alu_module|ShiftRight1~2_combout ),
	.datad(!\datapath_module|alu_module|Selector15~1_combout ),
	.datae(!\datapath_module|alu_mux|Mux13~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector8~0_combout ),
	.datag(!\datapath_module|alu_module|Selector15~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector15~7 .extended_lut = "on";
defparam \datapath_module|alu_module|Selector15~7 .lut_mask = 64'h003300330A3B0A3B;
defparam \datapath_module|alu_module|Selector15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N20
stratixiii_lcell_comb \datapath_module|alu_module|Selector15~3 (
// Equation(s):
// \datapath_module|alu_module|Selector15~3_combout  = ( !\control_module|Selector2~0_combout  & ( (!\control_module|state.shf~q  & (((\datapath_module|alu_module|Add0~1_sumout  & ((!\control_module|Selector3~0_combout )))))) ) ) # ( 
// \control_module|Selector2~0_combout  & ( (!\control_module|Selector3~0_combout  & ((!\control_module|state.shf~q  & (((!\datapath_module|alu_module|ShiftLeft0~4_combout )))) # (\control_module|state.shf~q  & 
// (\datapath_module|alu_module|ShiftLeft0~3_combout  & (\datapath_module|stb_filter_module|out[15]~3_combout ))))) ) )

	.dataa(!\control_module|state.shf~q ),
	.datab(!\datapath_module|alu_module|ShiftLeft0~3_combout ),
	.datac(!\datapath_module|stb_filter_module|out[15]~3_combout ),
	.datad(!\datapath_module|alu_module|ShiftLeft0~4_combout ),
	.datae(!\control_module|Selector2~0_combout ),
	.dataf(!\control_module|Selector3~0_combout ),
	.datag(!\datapath_module|alu_module|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector15~3 .extended_lut = "on";
defparam \datapath_module|alu_module|Selector15~3 .lut_mask = 64'h0A0AAB0100000000;
defparam \datapath_module|alu_module|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N0
stratixiii_lcell_comb \datapath_module|alu_module|Selector15~2 (
// Equation(s):
// \datapath_module|alu_module|Selector15~2_combout  = ( \datapath_module|alu_mux|Mux12~0_combout  & ( \datapath_module|alu_module|Selector15~3_combout  ) ) # ( !\datapath_module|alu_mux|Mux12~0_combout  & ( \datapath_module|alu_module|Selector15~3_combout  
// ) ) # ( \datapath_module|alu_mux|Mux12~0_combout  & ( !\datapath_module|alu_module|Selector15~3_combout  & ( (!\datapath_module|alu_module|Selector15~7_combout  & (((\datapath_module|alu_module|Selector8~0_combout  & 
// \datapath_module|alu_module|ShiftRight0~0_combout )))) # (\datapath_module|alu_module|Selector15~7_combout  & (((\datapath_module|alu_module|Selector8~0_combout  & \datapath_module|alu_module|ShiftRight0~0_combout )) # 
// (\datapath_module|stb_filter_module|out[15]~0_combout ))) ) ) ) # ( !\datapath_module|alu_mux|Mux12~0_combout  & ( !\datapath_module|alu_module|Selector15~3_combout  & ( (\datapath_module|alu_module|Selector15~7_combout  & 
// \datapath_module|stb_filter_module|out[15]~0_combout ) ) ) )

	.dataa(!\datapath_module|alu_module|Selector15~7_combout ),
	.datab(!\datapath_module|stb_filter_module|out[15]~0_combout ),
	.datac(!\datapath_module|alu_module|Selector8~0_combout ),
	.datad(!\datapath_module|alu_module|ShiftRight0~0_combout ),
	.datae(!\datapath_module|alu_mux|Mux12~0_combout ),
	.dataf(!\datapath_module|alu_module|Selector15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|alu_module|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|alu_module|Selector15~2 .extended_lut = "off";
defparam \datapath_module|alu_module|Selector15~2 .lut_mask = 64'h1111111FFFFFFFFF;
defparam \datapath_module|alu_module|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N38
stratixiii_lcell_comb \datapath_module|mdr_mux|f[0]~4 (
// Equation(s):
// \datapath_module|mdr_mux|f[0]~4_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout  & ( (!\datapath_module|mar|data [1] & 
// ((!\datapath_module|mar|data [2]) # ((\cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout )))) # (\datapath_module|mar|data [1] & (((\cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout )) # 
// (\datapath_module|mar|data [2]))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout  & ( (!\datapath_module|mar|data [1] & 
// ((!\datapath_module|mar|data [2]) # ((\cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout )))) # (\datapath_module|mar|data [1] & (!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout ))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout  & ( 
// (!\datapath_module|mar|data [1] & (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout )))) # (\datapath_module|mar|data [1] & 
// (((\cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout )) # (\datapath_module|mar|data [2]))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout  & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout  & ( (!\datapath_module|mar|data [1] & (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout )))) # 
// (\datapath_module|mar|data [1] & (!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout ))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[16]~17_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[32]~33_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[48]~49_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[0]~4 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[0]~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \datapath_module|mdr_mux|f[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N38
stratixiii_lcell_comb \datapath_module|mdr_mux|f[0]~3 (
// Equation(s):
// \datapath_module|mdr_mux|f[0]~3_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout  & ( (!\datapath_module|mar|data [1] & 
// (((!\datapath_module|mar|data [2])) # (\cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout ))) # (\datapath_module|mar|data [1] & (((\datapath_module|mar|data [2]) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout )))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout  & ( 
// (!\datapath_module|mar|data [1] & (((!\datapath_module|mar|data [2])) # (\cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout ))) # (\datapath_module|mar|data [1] & 
// (((\cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout  & !\datapath_module|mar|data [2])))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout  & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout  & ( (!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout  & ((\datapath_module|mar|data [2])))) # 
// (\datapath_module|mar|data [1] & (((\datapath_module|mar|data [2]) # (\cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout )))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout  & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout  & ( (!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout  & ((\datapath_module|mar|data [2])))) # 
// (\datapath_module|mar|data [1] & (((\cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout  & !\datapath_module|mar|data [2])))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[96]~97_combout ),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[80]~81_combout ),
	.datad(!\datapath_module|mar|data [2]),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[112]~113_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[64]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[0]~3 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[0]~3 .lut_mask = 64'h03440377CF44CF77;
defparam \datapath_module|mdr_mux|f[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N8
stratixiii_lcell_comb \datapath_module|mdr_mux|f[0]~5 (
// Equation(s):
// \datapath_module|mdr_mux|f[0]~5_combout  = ( \datapath_module|mdr_mux|f[0]~3_combout  & ( (!\control_module|WideOr5~1_combout  & (((\datapath_module|mdr_mux|f[0]~4_combout )) # (\datapath_module|mar|data [3]))) # (\control_module|WideOr5~1_combout  & 
// (((\datapath_module|alu_module|Selector15~2_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[0]~3_combout  & ( (!\control_module|WideOr5~1_combout  & (!\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[0]~4_combout )))) # 
// (\control_module|WideOr5~1_combout  & (((\datapath_module|alu_module|Selector15~2_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|alu_module|Selector15~2_combout ),
	.datad(!\datapath_module|mdr_mux|f[0]~4_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[0]~5 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[0]~5 .lut_mask = 64'h058D058D27AF27AF;
defparam \datapath_module|mdr_mux|f[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N9
dffeas \datapath_module|mdr|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[0] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N21
dffeas \datapath_module|ir_module|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[0] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N16
stratixiii_lcell_comb \datapath_module|mar_mux|Mux14~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux14~0_combout  = ( \datapath_module|pc|data [1] & ( \control_module|marmux_sel [0] & ( (!\control_module|WideOr0~0_combout  & (\datapath_module|regfile_filter_module|out[1]~2_combout )) # (\control_module|WideOr0~0_combout  & 
// ((!\datapath_module|alu_module|Selector14~7_combout ))) ) ) ) # ( !\datapath_module|pc|data [1] & ( \control_module|marmux_sel [0] & ( (!\control_module|WideOr0~0_combout  & (\datapath_module|regfile_filter_module|out[1]~2_combout )) # 
// (\control_module|WideOr0~0_combout  & ((!\datapath_module|alu_module|Selector14~7_combout ))) ) ) ) # ( \datapath_module|pc|data [1] & ( !\control_module|marmux_sel [0] & ( (\control_module|WideOr0~0_combout ) # (\datapath_module|ir_module|data [0]) ) ) ) 
// # ( !\datapath_module|pc|data [1] & ( !\control_module|marmux_sel [0] & ( (\datapath_module|ir_module|data [0] & !\control_module|WideOr0~0_combout ) ) ) )

	.dataa(!\datapath_module|ir_module|data [0]),
	.datab(!\datapath_module|regfile_filter_module|out[1]~2_combout ),
	.datac(!\datapath_module|alu_module|Selector14~7_combout ),
	.datad(!\control_module|WideOr0~0_combout ),
	.datae(!\datapath_module|pc|data [1]),
	.dataf(!\control_module|marmux_sel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux14~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux14~0 .lut_mask = 64'h550055FF33F033F0;
defparam \datapath_module|mar_mux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N17
dffeas \datapath_module|mar|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[1] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[15]~42 (
// Equation(s):
// \datapath_module|mdr_mux|f[15]~42_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout  & ( ((!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout )))) # (\datapath_module|mar|data [1]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout  & ( (!\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout ))))) # (\datapath_module|mar|data [1] & 
// (!\datapath_module|mar|data [2])) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout  & ( (!\datapath_module|mar|data [1] & 
// ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout ))))) # 
// (\datapath_module|mar|data [1] & (\datapath_module|mar|data [2])) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout  & ( 
// (!\datapath_module|mar|data [1] & ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout )) # (\datapath_module|mar|data [2] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout ))))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[79]~80_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[111]~112_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[127]~128_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[95]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[15]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[15]~42 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[15]~42 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \datapath_module|mdr_mux|f[15]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N16
stratixiii_lcell_comb \datapath_module|mdr_mux|f[15]~43 (
// Equation(s):
// \datapath_module|mdr_mux|f[15]~43_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout  & ( ((!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout )))) # (\datapath_module|mar|data [1]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout  & ( (!\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1])) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout ))) # (\datapath_module|mar|data [2] & (((!\datapath_module|mar|data [1] & \cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout )))) ) ) ) # ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout  & ( (!\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout  & (!\datapath_module|mar|data [1]))) # (\datapath_module|mar|data [2] & (((\cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout ) # 
// (\datapath_module|mar|data [1])))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout  & ( (!\datapath_module|mar|data [1] & 
// ((!\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout )) # (\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout ))))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[15]~16_combout ),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\datapath_module|mar|data [1]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[47]~48_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[63]~64_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[31]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[15]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[15]~43 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[15]~43 .lut_mask = 64'h407043734C7C4F7F;
defparam \datapath_module|mdr_mux|f[15]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N38
stratixiii_lcell_comb \datapath_module|mdr_mux|f[15]~44 (
// Equation(s):
// \datapath_module|mdr_mux|f[15]~44_combout  = ( \datapath_module|mdr_mux|f[15]~43_combout  & ( (!\control_module|WideOr5~1_combout  & ((!\datapath_module|mar|data [3]) # ((\datapath_module|mdr_mux|f[15]~42_combout )))) # (\control_module|WideOr5~1_combout  
// & (((!\datapath_module|alu_module|Selector0~2_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[15]~43_combout  & ( (!\control_module|WideOr5~1_combout  & (\datapath_module|mar|data [3] & (\datapath_module|mdr_mux|f[15]~42_combout ))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector0~2_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|mdr_mux|f[15]~42_combout ),
	.datad(!\datapath_module|alu_module|Selector0~2_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[15]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[15]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[15]~44 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[15]~44 .lut_mask = 64'h57025702DF8ADF8A;
defparam \datapath_module|mdr_mux|f[15]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N39
dffeas \datapath_module|mdr|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[15]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[15] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y32_N7
dffeas \datapath_module|ir_module|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[15] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N36
stratixiii_lcell_comb \control_module|Selector25~0 (
// Equation(s):
// \control_module|Selector25~0_combout  = ( \control_module|state.decode~q  & ( \datapath_module|ir_module|data [13] & ( \control_module|state.fetch3~q  ) ) ) # ( !\control_module|state.decode~q  & ( \datapath_module|ir_module|data [13] & ( 
// \control_module|state.fetch3~q  ) ) ) # ( \control_module|state.decode~q  & ( !\datapath_module|ir_module|data [13] & ( ((!\datapath_module|ir_module|data [14] & (!\datapath_module|ir_module|data [12] & \datapath_module|ir_module|data [15]))) # 
// (\control_module|state.fetch3~q ) ) ) ) # ( !\control_module|state.decode~q  & ( !\datapath_module|ir_module|data [13] & ( \control_module|state.fetch3~q  ) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\datapath_module|ir_module|data [12]),
	.datac(!\control_module|state.fetch3~q ),
	.datad(!\datapath_module|ir_module|data [15]),
	.datae(!\control_module|state.decode~q ),
	.dataf(!\datapath_module|ir_module|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector25~0 .extended_lut = "off";
defparam \control_module|Selector25~0 .lut_mask = 64'h0F0F0F8F0F0F0F0F;
defparam \control_module|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N37
dffeas \control_module|state.decode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.decode .is_wysiwyg = "true";
defparam \control_module|state.decode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N34
stratixiii_lcell_comb \control_module|Selector50~0 (
// Equation(s):
// \control_module|Selector50~0_combout  = ( \datapath_module|ir_module|data [15] & ( (\datapath_module|ir_module|data [14] & (\control_module|state.decode~q  & (!\datapath_module|ir_module|data [12] & !\datapath_module|ir_module|data [13]))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\control_module|state.decode~q ),
	.datac(!\datapath_module|ir_module|data [12]),
	.datad(!\datapath_module|ir_module|data [13]),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector50~0 .extended_lut = "off";
defparam \control_module|Selector50~0 .lut_mask = 64'h0000000010001000;
defparam \control_module|Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N35
dffeas \control_module|state.jmp_ret (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.jmp_ret~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.jmp_ret .is_wysiwyg = "true";
defparam \control_module|state.jmp_ret .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N32
stratixiii_lcell_comb \control_module|Selector0~0 (
// Equation(s):
// \control_module|Selector0~0_combout  = ( \control_module|state.jmp_sub2~q  & ( (!\control_module|state.jmp_ret~q  & (!\control_module|state.trap4~q  & \datapath_module|ir_module|data [11])) ) ) # ( !\control_module|state.jmp_sub2~q  & ( 
// (!\control_module|state.jmp_ret~q  & !\control_module|state.trap4~q ) ) )

	.dataa(!\control_module|state.jmp_ret~q ),
	.datab(!\control_module|state.trap4~q ),
	.datac(gnd),
	.datad(!\datapath_module|ir_module|data [11]),
	.datae(gnd),
	.dataf(!\control_module|state.jmp_sub2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector0~0 .extended_lut = "off";
defparam \control_module|Selector0~0 .lut_mask = 64'h8888888800880088;
defparam \control_module|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N22
stratixiii_lcell_comb \datapath_module|pc_mux|Mux9~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux9~0_combout  = ( \datapath_module|regfile_filter_module|out[6]~12_combout  & ( \datapath_module|offset_adder|Add0~21_sumout  & ( (!\control_module|Selector1~0_combout ) # ((!\control_module|Selector0~0_combout  & 
// (\datapath_module|regfile_module|data~164_combout )) # (\control_module|Selector0~0_combout  & ((\datapath_module|plus2_module|Add0~21_sumout )))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[6]~12_combout  & ( 
// \datapath_module|offset_adder|Add0~21_sumout  & ( (!\control_module|Selector0~0_combout  & (\datapath_module|regfile_module|data~164_combout  & (\control_module|Selector1~0_combout ))) # (\control_module|Selector0~0_combout  & 
// (((!\control_module|Selector1~0_combout ) # (\datapath_module|plus2_module|Add0~21_sumout )))) ) ) ) # ( \datapath_module|regfile_filter_module|out[6]~12_combout  & ( !\datapath_module|offset_adder|Add0~21_sumout  & ( (!\control_module|Selector0~0_combout 
//  & (((!\control_module|Selector1~0_combout )) # (\datapath_module|regfile_module|data~164_combout ))) # (\control_module|Selector0~0_combout  & (((\control_module|Selector1~0_combout  & \datapath_module|plus2_module|Add0~21_sumout )))) ) ) ) # ( 
// !\datapath_module|regfile_filter_module|out[6]~12_combout  & ( !\datapath_module|offset_adder|Add0~21_sumout  & ( (\control_module|Selector1~0_combout  & ((!\control_module|Selector0~0_combout  & (\datapath_module|regfile_module|data~164_combout )) # 
// (\control_module|Selector0~0_combout  & ((\datapath_module|plus2_module|Add0~21_sumout ))))) ) ) )

	.dataa(!\control_module|Selector0~0_combout ),
	.datab(!\datapath_module|regfile_module|data~164_combout ),
	.datac(!\control_module|Selector1~0_combout ),
	.datad(!\datapath_module|plus2_module|Add0~21_sumout ),
	.datae(!\datapath_module|regfile_filter_module|out[6]~12_combout ),
	.dataf(!\datapath_module|offset_adder|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux9~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux9~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \datapath_module|pc_mux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N23
dffeas \datapath_module|pc|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[6] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N4
stratixiii_lcell_comb \datapath_module|mar_mux|Mux9~1 (
// Equation(s):
// \datapath_module|mar_mux|Mux9~1_combout  = ( \datapath_module|ir_module|data [5] & ( \control_module|WideOr0~0_combout  & ( (!\control_module|marmux_sel [0] & \datapath_module|pc|data [6]) ) ) ) # ( !\datapath_module|ir_module|data [5] & ( 
// \control_module|WideOr0~0_combout  & ( (!\control_module|marmux_sel [0] & \datapath_module|pc|data [6]) ) ) ) # ( \datapath_module|ir_module|data [5] & ( !\control_module|WideOr0~0_combout  ) ) # ( !\datapath_module|ir_module|data [5] & ( 
// !\control_module|WideOr0~0_combout  & ( \control_module|marmux_sel [0] ) ) )

	.dataa(gnd),
	.datab(!\control_module|marmux_sel [0]),
	.datac(!\datapath_module|pc|data [6]),
	.datad(gnd),
	.datae(!\datapath_module|ir_module|data [5]),
	.dataf(!\control_module|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux9~1 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux9~1 .lut_mask = 64'h3333FFFF0C0C0C0C;
defparam \datapath_module|mar_mux|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N12
stratixiii_lcell_comb \datapath_module|mar_mux|Mux9~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux9~0_combout  = ( \datapath_module|regfile_filter_module|out[6]~11_combout  & ( \datapath_module|alu_module|Selector9~3_combout  & ( (\datapath_module|mar_mux|Mux9~1_combout  & ((!\control_module|marmux_sel [0]) # 
// ((!\datapath_module|regfile_filter_module|out[0]~0_combout ) # (\datapath_module|regfile_mux|Mux1~0_combout )))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[6]~11_combout  & ( \datapath_module|alu_module|Selector9~3_combout  & ( 
// (\datapath_module|mar_mux|Mux9~1_combout  & ((!\control_module|marmux_sel [0]) # ((\datapath_module|regfile_mux|Mux1~0_combout  & \datapath_module|regfile_filter_module|out[0]~0_combout )))) ) ) ) # ( 
// \datapath_module|regfile_filter_module|out[6]~11_combout  & ( !\datapath_module|alu_module|Selector9~3_combout  & ( (!\control_module|marmux_sel [0] & (\datapath_module|mar_mux|Mux9~1_combout )) # (\control_module|marmux_sel [0] & 
// ((!\datapath_module|mar_mux|Mux9~1_combout ) # ((!\datapath_module|regfile_filter_module|out[0]~0_combout ) # (\datapath_module|regfile_mux|Mux1~0_combout )))) ) ) ) # ( !\datapath_module|regfile_filter_module|out[6]~11_combout  & ( 
// !\datapath_module|alu_module|Selector9~3_combout  & ( (!\control_module|marmux_sel [0] & (\datapath_module|mar_mux|Mux9~1_combout )) # (\control_module|marmux_sel [0] & ((!\datapath_module|mar_mux|Mux9~1_combout ) # 
// ((\datapath_module|regfile_mux|Mux1~0_combout  & \datapath_module|regfile_filter_module|out[0]~0_combout )))) ) ) )

	.dataa(!\control_module|marmux_sel [0]),
	.datab(!\datapath_module|mar_mux|Mux9~1_combout ),
	.datac(!\datapath_module|regfile_mux|Mux1~0_combout ),
	.datad(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datae(!\datapath_module|regfile_filter_module|out[6]~11_combout ),
	.dataf(!\datapath_module|alu_module|Selector9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux9~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux9~0 .lut_mask = 64'h6667776722233323;
defparam \datapath_module|mar_mux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N6
stratixiii_lcell_comb \cache_datapath_module|tag0|data_rtl_0_bypass[18]~feeder (
// Equation(s):
// \cache_datapath_module|tag0|data_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y25_N7
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag0|data_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N29
dffeas \cache_datapath_module|tag0|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag0|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag0|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N28
stratixiii_lcell_comb \cache_datapath_module|tag0|data~6 (
// Equation(s):
// \cache_datapath_module|tag0|data~6_combout  = ( \cache_datapath_module|tag0|data_rtl_0_bypass [17] & ( \cache_datapath_module|tag0|data~0_combout  & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [18]) # ((!\cache_datapath_module|tag0|data_rtl_0_bypass 
// [6] $ (\cache_datapath_module|tag0|data_rtl_0_bypass [5])) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a5 )) ) ) ) # ( !\cache_datapath_module|tag0|data_rtl_0_bypass [17] & ( \cache_datapath_module|tag0|data~0_combout  & ( 
// (\cache_datapath_module|tag0|data_rtl_0_bypass [18] & (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a5  & (!\cache_datapath_module|tag0|data_rtl_0_bypass [6] $ (!\cache_datapath_module|tag0|data_rtl_0_bypass [5])))) ) ) ) # ( 
// \cache_datapath_module|tag0|data_rtl_0_bypass [17] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (!\cache_datapath_module|tag0|data_rtl_0_bypass [18]) # (\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( 
// !\cache_datapath_module|tag0|data_rtl_0_bypass [17] & ( !\cache_datapath_module|tag0|data~0_combout  & ( (\cache_datapath_module|tag0|data_rtl_0_bypass [18] & \cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a5 ) ) ) )

	.dataa(!\cache_datapath_module|tag0|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|tag0|data_rtl_0_bypass [18]),
	.datac(!\cache_datapath_module|tag0|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|tag0|data_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\cache_datapath_module|tag0|data_rtl_0_bypass [17]),
	.dataf(!\cache_datapath_module|tag0|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag0|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag0|data~6 .extended_lut = "off";
defparam \cache_datapath_module|tag0|data~6 .lut_mask = 64'h0033CCFF0012EDFF;
defparam \cache_datapath_module|tag0|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N24
stratixiii_lcell_comb \cache_datapath_module|comparator0|Equal0~1 (
// Equation(s):
// \cache_datapath_module|comparator0|Equal0~1_combout  = ( \datapath_module|mar|data [12] & ( \cache_datapath_module|comparator0|Equal0~3_combout  & ( (\cache_datapath_module|tag0|data~6_combout  & (\cache_datapath_module|comparator0|Equal0~2_combout  & 
// \cache_datapath_module|comparator0|Equal0~0_combout )) ) ) ) # ( !\datapath_module|mar|data [12] & ( \cache_datapath_module|comparator0|Equal0~3_combout  & ( (!\cache_datapath_module|tag0|data~6_combout  & 
// (\cache_datapath_module|comparator0|Equal0~2_combout  & \cache_datapath_module|comparator0|Equal0~0_combout )) ) ) )

	.dataa(!\cache_datapath_module|tag0|data~6_combout ),
	.datab(gnd),
	.datac(!\cache_datapath_module|comparator0|Equal0~2_combout ),
	.datad(!\cache_datapath_module|comparator0|Equal0~0_combout ),
	.datae(!\datapath_module|mar|data [12]),
	.dataf(!\cache_datapath_module|comparator0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|comparator0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|comparator0|Equal0~1 .extended_lut = "off";
defparam \cache_datapath_module|comparator0|Equal0~1 .lut_mask = 64'h00000000000A0005;
defparam \cache_datapath_module|comparator0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N20
stratixiii_lcell_comb \cache_control_module|writecachemux_sel~0 (
// Equation(s):
// \cache_control_module|writecachemux_sel~0_combout  = ( \cache_datapath_module|valid0|data~12_combout  & ( (!\cache_control_module|state.idle_rw_cache~q  & (((\cache_datapath_module|comparator1|Equal0~1_combout  & 
// \cache_datapath_module|valid1|data~12_combout )) # (\cache_datapath_module|comparator0|Equal0~1_combout ))) ) ) # ( !\cache_datapath_module|valid0|data~12_combout  & ( (!\cache_control_module|state.idle_rw_cache~q  & 
// (\cache_datapath_module|comparator1|Equal0~1_combout  & \cache_datapath_module|valid1|data~12_combout )) ) )

	.dataa(!\cache_datapath_module|comparator0|Equal0~1_combout ),
	.datab(!\cache_control_module|state.idle_rw_cache~q ),
	.datac(!\cache_datapath_module|comparator1|Equal0~1_combout ),
	.datad(!\cache_datapath_module|valid1|data~12_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|valid0|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|writecachemux_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|writecachemux_sel~0 .extended_lut = "off";
defparam \cache_control_module|writecachemux_sel~0 .lut_mask = 64'h000C000C444C444C;
defparam \cache_control_module|writecachemux_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N6
stratixiii_lcell_comb \control_module|Selector46~0 (
// Equation(s):
// \control_module|Selector46~0_combout  = ( \control_module|state.calc_addr~q  & ( (\datapath_module|ir_module|data [13] & \datapath_module|ir_module|data [15]) ) )

	.dataa(!\datapath_module|ir_module|data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath_module|ir_module|data [15]),
	.datae(gnd),
	.dataf(!\control_module|state.calc_addr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector46~0 .extended_lut = "off";
defparam \control_module|Selector46~0 .lut_mask = 64'h0000000000550055;
defparam \control_module|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N20
stratixiii_lcell_comb \control_module|Selector37~0 (
// Equation(s):
// \control_module|Selector37~0_combout  = ( \control_module|Selector46~0_combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & (((!\datapath_module|ir_module|data [14] & !\datapath_module|ir_module|data [12])) # (\control_module|state.ldi1~q 
// ))) # (\cache_control_module|writecachemux_sel~0_combout  & (!\datapath_module|ir_module|data [14] & (!\datapath_module|ir_module|data [12]))) ) ) # ( !\control_module|Selector46~0_combout  & ( (!\cache_control_module|writecachemux_sel~0_combout  & 
// \control_module|state.ldi1~q ) ) )

	.dataa(!\cache_control_module|writecachemux_sel~0_combout ),
	.datab(!\datapath_module|ir_module|data [14]),
	.datac(!\datapath_module|ir_module|data [12]),
	.datad(!\control_module|state.ldi1~q ),
	.datae(gnd),
	.dataf(!\control_module|Selector46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector37~0 .extended_lut = "off";
defparam \control_module|Selector37~0 .lut_mask = 64'h00AA00AAC0EAC0EA;
defparam \control_module|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N21
dffeas \control_module|state.ldi1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.ldi1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.ldi1 .is_wysiwyg = "true";
defparam \control_module|state.ldi1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N24
stratixiii_lcell_comb \control_module|Selector38~0 (
// Equation(s):
// \control_module|Selector38~0_combout  = ( \cache_control_module|writecachemux_sel~0_combout  & ( \control_module|state.ldi1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_module|state.ldi1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector38~0 .extended_lut = "off";
defparam \control_module|Selector38~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \control_module|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N25
dffeas \control_module|state.ldi2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.ldi2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.ldi2 .is_wysiwyg = "true";
defparam \control_module|state.ldi2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N30
stratixiii_lcell_comb \control_module|WideOr0~0 (
// Equation(s):
// \control_module|WideOr0~0_combout  = ( !\control_module|state.sti2~q  & ( (!\control_module|state.ldi2~q  & !\control_module|state.trap2~q ) ) )

	.dataa(!\control_module|state.ldi2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_module|state.trap2~q ),
	.datae(!\control_module|state.sti2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr0~0 .extended_lut = "off";
defparam \control_module|WideOr0~0 .lut_mask = 64'hAA000000AA000000;
defparam \control_module|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N22
stratixiii_lcell_comb \datapath_module|mar_mux|Mux11~1 (
// Equation(s):
// \datapath_module|mar_mux|Mux11~1_combout  = ( \datapath_module|pc|data [4] & ( ((!\control_module|marmux_sel [0] & \datapath_module|ir_module|data [3])) # (\control_module|WideOr0~0_combout ) ) ) # ( !\datapath_module|pc|data [4] & ( 
// (!\control_module|WideOr0~0_combout  & (!\control_module|marmux_sel [0] & \datapath_module|ir_module|data [3])) # (\control_module|WideOr0~0_combout  & (\control_module|marmux_sel [0])) ) )

	.dataa(!\control_module|WideOr0~0_combout ),
	.datab(!\control_module|marmux_sel [0]),
	.datac(!\datapath_module|ir_module|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|pc|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux11~1 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux11~1 .lut_mask = 64'h191919195D5D5D5D;
defparam \datapath_module|mar_mux|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N36
stratixiii_lcell_comb \datapath_module|mar_mux|Mux11~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux11~0_combout  = ( \control_module|marmux_sel [0] & ( \datapath_module|regfile_mux|Mux3~0_combout  & ( (!\datapath_module|mar_mux|Mux11~1_combout  & (((!\datapath_module|regfile_filter_module|out[4]~7_combout )) # 
// (\datapath_module|regfile_filter_module|out[0]~0_combout ))) # (\datapath_module|mar_mux|Mux11~1_combout  & (((!\datapath_module|alu_module|Selector11~3_combout )))) ) ) ) # ( !\control_module|marmux_sel [0] & ( \datapath_module|regfile_mux|Mux3~0_combout 
//  & ( \datapath_module|mar_mux|Mux11~1_combout  ) ) ) # ( \control_module|marmux_sel [0] & ( !\datapath_module|regfile_mux|Mux3~0_combout  & ( (!\datapath_module|mar_mux|Mux11~1_combout  & (!\datapath_module|regfile_filter_module|out[0]~0_combout  & 
// (!\datapath_module|regfile_filter_module|out[4]~7_combout ))) # (\datapath_module|mar_mux|Mux11~1_combout  & (((!\datapath_module|alu_module|Selector11~3_combout )))) ) ) ) # ( !\control_module|marmux_sel [0] & ( 
// !\datapath_module|regfile_mux|Mux3~0_combout  & ( \datapath_module|mar_mux|Mux11~1_combout  ) ) )

	.dataa(!\datapath_module|mar_mux|Mux11~1_combout ),
	.datab(!\datapath_module|regfile_filter_module|out[0]~0_combout ),
	.datac(!\datapath_module|regfile_filter_module|out[4]~7_combout ),
	.datad(!\datapath_module|alu_module|Selector11~3_combout ),
	.datae(!\control_module|marmux_sel [0]),
	.dataf(!\datapath_module|regfile_mux|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux11~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux11~0 .lut_mask = 64'h5555D5805555F7A2;
defparam \datapath_module|mar_mux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N25
dffeas \datapath_module|mar|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[4] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N7
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N1
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|lddata0_mux|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N11
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N24
stratixiii_lcell_comb \cache_datapath_module|data0|data~0 (
// Equation(s):
// \cache_datapath_module|data0|data~0_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [2] & ( (\cache_datapath_module|data0|data_rtl_0_bypass [1] & \cache_datapath_module|data0|data_rtl_0_bypass [0]) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [2] & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [1] & \cache_datapath_module|data0|data_rtl_0_bypass [0]) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [1]),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|data0|data_rtl_0_bypass [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data~0 .extended_lut = "off";
defparam \cache_datapath_module|data0|data~0 .lut_mask = 64'h0C0C0C0C03030303;
defparam \cache_datapath_module|data0|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N15
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N39
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N21
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N6
stratixiii_lcell_comb \cache_datapath_module|data0|data~1 (
// Equation(s):
// \cache_datapath_module|data0|data~1_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [6] & ( (\cache_datapath_module|data0|data~0_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [5] & (!\cache_datapath_module|data0|data_rtl_0_bypass 
// [4] $ (\cache_datapath_module|data0|data_rtl_0_bypass [3])))) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [6] & ( (\cache_datapath_module|data0|data~0_combout  & (!\cache_datapath_module|data0|data_rtl_0_bypass [5] & 
// (!\cache_datapath_module|data0|data_rtl_0_bypass [4] $ (\cache_datapath_module|data0|data_rtl_0_bypass [3])))) ) )

	.dataa(!\cache_datapath_module|data0|data~0_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [4]),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [3]),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [5]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|data0|data_rtl_0_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data~1 .extended_lut = "off";
defparam \cache_datapath_module|data0|data~1 .lut_mask = 64'h4100410000410041;
defparam \cache_datapath_module|data0|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N30
stratixiii_lcell_comb \cache_datapath_module|data0|data_rtl_0_bypass[254]~feeder (
// Equation(s):
// \cache_datapath_module|data0|data_rtl_0_bypass[254]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data0|data_rtl_0_bypass[254]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[254]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[254]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data0|data_rtl_0_bypass[254]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N31
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[254] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data0|data_rtl_0_bypass[254]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [254]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[254] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[254] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N28
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[253]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[253]~feeder_combout  = ( \cache_datapath_module|writecache_mux|f[123]~262_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|writecache_mux|f[123]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[253]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[253]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[253]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[253]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N29
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[253] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[253]~feeder_combout ),
	.asdata(\pmem_rdata[123]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [253]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[253] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[253] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N26
stratixiii_lcell_comb \cache_datapath_module|data1|data_rtl_0_bypass[254]~feeder (
// Equation(s):
// \cache_datapath_module|data1|data_rtl_0_bypass[254]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data_rtl_0_bypass[254]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[254]~feeder .extended_lut = "off";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[254]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|data1|data_rtl_0_bypass[254]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N27
dffeas \cache_datapath_module|data1|data_rtl_0_bypass[254] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|data1|data_rtl_0_bypass[254]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data1|data_rtl_0_bypass [254]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data1|data_rtl_0_bypass[254] .is_wysiwyg = "true";
defparam \cache_datapath_module|data1|data_rtl_0_bypass[254] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N8
stratixiii_lcell_comb \cache_datapath_module|data1|data~124 (
// Equation(s):
// \cache_datapath_module|data1|data~124_combout  = ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a123  & ( \cache_datapath_module|data1|data~0_combout  & ( ((\cache_datapath_module|data1|data_rtl_0_bypass [254] & 
// (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|data1|data_rtl_0_bypass [5])))) # (\cache_datapath_module|data1|data_rtl_0_bypass [253]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a123  & ( 
// \cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [253] & ((!\cache_datapath_module|data1|data_rtl_0_bypass [254]) # (!\cache_datapath_module|data1|data_rtl_0_bypass [6] $ 
// (\cache_datapath_module|data1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a123  & ( !\cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [254]) # 
// (\cache_datapath_module|data1|data_rtl_0_bypass [253]) ) ) ) # ( !\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a123  & ( !\cache_datapath_module|data1|data~0_combout  & ( (\cache_datapath_module|data1|data_rtl_0_bypass [253] & 
// !\cache_datapath_module|data1|data_rtl_0_bypass [254]) ) ) )

	.dataa(!\cache_datapath_module|data1|data_rtl_0_bypass [253]),
	.datab(!\cache_datapath_module|data1|data_rtl_0_bypass [254]),
	.datac(!\cache_datapath_module|data1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|data1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|data1|data_rtl_0|auto_generated|ram_block1a123 ),
	.dataf(!\cache_datapath_module|data1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|data1|data~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|data1|data~124 .extended_lut = "off";
defparam \cache_datapath_module|data1|data~124 .lut_mask = 64'h4444777754455775;
defparam \cache_datapath_module|data1|data~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N13
dffeas \cache_datapath_module|data0|data_rtl_0_bypass[253] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|writecache_mux|f[123]~262_combout ),
	.asdata(\pmem_rdata[123]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\cache_control_module|writecachemux_sel~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|data0|data_rtl_0_bypass [253]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|data0|data_rtl_0_bypass[253] .is_wysiwyg = "true";
defparam \cache_datapath_module|data0|data_rtl_0_bypass[253] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N32
stratixiii_lcell_comb \cache_datapath_module|byte_select_mux_module|selected_data[123]~124 (
// Equation(s):
// \cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [253] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( 
// \cache_datapath_module|data1|data~124_combout  ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [253] & ( \cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( \cache_datapath_module|data1|data~124_combout  ) ) ) # ( 
// \cache_datapath_module|data0|data_rtl_0_bypass [253] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [254]) # 
// (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a123 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [253] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [254] & \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a123 
// )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [254]),
	.datac(!\cache_datapath_module|data1|data~124_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a123 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [253]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|byte_select_mux_module|selected_data[123]~124 .extended_lut = "off";
defparam \cache_datapath_module|byte_select_mux_module|selected_data[123]~124 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|byte_select_mux_module|selected_data[123]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N16
stratixiii_lcell_comb \datapath_module|mdr_mux|f[11]~18 (
// Equation(s):
// \datapath_module|mdr_mux|f[11]~18_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout  & ( (!\datapath_module|mar|data [2]) # 
// ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout ))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout  & ( (!\datapath_module|mar|data [2] & (((\datapath_module|mar|data [1])))) # 
// (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout ))) # (\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout )))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout  & ( 
// (!\datapath_module|mar|data [2] & (((!\datapath_module|mar|data [1])))) # (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout ))) # (\datapath_module|mar|data 
// [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout )))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout 
//  & ( (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout ))) # (\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout )))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[123]~124_combout ),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\datapath_module|mar|data [1]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[107]~108_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[75]~76_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[91]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[11]~18 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[11]~18 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \datapath_module|mdr_mux|f[11]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N36
stratixiii_lcell_comb \datapath_module|mdr_mux|f[11]~19 (
// Equation(s):
// \datapath_module|mdr_mux|f[11]~19_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout  & ( ((!\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout )))) # (\datapath_module|mar|data [2]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout  & ( (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout ))))) # (\datapath_module|mar|data [2] & 
// (((\datapath_module|mar|data [1])))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout  & ( (!\datapath_module|mar|data [2] & 
// ((!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout ))))) # 
// (\datapath_module|mar|data [2] & (((!\datapath_module|mar|data [1])))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout  & ( 
// (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout )) # (\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout ))))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[11]~12_combout ),
	.datab(!\datapath_module|mar|data [2]),
	.datac(!\datapath_module|mar|data [1]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[27]~28_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[43]~44_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[59]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[11]~19 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[11]~19 .lut_mask = 64'h404C707C434F737F;
defparam \datapath_module|mdr_mux|f[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N24
stratixiii_lcell_comb \datapath_module|mdr_mux|f[11]~20 (
// Equation(s):
// \datapath_module|mdr_mux|f[11]~20_combout  = ( \datapath_module|alu_module|Selector4~6_combout  & ( (!\control_module|WideOr5~1_combout  & ((!\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[11]~19_combout ))) # (\datapath_module|mar|data [3] 
// & (\datapath_module|mdr_mux|f[11]~18_combout )))) ) ) # ( !\datapath_module|alu_module|Selector4~6_combout  & ( ((!\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[11]~19_combout ))) # (\datapath_module|mar|data [3] & 
// (\datapath_module|mdr_mux|f[11]~18_combout ))) # (\control_module|WideOr5~1_combout ) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|mdr_mux|f[11]~18_combout ),
	.datad(!\datapath_module|mdr_mux|f[11]~19_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|alu_module|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[11]~20 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[11]~20 .lut_mask = 64'h57DF57DF028A028A;
defparam \datapath_module|mdr_mux|f[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N25
dffeas \datapath_module|mdr|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[11]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[11] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N33
dffeas \datapath_module|ir_module|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[11] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N30
stratixiii_lcell_comb \control_module|Selector1~0 (
// Equation(s):
// \control_module|Selector1~0_combout  = (!\control_module|state.br_taken~q  & (!\control_module|state.trap4~q  & ((!\datapath_module|ir_module|data [11]) # (!\control_module|state.jmp_sub2~q ))))

	.dataa(!\datapath_module|ir_module|data [11]),
	.datab(!\control_module|state.jmp_sub2~q ),
	.datac(!\control_module|state.br_taken~q ),
	.datad(!\control_module|state.trap4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector1~0 .extended_lut = "off";
defparam \control_module|Selector1~0 .lut_mask = 64'hE000E000E000E000;
defparam \control_module|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N6
stratixiii_lcell_comb \datapath_module|pc_mux|Mux12~0 (
// Equation(s):
// \datapath_module|pc_mux|Mux12~0_combout  = ( \datapath_module|plus2_module|Add0~9_sumout  & ( \datapath_module|regfile_filter_module|out[3]~6_combout  & ( (!\control_module|Selector1~0_combout  & (((!\control_module|Selector0~0_combout ) # 
// (\datapath_module|offset_adder|Add0~9_sumout )))) # (\control_module|Selector1~0_combout  & (((\control_module|Selector0~0_combout )) # (\datapath_module|regfile_module|data~260_combout ))) ) ) ) # ( !\datapath_module|plus2_module|Add0~9_sumout  & ( 
// \datapath_module|regfile_filter_module|out[3]~6_combout  & ( (!\control_module|Selector1~0_combout  & (((!\control_module|Selector0~0_combout ) # (\datapath_module|offset_adder|Add0~9_sumout )))) # (\control_module|Selector1~0_combout  & 
// (\datapath_module|regfile_module|data~260_combout  & ((!\control_module|Selector0~0_combout )))) ) ) ) # ( \datapath_module|plus2_module|Add0~9_sumout  & ( !\datapath_module|regfile_filter_module|out[3]~6_combout  & ( (!\control_module|Selector1~0_combout 
//  & (((\datapath_module|offset_adder|Add0~9_sumout  & \control_module|Selector0~0_combout )))) # (\control_module|Selector1~0_combout  & (((\control_module|Selector0~0_combout )) # (\datapath_module|regfile_module|data~260_combout ))) ) ) ) # ( 
// !\datapath_module|plus2_module|Add0~9_sumout  & ( !\datapath_module|regfile_filter_module|out[3]~6_combout  & ( (!\control_module|Selector1~0_combout  & (((\datapath_module|offset_adder|Add0~9_sumout  & \control_module|Selector0~0_combout )))) # 
// (\control_module|Selector1~0_combout  & (\datapath_module|regfile_module|data~260_combout  & ((!\control_module|Selector0~0_combout )))) ) ) )

	.dataa(!\control_module|Selector1~0_combout ),
	.datab(!\datapath_module|regfile_module|data~260_combout ),
	.datac(!\datapath_module|offset_adder|Add0~9_sumout ),
	.datad(!\control_module|Selector0~0_combout ),
	.datae(!\datapath_module|plus2_module|Add0~9_sumout ),
	.dataf(!\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|pc_mux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|pc_mux|Mux12~0 .extended_lut = "off";
defparam \datapath_module|pc_mux|Mux12~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \datapath_module|pc_mux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N7
dffeas \datapath_module|pc|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|pc_mux|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr4~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|pc|data[3] .is_wysiwyg = "true";
defparam \datapath_module|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N22
stratixiii_lcell_comb \datapath_module|mar_mux|Mux12~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux12~0_combout  = ( \datapath_module|ir_module|data [2] & ( \datapath_module|alu_module|Selector12~7_combout  & ( (!\control_module|WideOr0~0_combout  & (((!\control_module|marmux_sel [0]) # 
// (\datapath_module|regfile_filter_module|out[3]~6_combout )))) # (\control_module|WideOr0~0_combout  & (\datapath_module|pc|data [3] & ((!\control_module|marmux_sel [0])))) ) ) ) # ( !\datapath_module|ir_module|data [2] & ( 
// \datapath_module|alu_module|Selector12~7_combout  & ( (!\control_module|WideOr0~0_combout  & (((\datapath_module|regfile_filter_module|out[3]~6_combout  & \control_module|marmux_sel [0])))) # (\control_module|WideOr0~0_combout  & (\datapath_module|pc|data 
// [3] & ((!\control_module|marmux_sel [0])))) ) ) ) # ( \datapath_module|ir_module|data [2] & ( !\datapath_module|alu_module|Selector12~7_combout  & ( (!\control_module|WideOr0~0_combout  & (((!\control_module|marmux_sel [0]) # 
// (\datapath_module|regfile_filter_module|out[3]~6_combout )))) # (\control_module|WideOr0~0_combout  & (((\control_module|marmux_sel [0])) # (\datapath_module|pc|data [3]))) ) ) ) # ( !\datapath_module|ir_module|data [2] & ( 
// !\datapath_module|alu_module|Selector12~7_combout  & ( (!\control_module|WideOr0~0_combout  & (((\datapath_module|regfile_filter_module|out[3]~6_combout  & \control_module|marmux_sel [0])))) # (\control_module|WideOr0~0_combout  & 
// (((\control_module|marmux_sel [0])) # (\datapath_module|pc|data [3]))) ) ) )

	.dataa(!\datapath_module|pc|data [3]),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(!\datapath_module|regfile_filter_module|out[3]~6_combout ),
	.datad(!\control_module|marmux_sel [0]),
	.datae(!\datapath_module|ir_module|data [2]),
	.dataf(!\datapath_module|alu_module|Selector12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux12~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux12~0 .lut_mask = 64'h113FDD3F110CDD0C;
defparam \datapath_module|mar_mux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N23
dffeas \datapath_module|mar|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mar_mux|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[3] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N36
stratixiii_lcell_comb \datapath_module|mdr_mux|f[12]~25 (
// Equation(s):
// \datapath_module|mdr_mux|f[12]~25_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout  & ( (!\datapath_module|mar|data [2]) # 
// ((!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout )))) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout  & ( (!\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout  & (\datapath_module|mar|data [2]))) # (\datapath_module|mar|data [1] & (((!\datapath_module|mar|data [2]) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout )))) ) ) ) # ( \cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout  & ( 
// (!\datapath_module|mar|data [1] & (((!\datapath_module|mar|data [2])) # (\cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout ))) # (\datapath_module|mar|data [1] & (((\datapath_module|mar|data [2] & 
// \cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout )))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout  & ( 
// (\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout )) # (\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout ))))) ) ) )

	.dataa(!\cache_datapath_module|byte_select_mux_module|selected_data[44]~45_combout ),
	.datab(!\datapath_module|mar|data [1]),
	.datac(!\datapath_module|mar|data [2]),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[60]~61_combout ),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[12]~13_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[28]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[12]~25 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[12]~25 .lut_mask = 64'h0407C4C73437F4F7;
defparam \datapath_module|mdr_mux|f[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N16
stratixiii_lcell_comb \datapath_module|mdr_mux|f[12]~24 (
// Equation(s):
// \datapath_module|mdr_mux|f[12]~24_combout  = ( \datapath_module|mar|data [1] & ( \cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout  & ( (!\datapath_module|mar|data [2]) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[124]~125_combout ) ) ) ) # ( !\datapath_module|mar|data [1] & ( \cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout  & ( (!\datapath_module|mar|data [2] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[76]~77_combout ))) # (\datapath_module|mar|data [2] & (\cache_datapath_module|byte_select_mux_module|selected_data[108]~109_combout )) ) ) ) # ( \datapath_module|mar|data [1] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout  & ( (\datapath_module|mar|data [2] & \cache_datapath_module|byte_select_mux_module|selected_data[124]~125_combout ) ) ) ) # ( !\datapath_module|mar|data [1] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout  & ( (!\datapath_module|mar|data [2] & ((\cache_datapath_module|byte_select_mux_module|selected_data[76]~77_combout ))) # (\datapath_module|mar|data [2] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[108]~109_combout )) ) ) )

	.dataa(!\datapath_module|mar|data [2]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[124]~125_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[108]~109_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[76]~77_combout ),
	.datae(!\datapath_module|mar|data [1]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[92]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[12]~24 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[12]~24 .lut_mask = 64'h05AF111105AFBBBB;
defparam \datapath_module|mdr_mux|f[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N0
stratixiii_lcell_comb \datapath_module|mdr_mux|f[12]~26 (
// Equation(s):
// \datapath_module|mdr_mux|f[12]~26_combout  = ( \datapath_module|mdr_mux|f[12]~24_combout  & ( (!\control_module|WideOr5~1_combout  & (((\datapath_module|mdr_mux|f[12]~25_combout )) # (\datapath_module|mar|data [3]))) # (\control_module|WideOr5~1_combout  
// & (((!\datapath_module|alu_module|Selector3~5_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[12]~24_combout  & ( (!\control_module|WideOr5~1_combout  & (!\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[12]~25_combout )))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector3~5_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|alu_module|Selector3~5_combout ),
	.datad(!\datapath_module|mdr_mux|f[12]~25_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[12]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[12]~26 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[12]~26 .lut_mask = 64'h50D850D872FA72FA;
defparam \datapath_module|mdr_mux|f[12]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N1
dffeas \datapath_module|mdr|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[12]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[12] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N31
dffeas \datapath_module|ir_module|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[12] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N6
stratixiii_lcell_comb \control_module|Selector46~1 (
// Equation(s):
// \control_module|Selector46~1_combout  = ( \control_module|Selector46~0_combout  & ( (!\datapath_module|ir_module|data [12] & (\control_module|state.sti1~q  & (!\cache_control_module|writecachemux_sel~0_combout ))) # (\datapath_module|ir_module|data [12] & 
// ((!\datapath_module|ir_module|data [14]) # ((\control_module|state.sti1~q  & !\cache_control_module|writecachemux_sel~0_combout )))) ) ) # ( !\control_module|Selector46~0_combout  & ( (\control_module|state.sti1~q  & 
// !\cache_control_module|writecachemux_sel~0_combout ) ) )

	.dataa(!\datapath_module|ir_module|data [12]),
	.datab(!\control_module|state.sti1~q ),
	.datac(!\cache_control_module|writecachemux_sel~0_combout ),
	.datad(!\datapath_module|ir_module|data [14]),
	.datae(gnd),
	.dataf(!\control_module|Selector46~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector46~1 .extended_lut = "off";
defparam \control_module|Selector46~1 .lut_mask = 64'h3030303075307530;
defparam \control_module|Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N7
dffeas \control_module|state.sti1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector46~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.sti1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.sti1 .is_wysiwyg = "true";
defparam \control_module|state.sti1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N14
stratixiii_lcell_comb \control_module|WideOr5~0 (
// Equation(s):
// \control_module|WideOr5~0_combout  = ( !\control_module|state.fetch2~q  & ( (!\control_module|state.ldi1~q  & (!\control_module|state.ldr1~q  & !\control_module|state.ldb2~q )) ) )

	.dataa(!\control_module|state.ldi1~q ),
	.datab(!\control_module|state.ldr1~q ),
	.datac(!\control_module|state.ldb2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_module|state.fetch2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr5~0 .extended_lut = "off";
defparam \control_module|WideOr5~0 .lut_mask = 64'h8080808000000000;
defparam \control_module|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N4
stratixiii_lcell_comb \control_module|WideOr5~1 (
// Equation(s):
// \control_module|WideOr5~1_combout  = ( \control_module|WideOr5~0_combout  & ( (!\control_module|state.sti1~q  & (!\control_module|state.ldi3~q  & !\control_module|state.trap3~q )) ) )

	.dataa(gnd),
	.datab(!\control_module|state.sti1~q ),
	.datac(!\control_module|state.ldi3~q ),
	.datad(!\control_module|state.trap3~q ),
	.datae(gnd),
	.dataf(!\control_module|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr5~1 .extended_lut = "off";
defparam \control_module|WideOr5~1 .lut_mask = 64'h00000000C000C000;
defparam \control_module|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N18
stratixiii_lcell_comb \datapath_module|mdr_mux|f[14]~36 (
// Equation(s):
// \datapath_module|mdr_mux|f[14]~36_combout  = ( \datapath_module|mar|data [2] & ( \cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout  & ( (!\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[110]~111_combout )) # (\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[126]~127_combout ))) ) ) ) # ( !\datapath_module|mar|data [2] & ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout  & ( (\cache_datapath_module|byte_select_mux_module|selected_data[78]~79_combout ) # (\datapath_module|mar|data [1]) ) ) ) # ( \datapath_module|mar|data [2] & ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout  & ( (!\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[110]~111_combout )) # (\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[126]~127_combout ))) ) ) ) # ( !\datapath_module|mar|data [2] & ( !\cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout  & ( (!\datapath_module|mar|data [1] & 
// \cache_datapath_module|byte_select_mux_module|selected_data[78]~79_combout ) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[110]~111_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[126]~127_combout ),
	.datad(!\cache_datapath_module|byte_select_mux_module|selected_data[78]~79_combout ),
	.datae(!\datapath_module|mar|data [2]),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[94]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[14]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[14]~36 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[14]~36 .lut_mask = 64'h00AA272755FF2727;
defparam \datapath_module|mdr_mux|f[14]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N36
stratixiii_lcell_comb \datapath_module|mdr_mux|f[14]~37 (
// Equation(s):
// \datapath_module|mdr_mux|f[14]~37_combout  = ( \cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout  & ( ((!\datapath_module|mar|data [1] & 
// ((\cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout ))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout ))) # (\datapath_module|mar|data [2]) ) ) ) # ( 
// !\cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout  & ( \cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout  & ( (!\datapath_module|mar|data [1] & (((\datapath_module|mar|data [2]) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout )))) # (\datapath_module|mar|data [1] & (\cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout  & ((!\datapath_module|mar|data [2])))) ) ) ) # ( 
// \cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout  & ( (!\datapath_module|mar|data [1] & 
// (((\cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout  & !\datapath_module|mar|data [2])))) # (\datapath_module|mar|data [1] & (((\datapath_module|mar|data [2])) # 
// (\cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout ))) ) ) ) # ( !\cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout  & ( !\cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout  & ( 
// (!\datapath_module|mar|data [2] & ((!\datapath_module|mar|data [1] & ((\cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout ))) # (\datapath_module|mar|data [1] & 
// (\cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [1]),
	.datab(!\cache_datapath_module|byte_select_mux_module|selected_data[30]~31_combout ),
	.datac(!\cache_datapath_module|byte_select_mux_module|selected_data[14]~15_combout ),
	.datad(!\datapath_module|mar|data [2]),
	.datae(!\cache_datapath_module|byte_select_mux_module|selected_data[62]~63_combout ),
	.dataf(!\cache_datapath_module|byte_select_mux_module|selected_data[46]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[14]~37 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[14]~37 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \datapath_module|mdr_mux|f[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y32_N14
stratixiii_lcell_comb \datapath_module|mdr_mux|f[14]~38 (
// Equation(s):
// \datapath_module|mdr_mux|f[14]~38_combout  = ( \datapath_module|mdr_mux|f[14]~37_combout  & ( (!\control_module|WideOr5~1_combout  & ((!\datapath_module|mar|data [3]) # ((\datapath_module|mdr_mux|f[14]~36_combout )))) # (\control_module|WideOr5~1_combout  
// & (((!\datapath_module|alu_module|Selector1~6_combout )))) ) ) # ( !\datapath_module|mdr_mux|f[14]~37_combout  & ( (!\control_module|WideOr5~1_combout  & (\datapath_module|mar|data [3] & ((\datapath_module|mdr_mux|f[14]~36_combout )))) # 
// (\control_module|WideOr5~1_combout  & (((!\datapath_module|alu_module|Selector1~6_combout )))) ) )

	.dataa(!\control_module|WideOr5~1_combout ),
	.datab(!\datapath_module|mar|data [3]),
	.datac(!\datapath_module|alu_module|Selector1~6_combout ),
	.datad(!\datapath_module|mdr_mux|f[14]~36_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mdr_mux|f[14]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mdr_mux|f[14]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mdr_mux|f[14]~38 .extended_lut = "off";
defparam \datapath_module|mdr_mux|f[14]~38 .lut_mask = 64'h50725072D8FAD8FA;
defparam \datapath_module|mdr_mux|f[14]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y32_N15
dffeas \datapath_module|mdr|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datapath_module|mdr_mux|f[14]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_module|WideOr6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mdr|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mdr|data[14] .is_wysiwyg = "true";
defparam \datapath_module|mdr|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N39
dffeas \datapath_module|ir_module|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mdr|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|ir_module|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|ir_module|data[14] .is_wysiwyg = "true";
defparam \datapath_module|ir_module|data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N22
stratixiii_lcell_comb \control_module|Selector27~0 (
// Equation(s):
// \control_module|Selector27~0_combout  = ( !\datapath_module|ir_module|data [13] & ( (\datapath_module|ir_module|data [14] & (\datapath_module|ir_module|data [12] & (!\datapath_module|ir_module|data [15] & \control_module|state.decode~q ))) ) )

	.dataa(!\datapath_module|ir_module|data [14]),
	.datab(!\datapath_module|ir_module|data [12]),
	.datac(!\datapath_module|ir_module|data [15]),
	.datad(!\control_module|state.decode~q ),
	.datae(gnd),
	.dataf(!\datapath_module|ir_module|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector27~0 .extended_lut = "off";
defparam \control_module|Selector27~0 .lut_mask = 64'h0010001000000000;
defparam \control_module|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N23
dffeas \control_module|state.s_and (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.s_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.s_and .is_wysiwyg = "true";
defparam \control_module|state.s_and .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N6
stratixiii_lcell_comb \control_module|WideOr11~1 (
// Equation(s):
// \control_module|WideOr11~1_combout  = ( !\control_module|state.shf~q  & ( (!\control_module|state.s_and~q  & (\control_module|WideOr17~0_combout  & (!\control_module|state.s_add~q  & !\control_module|state.s_not~q ))) ) )

	.dataa(!\control_module|state.s_and~q ),
	.datab(!\control_module|WideOr17~0_combout ),
	.datac(!\control_module|state.s_add~q ),
	.datad(!\control_module|state.s_not~q ),
	.datae(gnd),
	.dataf(!\control_module|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|WideOr11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|WideOr11~1 .extended_lut = "off";
defparam \control_module|WideOr11~1 .lut_mask = 64'h2000200000000000;
defparam \control_module|WideOr11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N8
stratixiii_lcell_comb \control_module|Selector22~0 (
// Equation(s):
// \control_module|Selector22~0_combout  = ( !\control_module|state.br~q  & ( \datapath_module|cccomp|WideOr0~combout  & ( (\control_module|WideOr11~1_combout  & (\control_module|WideOr4~0_combout  & (!\control_module|state.lea~q  & 
// !\cache_control_module|writecachemux_sel~1_combout ))) ) ) ) # ( \control_module|state.br~q  & ( !\datapath_module|cccomp|WideOr0~combout  & ( (\control_module|WideOr11~1_combout  & (\control_module|WideOr4~0_combout  & (!\control_module|state.lea~q  & 
// !\cache_control_module|writecachemux_sel~1_combout ))) ) ) ) # ( !\control_module|state.br~q  & ( !\datapath_module|cccomp|WideOr0~combout  & ( (\control_module|WideOr11~1_combout  & (\control_module|WideOr4~0_combout  & (!\control_module|state.lea~q  & 
// !\cache_control_module|writecachemux_sel~1_combout ))) ) ) )

	.dataa(!\control_module|WideOr11~1_combout ),
	.datab(!\control_module|WideOr4~0_combout ),
	.datac(!\control_module|state.lea~q ),
	.datad(!\cache_control_module|writecachemux_sel~1_combout ),
	.datae(!\control_module|state.br~q ),
	.dataf(!\datapath_module|cccomp|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|Selector22~0 .extended_lut = "off";
defparam \control_module|Selector22~0 .lut_mask = 64'h1000100010000000;
defparam \control_module|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N9
dffeas \control_module|state.fetch1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\control_module|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_module|state.fetch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_module|state.fetch1 .is_wysiwyg = "true";
defparam \control_module|state.fetch1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N12
stratixiii_lcell_comb \control_module|marmux_sel[0] (
// Equation(s):
// \control_module|marmux_sel [0] = (\control_module|state.fetch1~q  & !\control_module|state.trap2~q )

	.dataa(!\control_module|state.fetch1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_module|state.trap2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_module|marmux_sel [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_module|marmux_sel[0] .extended_lut = "off";
defparam \control_module|marmux_sel[0] .lut_mask = 64'h5500550055005500;
defparam \control_module|marmux_sel[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N8
stratixiii_lcell_comb \datapath_module|mar_mux|Mux10~0 (
// Equation(s):
// \datapath_module|mar_mux|Mux10~0_combout  = ( \datapath_module|ir_module|data [4] & ( \datapath_module|alu_module|Selector10~6_combout  & ( (!\control_module|marmux_sel [0] & ((!\control_module|WideOr0~0_combout ) # ((\datapath_module|pc|data [5])))) # 
// (\control_module|marmux_sel [0] & (!\control_module|WideOr0~0_combout  & (\datapath_module|regfile_filter_module|out[5]~10_combout ))) ) ) ) # ( !\datapath_module|ir_module|data [4] & ( \datapath_module|alu_module|Selector10~6_combout  & ( 
// (!\control_module|marmux_sel [0] & (\control_module|WideOr0~0_combout  & ((\datapath_module|pc|data [5])))) # (\control_module|marmux_sel [0] & (!\control_module|WideOr0~0_combout  & (\datapath_module|regfile_filter_module|out[5]~10_combout ))) ) ) ) # ( 
// \datapath_module|ir_module|data [4] & ( !\datapath_module|alu_module|Selector10~6_combout  & ( (!\control_module|marmux_sel [0] & ((!\control_module|WideOr0~0_combout ) # ((\datapath_module|pc|data [5])))) # (\control_module|marmux_sel [0] & 
// (((\datapath_module|regfile_filter_module|out[5]~10_combout )) # (\control_module|WideOr0~0_combout ))) ) ) ) # ( !\datapath_module|ir_module|data [4] & ( !\datapath_module|alu_module|Selector10~6_combout  & ( (!\control_module|marmux_sel [0] & 
// (\control_module|WideOr0~0_combout  & ((\datapath_module|pc|data [5])))) # (\control_module|marmux_sel [0] & (((\datapath_module|regfile_filter_module|out[5]~10_combout )) # (\control_module|WideOr0~0_combout ))) ) ) )

	.dataa(!\control_module|marmux_sel [0]),
	.datab(!\control_module|WideOr0~0_combout ),
	.datac(!\datapath_module|regfile_filter_module|out[5]~10_combout ),
	.datad(!\datapath_module|pc|data [5]),
	.datae(!\datapath_module|ir_module|data [4]),
	.dataf(!\datapath_module|alu_module|Selector10~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath_module|mar_mux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath_module|mar_mux|Mux10~0 .extended_lut = "off";
defparam \datapath_module|mar_mux|Mux10~0 .lut_mask = 64'h15379DBF04268CAE;
defparam \datapath_module|mar_mux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N9
dffeas \datapath_module|mar|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath_module|mar|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath_module|mar|data[5] .is_wysiwyg = "true";
defparam \datapath_module|mar|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N38
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[3]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[3]~feeder_combout  = ( \datapath_module|mar|data [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[3]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N39
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|ld_arrays_1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N31
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N21
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N6
stratixiii_lcell_comb \cache_datapath_module|tag1|data~0 (
// Equation(s):
// \cache_datapath_module|tag1|data~0_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [4] & ( (\cache_datapath_module|tag1|data_rtl_0_bypass [3] & (\cache_datapath_module|tag1|data_rtl_0_bypass [0] & (!\cache_datapath_module|tag1|data_rtl_0_bypass 
// [2] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [1])))) ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [4] & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [3] & (\cache_datapath_module|tag1|data_rtl_0_bypass [0] & 
// (!\cache_datapath_module|tag1|data_rtl_0_bypass [2] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [1])))) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [3]),
	.datab(!\cache_datapath_module|tag1|data_rtl_0_bypass [0]),
	.datac(!\cache_datapath_module|tag1|data_rtl_0_bypass [2]),
	.datad(!\cache_datapath_module|tag1|data_rtl_0_bypass [1]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|tag1|data_rtl_0_bypass [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~0 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~0 .lut_mask = 64'h2002200210011001;
defparam \cache_datapath_module|tag1|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N7
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar_mux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_module|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N39
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X28_Y24_N0
stratixiii_ram_block \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cache_datapath_module|ld_arrays_1~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\control_module|WideOr1~combout ),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\datapath_module|mar|data [15],\datapath_module|mar|data [14],\datapath_module|mar|data [13],\datapath_module|mar|data [12],\datapath_module|mar|data [11],\datapath_module|mar|data [10],
\datapath_module|mar|data [9],\datapath_module|mar|data [8],\datapath_module|mar|data [7]}),
	.portaaddr({\datapath_module|mar|data [6],\datapath_module|mar|data [5],\datapath_module|mar|data [4]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\datapath_module|mar_mux|Mux9~0_combout ,\datapath_module|mar_mux|Mux10~0_combout ,\datapath_module|mar_mux|Mux11~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .init_file = "db/mp2.ram0_array_9c3c632f.hdl.mif";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache_datapath:cache_datapath_module|array:tag1|altsyncram:data_rtl_0|altsyncram_k2o1:auto_generated|ALTSYNCRAM";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 288'h000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N38
stratixiii_lcell_comb \cache_datapath_module|tag1|data~6 (
// Equation(s):
// \cache_datapath_module|tag1|data~6_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [17] & ( \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a5  ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [17] & ( 
// \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a5  & ( (\cache_datapath_module|tag1|data_rtl_0_bypass [18] & ((!\cache_datapath_module|tag1|data~0_combout ) # (!\cache_datapath_module|tag1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|tag1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|tag1|data_rtl_0_bypass [17] & ( !\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a5  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [18]) # 
// ((\cache_datapath_module|tag1|data~0_combout  & (!\cache_datapath_module|tag1|data_rtl_0_bypass [5] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [18]),
	.datab(!\cache_datapath_module|tag1|data~0_combout ),
	.datac(!\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.datad(!\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|tag1|data_rtl_0_bypass [17]),
	.dataf(!\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~6 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~6 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_datapath_module|tag1|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N4
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[14]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N13
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N12
stratixiii_lcell_comb \cache_datapath_module|tag1|data~4 (
// Equation(s):
// \cache_datapath_module|tag1|data~4_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [13] & ( \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a3  ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [13] & ( 
// \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a3  & ( (\cache_datapath_module|tag1|data_rtl_0_bypass [14] & ((!\cache_datapath_module|tag1|data~0_combout ) # (!\cache_datapath_module|tag1|data_rtl_0_bypass [6] $ 
// (!\cache_datapath_module|tag1|data_rtl_0_bypass [5])))) ) ) ) # ( \cache_datapath_module|tag1|data_rtl_0_bypass [13] & ( !\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a3  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [14]) # 
// ((\cache_datapath_module|tag1|data~0_combout  & (!\cache_datapath_module|tag1|data_rtl_0_bypass [6] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [5])))) ) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [14]),
	.datab(!\cache_datapath_module|tag1|data~0_combout ),
	.datac(!\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.datae(!\cache_datapath_module|tag1|data_rtl_0_bypass [13]),
	.dataf(!\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~4 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~4 .lut_mask = 64'h0000BAAB4554FFFF;
defparam \cache_datapath_module|tag1|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y26_N20
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N23
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N22
stratixiii_lcell_comb \cache_datapath_module|tag1|data~9 (
// Equation(s):
// \cache_datapath_module|tag1|data~9_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [23] & ( \cache_datapath_module|tag1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [24]) # 
// (((\cache_datapath_module|tag1|data~0_combout  & \cache_datapath_module|tag1|data_rtl_0_bypass [6])) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a8 )) ) ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [23] & ( 
// \cache_datapath_module|tag1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|tag1|data_rtl_0_bypass [24] & (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a8  & ((!\cache_datapath_module|tag1|data~0_combout ) # 
// (!\cache_datapath_module|tag1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|tag1|data_rtl_0_bypass [23] & ( !\cache_datapath_module|tag1|data_rtl_0_bypass [5] & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [24]) # 
// (((\cache_datapath_module|tag1|data~0_combout  & !\cache_datapath_module|tag1|data_rtl_0_bypass [6])) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a8 )) ) ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [23] & ( 
// !\cache_datapath_module|tag1|data_rtl_0_bypass [5] & ( (\cache_datapath_module|tag1|data_rtl_0_bypass [24] & (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a8  & ((!\cache_datapath_module|tag1|data~0_combout ) # 
// (\cache_datapath_module|tag1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [24]),
	.datab(!\cache_datapath_module|tag1|data~0_combout ),
	.datac(!\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|tag1|data_rtl_0_bypass [23]),
	.dataf(!\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~9 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~9 .lut_mask = 64'h0405BFAF0504AFBF;
defparam \cache_datapath_module|tag1|data~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N24
stratixiii_lcell_comb \cache_datapath_module|comparator1|Equal0~3 (
// Equation(s):
// \cache_datapath_module|comparator1|Equal0~3_combout  = ( \datapath_module|mar|data [10] & ( (\cache_datapath_module|tag1|data~4_combout  & (!\datapath_module|mar|data [15] $ (\cache_datapath_module|tag1|data~9_combout ))) ) ) # ( 
// !\datapath_module|mar|data [10] & ( (!\cache_datapath_module|tag1|data~4_combout  & (!\datapath_module|mar|data [15] $ (\cache_datapath_module|tag1|data~9_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|tag1|data~4_combout ),
	.datac(!\datapath_module|mar|data [15]),
	.datad(!\cache_datapath_module|tag1|data~9_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|comparator1|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|comparator1|Equal0~3 .extended_lut = "off";
defparam \cache_datapath_module|comparator1|Equal0~3 .lut_mask = 64'hC00CC00C30033003;
defparam \cache_datapath_module|comparator1|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N20
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N10
stratixiii_lcell_comb \cache_datapath_module|tag1|data~5 (
// Equation(s):
// \cache_datapath_module|tag1|data~5_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [15] & ( \cache_datapath_module|tag1|data~0_combout  & ( ((!\cache_datapath_module|tag1|data_rtl_0_bypass [16]) # (!\cache_datapath_module|tag1|data_rtl_0_bypass 
// [5] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [6]))) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [15] & ( \cache_datapath_module|tag1|data~0_combout  & ( 
// (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a4  & (\cache_datapath_module|tag1|data_rtl_0_bypass [16] & (!\cache_datapath_module|tag1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|tag1|data_rtl_0_bypass [6])))) ) ) ) # ( 
// \cache_datapath_module|tag1|data_rtl_0_bypass [15] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [16]) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( 
// !\cache_datapath_module|tag1|data_rtl_0_bypass [15] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a4  & \cache_datapath_module|tag1|data_rtl_0_bypass [16]) ) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.datac(!\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\cache_datapath_module|tag1|data_rtl_0_bypass [16]),
	.datae(!\cache_datapath_module|tag1|data_rtl_0_bypass [15]),
	.dataf(!\cache_datapath_module|tag1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~5 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~5 .lut_mask = 64'h000FFF0F0006FF9F;
defparam \cache_datapath_module|tag1|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N2
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N3
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N6
stratixiii_lcell_comb \cache_datapath_module|tag1|data~8 (
// Equation(s):
// \cache_datapath_module|tag1|data~8_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [21] & ( \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a7  ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [21] & ( 
// \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a7  & ( (\cache_datapath_module|tag1|data_rtl_0_bypass [22] & ((!\cache_datapath_module|tag1|data~0_combout ) # (!\cache_datapath_module|tag1|data_rtl_0_bypass [5] $ 
// (!\cache_datapath_module|tag1|data_rtl_0_bypass [6])))) ) ) ) # ( \cache_datapath_module|tag1|data_rtl_0_bypass [21] & ( !\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a7  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [22]) # 
// ((\cache_datapath_module|tag1|data~0_combout  & (!\cache_datapath_module|tag1|data_rtl_0_bypass [5] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [6])))) ) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|tag1|data~0_combout ),
	.datac(!\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|tag1|data_rtl_0_bypass [22]),
	.datae(!\cache_datapath_module|tag1|data_rtl_0_bypass [21]),
	.dataf(!\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~8 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~8 .lut_mask = 64'h0000FF2100DEFFFF;
defparam \cache_datapath_module|tag1|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N16
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[20]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N20
stratixiii_lcell_comb \cache_datapath_module|tag1|data~7 (
// Equation(s):
// \cache_datapath_module|tag1|data~7_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [19] & ( \cache_datapath_module|tag1|data~0_combout  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [20]) # ((!\cache_datapath_module|tag1|data_rtl_0_bypass 
// [5] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [6])) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [19] & ( \cache_datapath_module|tag1|data~0_combout  & ( 
// (\cache_datapath_module|tag1|data_rtl_0_bypass [20] & (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a6  & (!\cache_datapath_module|tag1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|tag1|data_rtl_0_bypass [6])))) ) ) ) # ( 
// \cache_datapath_module|tag1|data_rtl_0_bypass [19] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [20]) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a6 ) ) ) ) # ( 
// !\cache_datapath_module|tag1|data_rtl_0_bypass [19] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (\cache_datapath_module|tag1|data_rtl_0_bypass [20] & \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a6 ) ) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.datab(!\cache_datapath_module|tag1|data_rtl_0_bypass [20]),
	.datac(!\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.datae(!\cache_datapath_module|tag1|data_rtl_0_bypass [19]),
	.dataf(!\cache_datapath_module|tag1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~7 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~7 .lut_mask = 64'h0303CFCF0102EFDF;
defparam \cache_datapath_module|tag1|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N0
stratixiii_lcell_comb \cache_datapath_module|comparator1|Equal0~2 (
// Equation(s):
// \cache_datapath_module|comparator1|Equal0~2_combout  = ( \datapath_module|mar|data [11] & ( \cache_datapath_module|tag1|data~7_combout  & ( (\cache_datapath_module|tag1|data~5_combout  & (\datapath_module|mar|data [13] & (!\datapath_module|mar|data [14] $ 
// (\cache_datapath_module|tag1|data~8_combout )))) ) ) ) # ( !\datapath_module|mar|data [11] & ( \cache_datapath_module|tag1|data~7_combout  & ( (!\cache_datapath_module|tag1|data~5_combout  & (\datapath_module|mar|data [13] & (!\datapath_module|mar|data 
// [14] $ (\cache_datapath_module|tag1|data~8_combout )))) ) ) ) # ( \datapath_module|mar|data [11] & ( !\cache_datapath_module|tag1|data~7_combout  & ( (\cache_datapath_module|tag1|data~5_combout  & (!\datapath_module|mar|data [13] & 
// (!\datapath_module|mar|data [14] $ (\cache_datapath_module|tag1|data~8_combout )))) ) ) ) # ( !\datapath_module|mar|data [11] & ( !\cache_datapath_module|tag1|data~7_combout  & ( (!\cache_datapath_module|tag1|data~5_combout  & (!\datapath_module|mar|data 
// [13] & (!\datapath_module|mar|data [14] $ (\cache_datapath_module|tag1|data~8_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [14]),
	.datab(!\cache_datapath_module|tag1|data~5_combout ),
	.datac(!\datapath_module|mar|data [13]),
	.datad(!\cache_datapath_module|tag1|data~8_combout ),
	.datae(!\datapath_module|mar|data [11]),
	.dataf(!\cache_datapath_module|tag1|data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|comparator1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|comparator1|Equal0~2 .extended_lut = "off";
defparam \cache_datapath_module|comparator1|Equal0~2 .lut_mask = 64'h8040201008040201;
defparam \cache_datapath_module|comparator1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N22
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N23
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N39
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N38
stratixiii_lcell_comb \cache_datapath_module|tag1|data~2 (
// Equation(s):
// \cache_datapath_module|tag1|data~2_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [9] & ( \cache_datapath_module|tag1|data~0_combout  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [10]) # ((!\cache_datapath_module|tag1|data_rtl_0_bypass 
// [5] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [6])) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a1 )) ) ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [9] & ( \cache_datapath_module|tag1|data~0_combout  & ( 
// (\cache_datapath_module|tag1|data_rtl_0_bypass [10] & (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a1  & (!\cache_datapath_module|tag1|data_rtl_0_bypass [5] $ (!\cache_datapath_module|tag1|data_rtl_0_bypass [6])))) ) ) ) # ( 
// \cache_datapath_module|tag1|data_rtl_0_bypass [9] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [10]) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( 
// !\cache_datapath_module|tag1|data_rtl_0_bypass [9] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (\cache_datapath_module|tag1|data_rtl_0_bypass [10] & \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a1 ) ) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [10]),
	.datab(!\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.datad(!\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\cache_datapath_module|tag1|data_rtl_0_bypass [9]),
	.dataf(!\cache_datapath_module|tag1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~2 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~2 .lut_mask = 64'h0055AAFF0014EBFF;
defparam \cache_datapath_module|tag1|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N14
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N11
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N10
stratixiii_lcell_comb \cache_datapath_module|tag1|data~3 (
// Equation(s):
// \cache_datapath_module|tag1|data~3_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [11] & ( \cache_datapath_module|tag1|data~0_combout  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [12]) # ((!\cache_datapath_module|tag1|data_rtl_0_bypass 
// [6] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [5])) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [11] & ( \cache_datapath_module|tag1|data~0_combout  & ( 
// (\cache_datapath_module|tag1|data_rtl_0_bypass [12] & (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a2  & (!\cache_datapath_module|tag1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|tag1|data_rtl_0_bypass [5])))) ) ) ) # ( 
// \cache_datapath_module|tag1|data_rtl_0_bypass [11] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [12]) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( 
// !\cache_datapath_module|tag1|data_rtl_0_bypass [11] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (\cache_datapath_module|tag1|data_rtl_0_bypass [12] & \cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a2 ) ) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|tag1|data_rtl_0_bypass [12]),
	.datad(!\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\cache_datapath_module|tag1|data_rtl_0_bypass [11]),
	.dataf(!\cache_datapath_module|tag1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~3 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~3 .lut_mask = 64'h000FF0FF0006F9FF;
defparam \cache_datapath_module|tag1|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N20
stratixiii_lcell_comb \cache_datapath_module|tag1|data_rtl_0_bypass[8]~feeder (
// Equation(s):
// \cache_datapath_module|tag1|data_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N21
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|tag1|data_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \cache_datapath_module|tag1|data_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\datapath_module|mar|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|tag1|data_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cache_datapath_module|tag1|data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N4
stratixiii_lcell_comb \cache_datapath_module|tag1|data~1 (
// Equation(s):
// \cache_datapath_module|tag1|data~1_combout  = ( \cache_datapath_module|tag1|data_rtl_0_bypass [7] & ( \cache_datapath_module|tag1|data~0_combout  & ( ((!\cache_datapath_module|tag1|data_rtl_0_bypass [8]) # (!\cache_datapath_module|tag1|data_rtl_0_bypass 
// [6] $ (\cache_datapath_module|tag1|data_rtl_0_bypass [5]))) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( !\cache_datapath_module|tag1|data_rtl_0_bypass [7] & ( \cache_datapath_module|tag1|data~0_combout  & 
// ( (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\cache_datapath_module|tag1|data_rtl_0_bypass [8] & (!\cache_datapath_module|tag1|data_rtl_0_bypass [6] $ (!\cache_datapath_module|tag1|data_rtl_0_bypass [5])))) ) ) ) 
// # ( \cache_datapath_module|tag1|data_rtl_0_bypass [7] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (!\cache_datapath_module|tag1|data_rtl_0_bypass [8]) # (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( 
// !\cache_datapath_module|tag1|data_rtl_0_bypass [7] & ( !\cache_datapath_module|tag1|data~0_combout  & ( (\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & \cache_datapath_module|tag1|data_rtl_0_bypass [8]) ) ) )

	.dataa(!\cache_datapath_module|tag1|data_rtl_0_bypass [6]),
	.datab(!\cache_datapath_module|tag1|data_rtl_0_bypass [5]),
	.datac(!\cache_datapath_module|tag1|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\cache_datapath_module|tag1|data_rtl_0_bypass [8]),
	.datae(!\cache_datapath_module|tag1|data_rtl_0_bypass [7]),
	.dataf(!\cache_datapath_module|tag1|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|tag1|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|tag1|data~1 .extended_lut = "off";
defparam \cache_datapath_module|tag1|data~1 .lut_mask = 64'h000FFF0F0006FF9F;
defparam \cache_datapath_module|tag1|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N0
stratixiii_lcell_comb \cache_datapath_module|comparator1|Equal0~0 (
// Equation(s):
// \cache_datapath_module|comparator1|Equal0~0_combout  = ( \datapath_module|mar|data [9] & ( \cache_datapath_module|tag1|data~1_combout  & ( (\datapath_module|mar|data [7] & (\cache_datapath_module|tag1|data~3_combout  & (!\datapath_module|mar|data [8] $ 
// (\cache_datapath_module|tag1|data~2_combout )))) ) ) ) # ( !\datapath_module|mar|data [9] & ( \cache_datapath_module|tag1|data~1_combout  & ( (\datapath_module|mar|data [7] & (!\cache_datapath_module|tag1|data~3_combout  & (!\datapath_module|mar|data [8] 
// $ (\cache_datapath_module|tag1|data~2_combout )))) ) ) ) # ( \datapath_module|mar|data [9] & ( !\cache_datapath_module|tag1|data~1_combout  & ( (!\datapath_module|mar|data [7] & (\cache_datapath_module|tag1|data~3_combout  & (!\datapath_module|mar|data 
// [8] $ (\cache_datapath_module|tag1|data~2_combout )))) ) ) ) # ( !\datapath_module|mar|data [9] & ( !\cache_datapath_module|tag1|data~1_combout  & ( (!\datapath_module|mar|data [7] & (!\cache_datapath_module|tag1|data~3_combout  & 
// (!\datapath_module|mar|data [8] $ (\cache_datapath_module|tag1|data~2_combout )))) ) ) )

	.dataa(!\datapath_module|mar|data [8]),
	.datab(!\datapath_module|mar|data [7]),
	.datac(!\cache_datapath_module|tag1|data~2_combout ),
	.datad(!\cache_datapath_module|tag1|data~3_combout ),
	.datae(!\datapath_module|mar|data [9]),
	.dataf(!\cache_datapath_module|tag1|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|comparator1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|comparator1|Equal0~0 .extended_lut = "off";
defparam \cache_datapath_module|comparator1|Equal0~0 .lut_mask = 64'h8400008421000021;
defparam \cache_datapath_module|comparator1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N18
stratixiii_lcell_comb \cache_datapath_module|comparator1|Equal0~1 (
// Equation(s):
// \cache_datapath_module|comparator1|Equal0~1_combout  = ( \cache_datapath_module|comparator1|Equal0~0_combout  & ( (\cache_datapath_module|comparator1|Equal0~3_combout  & (\cache_datapath_module|comparator1|Equal0~2_combout  & 
// (!\cache_datapath_module|tag1|data~6_combout  $ (\datapath_module|mar|data [12])))) ) )

	.dataa(!\cache_datapath_module|tag1|data~6_combout ),
	.datab(!\cache_datapath_module|comparator1|Equal0~3_combout ),
	.datac(!\cache_datapath_module|comparator1|Equal0~2_combout ),
	.datad(!\datapath_module|mar|data [12]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|comparator1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|comparator1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|comparator1|Equal0~1 .extended_lut = "off";
defparam \cache_datapath_module|comparator1|Equal0~1 .lut_mask = 64'h0000000002010201;
defparam \cache_datapath_module|comparator1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N10
stratixiii_lcell_comb \cache_control_module|always1~1 (
// Equation(s):
// \cache_control_module|always1~1_combout  = ( \cache_datapath_module|valid0|data~12_combout  & ( ((\cache_datapath_module|comparator1|Equal0~1_combout  & \cache_datapath_module|valid1|data~12_combout )) # 
// (\cache_datapath_module|comparator0|Equal0~1_combout ) ) ) # ( !\cache_datapath_module|valid0|data~12_combout  & ( (\cache_datapath_module|comparator1|Equal0~1_combout  & \cache_datapath_module|valid1|data~12_combout ) ) )

	.dataa(!\cache_datapath_module|comparator1|Equal0~1_combout ),
	.datab(!\cache_datapath_module|valid1|data~12_combout ),
	.datac(!\cache_datapath_module|comparator0|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_datapath_module|valid0|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|always1~1 .extended_lut = "off";
defparam \cache_control_module|always1~1 .lut_mask = 64'h111111111F1F1F1F;
defparam \cache_control_module|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N12
stratixiii_lcell_comb \cache_control_module|Selector0~0 (
// Equation(s):
// \cache_control_module|Selector0~0_combout  = ( !\cache_control_module|data1mux_sel~0_combout  & ( \cache_control_module|state.phys_mem_write~q  & ( !\cache_datapath_module|lru|data~12_combout  ) ) ) # ( !\cache_control_module|data1mux_sel~0_combout  & ( 
// !\cache_control_module|state.phys_mem_write~q  ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|lru|data~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cache_control_module|data1mux_sel~0_combout ),
	.dataf(!\cache_control_module|state.phys_mem_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|Selector0~0 .extended_lut = "off";
defparam \cache_control_module|Selector0~0 .lut_mask = 64'hFFFF0000CCCC0000;
defparam \cache_control_module|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N24
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~19 (
// Equation(s):
// \cache_datapath_module|dirty1|data~19_combout  = ( \cache_control_module|Selector0~0_combout  & ( \cache_datapath_module|dirty1|data~1_q  ) ) # ( !\cache_control_module|Selector0~0_combout  & ( (!\cache_datapath_module|lru|data~22_combout  & 
// ((\cache_datapath_module|dirty1|data~1_q ))) # (\cache_datapath_module|lru|data~22_combout  & (\cache_control_module|writecachemux_sel~1_combout )) ) )

	.dataa(!\cache_datapath_module|lru|data~22_combout ),
	.datab(!\cache_control_module|writecachemux_sel~1_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|dirty1|data~1_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~19 .extended_lut = "off";
defparam \cache_datapath_module|dirty1|data~19 .lut_mask = 64'h11BB11BB00FF00FF;
defparam \cache_datapath_module|dirty1|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N25
dffeas \cache_datapath_module|dirty1|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty1|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty1|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~1 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty1|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N16
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~22 (
// Equation(s):
// \cache_datapath_module|dirty1|data~22_combout  = ( \cache_control_module|Selector0~0_combout  & ( \cache_datapath_module|dirty1|data~2_q  ) ) # ( !\cache_control_module|Selector0~0_combout  & ( (!\cache_datapath_module|lru|data~28_combout  & 
// ((\cache_datapath_module|dirty1|data~2_q ))) # (\cache_datapath_module|lru|data~28_combout  & (\cache_control_module|writecachemux_sel~1_combout )) ) )

	.dataa(!\cache_datapath_module|lru|data~28_combout ),
	.datab(!\cache_control_module|writecachemux_sel~1_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|dirty1|data~2_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~22 .extended_lut = "off";
defparam \cache_datapath_module|dirty1|data~22 .lut_mask = 64'h11BB11BB00FF00FF;
defparam \cache_datapath_module|dirty1|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N17
dffeas \cache_datapath_module|dirty1|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty1|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty1|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~2 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty1|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N10
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~20 (
// Equation(s):
// \cache_datapath_module|dirty1|data~20_combout  = ( \cache_control_module|Selector0~0_combout  & ( \cache_datapath_module|dirty1|data~3_q  ) ) # ( !\cache_control_module|Selector0~0_combout  & ( (!\cache_datapath_module|lru|data~24_combout  & 
// ((\cache_datapath_module|dirty1|data~3_q ))) # (\cache_datapath_module|lru|data~24_combout  & (\cache_control_module|writecachemux_sel~1_combout )) ) )

	.dataa(!\cache_datapath_module|lru|data~24_combout ),
	.datab(!\cache_control_module|writecachemux_sel~1_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|dirty1|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~20 .extended_lut = "off";
defparam \cache_datapath_module|dirty1|data~20 .lut_mask = 64'h11BB11BB00FF00FF;
defparam \cache_datapath_module|dirty1|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N11
dffeas \cache_datapath_module|dirty1|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty1|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty1|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~3 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty1|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N12
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~21 (
// Equation(s):
// \cache_datapath_module|dirty1|data~21_combout  = ( \cache_control_module|Selector0~0_combout  & ( \cache_datapath_module|dirty1|data~0_q  ) ) # ( !\cache_control_module|Selector0~0_combout  & ( (!\cache_datapath_module|lru|data~26_combout  & 
// ((\cache_datapath_module|dirty1|data~0_q ))) # (\cache_datapath_module|lru|data~26_combout  & (\cache_control_module|writecachemux_sel~1_combout )) ) )

	.dataa(!\cache_datapath_module|lru|data~26_combout ),
	.datab(!\cache_control_module|writecachemux_sel~1_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|dirty1|data~0_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~21 .extended_lut = "off";
defparam \cache_datapath_module|dirty1|data~21 .lut_mask = 64'h11BB11BB00FF00FF;
defparam \cache_datapath_module|dirty1|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N13
dffeas \cache_datapath_module|dirty1|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty1|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty1|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~0 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty1|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N28
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~8 (
// Equation(s):
// \cache_datapath_module|dirty1|data~8_combout  = ( !\datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [4] & (((\cache_datapath_module|dirty1|data~0_q  & ((!\datapath_module|mar|data [6])))))) # (\datapath_module|mar|data [4] & 
// ((((\datapath_module|mar|data [6]))) # (\cache_datapath_module|dirty1|data~1_q ))) ) ) # ( \datapath_module|mar|data [5] & ( ((!\datapath_module|mar|data [4] & (\cache_datapath_module|dirty1|data~2_q  & ((!\datapath_module|mar|data [6])))) # 
// (\datapath_module|mar|data [4] & (((\datapath_module|mar|data [6]) # (\cache_datapath_module|dirty1|data~3_q ))))) ) )

	.dataa(!\cache_datapath_module|dirty1|data~1_q ),
	.datab(!\datapath_module|mar|data [4]),
	.datac(!\cache_datapath_module|dirty1|data~2_q ),
	.datad(!\cache_datapath_module|dirty1|data~3_q ),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\datapath_module|mar|data [6]),
	.datag(!\cache_datapath_module|dirty1|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~8 .extended_lut = "on";
defparam \cache_datapath_module|dirty1|data~8 .lut_mask = 64'h1D1D0C3F33333333;
defparam \cache_datapath_module|dirty1|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N38
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~23 (
// Equation(s):
// \cache_datapath_module|dirty1|data~23_combout  = ( \cache_control_module|writecachemux_sel~1_combout  & ( ((\cache_datapath_module|lru|data~30_combout  & !\cache_control_module|Selector0~0_combout )) # (\cache_datapath_module|dirty1|data~6_q ) ) ) # ( 
// !\cache_control_module|writecachemux_sel~1_combout  & ( (\cache_datapath_module|dirty1|data~6_q  & ((!\cache_datapath_module|lru|data~30_combout ) # (\cache_control_module|Selector0~0_combout ))) ) )

	.dataa(!\cache_datapath_module|lru|data~30_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|Selector0~0_combout ),
	.datad(!\cache_datapath_module|dirty1|data~6_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~23 .extended_lut = "off";
defparam \cache_datapath_module|dirty1|data~23 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \cache_datapath_module|dirty1|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N39
dffeas \cache_datapath_module|dirty1|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty1|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty1|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~6 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty1|data~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N26
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~16 (
// Equation(s):
// \cache_datapath_module|dirty1|data~16_combout  = ( \cache_control_module|writecachemux_sel~1_combout  & ( ((\cache_datapath_module|lru|data~16_combout  & !\cache_control_module|Selector0~0_combout )) # (\cache_datapath_module|dirty1|data~5_q ) ) ) # ( 
// !\cache_control_module|writecachemux_sel~1_combout  & ( (\cache_datapath_module|dirty1|data~5_q  & ((!\cache_datapath_module|lru|data~16_combout ) # (\cache_control_module|Selector0~0_combout ))) ) )

	.dataa(!\cache_datapath_module|lru|data~16_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|Selector0~0_combout ),
	.datad(!\cache_datapath_module|dirty1|data~5_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~16 .extended_lut = "off";
defparam \cache_datapath_module|dirty1|data~16 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \cache_datapath_module|dirty1|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N27
dffeas \cache_datapath_module|dirty1|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty1|data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty1|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~5 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty1|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N2
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~17 (
// Equation(s):
// \cache_datapath_module|dirty1|data~17_combout  = ( \cache_control_module|writecachemux_sel~1_combout  & ( ((!\cache_control_module|Selector0~0_combout  & \cache_datapath_module|lru|data~18_combout )) # (\cache_datapath_module|dirty1|data~7_q ) ) ) # ( 
// !\cache_control_module|writecachemux_sel~1_combout  & ( (\cache_datapath_module|dirty1|data~7_q  & ((!\cache_datapath_module|lru|data~18_combout ) # (\cache_control_module|Selector0~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|Selector0~0_combout ),
	.datac(!\cache_datapath_module|lru|data~18_combout ),
	.datad(!\cache_datapath_module|dirty1|data~7_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~17 .extended_lut = "off";
defparam \cache_datapath_module|dirty1|data~17 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \cache_datapath_module|dirty1|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N3
dffeas \cache_datapath_module|dirty1|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty1|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty1|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~7 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty1|data~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N8
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~18 (
// Equation(s):
// \cache_datapath_module|dirty1|data~18_combout  = ( \cache_control_module|Selector0~0_combout  & ( \cache_datapath_module|dirty1|data~4_q  ) ) # ( !\cache_control_module|Selector0~0_combout  & ( (!\cache_datapath_module|lru|data~20_combout  & 
// ((\cache_datapath_module|dirty1|data~4_q ))) # (\cache_datapath_module|lru|data~20_combout  & (\cache_control_module|writecachemux_sel~1_combout )) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|lru|data~20_combout ),
	.datac(!\cache_control_module|writecachemux_sel~1_combout ),
	.datad(!\cache_datapath_module|dirty1|data~4_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~18 .extended_lut = "off";
defparam \cache_datapath_module|dirty1|data~18 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \cache_datapath_module|dirty1|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N9
dffeas \cache_datapath_module|dirty1|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty1|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty1|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~4 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty1|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N4
stratixiii_lcell_comb \cache_datapath_module|dirty1|data~12 (
// Equation(s):
// \cache_datapath_module|dirty1|data~12_combout  = ( !\datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [6] & (\cache_datapath_module|dirty1|data~8_combout )) # (\datapath_module|mar|data [6] & ((!\cache_datapath_module|dirty1|data~8_combout  & 
// (\cache_datapath_module|dirty1|data~4_q )) # (\cache_datapath_module|dirty1|data~8_combout  & (((\cache_datapath_module|dirty1|data~5_q )))))) ) ) # ( \datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [6] & 
// (\cache_datapath_module|dirty1|data~8_combout )) # (\datapath_module|mar|data [6] & ((!\cache_datapath_module|dirty1|data~8_combout  & (\cache_datapath_module|dirty1|data~6_q )) # (\cache_datapath_module|dirty1|data~8_combout  & 
// (((\cache_datapath_module|dirty1|data~7_q )))))) ) )

	.dataa(!\datapath_module|mar|data [6]),
	.datab(!\cache_datapath_module|dirty1|data~8_combout ),
	.datac(!\cache_datapath_module|dirty1|data~6_q ),
	.datad(!\cache_datapath_module|dirty1|data~5_q ),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\cache_datapath_module|dirty1|data~7_q ),
	.datag(!\cache_datapath_module|dirty1|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty1|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty1|data~12 .extended_lut = "on";
defparam \cache_datapath_module|dirty1|data~12 .lut_mask = 64'h2637262626373737;
defparam \cache_datapath_module|dirty1|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N24
stratixiii_lcell_comb \cache_control_module|Selector1~0 (
// Equation(s):
// \cache_control_module|Selector1~0_combout  = ( \cache_control_module|state.phys_mem_write~q  & ( (\cache_datapath_module|lru|data~12_combout  & !\cache_control_module|data0mux_sel~0_combout ) ) ) # ( !\cache_control_module|state.phys_mem_write~q  & ( 
// !\cache_control_module|data0mux_sel~0_combout  ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|lru|data~12_combout ),
	.datac(!\cache_control_module|data0mux_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_control_module|state.phys_mem_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|Selector1~0 .extended_lut = "off";
defparam \cache_control_module|Selector1~0 .lut_mask = 64'hF0F0F0F030303030;
defparam \cache_control_module|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N32
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~16 (
// Equation(s):
// \cache_datapath_module|dirty0|data~16_combout  = ( \cache_control_module|writecachemux_sel~1_combout  & ( ((!\cache_control_module|Selector1~0_combout  & \cache_datapath_module|lru|data~16_combout )) # (\cache_datapath_module|dirty0|data~5_q ) ) ) # ( 
// !\cache_control_module|writecachemux_sel~1_combout  & ( (\cache_datapath_module|dirty0|data~5_q  & ((!\cache_datapath_module|lru|data~16_combout ) # (\cache_control_module|Selector1~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|Selector1~0_combout ),
	.datac(!\cache_datapath_module|lru|data~16_combout ),
	.datad(!\cache_datapath_module|dirty0|data~5_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~16 .extended_lut = "off";
defparam \cache_datapath_module|dirty0|data~16 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \cache_datapath_module|dirty0|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N33
dffeas \cache_datapath_module|dirty0|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty0|data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty0|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~5 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty0|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N14
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~17 (
// Equation(s):
// \cache_datapath_module|dirty0|data~17_combout  = ( \cache_control_module|writecachemux_sel~1_combout  & ( ((\cache_datapath_module|lru|data~18_combout  & !\cache_control_module|Selector1~0_combout )) # (\cache_datapath_module|dirty0|data~7_q ) ) ) # ( 
// !\cache_control_module|writecachemux_sel~1_combout  & ( (\cache_datapath_module|dirty0|data~7_q  & ((!\cache_datapath_module|lru|data~18_combout ) # (\cache_control_module|Selector1~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_datapath_module|lru|data~18_combout ),
	.datac(!\cache_control_module|Selector1~0_combout ),
	.datad(!\cache_datapath_module|dirty0|data~7_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~17 .extended_lut = "off";
defparam \cache_datapath_module|dirty0|data~17 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \cache_datapath_module|dirty0|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N15
dffeas \cache_datapath_module|dirty0|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty0|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty0|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~7 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty0|data~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N18
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~23 (
// Equation(s):
// \cache_datapath_module|dirty0|data~23_combout  = ( \cache_control_module|writecachemux_sel~1_combout  & ( ((\cache_datapath_module|lru|data~30_combout  & !\cache_control_module|Selector1~0_combout )) # (\cache_datapath_module|dirty0|data~6_q ) ) ) # ( 
// !\cache_control_module|writecachemux_sel~1_combout  & ( (\cache_datapath_module|dirty0|data~6_q  & ((!\cache_datapath_module|lru|data~30_combout ) # (\cache_control_module|Selector1~0_combout ))) ) )

	.dataa(!\cache_datapath_module|lru|data~30_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|Selector1~0_combout ),
	.datad(!\cache_datapath_module|dirty0|data~6_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~23 .extended_lut = "off";
defparam \cache_datapath_module|dirty0|data~23 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \cache_datapath_module|dirty0|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \cache_datapath_module|dirty0|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty0|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty0|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~6 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty0|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N8
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~20 (
// Equation(s):
// \cache_datapath_module|dirty0|data~20_combout  = ( \cache_control_module|Selector1~0_combout  & ( \cache_datapath_module|dirty0|data~3_q  ) ) # ( !\cache_control_module|Selector1~0_combout  & ( (!\cache_datapath_module|lru|data~24_combout  & 
// ((\cache_datapath_module|dirty0|data~3_q ))) # (\cache_datapath_module|lru|data~24_combout  & (\cache_control_module|writecachemux_sel~1_combout )) ) )

	.dataa(!\cache_datapath_module|lru|data~24_combout ),
	.datab(!\cache_control_module|writecachemux_sel~1_combout ),
	.datac(gnd),
	.datad(!\cache_datapath_module|dirty0|data~3_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~20 .extended_lut = "off";
defparam \cache_datapath_module|dirty0|data~20 .lut_mask = 64'h11BB11BB00FF00FF;
defparam \cache_datapath_module|dirty0|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N9
dffeas \cache_datapath_module|dirty0|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty0|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty0|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~3 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty0|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N18
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~22 (
// Equation(s):
// \cache_datapath_module|dirty0|data~22_combout  = ( \cache_control_module|Selector1~0_combout  & ( \cache_datapath_module|dirty0|data~2_q  ) ) # ( !\cache_control_module|Selector1~0_combout  & ( (!\cache_datapath_module|lru|data~28_combout  & 
// ((\cache_datapath_module|dirty0|data~2_q ))) # (\cache_datapath_module|lru|data~28_combout  & (\cache_control_module|writecachemux_sel~1_combout )) ) )

	.dataa(!\cache_datapath_module|lru|data~28_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~1_combout ),
	.datad(!\cache_datapath_module|dirty0|data~2_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~22 .extended_lut = "off";
defparam \cache_datapath_module|dirty0|data~22 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \cache_datapath_module|dirty0|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N19
dffeas \cache_datapath_module|dirty0|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty0|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty0|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~2 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty0|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N26
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~19 (
// Equation(s):
// \cache_datapath_module|dirty0|data~19_combout  = ( \cache_control_module|Selector1~0_combout  & ( \cache_datapath_module|dirty0|data~1_q  ) ) # ( !\cache_control_module|Selector1~0_combout  & ( (!\cache_datapath_module|lru|data~22_combout  & 
// ((\cache_datapath_module|dirty0|data~1_q ))) # (\cache_datapath_module|lru|data~22_combout  & (\cache_control_module|writecachemux_sel~1_combout )) ) )

	.dataa(!\cache_datapath_module|lru|data~22_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~1_combout ),
	.datad(!\cache_datapath_module|dirty0|data~1_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~19 .extended_lut = "off";
defparam \cache_datapath_module|dirty0|data~19 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \cache_datapath_module|dirty0|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N27
dffeas \cache_datapath_module|dirty0|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty0|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty0|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~1 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty0|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N14
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~21 (
// Equation(s):
// \cache_datapath_module|dirty0|data~21_combout  = ( \cache_control_module|Selector1~0_combout  & ( \cache_datapath_module|dirty0|data~0_q  ) ) # ( !\cache_control_module|Selector1~0_combout  & ( (!\cache_datapath_module|lru|data~26_combout  & 
// ((\cache_datapath_module|dirty0|data~0_q ))) # (\cache_datapath_module|lru|data~26_combout  & (\cache_control_module|writecachemux_sel~1_combout )) ) )

	.dataa(!\cache_datapath_module|lru|data~26_combout ),
	.datab(gnd),
	.datac(!\cache_control_module|writecachemux_sel~1_combout ),
	.datad(!\cache_datapath_module|dirty0|data~0_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~21 .extended_lut = "off";
defparam \cache_datapath_module|dirty0|data~21 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \cache_datapath_module|dirty0|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N15
dffeas \cache_datapath_module|dirty0|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty0|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty0|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~0 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty0|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N32
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~8 (
// Equation(s):
// \cache_datapath_module|dirty0|data~8_combout  = ( !\datapath_module|mar|data [5] & ( ((!\datapath_module|mar|data [4] & (\cache_datapath_module|dirty0|data~0_q  & ((!\datapath_module|mar|data [6])))) # (\datapath_module|mar|data [4] & 
// (((\datapath_module|mar|data [6]) # (\cache_datapath_module|dirty0|data~1_q ))))) ) ) # ( \datapath_module|mar|data [5] & ( (!\datapath_module|mar|data [4] & (((\cache_datapath_module|dirty0|data~2_q  & ((!\datapath_module|mar|data [6])))))) # 
// (\datapath_module|mar|data [4] & ((((\datapath_module|mar|data [6]))) # (\cache_datapath_module|dirty0|data~3_q ))) ) )

	.dataa(!\cache_datapath_module|dirty0|data~3_q ),
	.datab(!\datapath_module|mar|data [4]),
	.datac(!\cache_datapath_module|dirty0|data~2_q ),
	.datad(!\cache_datapath_module|dirty0|data~1_q ),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\datapath_module|mar|data [6]),
	.datag(!\cache_datapath_module|dirty0|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~8 .extended_lut = "on";
defparam \cache_datapath_module|dirty0|data~8 .lut_mask = 64'h0C3F1D1D33333333;
defparam \cache_datapath_module|dirty0|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N34
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~18 (
// Equation(s):
// \cache_datapath_module|dirty0|data~18_combout  = ( \cache_control_module|writecachemux_sel~1_combout  & ( ((!\cache_control_module|Selector1~0_combout  & \cache_datapath_module|lru|data~20_combout )) # (\cache_datapath_module|dirty0|data~4_q ) ) ) # ( 
// !\cache_control_module|writecachemux_sel~1_combout  & ( (\cache_datapath_module|dirty0|data~4_q  & ((!\cache_datapath_module|lru|data~20_combout ) # (\cache_control_module|Selector1~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|Selector1~0_combout ),
	.datac(!\cache_datapath_module|lru|data~20_combout ),
	.datad(!\cache_datapath_module|dirty0|data~4_q ),
	.datae(gnd),
	.dataf(!\cache_control_module|writecachemux_sel~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~18 .extended_lut = "off";
defparam \cache_datapath_module|dirty0|data~18 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \cache_datapath_module|dirty0|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N35
dffeas \cache_datapath_module|dirty0|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_datapath_module|dirty0|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_datapath_module|dirty0|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~4 .is_wysiwyg = "true";
defparam \cache_datapath_module|dirty0|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N28
stratixiii_lcell_comb \cache_datapath_module|dirty0|data~12 (
// Equation(s):
// \cache_datapath_module|dirty0|data~12_combout  = ( !\datapath_module|mar|data [5] & ( ((!\datapath_module|mar|data [6] & (((\cache_datapath_module|dirty0|data~8_combout )))) # (\datapath_module|mar|data [6] & 
// ((!\cache_datapath_module|dirty0|data~8_combout  & ((\cache_datapath_module|dirty0|data~4_q ))) # (\cache_datapath_module|dirty0|data~8_combout  & (\cache_datapath_module|dirty0|data~5_q ))))) ) ) # ( \datapath_module|mar|data [5] & ( 
// ((!\datapath_module|mar|data [6] & (((\cache_datapath_module|dirty0|data~8_combout )))) # (\datapath_module|mar|data [6] & ((!\cache_datapath_module|dirty0|data~8_combout  & ((\cache_datapath_module|dirty0|data~6_q ))) # 
// (\cache_datapath_module|dirty0|data~8_combout  & (\cache_datapath_module|dirty0|data~7_q ))))) ) )

	.dataa(!\cache_datapath_module|dirty0|data~5_q ),
	.datab(!\cache_datapath_module|dirty0|data~7_q ),
	.datac(!\cache_datapath_module|dirty0|data~6_q ),
	.datad(!\datapath_module|mar|data [6]),
	.datae(!\datapath_module|mar|data [5]),
	.dataf(!\cache_datapath_module|dirty0|data~8_combout ),
	.datag(!\cache_datapath_module|dirty0|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|dirty0|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|dirty0|data~12 .extended_lut = "on";
defparam \cache_datapath_module|dirty0|data~12 .lut_mask = 64'h000F000FFF55FF33;
defparam \cache_datapath_module|dirty0|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N10
stratixiii_lcell_comb \cache_control_module|Selector4~0 (
// Equation(s):
// \cache_control_module|Selector4~0_combout  = ( \cache_datapath_module|dirty0|data~12_combout  & ( (\cache_datapath_module|lru|data~12_combout  & !\cache_datapath_module|dirty1|data~12_combout ) ) ) # ( !\cache_datapath_module|dirty0|data~12_combout  & ( 
// (!\cache_datapath_module|lru|data~12_combout ) # (!\cache_datapath_module|dirty1|data~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache_datapath_module|lru|data~12_combout ),
	.datad(!\cache_datapath_module|dirty1|data~12_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|dirty0|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|Selector4~0 .extended_lut = "off";
defparam \cache_control_module|Selector4~0 .lut_mask = 64'hFFF0FFF00F000F00;
defparam \cache_control_module|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N20
stratixiii_lcell_comb \cache_control_module|Selector3~0 (
// Equation(s):
// \cache_control_module|Selector3~0_combout  = ( !\cache_control_module|Selector4~0_combout  & ( !\cache_control_module|state.idle_rw_cache~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cache_control_module|Selector4~0_combout ),
	.dataf(!\cache_control_module|state.idle_rw_cache~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|Selector3~0 .extended_lut = "off";
defparam \cache_control_module|Selector3~0 .lut_mask = 64'hFFFF000000000000;
defparam \cache_control_module|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N6
stratixiii_lcell_comb \cache_control_module|Selector3~1 (
// Equation(s):
// \cache_control_module|Selector3~1_combout  = ( \cache_control_module|state.phys_mem_write~q  & ( \pmem_resp~input_o  & ( (\cache_control_module|Selector3~0_combout  & (!\cache_datapath_module|tag_valid_1~combout  & 
// (!\cache_control_module|always1~0_combout  & !\cache_datapath_module|tag_valid_0~combout ))) ) ) ) # ( !\cache_control_module|state.phys_mem_write~q  & ( \pmem_resp~input_o  & ( (\cache_control_module|Selector3~0_combout  & 
// (!\cache_datapath_module|tag_valid_1~combout  & (!\cache_control_module|always1~0_combout  & !\cache_datapath_module|tag_valid_0~combout ))) ) ) ) # ( \cache_control_module|state.phys_mem_write~q  & ( !\pmem_resp~input_o  ) ) # ( 
// !\cache_control_module|state.phys_mem_write~q  & ( !\pmem_resp~input_o  & ( (\cache_control_module|Selector3~0_combout  & (!\cache_datapath_module|tag_valid_1~combout  & (!\cache_control_module|always1~0_combout  & 
// !\cache_datapath_module|tag_valid_0~combout ))) ) ) )

	.dataa(!\cache_control_module|Selector3~0_combout ),
	.datab(!\cache_datapath_module|tag_valid_1~combout ),
	.datac(!\cache_control_module|always1~0_combout ),
	.datad(!\cache_datapath_module|tag_valid_0~combout ),
	.datae(!\cache_control_module|state.phys_mem_write~q ),
	.dataf(!\pmem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|Selector3~1 .extended_lut = "off";
defparam \cache_control_module|Selector3~1 .lut_mask = 64'h4000FFFF40004000;
defparam \cache_control_module|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N7
dffeas \cache_control_module|state.phys_mem_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_control_module|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_control_module|state.phys_mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_control_module|state.phys_mem_write .is_wysiwyg = "true";
defparam \cache_control_module|state.phys_mem_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N0
stratixiii_lcell_comb \cache_control_module|Selector4~1 (
// Equation(s):
// \cache_control_module|Selector4~1_combout  = ( \cache_control_module|Selector4~0_combout  & ( \cache_control_module|state.idle_rw_cache~q  & ( !\pmem_resp~input_o  $ (\cache_control_module|state.phys_mem_write~q ) ) ) ) # ( 
// !\cache_control_module|Selector4~0_combout  & ( \cache_control_module|state.idle_rw_cache~q  & ( !\pmem_resp~input_o  $ (\cache_control_module|state.phys_mem_write~q ) ) ) ) # ( \cache_control_module|Selector4~0_combout  & ( 
// !\cache_control_module|state.idle_rw_cache~q  & ( (!\cache_control_module|always1~1_combout  & !\cache_control_module|always1~0_combout ) ) ) )

	.dataa(!\cache_control_module|always1~1_combout ),
	.datab(!\cache_control_module|always1~0_combout ),
	.datac(!\pmem_resp~input_o ),
	.datad(!\cache_control_module|state.phys_mem_write~q ),
	.datae(!\cache_control_module|Selector4~0_combout ),
	.dataf(!\cache_control_module|state.idle_rw_cache~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|Selector4~1 .extended_lut = "off";
defparam \cache_control_module|Selector4~1 .lut_mask = 64'h00008888F00FF00F;
defparam \cache_control_module|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N1
dffeas \cache_control_module|state.phys_mem_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache_control_module|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache_control_module|state.phys_mem_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache_control_module|state.phys_mem_read .is_wysiwyg = "true";
defparam \cache_control_module|state.phys_mem_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N8
stratixiii_lcell_comb \cache_control_module|pmem_address[0]~0 (
// Equation(s):
// \cache_control_module|pmem_address[0]~0_combout  = ( !\cache_control_module|state.phys_mem_write~q  & ( \datapath_module|mar|data [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath_module|mar|data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache_control_module|state.phys_mem_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[0]~0 .extended_lut = "off";
defparam \cache_control_module|pmem_address[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cache_control_module|pmem_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N34
stratixiii_lcell_comb \cache_control_module|pmem_address[1]~1 (
// Equation(s):
// \cache_control_module|pmem_address[1]~1_combout  = ( \datapath_module|mar|data [1] & ( !\cache_control_module|state.phys_mem_write~q  ) )

	.dataa(gnd),
	.datab(!\cache_control_module|state.phys_mem_write~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[1]~1 .extended_lut = "off";
defparam \cache_control_module|pmem_address[1]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cache_control_module|pmem_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N32
stratixiii_lcell_comb \cache_control_module|pmem_address[2]~2 (
// Equation(s):
// \cache_control_module|pmem_address[2]~2_combout  = ( \datapath_module|mar|data [2] & ( !\cache_control_module|state.phys_mem_write~q  ) )

	.dataa(gnd),
	.datab(!\cache_control_module|state.phys_mem_write~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[2]~2 .extended_lut = "off";
defparam \cache_control_module|pmem_address[2]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \cache_control_module|pmem_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N2
stratixiii_lcell_comb \cache_control_module|pmem_address[3]~3 (
// Equation(s):
// \cache_control_module|pmem_address[3]~3_combout  = (!\cache_control_module|state.phys_mem_write~q  & \datapath_module|mar|data [3])

	.dataa(gnd),
	.datab(!\cache_control_module|state.phys_mem_write~q ),
	.datac(!\datapath_module|mar|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[3]~3 .extended_lut = "off";
defparam \cache_control_module|pmem_address[3]~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \cache_control_module|pmem_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N12
stratixiii_lcell_comb \cache_control_module|pmem_address[7]~4 (
// Equation(s):
// \cache_control_module|pmem_address[7]~4_combout  = ( \cache_datapath_module|tag1|data~1_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (\datapath_module|mar|data [7])) # (\cache_control_module|state.phys_mem_write~q  & 
// (((\cache_datapath_module|tag0|data~1_combout ) # (\cache_datapath_module|lru|data~12_combout )))) ) ) # ( !\cache_datapath_module|tag1|data~1_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (\datapath_module|mar|data [7])) # 
// (\cache_control_module|state.phys_mem_write~q  & (((!\cache_datapath_module|lru|data~12_combout  & \cache_datapath_module|tag0|data~1_combout )))) ) )

	.dataa(!\cache_control_module|state.phys_mem_write~q ),
	.datab(!\datapath_module|mar|data [7]),
	.datac(!\cache_datapath_module|lru|data~12_combout ),
	.datad(!\cache_datapath_module|tag0|data~1_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|tag1|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[7]~4 .extended_lut = "off";
defparam \cache_control_module|pmem_address[7]~4 .lut_mask = 64'h2272227227772777;
defparam \cache_control_module|pmem_address[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N24
stratixiii_lcell_comb \cache_control_module|pmem_address[8]~5 (
// Equation(s):
// \cache_control_module|pmem_address[8]~5_combout  = ( \cache_datapath_module|tag1|data~2_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (((\datapath_module|mar|data [8])))) # (\cache_control_module|state.phys_mem_write~q  & 
// (((\cache_datapath_module|tag0|data~2_combout )) # (\cache_datapath_module|lru|data~12_combout ))) ) ) # ( !\cache_datapath_module|tag1|data~2_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (((\datapath_module|mar|data [8])))) # 
// (\cache_control_module|state.phys_mem_write~q  & (!\cache_datapath_module|lru|data~12_combout  & ((\cache_datapath_module|tag0|data~2_combout )))) ) )

	.dataa(!\cache_control_module|state.phys_mem_write~q ),
	.datab(!\cache_datapath_module|lru|data~12_combout ),
	.datac(!\datapath_module|mar|data [8]),
	.datad(!\cache_datapath_module|tag0|data~2_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|tag1|data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[8]~5 .extended_lut = "off";
defparam \cache_control_module|pmem_address[8]~5 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \cache_control_module|pmem_address[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N26
stratixiii_lcell_comb \cache_control_module|pmem_address[9]~6 (
// Equation(s):
// \cache_control_module|pmem_address[9]~6_combout  = ( \cache_datapath_module|tag1|data~3_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (((\datapath_module|mar|data [9])))) # (\cache_control_module|state.phys_mem_write~q  & 
// (((\cache_datapath_module|tag0|data~3_combout )) # (\cache_datapath_module|lru|data~12_combout ))) ) ) # ( !\cache_datapath_module|tag1|data~3_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (((\datapath_module|mar|data [9])))) # 
// (\cache_control_module|state.phys_mem_write~q  & (!\cache_datapath_module|lru|data~12_combout  & ((\cache_datapath_module|tag0|data~3_combout )))) ) )

	.dataa(!\cache_control_module|state.phys_mem_write~q ),
	.datab(!\cache_datapath_module|lru|data~12_combout ),
	.datac(!\datapath_module|mar|data [9]),
	.datad(!\cache_datapath_module|tag0|data~3_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|tag1|data~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[9]~6 .extended_lut = "off";
defparam \cache_control_module|pmem_address[9]~6 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \cache_control_module|pmem_address[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N0
stratixiii_lcell_comb \cache_control_module|pmem_address[10]~7 (
// Equation(s):
// \cache_control_module|pmem_address[10]~7_combout  = ( \datapath_module|mar|data [10] & ( (!\cache_control_module|state.phys_mem_write~q ) # ((!\cache_datapath_module|lru|data~12_combout  & (\cache_datapath_module|tag0|data~4_combout )) # 
// (\cache_datapath_module|lru|data~12_combout  & ((\cache_datapath_module|tag1|data~4_combout )))) ) ) # ( !\datapath_module|mar|data [10] & ( (\cache_control_module|state.phys_mem_write~q  & ((!\cache_datapath_module|lru|data~12_combout  & 
// (\cache_datapath_module|tag0|data~4_combout )) # (\cache_datapath_module|lru|data~12_combout  & ((\cache_datapath_module|tag1|data~4_combout ))))) ) )

	.dataa(!\cache_datapath_module|tag0|data~4_combout ),
	.datab(!\cache_control_module|state.phys_mem_write~q ),
	.datac(!\cache_datapath_module|lru|data~12_combout ),
	.datad(!\cache_datapath_module|tag1|data~4_combout ),
	.datae(gnd),
	.dataf(!\datapath_module|mar|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[10]~7 .extended_lut = "off";
defparam \cache_control_module|pmem_address[10]~7 .lut_mask = 64'h10131013DCDFDCDF;
defparam \cache_control_module|pmem_address[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N18
stratixiii_lcell_comb \cache_control_module|pmem_address[11]~8 (
// Equation(s):
// \cache_control_module|pmem_address[11]~8_combout  = ( \cache_control_module|state.phys_mem_write~q  & ( (!\cache_datapath_module|lru|data~12_combout  & (\cache_datapath_module|tag0|data~5_combout )) # (\cache_datapath_module|lru|data~12_combout  & 
// ((\cache_datapath_module|tag1|data~5_combout ))) ) ) # ( !\cache_control_module|state.phys_mem_write~q  & ( \datapath_module|mar|data [11] ) )

	.dataa(!\datapath_module|mar|data [11]),
	.datab(!\cache_datapath_module|tag0|data~5_combout ),
	.datac(!\cache_datapath_module|tag1|data~5_combout ),
	.datad(!\cache_datapath_module|lru|data~12_combout ),
	.datae(gnd),
	.dataf(!\cache_control_module|state.phys_mem_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[11]~8 .extended_lut = "off";
defparam \cache_control_module|pmem_address[11]~8 .lut_mask = 64'h55555555330F330F;
defparam \cache_control_module|pmem_address[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y25_N4
stratixiii_lcell_comb \cache_control_module|pmem_address[12]~9 (
// Equation(s):
// \cache_control_module|pmem_address[12]~9_combout  = ( \cache_datapath_module|tag1|data~6_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (\datapath_module|mar|data [12])) # (\cache_control_module|state.phys_mem_write~q  & 
// (((\cache_datapath_module|lru|data~12_combout ) # (\cache_datapath_module|tag0|data~6_combout )))) ) ) # ( !\cache_datapath_module|tag1|data~6_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (\datapath_module|mar|data [12])) # 
// (\cache_control_module|state.phys_mem_write~q  & (((\cache_datapath_module|tag0|data~6_combout  & !\cache_datapath_module|lru|data~12_combout )))) ) )

	.dataa(!\cache_control_module|state.phys_mem_write~q ),
	.datab(!\datapath_module|mar|data [12]),
	.datac(!\cache_datapath_module|tag0|data~6_combout ),
	.datad(!\cache_datapath_module|lru|data~12_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|tag1|data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[12]~9 .extended_lut = "off";
defparam \cache_control_module|pmem_address[12]~9 .lut_mask = 64'h2722272227772777;
defparam \cache_control_module|pmem_address[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N30
stratixiii_lcell_comb \cache_control_module|pmem_address[13]~10 (
// Equation(s):
// \cache_control_module|pmem_address[13]~10_combout  = ( \cache_datapath_module|tag1|data~7_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (((\datapath_module|mar|data [13])))) # (\cache_control_module|state.phys_mem_write~q  & 
// (((\cache_datapath_module|tag0|data~7_combout )) # (\cache_datapath_module|lru|data~12_combout ))) ) ) # ( !\cache_datapath_module|tag1|data~7_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (((\datapath_module|mar|data [13])))) # 
// (\cache_control_module|state.phys_mem_write~q  & (!\cache_datapath_module|lru|data~12_combout  & (\cache_datapath_module|tag0|data~7_combout ))) ) )

	.dataa(!\cache_datapath_module|lru|data~12_combout ),
	.datab(!\cache_control_module|state.phys_mem_write~q ),
	.datac(!\cache_datapath_module|tag0|data~7_combout ),
	.datad(!\datapath_module|mar|data [13]),
	.datae(gnd),
	.dataf(!\cache_datapath_module|tag1|data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[13]~10 .extended_lut = "off";
defparam \cache_control_module|pmem_address[13]~10 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \cache_control_module|pmem_address[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y21_N28
stratixiii_lcell_comb \cache_control_module|pmem_address[14]~11 (
// Equation(s):
// \cache_control_module|pmem_address[14]~11_combout  = ( \cache_datapath_module|tag1|data~8_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (((\datapath_module|mar|data [14])))) # (\cache_control_module|state.phys_mem_write~q  & 
// (((\cache_datapath_module|tag0|data~8_combout )) # (\cache_datapath_module|lru|data~12_combout ))) ) ) # ( !\cache_datapath_module|tag1|data~8_combout  & ( (!\cache_control_module|state.phys_mem_write~q  & (((\datapath_module|mar|data [14])))) # 
// (\cache_control_module|state.phys_mem_write~q  & (!\cache_datapath_module|lru|data~12_combout  & ((\cache_datapath_module|tag0|data~8_combout )))) ) )

	.dataa(!\cache_datapath_module|lru|data~12_combout ),
	.datab(!\cache_control_module|state.phys_mem_write~q ),
	.datac(!\datapath_module|mar|data [14]),
	.datad(!\cache_datapath_module|tag0|data~8_combout ),
	.datae(gnd),
	.dataf(!\cache_datapath_module|tag1|data~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[14]~11 .extended_lut = "off";
defparam \cache_control_module|pmem_address[14]~11 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \cache_control_module|pmem_address[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y24_N16
stratixiii_lcell_comb \cache_control_module|pmem_address[15]~12 (
// Equation(s):
// \cache_control_module|pmem_address[15]~12_combout  = ( \datapath_module|mar|data [15] & ( \cache_datapath_module|tag0|data~9_combout  & ( (!\cache_control_module|state.phys_mem_write~q ) # ((!\cache_datapath_module|lru|data~12_combout ) # 
// (\cache_datapath_module|tag1|data~9_combout )) ) ) ) # ( !\datapath_module|mar|data [15] & ( \cache_datapath_module|tag0|data~9_combout  & ( (\cache_control_module|state.phys_mem_write~q  & ((!\cache_datapath_module|lru|data~12_combout ) # 
// (\cache_datapath_module|tag1|data~9_combout ))) ) ) ) # ( \datapath_module|mar|data [15] & ( !\cache_datapath_module|tag0|data~9_combout  & ( (!\cache_control_module|state.phys_mem_write~q ) # ((\cache_datapath_module|lru|data~12_combout  & 
// \cache_datapath_module|tag1|data~9_combout )) ) ) ) # ( !\datapath_module|mar|data [15] & ( !\cache_datapath_module|tag0|data~9_combout  & ( (\cache_control_module|state.phys_mem_write~q  & (\cache_datapath_module|lru|data~12_combout  & 
// \cache_datapath_module|tag1|data~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cache_control_module|state.phys_mem_write~q ),
	.datac(!\cache_datapath_module|lru|data~12_combout ),
	.datad(!\cache_datapath_module|tag1|data~9_combout ),
	.datae(!\datapath_module|mar|data [15]),
	.dataf(!\cache_datapath_module|tag0|data~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_control_module|pmem_address[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_control_module|pmem_address[15]~12 .extended_lut = "off";
defparam \cache_control_module|pmem_address[15]~12 .lut_mask = 64'h0003CCCF3033FCFF;
defparam \cache_control_module|pmem_address[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[0]~0 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[0]~0_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [7] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~1_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [7] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~1_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [7] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [8]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [7] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [8] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0~portbdataout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [8]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\cache_datapath_module|data1|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [7]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[0]~0 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[0]~0 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[1]~1 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[1]~1_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [9] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~2_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [9] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~2_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [9] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [10]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a1 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [9] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [10] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a1  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [10]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\cache_datapath_module|data1|data~2_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [9]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[1]~1 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[1]~1 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N22
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[2]~2 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[2]~2_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [11] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~3_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [11] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~3_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [11] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [12]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a2 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [11] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [12] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a2 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [12]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~3_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [11]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[2]~2 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[2]~2 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[3]~3 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[3]~3_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [13] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~4_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [13] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~4_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [13] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [14]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [13] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a3  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [14])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [14]),
	.datad(!\cache_datapath_module|data1|data~4_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [13]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[3]~3 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[3]~3 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[4]~4 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[4]~4_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [15] & ( \cache_datapath_module|data1|data~5_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [16]) # 
// (((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4 )) # (\cache_datapath_module|lru|data~12_combout )) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [15] & ( 
// \cache_datapath_module|data1|data~5_combout  & ( ((\cache_datapath_module|data0|data_rtl_0_bypass [16] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4  & !\cache_datapath_module|data0|data~1_combout ))) # 
// (\cache_datapath_module|lru|data~12_combout ) ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [15] & ( !\cache_datapath_module|data1|data~5_combout  & ( (!\cache_datapath_module|lru|data~12_combout  & 
// ((!\cache_datapath_module|data0|data_rtl_0_bypass [16]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4 )))) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [15] & ( 
// !\cache_datapath_module|data1|data~5_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [16] & (!\cache_datapath_module|lru|data~12_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4  & 
// !\cache_datapath_module|data0|data~1_combout ))) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [16]),
	.datab(!\cache_datapath_module|lru|data~12_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [15]),
	.dataf(!\cache_datapath_module|data1|data~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[4]~4 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[4]~4 .lut_mask = 64'h04008CCC3733BFFF;
defparam \cache_datapath_module|writemem_mux|f[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[5]~5 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[5]~5_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [17] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~6_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [17] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~6_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [17] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [18]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a5 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [17] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [18] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a5 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [18]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\cache_datapath_module|data1|data~6_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [17]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[5]~5 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[5]~5 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N2
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[6]~6 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[6]~6_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [19] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~7_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [19] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~7_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [19] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [20]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a6 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [19] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [20] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a6 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [20]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~7_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [19]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[6]~6 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[6]~6 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N26
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[7]~7 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[7]~7_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [21] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~8_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [21] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~8_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [21] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [22]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [21] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a7  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [22])) ) ) )

	.dataa(!\cache_datapath_module|data1|data~8_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [22]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [21]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[7]~7 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[7]~7 .lut_mask = 64'h0030FF3F55555555;
defparam \cache_datapath_module|writemem_mux|f[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N22
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[8]~8 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[8]~8_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [23] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~9_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [23] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~9_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [23] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [24]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a8 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [23] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [24] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a8  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [24]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~9_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [23]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[8]~8 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[8]~8 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[9]~9 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[9]~9_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [25] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~10_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [25] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~10_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [25] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [26]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a9 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [25] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [26] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a9  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [26]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~10_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [25]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[9]~9 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[9]~9 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[10]~10 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[10]~10_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [27] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~11_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [27] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~11_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [27] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [28]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a10 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [27] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a10  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [28])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [28]),
	.datad(!\cache_datapath_module|data1|data~11_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [27]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[10]~10 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[10]~10 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[11]~11 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[11]~11_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [29] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~12_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [29] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~12_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [29] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [30]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a11 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [29] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [30] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a11 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [30]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\cache_datapath_module|data1|data~12_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [29]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[11]~11 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[11]~11 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N38
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[12]~12 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[12]~12_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [31] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~13_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [31] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~13_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [31] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [32]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a12 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [31] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [32] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a12  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [32]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~13_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [31]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[12]~12 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[12]~12 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N4
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[13]~13 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[13]~13_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [33] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~14_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [33] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~14_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [33] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [34]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a13 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [33] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [34] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a13  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [34]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~14_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [33]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[13]~13 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[13]~13 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[14]~14 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[14]~14_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [35] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~15_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [35] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~15_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [35] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [36]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a14 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [35] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [36] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a14 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [36]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\cache_datapath_module|data1|data~15_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [35]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[14]~14 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[14]~14 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N36
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[15]~15 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[15]~15_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [37] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~16_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [37] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~16_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [37] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [38]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a15 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [37] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a15  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [38])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~16_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [38]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [37]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[15]~15 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[15]~15 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[16]~16 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[16]~16_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [39] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~17_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [39] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~17_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [39] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [40]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a16 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [39] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a16  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [40])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [40]),
	.datad(!\cache_datapath_module|data1|data~17_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [39]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[16]~16 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[16]~16 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N8
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[17]~17 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[17]~17_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [41] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~18_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [41] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~18_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [41] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [42]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a17 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [41] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [42] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a17  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [42]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a17 ),
	.datac(!\cache_datapath_module|data1|data~18_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [41]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[17]~17 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[17]~17 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N36
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[18]~18 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[18]~18_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [43] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~19_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [43] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~19_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [43] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [44]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a18 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [43] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a18  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [44])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a18 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [44]),
	.datad(!\cache_datapath_module|data1|data~19_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [43]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[18]~18 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[18]~18 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N14
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[19]~19 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[19]~19_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [45] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~20_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [45] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~20_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [45] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [46]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a19 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [45] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a19  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [46])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~20_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [46]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [45]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[19]~19 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[19]~19 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[20]~20 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[20]~20_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [47] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~21_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [47] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~21_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [47] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [48]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a20 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [47] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a20  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [48])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a20 ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [48]),
	.datad(!\cache_datapath_module|data1|data~21_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [47]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[20]~20 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[20]~20 .lut_mask = 64'h0202F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N6
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[21]~21 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[21]~21_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [49] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~22_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [49] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~22_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [49] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [50]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a21 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [49] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a21  & (\cache_datapath_module|data0|data_rtl_0_bypass [50] & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a21 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [50]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~22_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [49]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[21]~21 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[21]~21 .lut_mask = 64'h1010DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N18
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[22]~22 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[22]~22_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [51] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~23_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [51] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~23_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [51] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [52]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a22 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [51] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a22  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [52])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~23_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [52]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [51]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[22]~22 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[22]~22 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N24
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[23]~23 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[23]~23_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [53] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~24_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [53] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~24_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [53] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [54]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a23 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [53] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a23  & (\cache_datapath_module|data0|data_rtl_0_bypass [54] & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [54]),
	.datac(!\cache_datapath_module|data1|data~24_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [53]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[23]~23 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[23]~23 .lut_mask = 64'h1100DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N8
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[24]~24 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[24]~24_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [55] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~25_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [55] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~25_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [55] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [56]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a24 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [55] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [56] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a24 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [56]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\cache_datapath_module|data1|data~25_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [55]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[24]~24 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[24]~24 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N6
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[25]~25 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[25]~25_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [57] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~26_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [57] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~26_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [57] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [58]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a25 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [57] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a25  & (\cache_datapath_module|data0|data_rtl_0_bypass [58] & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [58]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~26_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [57]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[25]~25 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[25]~25 .lut_mask = 64'h1010DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N10
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[26]~26 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[26]~26_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [59] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~27_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [59] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~27_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [59] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [60]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a26 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [59] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a26  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [60])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a26 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [60]),
	.datad(!\cache_datapath_module|data1|data~27_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [59]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[26]~26 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[26]~26 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[27]~27 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[27]~27_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [61] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~28_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [61] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~28_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [61] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [62]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a27 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [61] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a27  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [62])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~28_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [62]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [61]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[27]~27 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[27]~27 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[28]~28 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[28]~28_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [63] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~29_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [63] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~29_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [63] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [64]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a28 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [63] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [64] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a28 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [64]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\cache_datapath_module|data1|data~29_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [63]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[28]~28 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[28]~28 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y34_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[29]~29 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[29]~29_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [65] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~30_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [65] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~30_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [65] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [66]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a29 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [65] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [66] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a29 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [66]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\cache_datapath_module|data1|data~30_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [65]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[29]~29 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[29]~29 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N6
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[30]~30 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[30]~30_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [67] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~31_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [67] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~31_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [67] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [68]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a30 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [67] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a30  & (\cache_datapath_module|data0|data_rtl_0_bypass [68] & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [68]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~31_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [67]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[30]~30 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[30]~30 .lut_mask = 64'h1010DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[31]~31 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[31]~31_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [69] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~32_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [69] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~32_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [69] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [70]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [69] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a31  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [70])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [70]),
	.datad(!\cache_datapath_module|data1|data~32_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [69]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[31]~31 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[31]~31 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N22
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[32]~32 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[32]~32_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [71] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~33_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [71] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~33_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [71] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [72]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a32 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [71] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [72] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a32 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [72]),
	.datac(!\cache_datapath_module|data1|data~33_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a32 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [71]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[32]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[32]~32 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[32]~32 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[32]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N18
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[33]~33 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[33]~33_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [73] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~34_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [73] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~34_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [73] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [74]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a33 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [73] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [74] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a33 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [74]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a33 ),
	.datad(!\cache_datapath_module|data1|data~34_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [73]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[33]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[33]~33 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[33]~33 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[33]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N24
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[34]~34 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[34]~34_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [75] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~35_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [75] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~35_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [75] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [76]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a34 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [75] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a34  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [76])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a34 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [76]),
	.datad(!\cache_datapath_module|data1|data~35_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [75]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[34]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[34]~34 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[34]~34 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[34]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N6
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[35]~35 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[35]~35_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [77] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~36_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [77] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~36_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [77] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [78]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a35 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [77] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a35  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [78])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a35 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [78]),
	.datad(!\cache_datapath_module|data1|data~36_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [77]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[35]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[35]~35 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[35]~35 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[35]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N14
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[36]~36 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[36]~36_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [79] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~37_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [79] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~37_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [79] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [80]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36~portbdataout ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [79] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [80] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [80]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~37_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [79]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[36]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[36]~36 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[36]~36 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[36]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N38
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[37]~37 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[37]~37_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [81] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~38_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [81] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~38_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [81] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [82]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a37 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [81] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [82] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a37 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [82]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~38_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a37 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [81]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[37]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[37]~37 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[37]~37 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[37]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[38]~38 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[38]~38_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [83] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~39_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [83] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~39_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [83] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [84]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a38 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [83] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [84] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a38 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [84]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a38 ),
	.datad(!\cache_datapath_module|data1|data~39_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [83]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[38]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[38]~38 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[38]~38 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[38]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y50_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[39]~39 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[39]~39_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [85] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~40_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [85] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~40_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [85] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [86]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a39 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [85] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [86] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a39 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [86]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a39 ),
	.datad(!\cache_datapath_module|data1|data~40_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [85]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[39]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[39]~39 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[39]~39 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[39]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N36
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[40]~40 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[40]~40_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [87] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~41_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [87] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~41_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [87] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [88]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a40 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [87] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [88] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a40  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [88]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a40 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~41_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [87]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[40]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[40]~40 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[40]~40 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[40]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N8
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[41]~41 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[41]~41_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [89] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~42_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [89] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~42_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [89] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [90]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a41 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [89] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [90] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a41 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [90]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a41 ),
	.datad(!\cache_datapath_module|data1|data~42_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [89]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[41]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[41]~41 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[41]~41 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[41]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[42]~42 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[42]~42_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [91] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~43_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [91] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~43_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [91] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [92]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a42 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [91] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [92] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a42 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [92]),
	.datac(!\cache_datapath_module|data1|data~43_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a42 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [91]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[42]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[42]~42 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[42]~42 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[42]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N6
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[43]~43 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[43]~43_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [93] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~44_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [93] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~44_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [93] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [94]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a43 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [93] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [94] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a43 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [94]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a43 ),
	.datad(!\cache_datapath_module|data1|data~44_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [93]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[43]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[43]~43 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[43]~43 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[43]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[44]~44 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[44]~44_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [95] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~45_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [95] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~45_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [95] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [96]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a44 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [95] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a44  & (\cache_datapath_module|data0|data_rtl_0_bypass [96] & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a44 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [96]),
	.datac(!\cache_datapath_module|data1|data~45_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [95]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[44]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[44]~44 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[44]~44 .lut_mask = 64'h1100DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[44]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N10
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[45]~45 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[45]~45_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [97] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~46_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [97] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~46_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [97] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [98]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a45 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [97] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [98] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a45 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [98]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~46_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a45 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [97]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[45]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[45]~45 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[45]~45 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[45]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N14
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[46]~46 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[46]~46_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [99] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~47_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [99] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~47_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [99] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [100]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a46 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [99] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [100] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a46 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [100]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a46 ),
	.datad(!\cache_datapath_module|data1|data~47_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [99]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[46]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[46]~46 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[46]~46 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[46]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N4
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[47]~47 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[47]~47_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [101] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~48_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [101] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~48_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [101] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [102]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a47 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [101] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [102] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a47 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [102]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~48_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a47 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [101]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[47]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[47]~47 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[47]~47 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[47]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N30
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[48]~48 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[48]~48_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [103] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~49_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [103] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~49_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [103] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [104]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a48 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [103] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [104] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a48 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [104]),
	.datac(!\cache_datapath_module|data1|data~49_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a48 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [103]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[48]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[48]~48 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[48]~48 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[48]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N18
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[49]~49 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[49]~49_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [105] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~50_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [105] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~50_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [105] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [106]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a49 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [105] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a49  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [106])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a49 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~50_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [106]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [105]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[49]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[49]~49 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[49]~49 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[49]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[50]~50 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[50]~50_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [107] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~51_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [107] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~51_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [107] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [108]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a50 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [107] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a50  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [108])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a50 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~51_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [108]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [107]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[50]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[50]~50 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[50]~50 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[50]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[51]~51 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[51]~51_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [109] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~52_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [109] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~52_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [109] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [110]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a51 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [109] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [110] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a51 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [110]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a51 ),
	.datad(!\cache_datapath_module|data1|data~52_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [109]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[51]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[51]~51 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[51]~51 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[51]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[52]~52 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[52]~52_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [111] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~53_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [111] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~53_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [111] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [112]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a52 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [111] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a52  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [112])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a52 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~53_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [112]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [111]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[52]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[52]~52 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[52]~52 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[52]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[53]~53 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[53]~53_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [113] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~54_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [113] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~54_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [113] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [114]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a53 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [113] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [114] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a53 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [114]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a53 ),
	.datad(!\cache_datapath_module|data1|data~54_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [113]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[53]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[53]~53 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[53]~53 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[53]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y49_N38
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[54]~54 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[54]~54_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [115] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~55_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [115] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~55_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [115] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [116]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a54 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [115] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [116] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a54 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [116]),
	.datac(!\cache_datapath_module|data1|data~55_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a54 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [115]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[54]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[54]~54 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[54]~54 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[54]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[55]~55 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[55]~55_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [117] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~56_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [117] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~56_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [117] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [118]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a55 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [117] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [118] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a55 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [118]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a55 ),
	.datad(!\cache_datapath_module|data1|data~56_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [117]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[55]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[55]~55 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[55]~55 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[55]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N14
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[56]~56 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[56]~56_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [119] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~57_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [119] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~57_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [119] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [120]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a56 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [119] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [120] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a56 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [120]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~57_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a56 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [119]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[56]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[56]~56 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[56]~56 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[56]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[57]~57 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[57]~57_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [121] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~58_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [121] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~58_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [121] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [122]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a57 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [121] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [122] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a57 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [122]),
	.datac(!\cache_datapath_module|data1|data~58_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a57 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [121]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[57]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[57]~57 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[57]~57 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[57]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[58]~58 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[58]~58_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [123] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~59_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [123] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~59_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [123] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [124]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a58 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [123] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [124] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a58 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [124]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~59_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a58 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [123]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[58]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[58]~58 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[58]~58 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[58]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N14
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[59]~59 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[59]~59_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [125] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~60_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [125] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~60_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [125] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [126]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a59 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [125] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [126] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a59 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [126]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~60_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a59 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [125]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[59]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[59]~59 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[59]~59 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[59]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[60]~60 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[60]~60_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [127] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~61_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [127] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~61_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [127] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [128]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a60 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [127] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [128] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a60 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [128]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~61_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a60 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [127]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[60]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[60]~60 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[60]~60 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[60]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N36
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[61]~61 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[61]~61_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [129] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~62_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [129] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~62_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [129] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [130]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a61 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [129] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [130] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a61 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [130]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~62_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a61 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [129]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[61]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[61]~61 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[61]~61 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[61]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y49_N14
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[62]~62 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[62]~62_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [131] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~63_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [131] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~63_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [131] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [132]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a62 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [131] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [132] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a62  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [132]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a62 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~63_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [131]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[62]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[62]~62 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[62]~62 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[62]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N32
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[63]~63 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[63]~63_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [133] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~64_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [133] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~64_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [133] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [134]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a63 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [133] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [134] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a63 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [134]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~64_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a63 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [133]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[63]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[63]~63 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[63]~63 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[63]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[64]~64 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[64]~64_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [135] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~65_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [135] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~65_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [135] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [136]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a64 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [135] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [136] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a64 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [136]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a64 ),
	.datad(!\cache_datapath_module|data1|data~65_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [135]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[64]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[64]~64 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[64]~64 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[64]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[65]~65 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[65]~65_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [137] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~66_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [137] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~66_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [137] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [138]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a65 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [137] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [138] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a65 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [138]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a65 ),
	.datad(!\cache_datapath_module|data1|data~66_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [137]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[65]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[65]~65 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[65]~65 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[65]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N4
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[66]~66 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[66]~66_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [139] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~67_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [139] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~67_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [139] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [140]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a66 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [139] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a66  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [140])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a66 ),
	.datac(!\cache_datapath_module|data1|data~67_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [140]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [139]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[66]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[66]~66 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[66]~66 .lut_mask = 64'h0022FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[66]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[67]~67 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[67]~67_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [141] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~68_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [141] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~68_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [141] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [142]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a67 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [141] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [142] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a67 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [142]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a67 ),
	.datad(!\cache_datapath_module|data1|data~68_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [141]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[67]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[67]~67 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[67]~67 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[67]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[68]~68 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[68]~68_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [143] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~69_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [143] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~69_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [143] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [144]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a68 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [143] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [144] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a68 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [144]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a68 ),
	.datad(!\cache_datapath_module|data1|data~69_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [143]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[68]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[68]~68 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[68]~68 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[68]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[69]~69 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[69]~69_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [145] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~70_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [145] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~70_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [145] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [146]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a69 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [145] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [146] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a69 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [146]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a69 ),
	.datad(!\cache_datapath_module|data1|data~70_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [145]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[69]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[69]~69 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[69]~69 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[69]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[70]~70 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[70]~70_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [147] & ( \cache_datapath_module|data1|data~71_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [148]) # 
// ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70 ))) # (\cache_datapath_module|lru|data~12_combout ) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [147] & ( 
// \cache_datapath_module|data1|data~71_combout  & ( ((\cache_datapath_module|data0|data_rtl_0_bypass [148] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70  & !\cache_datapath_module|data0|data~1_combout ))) # 
// (\cache_datapath_module|lru|data~12_combout ) ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [147] & ( !\cache_datapath_module|data1|data~71_combout  & ( (!\cache_datapath_module|lru|data~12_combout  & 
// ((!\cache_datapath_module|data0|data_rtl_0_bypass [148]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70 )))) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0_bypass [147] & ( 
// !\cache_datapath_module|data1|data~71_combout  & ( (!\cache_datapath_module|lru|data~12_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [148] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70  & 
// !\cache_datapath_module|data0|data~1_combout ))) ) ) )

	.dataa(!\cache_datapath_module|lru|data~12_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [148]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a70 ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [147]),
	.dataf(!\cache_datapath_module|data1|data~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[70]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[70]~70 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[70]~70 .lut_mask = 64'h02008AAA5755DFFF;
defparam \cache_datapath_module|writemem_mux|f[70]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[71]~71 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[71]~71_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [149] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~72_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [149] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~72_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [149] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [150]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a71 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [149] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [150] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a71  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [150]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a71 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~72_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [149]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[71]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[71]~71 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[71]~71 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[71]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[72]~72 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[72]~72_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [151] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~73_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [151] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~73_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [151] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [152]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72~portbdataout )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [151] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72~portbdataout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [152])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [152]),
	.datad(!\cache_datapath_module|data1|data~73_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [151]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[72]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[72]~72 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[72]~72 .lut_mask = 64'h0202F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[72]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[73]~73 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[73]~73_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [153] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~74_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [153] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~74_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [153] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [154]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a73 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [153] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [154] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a73 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [154]),
	.datac(!\cache_datapath_module|data1|data~74_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a73 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [153]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[73]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[73]~73 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[73]~73 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[73]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[74]~74 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[74]~74_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [155] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~75_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [155] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~75_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [155] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [156]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a74 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [155] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a74  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [156])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a74 ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [156]),
	.datad(!\cache_datapath_module|data1|data~75_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [155]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[74]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[74]~74 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[74]~74 .lut_mask = 64'h0202F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[74]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N24
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[75]~75 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[75]~75_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [157] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~76_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [157] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~76_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [157] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [158]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a75 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [157] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [158] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a75 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [158]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~76_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a75 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [157]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[75]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[75]~75 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[75]~75 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[75]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[76]~76 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[76]~76_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [159] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~77_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [159] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~77_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [159] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [160]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a76 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [159] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [160] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a76  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [160]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a76 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~77_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [159]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[76]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[76]~76 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[76]~76 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[76]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N6
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[77]~77 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[77]~77_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [161] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~78_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [161] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~78_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [161] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [162]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a77 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [161] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a77  & (\cache_datapath_module|data0|data_rtl_0_bypass [162] & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a77 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [162]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~78_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [161]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[77]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[77]~77 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[77]~77 .lut_mask = 64'h1010DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[77]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N22
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[78]~78 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[78]~78_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [163] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~79_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [163] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~79_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [163] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [164]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a78 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [163] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [164] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a78 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [164]),
	.datac(!\cache_datapath_module|data1|data~79_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a78 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [163]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[78]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[78]~78 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[78]~78 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[78]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[79]~79 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[79]~79_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [165] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~80_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [165] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~80_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [165] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [166]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a79 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [165] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [166] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a79 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [166]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a79 ),
	.datad(!\cache_datapath_module|data1|data~80_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [165]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[79]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[79]~79 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[79]~79 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[79]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[80]~80 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[80]~80_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [167] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~81_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [167] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~81_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [167] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [168]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a80 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [167] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [168] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a80 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [168]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~81_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a80 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [167]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[80]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[80]~80 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[80]~80 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[80]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N22
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[81]~81 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[81]~81_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [169] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~82_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [169] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~82_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [169] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [170]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a81 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [169] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [170] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a81 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [170]),
	.datac(!\cache_datapath_module|data1|data~82_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a81 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [169]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[81]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[81]~81 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[81]~81 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[81]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[82]~82 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[82]~82_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [171] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~83_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [171] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~83_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [171] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [172]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a82 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [171] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [172] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a82  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [172]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a82 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~83_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [171]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[82]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[82]~82 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[82]~82 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[82]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[83]~83 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[83]~83_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [173] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~84_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [173] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~84_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [173] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [174]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a83 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [173] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [174] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a83  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [174]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a83 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~84_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [173]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[83]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[83]~83 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[83]~83 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[83]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N32
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[84]~84 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[84]~84_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [175] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~85_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [175] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~85_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [175] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [176]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a84 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [175] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [176] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a84 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [176]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~85_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a84 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [175]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[84]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[84]~84 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[84]~84 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[84]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N4
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[85]~85 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[85]~85_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [177] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~86_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [177] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~86_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [177] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [178]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a85 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [177] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a85  & (\cache_datapath_module|data0|data_rtl_0_bypass [178] & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a85 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [178]),
	.datac(!\cache_datapath_module|data1|data~86_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [177]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[85]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[85]~85 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[85]~85 .lut_mask = 64'h1100DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[85]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[86]~86 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[86]~86_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [179] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~87_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [179] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~87_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [179] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [180]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a86 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [179] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [180] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a86 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [180]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a86 ),
	.datad(!\cache_datapath_module|data1|data~87_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [179]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[86]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[86]~86 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[86]~86 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[86]~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N8
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[87]~87 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[87]~87_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [181] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~88_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [181] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~88_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [181] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [182]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a87 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [181] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a87  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [182])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a87 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~88_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [182]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [181]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[87]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[87]~87 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[87]~87 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[87]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N6
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[88]~88 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[88]~88_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [183] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~89_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [183] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~89_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [183] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [184]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a88 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [183] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a88  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [184])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a88 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [184]),
	.datad(!\cache_datapath_module|data1|data~89_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [183]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[88]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[88]~88 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[88]~88 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[88]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N4
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[89]~89 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[89]~89_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [185] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~90_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [185] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~90_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [185] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [186]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a89 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [185] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a89  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [186])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a89 ),
	.datac(!\cache_datapath_module|data1|data~90_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [186]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [185]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[89]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[89]~89 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[89]~89 .lut_mask = 64'h0022FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[89]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[90]~90 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[90]~90_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [187] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~91_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [187] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~91_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [187] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [188]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a90 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [187] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [188] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a90 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [188]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a90 ),
	.datad(!\cache_datapath_module|data1|data~91_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [187]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[90]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[90]~90 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[90]~90 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[90]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y47_N38
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[91]~91 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[91]~91_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [189] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~92_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [189] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~92_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [189] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [190]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a91 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [189] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [190] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a91 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [190]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~92_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a91 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [189]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[91]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[91]~91 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[91]~91 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[91]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N20
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[92]~92 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[92]~92_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [191] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~93_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [191] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~93_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [191] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [192]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a92 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [191] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [192] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a92 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [192]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a92 ),
	.datad(!\cache_datapath_module|data1|data~93_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [191]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[92]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[92]~92 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[92]~92 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[92]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[93]~93 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[93]~93_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [193] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~94_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [193] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~94_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [193] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [194]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a93 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [193] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [194] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a93  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [194]),
	.datab(!\cache_datapath_module|data1|data~94_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a93 ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [193]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[93]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[93]~93 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[93]~93 .lut_mask = 64'h0500AFFF33333333;
defparam \cache_datapath_module|writemem_mux|f[93]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[94]~94 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[94]~94_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [195] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~95_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [195] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~95_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [195] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [196]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a94 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [195] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [196] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a94 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [196]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a94 ),
	.datad(!\cache_datapath_module|data1|data~95_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [195]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[94]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[94]~94 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[94]~94 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[94]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[95]~95 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[95]~95_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [197] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~96_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [197] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~96_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [197] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [198]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a95 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [197] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a95  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [198])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a95 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [198]),
	.datad(!\cache_datapath_module|data1|data~96_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [197]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[95]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[95]~95 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[95]~95 .lut_mask = 64'h0404F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[95]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[96]~96 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[96]~96_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [199] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~97_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [199] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~97_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [199] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [200]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a96 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [199] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [200] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a96 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [200]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a96 ),
	.datad(!\cache_datapath_module|data1|data~97_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [199]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[96]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[96]~96 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[96]~96 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[96]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N4
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[97]~97 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[97]~97_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [201] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~98_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [201] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~98_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [201] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [202]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a97 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [201] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a97  & (\cache_datapath_module|data0|data_rtl_0_bypass [202] & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a97 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [202]),
	.datac(!\cache_datapath_module|data1|data~98_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [201]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[97]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[97]~97 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[97]~97 .lut_mask = 64'h1100DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[97]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y48_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[98]~98 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[98]~98_combout  = ( \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98  & ( \cache_datapath_module|data1|data~99_combout  & ( (((\cache_datapath_module|data0|data_rtl_0_bypass [204] & 
// !\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|lru|data~12_combout )) # (\cache_datapath_module|data0|data_rtl_0_bypass [203]) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98  & ( 
// \cache_datapath_module|data1|data~99_combout  & ( ((\cache_datapath_module|data0|data_rtl_0_bypass [203] & ((!\cache_datapath_module|data0|data_rtl_0_bypass [204]) # (\cache_datapath_module|data0|data~1_combout )))) # 
// (\cache_datapath_module|lru|data~12_combout ) ) ) ) # ( \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98  & ( !\cache_datapath_module|data1|data~99_combout  & ( (!\cache_datapath_module|lru|data~12_combout  & 
// (((\cache_datapath_module|data0|data_rtl_0_bypass [204] & !\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0_bypass [203]))) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98  & ( 
// !\cache_datapath_module|data1|data~99_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [203] & (!\cache_datapath_module|lru|data~12_combout  & ((!\cache_datapath_module|data0|data_rtl_0_bypass [204]) # 
// (\cache_datapath_module|data0|data~1_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [203]),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [204]),
	.datac(!\cache_datapath_module|lru|data~12_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a98 ),
	.dataf(!\cache_datapath_module|data1|data~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[98]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[98]~98 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[98]~98 .lut_mask = 64'h405070504F5F7F5F;
defparam \cache_datapath_module|writemem_mux|f[98]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N14
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[99]~99 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[99]~99_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [205] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~100_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [205] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~100_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [205] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [206]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a99 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [205] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [206] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a99 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [206]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a99 ),
	.datad(!\cache_datapath_module|data1|data~100_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [205]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[99]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[99]~99 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[99]~99 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[99]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N18
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[100]~100 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[100]~100_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [207] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~101_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [207] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~101_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [207] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [208]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a100 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [207] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a100  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [208])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a100 ),
	.datac(!\cache_datapath_module|data1|data~101_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [208]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [207]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[100]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[100]~100 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[100]~100 .lut_mask = 64'h0022FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[100]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y48_N14
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[101]~101 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[101]~101_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [209] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~102_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [209] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~102_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [209] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [210]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a101 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [209] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [210] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a101 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [210]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a101 ),
	.datad(!\cache_datapath_module|data1|data~102_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [209]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[101]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[101]~101 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[101]~101 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[101]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[102]~102 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[102]~102_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [211] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~103_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [211] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~103_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [211] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [212]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a102 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [211] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [212] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a102 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [212]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~103_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a102 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [211]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[102]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[102]~102 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[102]~102 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[102]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y34_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[103]~103 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[103]~103_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [213] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~104_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [213] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~104_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [213] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [214]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a103 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [213] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [214] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a103 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [214]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a103 ),
	.datad(!\cache_datapath_module|data1|data~104_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [213]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[103]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[103]~103 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[103]~103 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[103]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y33_N14
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[104]~104 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[104]~104_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [215] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~105_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [215] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~105_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [215] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [216]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a104 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [215] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [216] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a104 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [216]),
	.datac(!\cache_datapath_module|data1|data~105_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a104 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [215]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[104]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[104]~104 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[104]~104 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[104]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[105]~105 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[105]~105_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [217] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~106_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [217] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~106_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [217] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [218]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a105 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [217] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [218] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a105  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [218]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a105 ),
	.datac(!\cache_datapath_module|data1|data~106_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [217]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[105]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[105]~105 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[105]~105 .lut_mask = 64'h1100BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[105]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[106]~106 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[106]~106_combout  = ( \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106  & ( \cache_datapath_module|data1|data~107_combout  & ( (((\cache_datapath_module|data0|data_rtl_0_bypass [220] & 
// !\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|lru|data~12_combout )) # (\cache_datapath_module|data0|data_rtl_0_bypass [219]) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106  & ( 
// \cache_datapath_module|data1|data~107_combout  & ( ((\cache_datapath_module|data0|data_rtl_0_bypass [219] & ((!\cache_datapath_module|data0|data_rtl_0_bypass [220]) # (\cache_datapath_module|data0|data~1_combout )))) # 
// (\cache_datapath_module|lru|data~12_combout ) ) ) ) # ( \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106  & ( !\cache_datapath_module|data1|data~107_combout  & ( (!\cache_datapath_module|lru|data~12_combout  & 
// (((\cache_datapath_module|data0|data_rtl_0_bypass [220] & !\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0_bypass [219]))) ) ) ) # ( !\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106  & ( 
// !\cache_datapath_module|data1|data~107_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [219] & (!\cache_datapath_module|lru|data~12_combout  & ((!\cache_datapath_module|data0|data_rtl_0_bypass [220]) # 
// (\cache_datapath_module|data0|data~1_combout )))) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [220]),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [219]),
	.datac(!\cache_datapath_module|lru|data~12_combout ),
	.datad(!\cache_datapath_module|data0|data~1_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a106 ),
	.dataf(!\cache_datapath_module|data1|data~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[106]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[106]~106 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[106]~106 .lut_mask = 64'h203070302F3F7F3F;
defparam \cache_datapath_module|writemem_mux|f[106]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N0
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[107]~107 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[107]~107_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [221] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~108_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [221] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~108_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [221] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [222]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a107 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [221] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [222] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a107 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [222]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a107 ),
	.datad(!\cache_datapath_module|data1|data~108_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [221]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[107]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[107]~107 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[107]~107 .lut_mask = 64'h0404BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[107]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[108]~108 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[108]~108_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [223] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~109_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [223] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~109_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [223] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [224]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108~portbdataout )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [223] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108~portbdataout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [224])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [224]),
	.datad(!\cache_datapath_module|data1|data~109_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [223]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[108]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[108]~108 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[108]~108 .lut_mask = 64'h0202F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[108]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[109]~109 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[109]~109_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [225] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~110_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [225] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~110_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [225] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [226]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a109 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [225] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a109  & (\cache_datapath_module|data0|data_rtl_0_bypass [226] & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a109 ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [226]),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~110_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [225]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[109]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[109]~109 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[109]~109 .lut_mask = 64'h1010DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[109]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[110]~110 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[110]~110_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [227] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~111_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [227] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~111_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [227] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [228]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a110 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [227] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [228] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a110  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [228]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a110 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~111_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [227]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[110]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[110]~110 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[110]~110 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[110]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[111]~111 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[111]~111_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [229] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~112_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [229] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~112_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [229] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [230]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a111 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [229] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [230] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a111 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [230]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~112_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a111 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [229]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[111]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[111]~111 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[111]~111 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[111]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N26
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[112]~112 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[112]~112_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [231] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~113_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [231] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~113_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [231] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [232]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a112 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [231] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [232] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a112 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [232]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a112 ),
	.datad(!\cache_datapath_module|data1|data~113_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [231]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[112]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[112]~112 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[112]~112 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[112]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y40_N32
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[113]~113 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[113]~113_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [233] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~114_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [233] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~114_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [233] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [234]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a113 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [233] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [234] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a113 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [234]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~114_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a113 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [233]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[113]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[113]~113 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[113]~113 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[113]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y37_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[114]~114 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[114]~114_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [235] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~115_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [235] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~115_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [235] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [236]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a114 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [235] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [236] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a114  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [236]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a114 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~115_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [235]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[114]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[114]~114 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[114]~114 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[114]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[115]~115 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[115]~115_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [237] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~116_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [237] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~116_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [237] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [238]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a115 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [237] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [238] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a115 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [238]),
	.datac(!\cache_datapath_module|data1|data~116_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a115 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [237]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[115]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[115]~115 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[115]~115 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[115]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N18
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[116]~116 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[116]~116_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [239] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~117_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [239] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~117_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [239] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [240]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a116 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [239] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [240] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a116 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [240]),
	.datac(!\cache_datapath_module|data1|data~117_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a116 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [239]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[116]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[116]~116 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[116]~116 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[116]~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y49_N18
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[117]~117 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[117]~117_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [241] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~118_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [241] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~118_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [241] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [242]) # (\cache_datapath_module|data0|data~1_combout )) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a117 ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [241] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a117  & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [242])) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a117 ),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~118_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0_bypass [242]),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [241]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[117]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[117]~117 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[117]~117 .lut_mask = 64'h0044FF770F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[117]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N32
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[118]~118 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[118]~118_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [243] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~119_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [243] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~119_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [243] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [244]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a118 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [243] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [244] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a118 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [244]),
	.datac(!\cache_datapath_module|data1|data~119_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a118 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [243]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[118]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[118]~118 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[118]~118 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[118]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y40_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[119]~119 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[119]~119_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [245] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~120_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [245] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~120_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [245] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [246]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a119 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [245] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [246] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a119 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [246]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a119 ),
	.datad(!\cache_datapath_module|data1|data~120_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [245]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[119]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[119]~119 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[119]~119 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[119]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N18
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[120]~120 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[120]~120_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [247] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~121_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [247] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~121_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [247] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [248]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a120 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [247] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [248] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a120 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [248]),
	.datac(!\cache_datapath_module|data1|data~121_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a120 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [247]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[120]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[120]~120 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[120]~120 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[120]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N18
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[121]~121 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[121]~121_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [249] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~122_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [249] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~122_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [249] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [250]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a121 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [249] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [250] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a121 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [250]),
	.datac(!\cache_datapath_module|data1|data~122_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a121 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [249]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[121]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[121]~121 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[121]~121 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[121]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y38_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[122]~122 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[122]~122_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [251] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~123_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [251] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~123_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [251] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [252]) # ((\cache_datapath_module|data0|data~1_combout ) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a122 )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [251] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [252] & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a122  & 
// !\cache_datapath_module|data0|data~1_combout )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [252]),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a122 ),
	.datac(!\cache_datapath_module|data0|data~1_combout ),
	.datad(!\cache_datapath_module|data1|data~123_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [251]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[122]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[122]~122 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[122]~122 .lut_mask = 64'h1010BFBF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[122]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N34
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[123]~123 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[123]~123_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [253] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~124_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [253] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~124_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [253] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [254]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a123 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [253] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [254] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a123 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [254]),
	.datac(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a123 ),
	.datad(!\cache_datapath_module|data1|data~124_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [253]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[123]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[123]~123 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[123]~123 .lut_mask = 64'h0202DFDF00FF00FF;
defparam \cache_datapath_module|writemem_mux|f[123]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X43_Y32_N12
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[124]~124 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[124]~124_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [255] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~125_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [255] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~125_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [255] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [256]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a124 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [255] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a124  & 
// \cache_datapath_module|data0|data_rtl_0_bypass [256])) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a124 ),
	.datac(!\cache_datapath_module|data0|data_rtl_0_bypass [256]),
	.datad(!\cache_datapath_module|data1|data~125_combout ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [255]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[124]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[124]~124 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[124]~124 .lut_mask = 64'h0202F7F700FF00FF;
defparam \cache_datapath_module|writemem_mux|f[124]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N32
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[125]~125 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[125]~125_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [257] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~126_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [257] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~126_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [257] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [258]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a125 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [257] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [258] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a125 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [258]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~126_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a125 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [257]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[125]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[125]~125 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[125]~125 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[125]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[126]~126 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[126]~126_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [259] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~127_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [259] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~127_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [259] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data_rtl_0_bypass [260]) # ((\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a126 ) # (\cache_datapath_module|data0|data~1_combout )) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [259] & ( !\cache_datapath_module|lru|data~12_combout  & ( (\cache_datapath_module|data0|data_rtl_0_bypass [260] & (!\cache_datapath_module|data0|data~1_combout  & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a126 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data_rtl_0_bypass [260]),
	.datab(!\cache_datapath_module|data0|data~1_combout ),
	.datac(!\cache_datapath_module|data1|data~127_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a126 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [259]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[126]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[126]~126 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[126]~126 .lut_mask = 64'h0044BBFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[126]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N16
stratixiii_lcell_comb \cache_datapath_module|writemem_mux|f[127]~127 (
// Equation(s):
// \cache_datapath_module|writemem_mux|f[127]~127_combout  = ( \cache_datapath_module|data0|data_rtl_0_bypass [261] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~128_combout  ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [261] & ( \cache_datapath_module|lru|data~12_combout  & ( \cache_datapath_module|data1|data~128_combout  ) ) ) # ( \cache_datapath_module|data0|data_rtl_0_bypass [261] & ( 
// !\cache_datapath_module|lru|data~12_combout  & ( ((!\cache_datapath_module|data0|data_rtl_0_bypass [262]) # (\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a127 )) # (\cache_datapath_module|data0|data~1_combout ) ) ) ) # ( 
// !\cache_datapath_module|data0|data_rtl_0_bypass [261] & ( !\cache_datapath_module|lru|data~12_combout  & ( (!\cache_datapath_module|data0|data~1_combout  & (\cache_datapath_module|data0|data_rtl_0_bypass [262] & 
// \cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a127 )) ) ) )

	.dataa(!\cache_datapath_module|data0|data~1_combout ),
	.datab(!\cache_datapath_module|data0|data_rtl_0_bypass [262]),
	.datac(!\cache_datapath_module|data1|data~128_combout ),
	.datad(!\cache_datapath_module|data0|data_rtl_0|auto_generated|ram_block1a127 ),
	.datae(!\cache_datapath_module|data0|data_rtl_0_bypass [261]),
	.dataf(!\cache_datapath_module|lru|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache_datapath_module|writemem_mux|f[127]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache_datapath_module|writemem_mux|f[127]~127 .extended_lut = "off";
defparam \cache_datapath_module|writemem_mux|f[127]~127 .lut_mask = 64'h0022DDFF0F0F0F0F;
defparam \cache_datapath_module|writemem_mux|f[127]~127 .shared_arith = "off";
// synopsys translate_on

assign pmem_read = \pmem_read~output_o ;

assign pmem_write = \pmem_write~output_o ;

assign pmem_address[0] = \pmem_address[0]~output_o ;

assign pmem_address[1] = \pmem_address[1]~output_o ;

assign pmem_address[2] = \pmem_address[2]~output_o ;

assign pmem_address[3] = \pmem_address[3]~output_o ;

assign pmem_address[4] = \pmem_address[4]~output_o ;

assign pmem_address[5] = \pmem_address[5]~output_o ;

assign pmem_address[6] = \pmem_address[6]~output_o ;

assign pmem_address[7] = \pmem_address[7]~output_o ;

assign pmem_address[8] = \pmem_address[8]~output_o ;

assign pmem_address[9] = \pmem_address[9]~output_o ;

assign pmem_address[10] = \pmem_address[10]~output_o ;

assign pmem_address[11] = \pmem_address[11]~output_o ;

assign pmem_address[12] = \pmem_address[12]~output_o ;

assign pmem_address[13] = \pmem_address[13]~output_o ;

assign pmem_address[14] = \pmem_address[14]~output_o ;

assign pmem_address[15] = \pmem_address[15]~output_o ;

assign pmem_wdata[0] = \pmem_wdata[0]~output_o ;

assign pmem_wdata[1] = \pmem_wdata[1]~output_o ;

assign pmem_wdata[2] = \pmem_wdata[2]~output_o ;

assign pmem_wdata[3] = \pmem_wdata[3]~output_o ;

assign pmem_wdata[4] = \pmem_wdata[4]~output_o ;

assign pmem_wdata[5] = \pmem_wdata[5]~output_o ;

assign pmem_wdata[6] = \pmem_wdata[6]~output_o ;

assign pmem_wdata[7] = \pmem_wdata[7]~output_o ;

assign pmem_wdata[8] = \pmem_wdata[8]~output_o ;

assign pmem_wdata[9] = \pmem_wdata[9]~output_o ;

assign pmem_wdata[10] = \pmem_wdata[10]~output_o ;

assign pmem_wdata[11] = \pmem_wdata[11]~output_o ;

assign pmem_wdata[12] = \pmem_wdata[12]~output_o ;

assign pmem_wdata[13] = \pmem_wdata[13]~output_o ;

assign pmem_wdata[14] = \pmem_wdata[14]~output_o ;

assign pmem_wdata[15] = \pmem_wdata[15]~output_o ;

assign pmem_wdata[16] = \pmem_wdata[16]~output_o ;

assign pmem_wdata[17] = \pmem_wdata[17]~output_o ;

assign pmem_wdata[18] = \pmem_wdata[18]~output_o ;

assign pmem_wdata[19] = \pmem_wdata[19]~output_o ;

assign pmem_wdata[20] = \pmem_wdata[20]~output_o ;

assign pmem_wdata[21] = \pmem_wdata[21]~output_o ;

assign pmem_wdata[22] = \pmem_wdata[22]~output_o ;

assign pmem_wdata[23] = \pmem_wdata[23]~output_o ;

assign pmem_wdata[24] = \pmem_wdata[24]~output_o ;

assign pmem_wdata[25] = \pmem_wdata[25]~output_o ;

assign pmem_wdata[26] = \pmem_wdata[26]~output_o ;

assign pmem_wdata[27] = \pmem_wdata[27]~output_o ;

assign pmem_wdata[28] = \pmem_wdata[28]~output_o ;

assign pmem_wdata[29] = \pmem_wdata[29]~output_o ;

assign pmem_wdata[30] = \pmem_wdata[30]~output_o ;

assign pmem_wdata[31] = \pmem_wdata[31]~output_o ;

assign pmem_wdata[32] = \pmem_wdata[32]~output_o ;

assign pmem_wdata[33] = \pmem_wdata[33]~output_o ;

assign pmem_wdata[34] = \pmem_wdata[34]~output_o ;

assign pmem_wdata[35] = \pmem_wdata[35]~output_o ;

assign pmem_wdata[36] = \pmem_wdata[36]~output_o ;

assign pmem_wdata[37] = \pmem_wdata[37]~output_o ;

assign pmem_wdata[38] = \pmem_wdata[38]~output_o ;

assign pmem_wdata[39] = \pmem_wdata[39]~output_o ;

assign pmem_wdata[40] = \pmem_wdata[40]~output_o ;

assign pmem_wdata[41] = \pmem_wdata[41]~output_o ;

assign pmem_wdata[42] = \pmem_wdata[42]~output_o ;

assign pmem_wdata[43] = \pmem_wdata[43]~output_o ;

assign pmem_wdata[44] = \pmem_wdata[44]~output_o ;

assign pmem_wdata[45] = \pmem_wdata[45]~output_o ;

assign pmem_wdata[46] = \pmem_wdata[46]~output_o ;

assign pmem_wdata[47] = \pmem_wdata[47]~output_o ;

assign pmem_wdata[48] = \pmem_wdata[48]~output_o ;

assign pmem_wdata[49] = \pmem_wdata[49]~output_o ;

assign pmem_wdata[50] = \pmem_wdata[50]~output_o ;

assign pmem_wdata[51] = \pmem_wdata[51]~output_o ;

assign pmem_wdata[52] = \pmem_wdata[52]~output_o ;

assign pmem_wdata[53] = \pmem_wdata[53]~output_o ;

assign pmem_wdata[54] = \pmem_wdata[54]~output_o ;

assign pmem_wdata[55] = \pmem_wdata[55]~output_o ;

assign pmem_wdata[56] = \pmem_wdata[56]~output_o ;

assign pmem_wdata[57] = \pmem_wdata[57]~output_o ;

assign pmem_wdata[58] = \pmem_wdata[58]~output_o ;

assign pmem_wdata[59] = \pmem_wdata[59]~output_o ;

assign pmem_wdata[60] = \pmem_wdata[60]~output_o ;

assign pmem_wdata[61] = \pmem_wdata[61]~output_o ;

assign pmem_wdata[62] = \pmem_wdata[62]~output_o ;

assign pmem_wdata[63] = \pmem_wdata[63]~output_o ;

assign pmem_wdata[64] = \pmem_wdata[64]~output_o ;

assign pmem_wdata[65] = \pmem_wdata[65]~output_o ;

assign pmem_wdata[66] = \pmem_wdata[66]~output_o ;

assign pmem_wdata[67] = \pmem_wdata[67]~output_o ;

assign pmem_wdata[68] = \pmem_wdata[68]~output_o ;

assign pmem_wdata[69] = \pmem_wdata[69]~output_o ;

assign pmem_wdata[70] = \pmem_wdata[70]~output_o ;

assign pmem_wdata[71] = \pmem_wdata[71]~output_o ;

assign pmem_wdata[72] = \pmem_wdata[72]~output_o ;

assign pmem_wdata[73] = \pmem_wdata[73]~output_o ;

assign pmem_wdata[74] = \pmem_wdata[74]~output_o ;

assign pmem_wdata[75] = \pmem_wdata[75]~output_o ;

assign pmem_wdata[76] = \pmem_wdata[76]~output_o ;

assign pmem_wdata[77] = \pmem_wdata[77]~output_o ;

assign pmem_wdata[78] = \pmem_wdata[78]~output_o ;

assign pmem_wdata[79] = \pmem_wdata[79]~output_o ;

assign pmem_wdata[80] = \pmem_wdata[80]~output_o ;

assign pmem_wdata[81] = \pmem_wdata[81]~output_o ;

assign pmem_wdata[82] = \pmem_wdata[82]~output_o ;

assign pmem_wdata[83] = \pmem_wdata[83]~output_o ;

assign pmem_wdata[84] = \pmem_wdata[84]~output_o ;

assign pmem_wdata[85] = \pmem_wdata[85]~output_o ;

assign pmem_wdata[86] = \pmem_wdata[86]~output_o ;

assign pmem_wdata[87] = \pmem_wdata[87]~output_o ;

assign pmem_wdata[88] = \pmem_wdata[88]~output_o ;

assign pmem_wdata[89] = \pmem_wdata[89]~output_o ;

assign pmem_wdata[90] = \pmem_wdata[90]~output_o ;

assign pmem_wdata[91] = \pmem_wdata[91]~output_o ;

assign pmem_wdata[92] = \pmem_wdata[92]~output_o ;

assign pmem_wdata[93] = \pmem_wdata[93]~output_o ;

assign pmem_wdata[94] = \pmem_wdata[94]~output_o ;

assign pmem_wdata[95] = \pmem_wdata[95]~output_o ;

assign pmem_wdata[96] = \pmem_wdata[96]~output_o ;

assign pmem_wdata[97] = \pmem_wdata[97]~output_o ;

assign pmem_wdata[98] = \pmem_wdata[98]~output_o ;

assign pmem_wdata[99] = \pmem_wdata[99]~output_o ;

assign pmem_wdata[100] = \pmem_wdata[100]~output_o ;

assign pmem_wdata[101] = \pmem_wdata[101]~output_o ;

assign pmem_wdata[102] = \pmem_wdata[102]~output_o ;

assign pmem_wdata[103] = \pmem_wdata[103]~output_o ;

assign pmem_wdata[104] = \pmem_wdata[104]~output_o ;

assign pmem_wdata[105] = \pmem_wdata[105]~output_o ;

assign pmem_wdata[106] = \pmem_wdata[106]~output_o ;

assign pmem_wdata[107] = \pmem_wdata[107]~output_o ;

assign pmem_wdata[108] = \pmem_wdata[108]~output_o ;

assign pmem_wdata[109] = \pmem_wdata[109]~output_o ;

assign pmem_wdata[110] = \pmem_wdata[110]~output_o ;

assign pmem_wdata[111] = \pmem_wdata[111]~output_o ;

assign pmem_wdata[112] = \pmem_wdata[112]~output_o ;

assign pmem_wdata[113] = \pmem_wdata[113]~output_o ;

assign pmem_wdata[114] = \pmem_wdata[114]~output_o ;

assign pmem_wdata[115] = \pmem_wdata[115]~output_o ;

assign pmem_wdata[116] = \pmem_wdata[116]~output_o ;

assign pmem_wdata[117] = \pmem_wdata[117]~output_o ;

assign pmem_wdata[118] = \pmem_wdata[118]~output_o ;

assign pmem_wdata[119] = \pmem_wdata[119]~output_o ;

assign pmem_wdata[120] = \pmem_wdata[120]~output_o ;

assign pmem_wdata[121] = \pmem_wdata[121]~output_o ;

assign pmem_wdata[122] = \pmem_wdata[122]~output_o ;

assign pmem_wdata[123] = \pmem_wdata[123]~output_o ;

assign pmem_wdata[124] = \pmem_wdata[124]~output_o ;

assign pmem_wdata[125] = \pmem_wdata[125]~output_o ;

assign pmem_wdata[126] = \pmem_wdata[126]~output_o ;

assign pmem_wdata[127] = \pmem_wdata[127]~output_o ;

endmodule
