<profile>

<section name = "Vitis HLS Report for 'dct'" level="0">
<item name = "Date">Fri Feb 14 09:59:25 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">dct_solution3</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.286 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1323, 1323, 13.230 us, 13.230 us, 1324, 1324, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_56">dct_Pipeline_RD_Loop_Row_RD_Loop_Col, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_64">dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop, 520, 520, 5.200 us, 5.200 us, 513, 513, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_72">dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_78">dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop, 520, 520, 5.200 us, 5.200 us, 513, 513, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_86">dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_92">dct_Pipeline_WR_Loop_Row_WR_Loop_Col, 68, 68, 0.680 us, 0.680 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 776, 1526, -</column>
<column name="Memory">5, -, 15, 15, 0</column>
<column name="Multiplexer">-, -, 0, 278, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_78">dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop, 0, 1, 314, 457, 0</column>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_56">dct_Pipeline_RD_Loop_Row_RD_Loop_Col, 0, 0, 34, 146, 0</column>
<column name="grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_64">dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop, 0, 1, 314, 457, 0</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_92">dct_Pipeline_WR_Loop_Row_WR_Loop_Col, 0, 0, 34, 146, 0</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_86">dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, 0, 0, 40, 160, 0</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_72">dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, 0, 0, 40, 160, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_U">dct_coeff_table_ROM_AUTO_1R, 0, 15, 15, 0, 64, 15, 1, 960</column>
<column name="row_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="col_outbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="col_inbuf_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_in_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
<column name="buf_2d_out_U">row_outbuf_RAM_AUTO_1R1W, 1, 0, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 13, 1, 13</column>
<column name="buf_2d_in_address0">14, 3, 6, 18</column>
<column name="buf_2d_in_ce0">14, 3, 1, 3</column>
<column name="buf_2d_in_we0">9, 2, 1, 2</column>
<column name="buf_2d_out_address0">14, 3, 6, 18</column>
<column name="buf_2d_out_ce0">14, 3, 1, 3</column>
<column name="buf_2d_out_we0">9, 2, 1, 2</column>
<column name="col_inbuf_address0">14, 3, 6, 18</column>
<column name="col_inbuf_ce0">14, 3, 1, 3</column>
<column name="col_inbuf_we0">9, 2, 1, 2</column>
<column name="col_outbuf_address0">14, 3, 6, 18</column>
<column name="col_outbuf_ce0">14, 3, 1, 3</column>
<column name="col_outbuf_we0">9, 2, 1, 2</column>
<column name="dct_coeff_table_address0">14, 3, 6, 18</column>
<column name="dct_coeff_table_ce0">14, 3, 1, 3</column>
<column name="row_outbuf_address0">14, 3, 6, 18</column>
<column name="row_outbuf_ce0">14, 3, 1, 3</column>
<column name="row_outbuf_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="grp_dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_78_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_56_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop_fu_64_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_92_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_86_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_72_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
