*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  4 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980455 heartbeat IPC: 3.35519 cumulative IPC: 3.35519 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362407 heartbeat IPC: 2.95687 cumulative IPC: 3.14346 (Simulation time: 0 hr 1 min 24 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126990 (Simulation time: 0 hr 1 min 52 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26431138 heartbeat IPC: 0.498288 cumulative IPC: 0.273162 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 64368271 heartbeat IPC: 0.263594 cumulative IPC: 0.266708 (Simulation time: 0 hr 3 min 45 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 101359999 heartbeat IPC: 0.270331 cumulative IPC: 0.268145 (Simulation time: 0 hr 4 min 54 sec) 
Finished CPU 0 instructions: 25000000 cycles: 93233027 cumulative IPC: 0.268145 (Simulation time: 0 hr 4 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.268145 instructions: 25000000 cycles: 93233027
cpu0_DTLB TOTAL     ACCESS:    6313872  HIT:    5876290  MISS:     437582
cpu0_DTLB LOAD      ACCESS:    5889107  HIT:    5608951  MISS:     280156
cpu0_DTLB RFO       ACCESS:     424765  HIT:     267339  MISS:     157426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3289 cycles
cpu0_ITLB TOTAL     ACCESS:    2383397  HIT:    2383397  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383397  HIT:    2383397  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I LOAD      ACCESS:      10710  HIT:      10710  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437582  HIT:     432152  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280156  HIT:     275472  MISS:       4684
cpu0_STLB RFO       ACCESS:     157426  HIT:     156680  MISS:        746
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 180.521 cycles
cpu0_L1D TOTAL     ACCESS:    6194808  HIT:    4952624  MISS:    1242184
cpu0_L1D LOAD      ACCESS:    5559137  HIT:    4433341  MISS:    1125796
cpu0_L1D RFO       ACCESS:     630269  HIT:     515831  MISS:     114438
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5402  HIT:       3452  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 134.935 cycles
cpu0_L2C TOTAL     ACCESS:    2772935  HIT:    1551522  MISS:    1221413
cpu0_L2C LOAD      ACCESS:    1125789  HIT:     164270  MISS:     961519
cpu0_L2C RFO       ACCESS:     114431  HIT:      76753  MISS:      37678
cpu0_L2C PREFETCH  ACCESS:    1182694  HIT:     962397  MISS:     220297
cpu0_L2C WRITEBACK ACCESS:     348071  HIT:     346660  MISS:       1411
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1442  MISS:        508
cpu0_L2C PREFETCH  REQUESTED:    1427179  ISSUED:    1218357  USEFUL:     134532  USELESS:      85552
cpu0_L2C AVERAGE MISS LATENCY: 143.991 cycles
LLC TOTAL     ACCESS:    1458114  HIT:     774053  MISS:     684061
LLC LOAD      ACCESS:     961519  HIT:     369090  MISS:     592429
LLC RFO       ACCESS:      37677  HIT:      11591  MISS:      26086
LLC PREFETCH  ACCESS:     221075  HIT:     157576  MISS:      63499
LLC WRITEBACK ACCESS:     237335  HIT:     235506  MISS:       1829
LLC TRANSLATION ACCESS:        508  HIT:        290  MISS:        218
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 220.24 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      49016  ROW_BUFFER_MISS:     632845
 DBUS AVG_CONGESTED_CYCLE:    3.95775
 WQ ROW_BUFFER_HIT:      28640  ROW_BUFFER_MISS:     179660  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.189
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0
