#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* E */
E__0__MASK EQU 0x04
E__0__PC EQU CYREG_PRT12_PC2
E__0__PORT EQU 12
E__0__SHIFT EQU 2
E__AG EQU CYREG_PRT12_AG
E__BIE EQU CYREG_PRT12_BIE
E__BIT_MASK EQU CYREG_PRT12_BIT_MASK
E__BYP EQU CYREG_PRT12_BYP
E__DM0 EQU CYREG_PRT12_DM0
E__DM1 EQU CYREG_PRT12_DM1
E__DM2 EQU CYREG_PRT12_DM2
E__DR EQU CYREG_PRT12_DR
E__INP_DIS EQU CYREG_PRT12_INP_DIS
E__MASK EQU 0x04
E__PORT EQU 12
E__PRT EQU CYREG_PRT12_PRT
E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
E__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
E__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
E__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
E__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
E__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
E__PS EQU CYREG_PRT12_PS
E__SHIFT EQU 2
E__SIO_CFG EQU CYREG_PRT12_SIO_CFG
E__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
E__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
E__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
E__SLW EQU CYREG_PRT12_SLW

/* D4 */
D4__0__MASK EQU 0x01
D4__0__PC EQU CYREG_PRT4_PC0
D4__0__PORT EQU 4
D4__0__SHIFT EQU 0
D4__AG EQU CYREG_PRT4_AG
D4__AMUX EQU CYREG_PRT4_AMUX
D4__BIE EQU CYREG_PRT4_BIE
D4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D4__BYP EQU CYREG_PRT4_BYP
D4__CTL EQU CYREG_PRT4_CTL
D4__DM0 EQU CYREG_PRT4_DM0
D4__DM1 EQU CYREG_PRT4_DM1
D4__DM2 EQU CYREG_PRT4_DM2
D4__DR EQU CYREG_PRT4_DR
D4__INP_DIS EQU CYREG_PRT4_INP_DIS
D4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D4__LCD_EN EQU CYREG_PRT4_LCD_EN
D4__MASK EQU 0x01
D4__PORT EQU 4
D4__PRT EQU CYREG_PRT4_PRT
D4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D4__PS EQU CYREG_PRT4_PS
D4__SHIFT EQU 0
D4__SLW EQU CYREG_PRT4_SLW

/* D5 */
D5__0__MASK EQU 0x02
D5__0__PC EQU CYREG_PRT4_PC1
D5__0__PORT EQU 4
D5__0__SHIFT EQU 1
D5__AG EQU CYREG_PRT4_AG
D5__AMUX EQU CYREG_PRT4_AMUX
D5__BIE EQU CYREG_PRT4_BIE
D5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D5__BYP EQU CYREG_PRT4_BYP
D5__CTL EQU CYREG_PRT4_CTL
D5__DM0 EQU CYREG_PRT4_DM0
D5__DM1 EQU CYREG_PRT4_DM1
D5__DM2 EQU CYREG_PRT4_DM2
D5__DR EQU CYREG_PRT4_DR
D5__INP_DIS EQU CYREG_PRT4_INP_DIS
D5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D5__LCD_EN EQU CYREG_PRT4_LCD_EN
D5__MASK EQU 0x02
D5__PORT EQU 4
D5__PRT EQU CYREG_PRT4_PRT
D5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D5__PS EQU CYREG_PRT4_PS
D5__SHIFT EQU 1
D5__SLW EQU CYREG_PRT4_SLW

/* D6 */
D6__0__MASK EQU 0x40
D6__0__PC EQU CYREG_PRT0_PC6
D6__0__PORT EQU 0
D6__0__SHIFT EQU 6
D6__AG EQU CYREG_PRT0_AG
D6__AMUX EQU CYREG_PRT0_AMUX
D6__BIE EQU CYREG_PRT0_BIE
D6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D6__BYP EQU CYREG_PRT0_BYP
D6__CTL EQU CYREG_PRT0_CTL
D6__DM0 EQU CYREG_PRT0_DM0
D6__DM1 EQU CYREG_PRT0_DM1
D6__DM2 EQU CYREG_PRT0_DM2
D6__DR EQU CYREG_PRT0_DR
D6__INP_DIS EQU CYREG_PRT0_INP_DIS
D6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D6__LCD_EN EQU CYREG_PRT0_LCD_EN
D6__MASK EQU 0x40
D6__PORT EQU 0
D6__PRT EQU CYREG_PRT0_PRT
D6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D6__PS EQU CYREG_PRT0_PS
D6__SHIFT EQU 6
D6__SLW EQU CYREG_PRT0_SLW

/* D7 */
D7__0__MASK EQU 0x80
D7__0__PC EQU CYREG_PRT0_PC7
D7__0__PORT EQU 0
D7__0__SHIFT EQU 7
D7__AG EQU CYREG_PRT0_AG
D7__AMUX EQU CYREG_PRT0_AMUX
D7__BIE EQU CYREG_PRT0_BIE
D7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D7__BYP EQU CYREG_PRT0_BYP
D7__CTL EQU CYREG_PRT0_CTL
D7__DM0 EQU CYREG_PRT0_DM0
D7__DM1 EQU CYREG_PRT0_DM1
D7__DM2 EQU CYREG_PRT0_DM2
D7__DR EQU CYREG_PRT0_DR
D7__INP_DIS EQU CYREG_PRT0_INP_DIS
D7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D7__LCD_EN EQU CYREG_PRT0_LCD_EN
D7__MASK EQU 0x80
D7__PORT EQU 0
D7__PRT EQU CYREG_PRT0_PRT
D7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D7__PS EQU CYREG_PRT0_PS
D7__SHIFT EQU 7
D7__SLW EQU CYREG_PRT0_SLW

/* RS */
RS__0__MASK EQU 0x08
RS__0__PC EQU CYREG_IO_PC_PRT15_PC3
RS__0__PORT EQU 15
RS__0__SHIFT EQU 3
RS__AG EQU CYREG_PRT15_AG
RS__AMUX EQU CYREG_PRT15_AMUX
RS__BIE EQU CYREG_PRT15_BIE
RS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RS__BYP EQU CYREG_PRT15_BYP
RS__CTL EQU CYREG_PRT15_CTL
RS__DM0 EQU CYREG_PRT15_DM0
RS__DM1 EQU CYREG_PRT15_DM1
RS__DM2 EQU CYREG_PRT15_DM2
RS__DR EQU CYREG_PRT15_DR
RS__INP_DIS EQU CYREG_PRT15_INP_DIS
RS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RS__LCD_EN EQU CYREG_PRT15_LCD_EN
RS__MASK EQU 0x08
RS__PORT EQU 15
RS__PRT EQU CYREG_PRT15_PRT
RS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RS__PS EQU CYREG_PRT15_PS
RS__SHIFT EQU 3
RS__SLW EQU CYREG_PRT15_SLW

/* V0 */
V0__0__MASK EQU 0x08
V0__0__PC EQU CYREG_PRT12_PC3
V0__0__PORT EQU 12
V0__0__SHIFT EQU 3
V0__AG EQU CYREG_PRT12_AG
V0__BIE EQU CYREG_PRT12_BIE
V0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
V0__BYP EQU CYREG_PRT12_BYP
V0__DM0 EQU CYREG_PRT12_DM0
V0__DM1 EQU CYREG_PRT12_DM1
V0__DM2 EQU CYREG_PRT12_DM2
V0__DR EQU CYREG_PRT12_DR
V0__INP_DIS EQU CYREG_PRT12_INP_DIS
V0__MASK EQU 0x08
V0__PORT EQU 12
V0__PRT EQU CYREG_PRT12_PRT
V0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
V0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
V0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
V0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
V0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
V0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
V0__PS EQU CYREG_PRT12_PS
V0__SHIFT EQU 3
V0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
V0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
V0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
V0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
V0__SLW EQU CYREG_PRT12_SLW

/* LCD_Cntl_Port */
LCD_Cntl_Port_Sync_ctrl_reg__0__MASK EQU 0x01
LCD_Cntl_Port_Sync_ctrl_reg__0__POS EQU 0
LCD_Cntl_Port_Sync_ctrl_reg__1__MASK EQU 0x02
LCD_Cntl_Port_Sync_ctrl_reg__1__POS EQU 1
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LCD_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LCD_Cntl_Port_Sync_ctrl_reg__2__MASK EQU 0x04
LCD_Cntl_Port_Sync_ctrl_reg__2__POS EQU 2
LCD_Cntl_Port_Sync_ctrl_reg__3__MASK EQU 0x08
LCD_Cntl_Port_Sync_ctrl_reg__3__POS EQU 3
LCD_Cntl_Port_Sync_ctrl_reg__4__MASK EQU 0x10
LCD_Cntl_Port_Sync_ctrl_reg__4__POS EQU 4
LCD_Cntl_Port_Sync_ctrl_reg__5__MASK EQU 0x20
LCD_Cntl_Port_Sync_ctrl_reg__5__POS EQU 5
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
LCD_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LCD_Cntl_Port_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
LCD_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LCD_Cntl_Port_Sync_ctrl_reg__MASK EQU 0x3F
LCD_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LCD_Cntl_Port_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* RED */
RED__0__MASK EQU 0x80
RED__0__PC EQU CYREG_PRT12_PC7
RED__0__PORT EQU 12
RED__0__SHIFT EQU 7
RED__AG EQU CYREG_PRT12_AG
RED__BIE EQU CYREG_PRT12_BIE
RED__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RED__BYP EQU CYREG_PRT12_BYP
RED__DM0 EQU CYREG_PRT12_DM0
RED__DM1 EQU CYREG_PRT12_DM1
RED__DM2 EQU CYREG_PRT12_DM2
RED__DR EQU CYREG_PRT12_DR
RED__INP_DIS EQU CYREG_PRT12_INP_DIS
RED__MASK EQU 0x80
RED__PORT EQU 12
RED__PRT EQU CYREG_PRT12_PRT
RED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RED__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RED__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RED__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RED__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RED__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RED__PS EQU CYREG_PRT12_PS
RED__SHIFT EQU 7
RED__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RED__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RED__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RED__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RED__SLW EQU CYREG_PRT12_SLW

/* BLUE */
BLUE__0__MASK EQU 0x20
BLUE__0__PC EQU CYREG_PRT5_PC5
BLUE__0__PORT EQU 5
BLUE__0__SHIFT EQU 5
BLUE__AG EQU CYREG_PRT5_AG
BLUE__AMUX EQU CYREG_PRT5_AMUX
BLUE__BIE EQU CYREG_PRT5_BIE
BLUE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
BLUE__BYP EQU CYREG_PRT5_BYP
BLUE__CTL EQU CYREG_PRT5_CTL
BLUE__DM0 EQU CYREG_PRT5_DM0
BLUE__DM1 EQU CYREG_PRT5_DM1
BLUE__DM2 EQU CYREG_PRT5_DM2
BLUE__DR EQU CYREG_PRT5_DR
BLUE__INP_DIS EQU CYREG_PRT5_INP_DIS
BLUE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
BLUE__LCD_EN EQU CYREG_PRT5_LCD_EN
BLUE__MASK EQU 0x20
BLUE__PORT EQU 5
BLUE__PRT EQU CYREG_PRT5_PRT
BLUE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
BLUE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
BLUE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
BLUE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
BLUE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
BLUE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
BLUE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
BLUE__PS EQU CYREG_PRT5_PS
BLUE__SHIFT EQU 5
BLUE__SLW EQU CYREG_PRT5_SLW

/* M1EN */
M1EN__0__MASK EQU 0x20
M1EN__0__PC EQU CYREG_PRT12_PC5
M1EN__0__PORT EQU 12
M1EN__0__SHIFT EQU 5
M1EN__AG EQU CYREG_PRT12_AG
M1EN__BIE EQU CYREG_PRT12_BIE
M1EN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
M1EN__BYP EQU CYREG_PRT12_BYP
M1EN__DM0 EQU CYREG_PRT12_DM0
M1EN__DM1 EQU CYREG_PRT12_DM1
M1EN__DM2 EQU CYREG_PRT12_DM2
M1EN__DR EQU CYREG_PRT12_DR
M1EN__INP_DIS EQU CYREG_PRT12_INP_DIS
M1EN__MASK EQU 0x20
M1EN__PORT EQU 12
M1EN__PRT EQU CYREG_PRT12_PRT
M1EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
M1EN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
M1EN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
M1EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
M1EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
M1EN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
M1EN__PS EQU CYREG_PRT12_PS
M1EN__SHIFT EQU 5
M1EN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
M1EN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
M1EN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
M1EN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
M1EN__SLW EQU CYREG_PRT12_SLW

/* M2EN */
M2EN__0__MASK EQU 0x02
M2EN__0__PC EQU CYREG_PRT5_PC1
M2EN__0__PORT EQU 5
M2EN__0__SHIFT EQU 1
M2EN__AG EQU CYREG_PRT5_AG
M2EN__AMUX EQU CYREG_PRT5_AMUX
M2EN__BIE EQU CYREG_PRT5_BIE
M2EN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
M2EN__BYP EQU CYREG_PRT5_BYP
M2EN__CTL EQU CYREG_PRT5_CTL
M2EN__DM0 EQU CYREG_PRT5_DM0
M2EN__DM1 EQU CYREG_PRT5_DM1
M2EN__DM2 EQU CYREG_PRT5_DM2
M2EN__DR EQU CYREG_PRT5_DR
M2EN__INP_DIS EQU CYREG_PRT5_INP_DIS
M2EN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
M2EN__LCD_EN EQU CYREG_PRT5_LCD_EN
M2EN__MASK EQU 0x02
M2EN__PORT EQU 5
M2EN__PRT EQU CYREG_PRT5_PRT
M2EN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
M2EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
M2EN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
M2EN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
M2EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
M2EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
M2EN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
M2EN__PS EQU CYREG_PRT5_PS
M2EN__SHIFT EQU 1
M2EN__SLW EQU CYREG_PRT5_SLW

/* but0 */
but0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but0__INTC_MASK EQU 0x08
but0__INTC_NUMBER EQU 3
but0__INTC_PRIOR_NUM EQU 7
but0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
but0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* but1 */
but1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
but1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
but1__INTC_MASK EQU 0x20
but1__INTC_NUMBER EQU 5
but1__INTC_PRIOR_NUM EQU 7
but1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
but1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
but1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x05
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x20
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x20

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* M1IN1 */
M1IN1__0__MASK EQU 0x20
M1IN1__0__PC EQU CYREG_PRT6_PC5
M1IN1__0__PORT EQU 6
M1IN1__0__SHIFT EQU 5
M1IN1__AG EQU CYREG_PRT6_AG
M1IN1__AMUX EQU CYREG_PRT6_AMUX
M1IN1__BIE EQU CYREG_PRT6_BIE
M1IN1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
M1IN1__BYP EQU CYREG_PRT6_BYP
M1IN1__CTL EQU CYREG_PRT6_CTL
M1IN1__DM0 EQU CYREG_PRT6_DM0
M1IN1__DM1 EQU CYREG_PRT6_DM1
M1IN1__DM2 EQU CYREG_PRT6_DM2
M1IN1__DR EQU CYREG_PRT6_DR
M1IN1__INP_DIS EQU CYREG_PRT6_INP_DIS
M1IN1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
M1IN1__LCD_EN EQU CYREG_PRT6_LCD_EN
M1IN1__MASK EQU 0x20
M1IN1__PORT EQU 6
M1IN1__PRT EQU CYREG_PRT6_PRT
M1IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
M1IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
M1IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
M1IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
M1IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
M1IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
M1IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
M1IN1__PS EQU CYREG_PRT6_PS
M1IN1__SHIFT EQU 5
M1IN1__SLW EQU CYREG_PRT6_SLW

/* M1IN2 */
M1IN2__0__MASK EQU 0x40
M1IN2__0__PC EQU CYREG_PRT6_PC6
M1IN2__0__PORT EQU 6
M1IN2__0__SHIFT EQU 6
M1IN2__AG EQU CYREG_PRT6_AG
M1IN2__AMUX EQU CYREG_PRT6_AMUX
M1IN2__BIE EQU CYREG_PRT6_BIE
M1IN2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
M1IN2__BYP EQU CYREG_PRT6_BYP
M1IN2__CTL EQU CYREG_PRT6_CTL
M1IN2__DM0 EQU CYREG_PRT6_DM0
M1IN2__DM1 EQU CYREG_PRT6_DM1
M1IN2__DM2 EQU CYREG_PRT6_DM2
M1IN2__DR EQU CYREG_PRT6_DR
M1IN2__INP_DIS EQU CYREG_PRT6_INP_DIS
M1IN2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
M1IN2__LCD_EN EQU CYREG_PRT6_LCD_EN
M1IN2__MASK EQU 0x40
M1IN2__PORT EQU 6
M1IN2__PRT EQU CYREG_PRT6_PRT
M1IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
M1IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
M1IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
M1IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
M1IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
M1IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
M1IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
M1IN2__PS EQU CYREG_PRT6_PS
M1IN2__SHIFT EQU 6
M1IN2__SLW EQU CYREG_PRT6_SLW

/* M2IN1 */
M2IN1__0__MASK EQU 0x80
M2IN1__0__PC EQU CYREG_PRT6_PC7
M2IN1__0__PORT EQU 6
M2IN1__0__SHIFT EQU 7
M2IN1__AG EQU CYREG_PRT6_AG
M2IN1__AMUX EQU CYREG_PRT6_AMUX
M2IN1__BIE EQU CYREG_PRT6_BIE
M2IN1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
M2IN1__BYP EQU CYREG_PRT6_BYP
M2IN1__CTL EQU CYREG_PRT6_CTL
M2IN1__DM0 EQU CYREG_PRT6_DM0
M2IN1__DM1 EQU CYREG_PRT6_DM1
M2IN1__DM2 EQU CYREG_PRT6_DM2
M2IN1__DR EQU CYREG_PRT6_DR
M2IN1__INP_DIS EQU CYREG_PRT6_INP_DIS
M2IN1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
M2IN1__LCD_EN EQU CYREG_PRT6_LCD_EN
M2IN1__MASK EQU 0x80
M2IN1__PORT EQU 6
M2IN1__PRT EQU CYREG_PRT6_PRT
M2IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
M2IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
M2IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
M2IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
M2IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
M2IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
M2IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
M2IN1__PS EQU CYREG_PRT6_PS
M2IN1__SHIFT EQU 7
M2IN1__SLW EQU CYREG_PRT6_SLW

/* M2IN2 */
M2IN2__0__MASK EQU 0x01
M2IN2__0__PC EQU CYREG_PRT5_PC0
M2IN2__0__PORT EQU 5
M2IN2__0__SHIFT EQU 0
M2IN2__AG EQU CYREG_PRT5_AG
M2IN2__AMUX EQU CYREG_PRT5_AMUX
M2IN2__BIE EQU CYREG_PRT5_BIE
M2IN2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
M2IN2__BYP EQU CYREG_PRT5_BYP
M2IN2__CTL EQU CYREG_PRT5_CTL
M2IN2__DM0 EQU CYREG_PRT5_DM0
M2IN2__DM1 EQU CYREG_PRT5_DM1
M2IN2__DM2 EQU CYREG_PRT5_DM2
M2IN2__DR EQU CYREG_PRT5_DR
M2IN2__INP_DIS EQU CYREG_PRT5_INP_DIS
M2IN2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
M2IN2__LCD_EN EQU CYREG_PRT5_LCD_EN
M2IN2__MASK EQU 0x01
M2IN2__PORT EQU 5
M2IN2__PRT EQU CYREG_PRT5_PRT
M2IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
M2IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
M2IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
M2IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
M2IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
M2IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
M2IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
M2IN2__PS EQU CYREG_PRT5_PS
M2IN2__SHIFT EQU 0
M2IN2__SLW EQU CYREG_PRT5_SLW

/* WHITE */
WHITE__0__MASK EQU 0x10
WHITE__0__PC EQU CYREG_PRT5_PC4
WHITE__0__PORT EQU 5
WHITE__0__SHIFT EQU 4
WHITE__AG EQU CYREG_PRT5_AG
WHITE__AMUX EQU CYREG_PRT5_AMUX
WHITE__BIE EQU CYREG_PRT5_BIE
WHITE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
WHITE__BYP EQU CYREG_PRT5_BYP
WHITE__CTL EQU CYREG_PRT5_CTL
WHITE__DM0 EQU CYREG_PRT5_DM0
WHITE__DM1 EQU CYREG_PRT5_DM1
WHITE__DM2 EQU CYREG_PRT5_DM2
WHITE__DR EQU CYREG_PRT5_DR
WHITE__INP_DIS EQU CYREG_PRT5_INP_DIS
WHITE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
WHITE__LCD_EN EQU CYREG_PRT5_LCD_EN
WHITE__MASK EQU 0x10
WHITE__PORT EQU 5
WHITE__PRT EQU CYREG_PRT5_PRT
WHITE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
WHITE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
WHITE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
WHITE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
WHITE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
WHITE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
WHITE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
WHITE__PS EQU CYREG_PRT5_PS
WHITE__SHIFT EQU 4
WHITE__SLW EQU CYREG_PRT5_SLW

/* Button_Button */
Button_Button__0__AG EQU CYREG_PRT5_AG
Button_Button__0__AMUX EQU CYREG_PRT5_AMUX
Button_Button__0__BIE EQU CYREG_PRT5_BIE
Button_Button__0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Button_Button__0__BYP EQU CYREG_PRT5_BYP
Button_Button__0__CTL EQU CYREG_PRT5_CTL
Button_Button__0__DM0 EQU CYREG_PRT5_DM0
Button_Button__0__DM1 EQU CYREG_PRT5_DM1
Button_Button__0__DM2 EQU CYREG_PRT5_DM2
Button_Button__0__DR EQU CYREG_PRT5_DR
Button_Button__0__INP_DIS EQU CYREG_PRT5_INP_DIS
Button_Button__0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Button_Button__0__LCD_EN EQU CYREG_PRT5_LCD_EN
Button_Button__0__MASK EQU 0x80
Button_Button__0__PC EQU CYREG_PRT5_PC7
Button_Button__0__PORT EQU 5
Button_Button__0__PRT EQU CYREG_PRT5_PRT
Button_Button__0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Button_Button__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Button_Button__0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Button_Button__0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Button_Button__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Button_Button__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Button_Button__0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Button_Button__0__PS EQU CYREG_PRT5_PS
Button_Button__0__SHIFT EQU 7
Button_Button__0__SLW EQU CYREG_PRT5_SLW
Button_Button__1__AG EQU CYREG_PRT6_AG
Button_Button__1__AMUX EQU CYREG_PRT6_AMUX
Button_Button__1__BIE EQU CYREG_PRT6_BIE
Button_Button__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Button_Button__1__BYP EQU CYREG_PRT6_BYP
Button_Button__1__CTL EQU CYREG_PRT6_CTL
Button_Button__1__DM0 EQU CYREG_PRT6_DM0
Button_Button__1__DM1 EQU CYREG_PRT6_DM1
Button_Button__1__DM2 EQU CYREG_PRT6_DM2
Button_Button__1__DR EQU CYREG_PRT6_DR
Button_Button__1__INP_DIS EQU CYREG_PRT6_INP_DIS
Button_Button__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Button_Button__1__LCD_EN EQU CYREG_PRT6_LCD_EN
Button_Button__1__MASK EQU 0x10
Button_Button__1__PC EQU CYREG_PRT6_PC4
Button_Button__1__PORT EQU 6
Button_Button__1__PRT EQU CYREG_PRT6_PRT
Button_Button__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Button_Button__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Button_Button__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Button_Button__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Button_Button__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Button_Button__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Button_Button__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Button_Button__1__PS EQU CYREG_PRT6_PS
Button_Button__1__SHIFT EQU 4
Button_Button__1__SLW EQU CYREG_PRT6_SLW

/* Button_PWM_PWMHW */
Button_PWM_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
Button_PWM_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
Button_PWM_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
Button_PWM_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
Button_PWM_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
Button_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Button_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Button_PWM_PWMHW__PER0 EQU CYREG_TMR0_PER0
Button_PWM_PWMHW__PER1 EQU CYREG_TMR0_PER1
Button_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Button_PWM_PWMHW__PM_ACT_MSK EQU 0x01
Button_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Button_PWM_PWMHW__PM_STBY_MSK EQU 0x01
Button_PWM_PWMHW__RT0 EQU CYREG_TMR0_RT0
Button_PWM_PWMHW__RT1 EQU CYREG_TMR0_RT1
Button_PWM_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* MOTOR1_PWMHW */
MOTOR1_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
MOTOR1_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
MOTOR1_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
MOTOR1_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
MOTOR1_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
MOTOR1_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
MOTOR1_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
MOTOR1_PWMHW__PER0 EQU CYREG_TMR1_PER0
MOTOR1_PWMHW__PER1 EQU CYREG_TMR1_PER1
MOTOR1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
MOTOR1_PWMHW__PM_ACT_MSK EQU 0x02
MOTOR1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
MOTOR1_PWMHW__PM_STBY_MSK EQU 0x02
MOTOR1_PWMHW__RT0 EQU CYREG_TMR1_RT0
MOTOR1_PWMHW__RT1 EQU CYREG_TMR1_RT1
MOTOR1_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* MOTOR2_PWMHW */
MOTOR2_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
MOTOR2_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
MOTOR2_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
MOTOR2_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
MOTOR2_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
MOTOR2_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
MOTOR2_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
MOTOR2_PWMHW__PER0 EQU CYREG_TMR2_PER0
MOTOR2_PWMHW__PER1 EQU CYREG_TMR2_PER1
MOTOR2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
MOTOR2_PWMHW__PM_ACT_MSK EQU 0x04
MOTOR2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
MOTOR2_PWMHW__PM_STBY_MSK EQU 0x04
MOTOR2_PWMHW__RT0 EQU CYREG_TMR2_RT0
MOTOR2_PWMHW__RT1 EQU CYREG_TMR2_RT1
MOTOR2_PWMHW__SR0 EQU CYREG_TMR2_SR0

/* ORANGE */
ORANGE__0__MASK EQU 0x40
ORANGE__0__PC EQU CYREG_PRT5_PC6
ORANGE__0__PORT EQU 5
ORANGE__0__SHIFT EQU 6
ORANGE__AG EQU CYREG_PRT5_AG
ORANGE__AMUX EQU CYREG_PRT5_AMUX
ORANGE__BIE EQU CYREG_PRT5_BIE
ORANGE__BIT_MASK EQU CYREG_PRT5_BIT_MASK
ORANGE__BYP EQU CYREG_PRT5_BYP
ORANGE__CTL EQU CYREG_PRT5_CTL
ORANGE__DM0 EQU CYREG_PRT5_DM0
ORANGE__DM1 EQU CYREG_PRT5_DM1
ORANGE__DM2 EQU CYREG_PRT5_DM2
ORANGE__DR EQU CYREG_PRT5_DR
ORANGE__INP_DIS EQU CYREG_PRT5_INP_DIS
ORANGE__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
ORANGE__LCD_EN EQU CYREG_PRT5_LCD_EN
ORANGE__MASK EQU 0x40
ORANGE__PORT EQU 5
ORANGE__PRT EQU CYREG_PRT5_PRT
ORANGE__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
ORANGE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
ORANGE__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
ORANGE__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
ORANGE__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
ORANGE__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
ORANGE__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
ORANGE__PS EQU CYREG_PRT5_PS
ORANGE__SHIFT EQU 6
ORANGE__SLW EQU CYREG_PRT5_SLW

/* SCLK_A */
SCLK_A__0__MASK EQU 0x01
SCLK_A__0__PC EQU CYREG_PRT0_PC0
SCLK_A__0__PORT EQU 0
SCLK_A__0__SHIFT EQU 0
SCLK_A__AG EQU CYREG_PRT0_AG
SCLK_A__AMUX EQU CYREG_PRT0_AMUX
SCLK_A__BIE EQU CYREG_PRT0_BIE
SCLK_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCLK_A__BYP EQU CYREG_PRT0_BYP
SCLK_A__CTL EQU CYREG_PRT0_CTL
SCLK_A__DM0 EQU CYREG_PRT0_DM0
SCLK_A__DM1 EQU CYREG_PRT0_DM1
SCLK_A__DM2 EQU CYREG_PRT0_DM2
SCLK_A__DR EQU CYREG_PRT0_DR
SCLK_A__INP_DIS EQU CYREG_PRT0_INP_DIS
SCLK_A__INTSTAT EQU CYREG_PICU0_INTSTAT
SCLK_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCLK_A__LCD_EN EQU CYREG_PRT0_LCD_EN
SCLK_A__MASK EQU 0x01
SCLK_A__PORT EQU 0
SCLK_A__PRT EQU CYREG_PRT0_PRT
SCLK_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCLK_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCLK_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCLK_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCLK_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCLK_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCLK_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCLK_A__PS EQU CYREG_PRT0_PS
SCLK_A__SHIFT EQU 0
SCLK_A__SLW EQU CYREG_PRT0_SLW
SCLK_A__SNAP EQU CYREG_PICU0_SNAP

/* SCLK_B */
SCLK_B__0__MASK EQU 0x01
SCLK_B__0__PC EQU CYREG_PRT12_PC0
SCLK_B__0__PORT EQU 12
SCLK_B__0__SHIFT EQU 0
SCLK_B__AG EQU CYREG_PRT12_AG
SCLK_B__BIE EQU CYREG_PRT12_BIE
SCLK_B__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_B__BYP EQU CYREG_PRT12_BYP
SCLK_B__DM0 EQU CYREG_PRT12_DM0
SCLK_B__DM1 EQU CYREG_PRT12_DM1
SCLK_B__DM2 EQU CYREG_PRT12_DM2
SCLK_B__DR EQU CYREG_PRT12_DR
SCLK_B__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_B__INTSTAT EQU CYREG_PICU12_INTSTAT
SCLK_B__MASK EQU 0x01
SCLK_B__PORT EQU 12
SCLK_B__PRT EQU CYREG_PRT12_PRT
SCLK_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_B__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_B__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_B__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_B__PS EQU CYREG_PRT12_PS
SCLK_B__SHIFT EQU 0
SCLK_B__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_B__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_B__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_B__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_B__SLW EQU CYREG_PRT12_SLW
SCLK_B__SNAP EQU CYREG_PICU12_SNAP

/* SCLOCK */
SCLOCK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SCLOCK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SCLOCK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SCLOCK__CFG2_SRC_SEL_MASK EQU 0x07
SCLOCK__INDEX EQU 0x02
SCLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SCLOCK__PM_ACT_MSK EQU 0x04
SCLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SCLOCK__PM_STBY_MSK EQU 0x04

/* SDAT_A */
SDAT_A__0__MASK EQU 0x02
SDAT_A__0__PC EQU CYREG_PRT0_PC1
SDAT_A__0__PORT EQU 0
SDAT_A__0__SHIFT EQU 1
SDAT_A__AG EQU CYREG_PRT0_AG
SDAT_A__AMUX EQU CYREG_PRT0_AMUX
SDAT_A__BIE EQU CYREG_PRT0_BIE
SDAT_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SDAT_A__BYP EQU CYREG_PRT0_BYP
SDAT_A__CTL EQU CYREG_PRT0_CTL
SDAT_A__DM0 EQU CYREG_PRT0_DM0
SDAT_A__DM1 EQU CYREG_PRT0_DM1
SDAT_A__DM2 EQU CYREG_PRT0_DM2
SDAT_A__DR EQU CYREG_PRT0_DR
SDAT_A__INP_DIS EQU CYREG_PRT0_INP_DIS
SDAT_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SDAT_A__LCD_EN EQU CYREG_PRT0_LCD_EN
SDAT_A__MASK EQU 0x02
SDAT_A__PORT EQU 0
SDAT_A__PRT EQU CYREG_PRT0_PRT
SDAT_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SDAT_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SDAT_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SDAT_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SDAT_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SDAT_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SDAT_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SDAT_A__PS EQU CYREG_PRT0_PS
SDAT_A__SHIFT EQU 1
SDAT_A__SLW EQU CYREG_PRT0_SLW

/* SDAT_B */
SDAT_B__0__MASK EQU 0x02
SDAT_B__0__PC EQU CYREG_PRT12_PC1
SDAT_B__0__PORT EQU 12
SDAT_B__0__SHIFT EQU 1
SDAT_B__AG EQU CYREG_PRT12_AG
SDAT_B__BIE EQU CYREG_PRT12_BIE
SDAT_B__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDAT_B__BYP EQU CYREG_PRT12_BYP
SDAT_B__DM0 EQU CYREG_PRT12_DM0
SDAT_B__DM1 EQU CYREG_PRT12_DM1
SDAT_B__DM2 EQU CYREG_PRT12_DM2
SDAT_B__DR EQU CYREG_PRT12_DR
SDAT_B__INP_DIS EQU CYREG_PRT12_INP_DIS
SDAT_B__MASK EQU 0x02
SDAT_B__PORT EQU 12
SDAT_B__PRT EQU CYREG_PRT12_PRT
SDAT_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDAT_B__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDAT_B__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDAT_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDAT_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDAT_B__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDAT_B__PS EQU CYREG_PRT12_PS
SDAT_B__SHIFT EQU 1
SDAT_B__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDAT_B__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDAT_B__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDAT_B__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDAT_B__SLW EQU CYREG_PRT12_SLW

/* SERVO1 */
SERVO1__0__MASK EQU 0x20
SERVO1__0__PC EQU CYREG_PRT0_PC5
SERVO1__0__PORT EQU 0
SERVO1__0__SHIFT EQU 5
SERVO1__AG EQU CYREG_PRT0_AG
SERVO1__AMUX EQU CYREG_PRT0_AMUX
SERVO1__BIE EQU CYREG_PRT0_BIE
SERVO1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SERVO1__BYP EQU CYREG_PRT0_BYP
SERVO1__CTL EQU CYREG_PRT0_CTL
SERVO1__DM0 EQU CYREG_PRT0_DM0
SERVO1__DM1 EQU CYREG_PRT0_DM1
SERVO1__DM2 EQU CYREG_PRT0_DM2
SERVO1__DR EQU CYREG_PRT0_DR
SERVO1__INP_DIS EQU CYREG_PRT0_INP_DIS
SERVO1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SERVO1__LCD_EN EQU CYREG_PRT0_LCD_EN
SERVO1__MASK EQU 0x20
SERVO1__PORT EQU 0
SERVO1__PRT EQU CYREG_PRT0_PRT
SERVO1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SERVO1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SERVO1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SERVO1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SERVO1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SERVO1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SERVO1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SERVO1__PS EQU CYREG_PRT0_PS
SERVO1__SHIFT EQU 5
SERVO1__SLW EQU CYREG_PRT0_SLW

/* CAM_CLK */
CAM_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CAM_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CAM_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CAM_CLK__CFG2_SRC_SEL_MASK EQU 0x07
CAM_CLK__INDEX EQU 0x00
CAM_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CAM_CLK__PM_ACT_MSK EQU 0x01
CAM_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CAM_CLK__PM_STBY_MSK EQU 0x01

/* M1Clock */
M1Clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
M1Clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
M1Clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
M1Clock__CFG2_SRC_SEL_MASK EQU 0x07
M1Clock__INDEX EQU 0x03
M1Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
M1Clock__PM_ACT_MSK EQU 0x08
M1Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
M1Clock__PM_STBY_MSK EQU 0x08

/* M2Clock */
M2Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
M2Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
M2Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
M2Clock__CFG2_SRC_SEL_MASK EQU 0x07
M2Clock__INDEX EQU 0x04
M2Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
M2Clock__PM_ACT_MSK EQU 0x10
M2Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
M2Clock__PM_STBY_MSK EQU 0x10

/* mSerial_arb_int */
mSerial_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
mSerial_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
mSerial_arb_int__INTC_MASK EQU 0x400000
mSerial_arb_int__INTC_NUMBER EQU 22
mSerial_arb_int__INTC_PRIOR_NUM EQU 7
mSerial_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
mSerial_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
mSerial_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* mSerial_bus_reset */
mSerial_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
mSerial_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
mSerial_bus_reset__INTC_MASK EQU 0x800000
mSerial_bus_reset__INTC_NUMBER EQU 23
mSerial_bus_reset__INTC_PRIOR_NUM EQU 7
mSerial_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
mSerial_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
mSerial_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* mSerial_Dm */
mSerial_Dm__0__MASK EQU 0x80
mSerial_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
mSerial_Dm__0__PORT EQU 15
mSerial_Dm__0__SHIFT EQU 7
mSerial_Dm__AG EQU CYREG_PRT15_AG
mSerial_Dm__AMUX EQU CYREG_PRT15_AMUX
mSerial_Dm__BIE EQU CYREG_PRT15_BIE
mSerial_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
mSerial_Dm__BYP EQU CYREG_PRT15_BYP
mSerial_Dm__CTL EQU CYREG_PRT15_CTL
mSerial_Dm__DM0 EQU CYREG_PRT15_DM0
mSerial_Dm__DM1 EQU CYREG_PRT15_DM1
mSerial_Dm__DM2 EQU CYREG_PRT15_DM2
mSerial_Dm__DR EQU CYREG_PRT15_DR
mSerial_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
mSerial_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
mSerial_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
mSerial_Dm__MASK EQU 0x80
mSerial_Dm__PORT EQU 15
mSerial_Dm__PRT EQU CYREG_PRT15_PRT
mSerial_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
mSerial_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
mSerial_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
mSerial_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
mSerial_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
mSerial_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
mSerial_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
mSerial_Dm__PS EQU CYREG_PRT15_PS
mSerial_Dm__SHIFT EQU 7
mSerial_Dm__SLW EQU CYREG_PRT15_SLW

/* mSerial_Dp */
mSerial_Dp__0__MASK EQU 0x40
mSerial_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
mSerial_Dp__0__PORT EQU 15
mSerial_Dp__0__SHIFT EQU 6
mSerial_Dp__AG EQU CYREG_PRT15_AG
mSerial_Dp__AMUX EQU CYREG_PRT15_AMUX
mSerial_Dp__BIE EQU CYREG_PRT15_BIE
mSerial_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
mSerial_Dp__BYP EQU CYREG_PRT15_BYP
mSerial_Dp__CTL EQU CYREG_PRT15_CTL
mSerial_Dp__DM0 EQU CYREG_PRT15_DM0
mSerial_Dp__DM1 EQU CYREG_PRT15_DM1
mSerial_Dp__DM2 EQU CYREG_PRT15_DM2
mSerial_Dp__DR EQU CYREG_PRT15_DR
mSerial_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
mSerial_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
mSerial_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
mSerial_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
mSerial_Dp__MASK EQU 0x40
mSerial_Dp__PORT EQU 15
mSerial_Dp__PRT EQU CYREG_PRT15_PRT
mSerial_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
mSerial_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
mSerial_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
mSerial_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
mSerial_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
mSerial_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
mSerial_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
mSerial_Dp__PS EQU CYREG_PRT15_PS
mSerial_Dp__SHIFT EQU 6
mSerial_Dp__SLW EQU CYREG_PRT15_SLW
mSerial_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* mSerial_dp_int */
mSerial_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
mSerial_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
mSerial_dp_int__INTC_MASK EQU 0x1000
mSerial_dp_int__INTC_NUMBER EQU 12
mSerial_dp_int__INTC_PRIOR_NUM EQU 7
mSerial_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
mSerial_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
mSerial_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* mSerial_ep_0 */
mSerial_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
mSerial_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
mSerial_ep_0__INTC_MASK EQU 0x1000000
mSerial_ep_0__INTC_NUMBER EQU 24
mSerial_ep_0__INTC_PRIOR_NUM EQU 7
mSerial_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
mSerial_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
mSerial_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* mSerial_ep_1 */
mSerial_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
mSerial_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
mSerial_ep_1__INTC_MASK EQU 0x01
mSerial_ep_1__INTC_NUMBER EQU 0
mSerial_ep_1__INTC_PRIOR_NUM EQU 7
mSerial_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
mSerial_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
mSerial_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* mSerial_ep_2 */
mSerial_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
mSerial_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
mSerial_ep_2__INTC_MASK EQU 0x02
mSerial_ep_2__INTC_NUMBER EQU 1
mSerial_ep_2__INTC_PRIOR_NUM EQU 7
mSerial_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
mSerial_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
mSerial_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* mSerial_ep_3 */
mSerial_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
mSerial_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
mSerial_ep_3__INTC_MASK EQU 0x04
mSerial_ep_3__INTC_NUMBER EQU 2
mSerial_ep_3__INTC_PRIOR_NUM EQU 7
mSerial_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
mSerial_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
mSerial_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* mSerial_sof_int */
mSerial_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
mSerial_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
mSerial_sof_int__INTC_MASK EQU 0x200000
mSerial_sof_int__INTC_NUMBER EQU 21
mSerial_sof_int__INTC_PRIOR_NUM EQU 7
mSerial_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
mSerial_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
mSerial_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* mSerial_USB */
mSerial_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
mSerial_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
mSerial_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
mSerial_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
mSerial_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
mSerial_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
mSerial_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
mSerial_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
mSerial_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
mSerial_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
mSerial_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
mSerial_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
mSerial_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
mSerial_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
mSerial_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
mSerial_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
mSerial_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
mSerial_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
mSerial_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
mSerial_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
mSerial_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
mSerial_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
mSerial_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
mSerial_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
mSerial_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
mSerial_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
mSerial_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
mSerial_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
mSerial_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
mSerial_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
mSerial_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
mSerial_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
mSerial_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
mSerial_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
mSerial_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
mSerial_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
mSerial_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
mSerial_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
mSerial_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
mSerial_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
mSerial_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
mSerial_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
mSerial_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
mSerial_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
mSerial_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
mSerial_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
mSerial_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
mSerial_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
mSerial_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
mSerial_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
mSerial_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
mSerial_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
mSerial_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
mSerial_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
mSerial_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
mSerial_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
mSerial_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
mSerial_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
mSerial_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
mSerial_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
mSerial_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
mSerial_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
mSerial_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
mSerial_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
mSerial_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
mSerial_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
mSerial_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
mSerial_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
mSerial_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
mSerial_USB__CR0 EQU CYREG_USB_CR0
mSerial_USB__CR1 EQU CYREG_USB_CR1
mSerial_USB__CWA EQU CYREG_USB_CWA
mSerial_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
mSerial_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
mSerial_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
mSerial_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
mSerial_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
mSerial_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
mSerial_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
mSerial_USB__EP0_CR EQU CYREG_USB_EP0_CR
mSerial_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
mSerial_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
mSerial_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
mSerial_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
mSerial_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
mSerial_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
mSerial_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
mSerial_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
mSerial_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
mSerial_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
mSerial_USB__PM_ACT_MSK EQU 0x01
mSerial_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
mSerial_USB__PM_STBY_MSK EQU 0x01
mSerial_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
mSerial_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
mSerial_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
mSerial_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
mSerial_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
mSerial_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
mSerial_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
mSerial_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
mSerial_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
mSerial_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
mSerial_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
mSerial_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
mSerial_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
mSerial_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
mSerial_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
mSerial_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
mSerial_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
mSerial_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
mSerial_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
mSerial_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
mSerial_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
mSerial_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
mSerial_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
mSerial_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
mSerial_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
mSerial_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
mSerial_USB__SOF0 EQU CYREG_USB_SOF0
mSerial_USB__SOF1 EQU CYREG_USB_SOF1
mSerial_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
mSerial_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
mSerial_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* OV9650_1_D */
OV9650_1_D__0__AG EQU CYREG_PRT4_AG
OV9650_1_D__0__AMUX EQU CYREG_PRT4_AMUX
OV9650_1_D__0__BIE EQU CYREG_PRT4_BIE
OV9650_1_D__0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
OV9650_1_D__0__BYP EQU CYREG_PRT4_BYP
OV9650_1_D__0__CTL EQU CYREG_PRT4_CTL
OV9650_1_D__0__DM0 EQU CYREG_PRT4_DM0
OV9650_1_D__0__DM1 EQU CYREG_PRT4_DM1
OV9650_1_D__0__DM2 EQU CYREG_PRT4_DM2
OV9650_1_D__0__DR EQU CYREG_PRT4_DR
OV9650_1_D__0__INP_DIS EQU CYREG_PRT4_INP_DIS
OV9650_1_D__0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
OV9650_1_D__0__LCD_EN EQU CYREG_PRT4_LCD_EN
OV9650_1_D__0__MASK EQU 0x80
OV9650_1_D__0__PC EQU CYREG_PRT4_PC7
OV9650_1_D__0__PORT EQU 4
OV9650_1_D__0__PRT EQU CYREG_PRT4_PRT
OV9650_1_D__0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
OV9650_1_D__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
OV9650_1_D__0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
OV9650_1_D__0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
OV9650_1_D__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
OV9650_1_D__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
OV9650_1_D__0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
OV9650_1_D__0__PS EQU CYREG_PRT4_PS
OV9650_1_D__0__SHIFT EQU 7
OV9650_1_D__0__SLW EQU CYREG_PRT4_SLW
OV9650_1_D__1__AG EQU CYREG_PRT4_AG
OV9650_1_D__1__AMUX EQU CYREG_PRT4_AMUX
OV9650_1_D__1__BIE EQU CYREG_PRT4_BIE
OV9650_1_D__1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
OV9650_1_D__1__BYP EQU CYREG_PRT4_BYP
OV9650_1_D__1__CTL EQU CYREG_PRT4_CTL
OV9650_1_D__1__DM0 EQU CYREG_PRT4_DM0
OV9650_1_D__1__DM1 EQU CYREG_PRT4_DM1
OV9650_1_D__1__DM2 EQU CYREG_PRT4_DM2
OV9650_1_D__1__DR EQU CYREG_PRT4_DR
OV9650_1_D__1__INP_DIS EQU CYREG_PRT4_INP_DIS
OV9650_1_D__1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
OV9650_1_D__1__LCD_EN EQU CYREG_PRT4_LCD_EN
OV9650_1_D__1__MASK EQU 0x20
OV9650_1_D__1__PC EQU CYREG_PRT4_PC5
OV9650_1_D__1__PORT EQU 4
OV9650_1_D__1__PRT EQU CYREG_PRT4_PRT
OV9650_1_D__1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
OV9650_1_D__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
OV9650_1_D__1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
OV9650_1_D__1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
OV9650_1_D__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
OV9650_1_D__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
OV9650_1_D__1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
OV9650_1_D__1__PS EQU CYREG_PRT4_PS
OV9650_1_D__1__SHIFT EQU 5
OV9650_1_D__1__SLW EQU CYREG_PRT4_SLW
OV9650_1_D__2__AG EQU CYREG_PRT4_AG
OV9650_1_D__2__AMUX EQU CYREG_PRT4_AMUX
OV9650_1_D__2__BIE EQU CYREG_PRT4_BIE
OV9650_1_D__2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
OV9650_1_D__2__BYP EQU CYREG_PRT4_BYP
OV9650_1_D__2__CTL EQU CYREG_PRT4_CTL
OV9650_1_D__2__DM0 EQU CYREG_PRT4_DM0
OV9650_1_D__2__DM1 EQU CYREG_PRT4_DM1
OV9650_1_D__2__DM2 EQU CYREG_PRT4_DM2
OV9650_1_D__2__DR EQU CYREG_PRT4_DR
OV9650_1_D__2__INP_DIS EQU CYREG_PRT4_INP_DIS
OV9650_1_D__2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
OV9650_1_D__2__LCD_EN EQU CYREG_PRT4_LCD_EN
OV9650_1_D__2__MASK EQU 0x10
OV9650_1_D__2__PC EQU CYREG_PRT4_PC4
OV9650_1_D__2__PORT EQU 4
OV9650_1_D__2__PRT EQU CYREG_PRT4_PRT
OV9650_1_D__2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
OV9650_1_D__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
OV9650_1_D__2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
OV9650_1_D__2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
OV9650_1_D__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
OV9650_1_D__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
OV9650_1_D__2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
OV9650_1_D__2__PS EQU CYREG_PRT4_PS
OV9650_1_D__2__SHIFT EQU 4
OV9650_1_D__2__SLW EQU CYREG_PRT4_SLW
OV9650_1_D__3__AG EQU CYREG_PRT4_AG
OV9650_1_D__3__AMUX EQU CYREG_PRT4_AMUX
OV9650_1_D__3__BIE EQU CYREG_PRT4_BIE
OV9650_1_D__3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
OV9650_1_D__3__BYP EQU CYREG_PRT4_BYP
OV9650_1_D__3__CTL EQU CYREG_PRT4_CTL
OV9650_1_D__3__DM0 EQU CYREG_PRT4_DM0
OV9650_1_D__3__DM1 EQU CYREG_PRT4_DM1
OV9650_1_D__3__DM2 EQU CYREG_PRT4_DM2
OV9650_1_D__3__DR EQU CYREG_PRT4_DR
OV9650_1_D__3__INP_DIS EQU CYREG_PRT4_INP_DIS
OV9650_1_D__3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
OV9650_1_D__3__LCD_EN EQU CYREG_PRT4_LCD_EN
OV9650_1_D__3__MASK EQU 0x40
OV9650_1_D__3__PC EQU CYREG_PRT4_PC6
OV9650_1_D__3__PORT EQU 4
OV9650_1_D__3__PRT EQU CYREG_PRT4_PRT
OV9650_1_D__3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
OV9650_1_D__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
OV9650_1_D__3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
OV9650_1_D__3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
OV9650_1_D__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
OV9650_1_D__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
OV9650_1_D__3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
OV9650_1_D__3__PS EQU CYREG_PRT4_PS
OV9650_1_D__3__SHIFT EQU 6
OV9650_1_D__3__SLW EQU CYREG_PRT4_SLW
OV9650_1_D__4__AG EQU CYREG_PRT6_AG
OV9650_1_D__4__AMUX EQU CYREG_PRT6_AMUX
OV9650_1_D__4__BIE EQU CYREG_PRT6_BIE
OV9650_1_D__4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
OV9650_1_D__4__BYP EQU CYREG_PRT6_BYP
OV9650_1_D__4__CTL EQU CYREG_PRT6_CTL
OV9650_1_D__4__DM0 EQU CYREG_PRT6_DM0
OV9650_1_D__4__DM1 EQU CYREG_PRT6_DM1
OV9650_1_D__4__DM2 EQU CYREG_PRT6_DM2
OV9650_1_D__4__DR EQU CYREG_PRT6_DR
OV9650_1_D__4__INP_DIS EQU CYREG_PRT6_INP_DIS
OV9650_1_D__4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
OV9650_1_D__4__LCD_EN EQU CYREG_PRT6_LCD_EN
OV9650_1_D__4__MASK EQU 0x01
OV9650_1_D__4__PC EQU CYREG_PRT6_PC0
OV9650_1_D__4__PORT EQU 6
OV9650_1_D__4__PRT EQU CYREG_PRT6_PRT
OV9650_1_D__4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
OV9650_1_D__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
OV9650_1_D__4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
OV9650_1_D__4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
OV9650_1_D__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
OV9650_1_D__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
OV9650_1_D__4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
OV9650_1_D__4__PS EQU CYREG_PRT6_PS
OV9650_1_D__4__SHIFT EQU 0
OV9650_1_D__4__SLW EQU CYREG_PRT6_SLW
OV9650_1_D__5__AG EQU CYREG_PRT6_AG
OV9650_1_D__5__AMUX EQU CYREG_PRT6_AMUX
OV9650_1_D__5__BIE EQU CYREG_PRT6_BIE
OV9650_1_D__5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
OV9650_1_D__5__BYP EQU CYREG_PRT6_BYP
OV9650_1_D__5__CTL EQU CYREG_PRT6_CTL
OV9650_1_D__5__DM0 EQU CYREG_PRT6_DM0
OV9650_1_D__5__DM1 EQU CYREG_PRT6_DM1
OV9650_1_D__5__DM2 EQU CYREG_PRT6_DM2
OV9650_1_D__5__DR EQU CYREG_PRT6_DR
OV9650_1_D__5__INP_DIS EQU CYREG_PRT6_INP_DIS
OV9650_1_D__5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
OV9650_1_D__5__LCD_EN EQU CYREG_PRT6_LCD_EN
OV9650_1_D__5__MASK EQU 0x04
OV9650_1_D__5__PC EQU CYREG_PRT6_PC2
OV9650_1_D__5__PORT EQU 6
OV9650_1_D__5__PRT EQU CYREG_PRT6_PRT
OV9650_1_D__5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
OV9650_1_D__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
OV9650_1_D__5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
OV9650_1_D__5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
OV9650_1_D__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
OV9650_1_D__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
OV9650_1_D__5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
OV9650_1_D__5__PS EQU CYREG_PRT6_PS
OV9650_1_D__5__SHIFT EQU 2
OV9650_1_D__5__SLW EQU CYREG_PRT6_SLW
OV9650_1_D__6__AG EQU CYREG_PRT6_AG
OV9650_1_D__6__AMUX EQU CYREG_PRT6_AMUX
OV9650_1_D__6__BIE EQU CYREG_PRT6_BIE
OV9650_1_D__6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
OV9650_1_D__6__BYP EQU CYREG_PRT6_BYP
OV9650_1_D__6__CTL EQU CYREG_PRT6_CTL
OV9650_1_D__6__DM0 EQU CYREG_PRT6_DM0
OV9650_1_D__6__DM1 EQU CYREG_PRT6_DM1
OV9650_1_D__6__DM2 EQU CYREG_PRT6_DM2
OV9650_1_D__6__DR EQU CYREG_PRT6_DR
OV9650_1_D__6__INP_DIS EQU CYREG_PRT6_INP_DIS
OV9650_1_D__6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
OV9650_1_D__6__LCD_EN EQU CYREG_PRT6_LCD_EN
OV9650_1_D__6__MASK EQU 0x08
OV9650_1_D__6__PC EQU CYREG_PRT6_PC3
OV9650_1_D__6__PORT EQU 6
OV9650_1_D__6__PRT EQU CYREG_PRT6_PRT
OV9650_1_D__6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
OV9650_1_D__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
OV9650_1_D__6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
OV9650_1_D__6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
OV9650_1_D__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
OV9650_1_D__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
OV9650_1_D__6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
OV9650_1_D__6__PS EQU CYREG_PRT6_PS
OV9650_1_D__6__SHIFT EQU 3
OV9650_1_D__6__SLW EQU CYREG_PRT6_SLW
OV9650_1_D__7__AG EQU CYREG_PRT15_AG
OV9650_1_D__7__AMUX EQU CYREG_PRT15_AMUX
OV9650_1_D__7__BIE EQU CYREG_PRT15_BIE
OV9650_1_D__7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OV9650_1_D__7__BYP EQU CYREG_PRT15_BYP
OV9650_1_D__7__CTL EQU CYREG_PRT15_CTL
OV9650_1_D__7__DM0 EQU CYREG_PRT15_DM0
OV9650_1_D__7__DM1 EQU CYREG_PRT15_DM1
OV9650_1_D__7__DM2 EQU CYREG_PRT15_DM2
OV9650_1_D__7__DR EQU CYREG_PRT15_DR
OV9650_1_D__7__INP_DIS EQU CYREG_PRT15_INP_DIS
OV9650_1_D__7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OV9650_1_D__7__LCD_EN EQU CYREG_PRT15_LCD_EN
OV9650_1_D__7__MASK EQU 0x20
OV9650_1_D__7__PC EQU CYREG_IO_PC_PRT15_PC5
OV9650_1_D__7__PORT EQU 15
OV9650_1_D__7__PRT EQU CYREG_PRT15_PRT
OV9650_1_D__7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OV9650_1_D__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OV9650_1_D__7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OV9650_1_D__7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OV9650_1_D__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OV9650_1_D__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OV9650_1_D__7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OV9650_1_D__7__PS EQU CYREG_PRT15_PS
OV9650_1_D__7__SHIFT EQU 5
OV9650_1_D__7__SLW EQU CYREG_PRT15_SLW

/* OV9650_1_DMA */
OV9650_1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
OV9650_1_DMA__DRQ_NUMBER EQU 0
OV9650_1_DMA__NUMBEROF_TDS EQU 0
OV9650_1_DMA__PRIORITY EQU 2
OV9650_1_DMA__TERMIN_EN EQU 0
OV9650_1_DMA__TERMIN_SEL EQU 0
OV9650_1_DMA__TERMOUT0_EN EQU 0
OV9650_1_DMA__TERMOUT0_SEL EQU 0
OV9650_1_DMA__TERMOUT1_EN EQU 0
OV9650_1_DMA__TERMOUT1_SEL EQU 0

/* OV9650_1_FIFO */
OV9650_1_FIFO_dp__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
OV9650_1_FIFO_dp__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
OV9650_1_FIFO_dp__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
OV9650_1_FIFO_dp__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
OV9650_1_FIFO_dp__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
OV9650_1_FIFO_dp__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
OV9650_1_FIFO_dp__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
OV9650_1_FIFO_dp__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
OV9650_1_FIFO_dp__A0_REG EQU CYREG_B0_UDB14_A0
OV9650_1_FIFO_dp__A1_REG EQU CYREG_B0_UDB14_A1
OV9650_1_FIFO_dp__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
OV9650_1_FIFO_dp__D0_REG EQU CYREG_B0_UDB14_D0
OV9650_1_FIFO_dp__D1_REG EQU CYREG_B0_UDB14_D1
OV9650_1_FIFO_dp__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
OV9650_1_FIFO_dp__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
OV9650_1_FIFO_dp__F0_REG EQU CYREG_B0_UDB14_F0
OV9650_1_FIFO_dp__F1_REG EQU CYREG_B0_UDB14_F1
OV9650_1_FIFO_dp_PI__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
OV9650_1_FIFO_dp_PI__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
OV9650_1_FIFO_dp_PI__MASK_REG EQU CYREG_B0_UDB14_MSK
OV9650_1_FIFO_dp_PI__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
OV9650_1_FIFO_dp_PI__STATUS_REG EQU CYREG_B0_UDB14_ST

/* OV9650_1_HREF */
OV9650_1_HREF__0__MASK EQU 0x01
OV9650_1_HREF__0__PC EQU CYREG_PRT2_PC0
OV9650_1_HREF__0__PORT EQU 2
OV9650_1_HREF__0__SHIFT EQU 0
OV9650_1_HREF__AG EQU CYREG_PRT2_AG
OV9650_1_HREF__AMUX EQU CYREG_PRT2_AMUX
OV9650_1_HREF__BIE EQU CYREG_PRT2_BIE
OV9650_1_HREF__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OV9650_1_HREF__BYP EQU CYREG_PRT2_BYP
OV9650_1_HREF__CTL EQU CYREG_PRT2_CTL
OV9650_1_HREF__DM0 EQU CYREG_PRT2_DM0
OV9650_1_HREF__DM1 EQU CYREG_PRT2_DM1
OV9650_1_HREF__DM2 EQU CYREG_PRT2_DM2
OV9650_1_HREF__DR EQU CYREG_PRT2_DR
OV9650_1_HREF__INP_DIS EQU CYREG_PRT2_INP_DIS
OV9650_1_HREF__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OV9650_1_HREF__LCD_EN EQU CYREG_PRT2_LCD_EN
OV9650_1_HREF__MASK EQU 0x01
OV9650_1_HREF__PORT EQU 2
OV9650_1_HREF__PRT EQU CYREG_PRT2_PRT
OV9650_1_HREF__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OV9650_1_HREF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OV9650_1_HREF__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OV9650_1_HREF__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OV9650_1_HREF__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OV9650_1_HREF__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OV9650_1_HREF__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OV9650_1_HREF__PS EQU CYREG_PRT2_PS
OV9650_1_HREF__SHIFT EQU 0
OV9650_1_HREF__SLW EQU CYREG_PRT2_SLW

/* OV9650_1_I2C_I2C_FF */
OV9650_1_I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
OV9650_1_I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
OV9650_1_I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
OV9650_1_I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
OV9650_1_I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
OV9650_1_I2C_I2C_FF__D EQU CYREG_I2C_D
OV9650_1_I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
OV9650_1_I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
OV9650_1_I2C_I2C_FF__PM_ACT_MSK EQU 0x04
OV9650_1_I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
OV9650_1_I2C_I2C_FF__PM_STBY_MSK EQU 0x04
OV9650_1_I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
OV9650_1_I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
OV9650_1_I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
OV9650_1_I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
OV9650_1_I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* OV9650_1_I2C_I2C_IRQ */
OV9650_1_I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
OV9650_1_I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
OV9650_1_I2C_I2C_IRQ__INTC_MASK EQU 0x8000
OV9650_1_I2C_I2C_IRQ__INTC_NUMBER EQU 15
OV9650_1_I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
OV9650_1_I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
OV9650_1_I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
OV9650_1_I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* OV9650_1_PCLK */
OV9650_1_PCLK__0__MASK EQU 0x02
OV9650_1_PCLK__0__PC EQU CYREG_PRT6_PC1
OV9650_1_PCLK__0__PORT EQU 6
OV9650_1_PCLK__0__SHIFT EQU 1
OV9650_1_PCLK__AG EQU CYREG_PRT6_AG
OV9650_1_PCLK__AMUX EQU CYREG_PRT6_AMUX
OV9650_1_PCLK__BIE EQU CYREG_PRT6_BIE
OV9650_1_PCLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
OV9650_1_PCLK__BYP EQU CYREG_PRT6_BYP
OV9650_1_PCLK__CTL EQU CYREG_PRT6_CTL
OV9650_1_PCLK__DM0 EQU CYREG_PRT6_DM0
OV9650_1_PCLK__DM1 EQU CYREG_PRT6_DM1
OV9650_1_PCLK__DM2 EQU CYREG_PRT6_DM2
OV9650_1_PCLK__DR EQU CYREG_PRT6_DR
OV9650_1_PCLK__INP_DIS EQU CYREG_PRT6_INP_DIS
OV9650_1_PCLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
OV9650_1_PCLK__LCD_EN EQU CYREG_PRT6_LCD_EN
OV9650_1_PCLK__MASK EQU 0x02
OV9650_1_PCLK__PORT EQU 6
OV9650_1_PCLK__PRT EQU CYREG_PRT6_PRT
OV9650_1_PCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
OV9650_1_PCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
OV9650_1_PCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
OV9650_1_PCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
OV9650_1_PCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
OV9650_1_PCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
OV9650_1_PCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
OV9650_1_PCLK__PS EQU CYREG_PRT6_PS
OV9650_1_PCLK__SHIFT EQU 1
OV9650_1_PCLK__SLW EQU CYREG_PRT6_SLW

/* OV9650_1_SIOC */
OV9650_1_SIOC__0__MASK EQU 0x10
OV9650_1_SIOC__0__PC EQU CYREG_PRT2_PC4
OV9650_1_SIOC__0__PORT EQU 2
OV9650_1_SIOC__0__SHIFT EQU 4
OV9650_1_SIOC__AG EQU CYREG_PRT2_AG
OV9650_1_SIOC__AMUX EQU CYREG_PRT2_AMUX
OV9650_1_SIOC__BIE EQU CYREG_PRT2_BIE
OV9650_1_SIOC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OV9650_1_SIOC__BYP EQU CYREG_PRT2_BYP
OV9650_1_SIOC__CTL EQU CYREG_PRT2_CTL
OV9650_1_SIOC__DM0 EQU CYREG_PRT2_DM0
OV9650_1_SIOC__DM1 EQU CYREG_PRT2_DM1
OV9650_1_SIOC__DM2 EQU CYREG_PRT2_DM2
OV9650_1_SIOC__DR EQU CYREG_PRT2_DR
OV9650_1_SIOC__INP_DIS EQU CYREG_PRT2_INP_DIS
OV9650_1_SIOC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OV9650_1_SIOC__LCD_EN EQU CYREG_PRT2_LCD_EN
OV9650_1_SIOC__MASK EQU 0x10
OV9650_1_SIOC__PORT EQU 2
OV9650_1_SIOC__PRT EQU CYREG_PRT2_PRT
OV9650_1_SIOC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OV9650_1_SIOC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OV9650_1_SIOC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OV9650_1_SIOC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OV9650_1_SIOC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OV9650_1_SIOC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OV9650_1_SIOC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OV9650_1_SIOC__PS EQU CYREG_PRT2_PS
OV9650_1_SIOC__SHIFT EQU 4
OV9650_1_SIOC__SLW EQU CYREG_PRT2_SLW

/* OV9650_1_SIOD */
OV9650_1_SIOD__0__MASK EQU 0x20
OV9650_1_SIOD__0__PC EQU CYREG_PRT2_PC5
OV9650_1_SIOD__0__PORT EQU 2
OV9650_1_SIOD__0__SHIFT EQU 5
OV9650_1_SIOD__AG EQU CYREG_PRT2_AG
OV9650_1_SIOD__AMUX EQU CYREG_PRT2_AMUX
OV9650_1_SIOD__BIE EQU CYREG_PRT2_BIE
OV9650_1_SIOD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OV9650_1_SIOD__BYP EQU CYREG_PRT2_BYP
OV9650_1_SIOD__CTL EQU CYREG_PRT2_CTL
OV9650_1_SIOD__DM0 EQU CYREG_PRT2_DM0
OV9650_1_SIOD__DM1 EQU CYREG_PRT2_DM1
OV9650_1_SIOD__DM2 EQU CYREG_PRT2_DM2
OV9650_1_SIOD__DR EQU CYREG_PRT2_DR
OV9650_1_SIOD__INP_DIS EQU CYREG_PRT2_INP_DIS
OV9650_1_SIOD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OV9650_1_SIOD__LCD_EN EQU CYREG_PRT2_LCD_EN
OV9650_1_SIOD__MASK EQU 0x20
OV9650_1_SIOD__PORT EQU 2
OV9650_1_SIOD__PRT EQU CYREG_PRT2_PRT
OV9650_1_SIOD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OV9650_1_SIOD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OV9650_1_SIOD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OV9650_1_SIOD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OV9650_1_SIOD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OV9650_1_SIOD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OV9650_1_SIOD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OV9650_1_SIOD__PS EQU CYREG_PRT2_PS
OV9650_1_SIOD__SHIFT EQU 5
OV9650_1_SIOD__SLW EQU CYREG_PRT2_SLW

/* OV9650_1_VSYNC */
OV9650_1_VSYNC__0__MASK EQU 0x04
OV9650_1_VSYNC__0__PC EQU CYREG_PRT2_PC2
OV9650_1_VSYNC__0__PORT EQU 2
OV9650_1_VSYNC__0__SHIFT EQU 2
OV9650_1_VSYNC__AG EQU CYREG_PRT2_AG
OV9650_1_VSYNC__AMUX EQU CYREG_PRT2_AMUX
OV9650_1_VSYNC__BIE EQU CYREG_PRT2_BIE
OV9650_1_VSYNC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
OV9650_1_VSYNC__BYP EQU CYREG_PRT2_BYP
OV9650_1_VSYNC__CTL EQU CYREG_PRT2_CTL
OV9650_1_VSYNC__DM0 EQU CYREG_PRT2_DM0
OV9650_1_VSYNC__DM1 EQU CYREG_PRT2_DM1
OV9650_1_VSYNC__DM2 EQU CYREG_PRT2_DM2
OV9650_1_VSYNC__DR EQU CYREG_PRT2_DR
OV9650_1_VSYNC__INP_DIS EQU CYREG_PRT2_INP_DIS
OV9650_1_VSYNC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
OV9650_1_VSYNC__LCD_EN EQU CYREG_PRT2_LCD_EN
OV9650_1_VSYNC__MASK EQU 0x04
OV9650_1_VSYNC__PORT EQU 2
OV9650_1_VSYNC__PRT EQU CYREG_PRT2_PRT
OV9650_1_VSYNC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
OV9650_1_VSYNC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
OV9650_1_VSYNC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
OV9650_1_VSYNC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
OV9650_1_VSYNC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
OV9650_1_VSYNC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
OV9650_1_VSYNC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
OV9650_1_VSYNC__PS EQU CYREG_PRT2_PS
OV9650_1_VSYNC__SHIFT EQU 2
OV9650_1_VSYNC__SLW EQU CYREG_PRT2_SLW

/* OV9650_1_XCLK */
OV9650_1_XCLK__0__MASK EQU 0x10
OV9650_1_XCLK__0__PC EQU CYREG_IO_PC_PRT15_PC4
OV9650_1_XCLK__0__PORT EQU 15
OV9650_1_XCLK__0__SHIFT EQU 4
OV9650_1_XCLK__AG EQU CYREG_PRT15_AG
OV9650_1_XCLK__AMUX EQU CYREG_PRT15_AMUX
OV9650_1_XCLK__BIE EQU CYREG_PRT15_BIE
OV9650_1_XCLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
OV9650_1_XCLK__BYP EQU CYREG_PRT15_BYP
OV9650_1_XCLK__CTL EQU CYREG_PRT15_CTL
OV9650_1_XCLK__DM0 EQU CYREG_PRT15_DM0
OV9650_1_XCLK__DM1 EQU CYREG_PRT15_DM1
OV9650_1_XCLK__DM2 EQU CYREG_PRT15_DM2
OV9650_1_XCLK__DR EQU CYREG_PRT15_DR
OV9650_1_XCLK__INP_DIS EQU CYREG_PRT15_INP_DIS
OV9650_1_XCLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
OV9650_1_XCLK__LCD_EN EQU CYREG_PRT15_LCD_EN
OV9650_1_XCLK__MASK EQU 0x10
OV9650_1_XCLK__PORT EQU 15
OV9650_1_XCLK__PRT EQU CYREG_PRT15_PRT
OV9650_1_XCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
OV9650_1_XCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
OV9650_1_XCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
OV9650_1_XCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
OV9650_1_XCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
OV9650_1_XCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
OV9650_1_XCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
OV9650_1_XCLK__PS EQU CYREG_PRT15_PS
OV9650_1_XCLK__SHIFT EQU 4
OV9650_1_XCLK__SLW EQU CYREG_PRT15_SLW

/* Servo_PWM_PWMHW */
Servo_PWM_PWMHW__CAP0 EQU CYREG_TMR3_CAP0
Servo_PWM_PWMHW__CAP1 EQU CYREG_TMR3_CAP1
Servo_PWM_PWMHW__CFG0 EQU CYREG_TMR3_CFG0
Servo_PWM_PWMHW__CFG1 EQU CYREG_TMR3_CFG1
Servo_PWM_PWMHW__CFG2 EQU CYREG_TMR3_CFG2
Servo_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
Servo_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
Servo_PWM_PWMHW__PER0 EQU CYREG_TMR3_PER0
Servo_PWM_PWMHW__PER1 EQU CYREG_TMR3_PER1
Servo_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Servo_PWM_PWMHW__PM_ACT_MSK EQU 0x08
Servo_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Servo_PWM_PWMHW__PM_STBY_MSK EQU 0x08
Servo_PWM_PWMHW__RT0 EQU CYREG_TMR3_RT0
Servo_PWM_PWMHW__RT1 EQU CYREG_TMR3_RT1
Servo_PWM_PWMHW__SR0 EQU CYREG_TMR3_SR0

/* sclk_a_isr */
sclk_a_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
sclk_a_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
sclk_a_isr__INTC_MASK EQU 0x10
sclk_a_isr__INTC_NUMBER EQU 4
sclk_a_isr__INTC_PRIOR_NUM EQU 7
sclk_a_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
sclk_a_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
sclk_a_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* sclk_b_isr */
sclk_b_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
sclk_b_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
sclk_b_isr__INTC_MASK EQU 0x800
sclk_b_isr__INTC_NUMBER EQU 11
sclk_b_isr__INTC_PRIOR_NUM EQU 7
sclk_b_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
sclk_b_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
sclk_b_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x06
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x40
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x40

/* Timer_TimerUDB */
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB06_A0
Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB06_A1
Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB06_D0
Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB06_D1
Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB06_F0
Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB06_F1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB07_A0
Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB07_A1
Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB07_D0
Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB07_D1
Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB07_F0
Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB07_F1

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E178069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008028
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
