<!DOCTYPE html>
        <html>
        <head>
            <meta charset="UTF-8">
            <title>Trends</title>
            <style>
/* From extension vscode.github */
/*---------------------------------------------------------------------------------------------
 *  Copyright (c) Microsoft Corporation. All rights reserved.
 *  Licensed under the MIT License. See License.txt in the project root for license information.
 *--------------------------------------------------------------------------------------------*/

.vscode-dark img[src$=\#gh-light-mode-only],
.vscode-light img[src$=\#gh-dark-mode-only],
.vscode-high-contrast:not(.vscode-high-contrast-light) img[src$=\#gh-light-mode-only],
.vscode-high-contrast-light img[src$=\#gh-dark-mode-only] {
	display: none;
}

</style>
            <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex/dist/katex.min.css">
<link href="https://cdn.jsdelivr.net/npm/katex-copytex@latest/dist/katex-copytex.min.css" rel="stylesheet" type="text/css">
        <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Microsoft/vscode/extensions/markdown-language-features/media/markdown.css">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Microsoft/vscode/extensions/markdown-language-features/media/highlight.css">
<style>
            body {
                font-family: -apple-system, BlinkMacSystemFont, 'Segoe WPC', 'Segoe UI', system-ui, 'Ubuntu', 'Droid Sans', sans-serif;
                font-size: 14px;
                line-height: 1.6;
            }
        </style>
        <style>
.task-list-item {
    list-style-type: none;
}

.task-list-item-checkbox {
    margin-left: -20px;
    vertical-align: middle;
    pointer-events: none;
}
</style>
<style>
:root {
  --color-note: #0969da;
  --color-tip: #1a7f37;
  --color-warning: #9a6700;
  --color-severe: #bc4c00;
  --color-caution: #d1242f;
  --color-important: #8250df;
}

</style>
<style>
@media (prefers-color-scheme: dark) {
  :root {
    --color-note: #2f81f7;
    --color-tip: #3fb950;
    --color-warning: #d29922;
    --color-severe: #db6d28;
    --color-caution: #f85149;
    --color-important: #a371f7;
  }
}

</style>
<style>
.markdown-alert {
  padding: 0.5rem 1rem;
  margin-bottom: 16px;
  color: inherit;
  border-left: .25em solid #888;
}

.markdown-alert>:first-child {
  margin-top: 0
}

.markdown-alert>:last-child {
  margin-bottom: 0
}

.markdown-alert .markdown-alert-title {
  display: flex;
  font-weight: 500;
  align-items: center;
  line-height: 1
}

.markdown-alert .markdown-alert-title .octicon {
  margin-right: 0.5rem;
  display: inline-block;
  overflow: visible !important;
  vertical-align: text-bottom;
  fill: currentColor;
}

.markdown-alert.markdown-alert-note {
  border-left-color: var(--color-note);
}

.markdown-alert.markdown-alert-note .markdown-alert-title {
  color: var(--color-note);
}

.markdown-alert.markdown-alert-important {
  border-left-color: var(--color-important);
}

.markdown-alert.markdown-alert-important .markdown-alert-title {
  color: var(--color-important);
}

.markdown-alert.markdown-alert-warning {
  border-left-color: var(--color-warning);
}

.markdown-alert.markdown-alert-warning .markdown-alert-title {
  color: var(--color-warning);
}

.markdown-alert.markdown-alert-tip {
  border-left-color: var(--color-tip);
}

.markdown-alert.markdown-alert-tip .markdown-alert-title {
  color: var(--color-tip);
}

.markdown-alert.markdown-alert-caution {
  border-left-color: var(--color-caution);
}

.markdown-alert.markdown-alert-caution .markdown-alert-title {
  color: var(--color-caution);
}

</style>
        
        </head>
        <body class="vscode-body vscode-light">
            <p><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/t-AdvancedComputerArchitecture.html">Advanced Computer Architecture</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/t-ComparativeArchitectures.html">Comparative Architectures</a> Past Paper</p>
<p>Textbook: Hennessy, J. and Patterson, D. (2012). Computer architecture: a quantitative approach. Elsevier (3rd/4th/5th ed.)</p>
<h2 id="trends">Trends</h2>
<p>Design goals and constraints</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2016p8q3.pdf">y2016p8q3 (a)</a>  target markets
<ul>
<li>cost, size, time-to-market goals, power consumption, performance and</li>
<li>the types of programs (parallelism forms, dataset and program characteristics, e.g. cache).</li>
<li>predictable execution times, fault tolerance, security, compatibility requirements.</li>
<li>more: fabrication and packaging technology (mask costs), i.e. transistors size and speed, power consumption limits, interconnect speed , number of metal layers, I/Os speed and number (e.g. limits of off-chip/DRAM bandwidth); PCB design considerations, the size and cost of the overall product etc.</li>
</ul>
</li>
</ul>
<p>Early computers exploit <em>Bit</em>-Level Parallelism.</p>
<table>
<thead>
<tr>
<th></th>
<th>superscalar</th>
<th>compiler VLIW</th>
<th>SIMD</th>
<th>multi-core</th>
<th>DSA</th>
</tr>
</thead>
<tbody>
<tr>
<td>parallelism</td>
<td>static or dynamic ILP, MLP</td>
<td>static ILP, MLP</td>
<td>DLP</td>
<td>TLP</td>
<td>custom</td>
</tr>
<tr>
<td>features</td>
<td>instruction fetch,<br />dynamic prefetch,<br />memory addr. alias,<br />physical regs. rename</td>
<td>scheduling;<br />sw. speculate;<br />var. /fixed bundle</td>
<td>N ops., independent,<br />same FU,<br />disjoint regs.,<br />known mem access,</td>
<td>fine/coarse-grained vs.<br />SMT</td>
<td>specialized</td>
</tr>
<tr>
<td>instr. count (IF/DE)</td>
<td>↑ out-of-order</td>
<td>one VLI</td>
<td>↓</td>
<td>var.</td>
<td>custom</td>
</tr>
<tr>
<td>branch handling</td>
<td>dynamic branch pred.</td>
<td>limited</td>
<td>poor (predicted)</td>
<td>per-core</td>
<td>custom</td>
</tr>
<tr>
<td>limitations</td>
<td>fabrication, and below</td>
<td>tailor to a pipeline</td>
<td>data-level tasks</td>
<td>Amdahl’s Law</td>
<td>inflexible</td>
</tr>
<tr>
<td>hardware cost/area</td>
<td>↑</td>
<td>↓</td>
<td>vector regs. / FUs</td>
<td>pipeline regs.</td>
<td>custom</td>
</tr>
<tr>
<td>interconnect</td>
<td>↑ (in single core)</td>
<td>↓</td>
<td>wide data bus, lane</td>
<td>mesh/cache coherence</td>
<td>scratchpad</td>
</tr>
<tr>
<td>energy cost</td>
<td>↑</td>
<td>↓</td>
<td>↓</td>
<td>var.</td>
<td>↓ ✰</td>
</tr>
<tr>
<td>binary compatibility</td>
<td>✓</td>
<td>✗</td>
<td>□ (✓ VLA)</td>
<td>✓</td>
<td>✗</td>
</tr>
<tr>
<td>use cases</td>
<td>CPU, general-purpose</td>
<td>embedded, GPU</td>
<td>ML, graphics</td>
<td>CPU, server, SoC</td>
<td>TPU, DSP</td>
</tr>
</tbody>
</table>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2020p9q4.pdf">y2020p9q4 (a)</a>
<ul>
<li>major historial turing points, see more stages at the following sections</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2007p8q3.pdf">y2007p8q3 (a-e)</a>
<ul>
<li>multi-processing important as memory falls behind</li>
<li>OS and compiler support for parallelism, limitation</li>
</ul>
</li>
</ul>
<p>Limitations of Moore's law</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2011p7q4.pdf">y2011p7q4 (d)</a>
<ul>
<li>power wall, Amdahl's law (sequential dominates),  parallel programming challenges (TLP, correctness), thread scheduling.</li>
<li>Off-chip memory bandwidth, package pins, shared-memory communication models (bus vs. directory).</li>
<li>On-chip interconnects (e.g. mesh, ring, crossbar) and their limitations.</li>
<li>Process variations, temperature variations, aging and reliability.</li>
</ul>
</li>
</ul>
<p>Die stacking</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2015p7q5.pdf">y2015p7q5 (c)</a></li>
</ul>
<h2 id="fundamentals-of-computer-design">Fundamentals of Computer Design</h2>
<p>Common case first</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2008p8q5.pdf">y2008p8q5 (a)</a></li>
</ul>
<p>Energy, power vs. parallelism, performance</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2015p7q5.pdf">y2015p7q5 (d)</a>
<ul>
<li>parallelism</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2012p7q5.pdf">y2012p7q5</a>
<ul>
<li>specialization, superscalar vs. multi-core, vector</li>
</ul>
</li>
</ul>
<p>Instruction Set Architecture (ISA)</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2017p7q6.pdf">y2017p7q6 (a)</a>
<ul>
<li>pipelined processor</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2011p8q3.pdf">y2011p8q3 (c)</a>
<ul>
<li>both 16-bit and 32-bit ISA</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2006p7q1.pdf">y2006p7q1 (a, c)</a>
<ul>
<li>RISC vs. CISC; number of registers.</li>
</ul>
</li>
</ul>
<p>Predicated operations</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2023p8q1.pdf">y2023p8q1 (d)</a>
<ul>
<li>relation with out-of-order execution</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2009p8q2.pdf">y2009p8q2 (a, d)</a>
<ul>
<li>complicates out-of-order execution</li>
</ul>
</li>
<li>See more in VLIW section.</li>
</ul>
<h2 id="scalar-pipeline">Scalar pipeline</h2>
<p>Multiple / Diversified pipelines</p>
<ul>
<li>allow different instructions without data dependencies to execute in parallel, to hide the latency of the long-cycle instructions (e.g. load/store).</li>
<li>exploits ILP and improves IPC.</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p8q5.pdf">y2010p8q5 (b)</a></li>
</ul>
<p>Deep pipeline and optimal pipeline depth</p>
<ul>
<li>pros: allow processors to be clocked at higher frequencies, increasing the number of instructions that could be executed in any period of time.</li>
<li>cons: extra logic (area) required to support deeper pipelines and extract ILP consume large amounts of power.
<ul>
<li>minimise the critical path by balancing workload among the pipeline stages.</li>
<li>CPI increases because stall penalties or pipeline interruptions, i.e. operations can't be done in a single cycle.
<ul>
<li>branch predictors to keep the pipeline full (control hazards).</li>
<li>memory access (e.g. L1 cache), which negates the benefits achieved.</li>
</ul>
</li>
<li>pipeline registers overhead, clock skew.</li>
<li>limited ILP, atomic operations.</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2014p8q3.pdf">y2014p8q3 (a.i)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2017p7q6.pdf">y2017p7q6 (b)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p8q5.pdf">y2010p8q5 (a)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2009p8q2.pdf">y2009p8q2 (b)</a>
<ul>
<li>branch predictor limitations for deep pipelines.</li>
</ul>
</li>
</ul>
<p><strong>Branch prediction</strong></p>
<p>benefits</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2007p7q1.pdf">y2007p7q1 (a)</a></li>
</ul>
<p>how to avoid pipeline bubble for complex predictors?</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2014p8q3.pdf">y2014p8q3 (b.ii)</a>
<ul>
<li>have a valid fetch address generated every cycle.
<ul>
<li>complex + less accurate predictors together,  refetch if differs.</li>
<li>add next line and way info to each four-instruction fetch block within the instruction cache.</li>
</ul>
</li>
</ul>
</li>
</ul>
<p><em>Static</em></p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2007p7q1.pdf">y2007p7q1 (g)</a>
<ul>
<li>compiler support for branch prediction, i.e. static heuristic and profile info.</li>
<li>e.g. forward-not-taken and backwards-taken.</li>
</ul>
</li>
</ul>
<p><em>Dynamic</em></p>
<p>One-level predictor: saturating counter</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2007p7q1.pdf">y2007p7q1 (b)</a></li>
</ul>
<p>Two-level predictor: local/global history</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2019p8q3.pdf">y2019p8q3 (a)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2007p7q1.pdf">y2007p7q1 (c-d)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2007p7q1.pdf">y2007p7q1 (f)</a>
<ul>
<li>failure cases</li>
</ul>
</li>
</ul>
<p>Tournament predictor</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2014p8q3.pdf">y2014p8q3 (b.i)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2007p7q1.pdf">y2007p7q1 (e)</a></li>
</ul>
<p>Branch Target Buffer (BTB)</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2023p8q1.pdf">y2023p8q1 (a,b)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2020p8q3.pdf">y2020p8q3 (b,c)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2009p8q2.pdf">y2009p8q2 (c)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2011p8q3.pdf">y2011p8q3 (a)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2007p7q1.pdf">y2007p7q1 (h)</a>
<ul>
<li>procedure return address stack (PRAS), indirect jump.</li>
</ul>
</li>
</ul>
<p>Precise exceptions</p>
<ul>
<li>all instructions before E (the instruction that caused the exception) must be completed, and</li>
<li>all instructions after E must not have completed, including not modifying the architectural state.</li>
<li>whether E should complete or not depends on the exception type.</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p9q1.pdf">y2022p9q1 (a.iii)</a>
<ul>
<li>buffer pre-executed results allowing the effects of the second partially executed instruction to be undone,
<ul>
<li>or to buffer results until we know all earlier operations have completed;</li>
</ul>
</li>
<li>another option, record which parts of the second instruction have executed and selective replay,
<ul>
<li>now upon restarting execution after the exception handler runs,</li>
<li>the processor knows which operations (“beats” in Arm terminology) not to re-execute in the case of the second instruction.</li>
<li>supported by Arm’s MVE/Helium ISA extension.</li>
</ul>
</li>
</ul>
</li>
</ul>
<p>Improvements for scalar pipeline</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p27q5.pdf">y2018p27q5 (a)</a>
<ul>
<li>micro-architectural techniques or elements:
<ul>
<li>I/D-caches,</li>
<li>branch prediction,</li>
<li>multiple / diversified pipelines,</li>
<li>skid buffer for stalling and replaying.</li>
</ul>
</li>
</ul>
</li>
</ul>
<h2 id="superscalar-pipeline">Superscalar pipeline</h2>
<p>Exploits <em>Instruction</em>- and <em>Memory</em>-Level Parallelism.</p>
<ul>
<li>Instruction Fetch, DEcode, [Rename], [Dispatch], [Issue: static/dynamic scheduling], EXecute, Memory, Write Back.</li>
<li>vs. In-order
<ul>
<li>dispatch: stall for data hazards (false dependencies);</li>
<li>issue: stall for structural hazards.</li>
</ul>
</li>
</ul>
<p>OOO processors benefit from,</p>
<ul>
<li>after instructions fetched, decoded and renamed, dispatch into the issue queue, which can be scheduled out-of-order.</li>
<li>issue: create a window into the dynamic instruction stream, from different basic blocks of the original program.</li>
<li>pros: schedule instructions dynamically aided by speculation,
<ul>
<li>constrained by little more than true data dependencies and functional unit availability.</li>
<li>different instruction schedules depending on run-time info. and the actual state of the processor,
<ul>
<li>branch prediction, react to data cache misses,</li>
<li>exploit knowledge of load/store addresses, i.e. disambiguate memory addresses.</li>
</ul>
</li>
<li>avoids the need to stall when the result of a cache miss is needed.
<ul>
<li>improved memory-level parallelism, tolerate longer cache access latencies.</li>
</ul>
</li>
<li>simplify the compiler (register allocator), without increasing static code size.</li>
<li>allows code compiled for another pipeline to run efficiency.</li>
</ul>
</li>
<li>cons: more hardware cost,
<ul>
<li>complexity of instruction fetch, memory speculation, and register renaming, cache access.</li>
<li>large area, high power consumption, heat dissipation, and fabrication complexity.</li>
</ul>
</li>
<li>limitation: task with low performance targets (ILP, Amdahl's law), competing for FUs.
<ul>
<li>exploiting only ILP, without TLP or DLP.</li>
<li>interconnect, limiting on state reachable per cycle and centralised memory-like structures scale.</li>
</ul>
</li>
</ul>
<p>In-order vs out-of-order (dynamic)</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2023p8q1.pdf">y2023p8q1 (c)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p8q5.pdf">y2010p8q5 (c)</a>
<ul>
<li>scheduling &amp; execution</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2014p8q3.pdf">y2014p8q3 (a.ii)</a>
<ul>
<li>micro-architectural components: ReOrder Buffer, issue queue, load / store queue.</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2020p8q3.pdf">y2020p8q3 (a)</a>
<ul>
<li>pipeline diagrams</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p27q5.pdf">y2018p27q5 (b)</a>
<ul>
<li>power efficiency</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2016p8q3.pdf">y2016p8q3 (b.ii)</a>
<ul>
<li>cases where more superscalar techniques wouldn't help</li>
</ul>
</li>
</ul>
<p>Instruction fetch</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2011p8q3.pdf">y2011p8q3 (b)</a>
<ul>
<li>instruction cache and misalignment (spanning multiple cache lines), branch prediction.</li>
<li>multiple basic blocks (path prediction and branch address cache, trace cache)</li>
</ul>
</li>
</ul>
<p>Register rename</p>
<ul>
<li>arch (or logical) register <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo>→</mo></mrow><annotation encoding="application/x-tex">\rightarrow</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.3669em;"></span><span class="mrel">→</span></span></span></span> <strong>physical</strong> of the last destination targeted.
<ul>
<li>Register Map Table (RMT), Free <strong>Physical</strong> Register List (FPRL);</li>
</ul>
</li>
<li>to remove false (or name) dependencies (anti-:WaR, output:WaW).
<ul>
<li>VLIW: Rotating Register File (RRF).</li>
</ul>
</li>
<li>increase the maximum number of instructions that could be in-flight simultaneously.</li>
<li>vs. compile time,
<ul>
<li>latter is difficult due to the presence of short loops, control dependencies, or</li>
<li>when the ISA only defines a very limited number of architectural registers.</li>
</ul>
</li>
<li>support speculative execution and precise exceptions.
<ul>
<li>speculative execution benefits from the presence of a large number of physical registers to hold live variables from speculative execution paths.</li>
<li>quickly return the processor to a particular state, either to implement precise interrupts or to recover from a mis-predicted branch.</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p8q1.pdf">y2024p8q1 (a)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2019p8q3.pdf">y2019p8q3 (b)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2009p7q7.pdf">y2009p7q7 (a-d)</a></li>
</ul>
<p>Clustered data forwarding network</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2017p7q6.pdf">y2017p7q6 (c)</a>
<ul>
<li>partitioned issue windows;</li>
<li>issue: inter-cluster communication.</li>
<li>for VLIW, the same applies.</li>
</ul>
</li>
</ul>
<p>Hardware-based dynamic memory speculation</p>
<ul>
<li>memory-carried dependencies (aliases)
<ul>
<li>not to issue a load instruction before a pending store that is writing to the same memory location has executed.</li>
<li>or store-to-load forwarding; otherwise, the load can bypass the store, via load queue.</li>
</ul>
</li>
<li>irreversible store
<ul>
<li>store instructions are executed in program order, via store queue,</li>
<li>never speculatively before earlier branches have been resolved.
<ul>
<li>ensures any exceptions caused by earlier instructions are handled.</li>
</ul>
</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2009p7q7.pdf">y2009p7q7 (e)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p8q1.pdf">y2024p8q1 (b)</a></li>
</ul>
<p>Load bypassing: Load/Store Queue (LQ/SQ).</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p27q5.pdf">y2018p27q5 (c)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p9q4.pdf">y2021p9q4 (a)</a>
<ul>
<li>improve performance by avoiding repeated false speculated loads,
<ul>
<li>Load Wait Table: PC -&gt; one bit.</li>
</ul>
</li>
</ul>
</li>
</ul>
<p>Skip speculative loads, if predicts L1 D-cache miss.</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p9q4.pdf">y2021p9q4 (b)</a></li>
</ul>
<p>ReOrder Buffer (ROB)</p>
<ul>
<li>holds both the instructions and data for in-flight instructions,</li>
<li>for [precise exceptions], ensuring results are committed in order to prevent data hazards.</li>
</ul>
<p>To search for operands between register file and the reorder buffer,</p>
<ul>
<li>If the operand is located in the reorder buffer, it is represents the most recent value.
<ul>
<li>The reorder buffer is searched and accessed in parallel with the register file.</li>
</ul>
</li>
<li>A second approach is to maintain a register mapping table,
<ul>
<li>this records whether each register should be read from the reorder buffer or the register file.</li>
<li>It also records the entry in the reorder buffer where the register can be found.</li>
</ul>
</li>
</ul>
<p>Unified <strong>Physical</strong> RF</p>
<ul>
<li>with two register mapping tables, and a simplified ROB (in-order instruction queue),
<ul>
<li>the front-end future map represents the current potentially speculative state,</li>
<li>the architectural register map maintains the user visible state (checkpoint).</li>
<li>enhancement: one arch RM per branch prediction (MIPS 10K).</li>
</ul>
</li>
<li>upon detecting a mis-predicted branch,
<ul>
<li>the architectural register map is copied to the future register map and</li>
<li>any instructions along the mis-predicted path are discarded.</li>
<li>execution can then continue along the correct path with the correct register state.</li>
</ul>
</li>
</ul>
<p>ROB vs Unified <strong>Physical</strong> RF</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p8q1.pdf">y2024p8q1 (c)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2011p8q3.pdf">y2011p8q3 (d)</a></li>
</ul>
<p>Limitations</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2013p8q3.pdf">y2013p8q3 (d)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p8q5.pdf">y2010p8q5 (d)</a>
<ul>
<li>bottleneck: fabrication of wires, interconnect, power consumption, and heat dissipation.</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2015p7q5.pdf">y2015p7q5 (a)</a>
<ul>
<li>why modern architecture prefers multi-core than only single thread with superscalar techniques.</li>
</ul>
</li>
</ul>
<p>General</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2016p8q3.pdf">y2016p8q3 (b)</a>
<ul>
<li>give an assembly language program benefiting from superscalar techniques.</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2013p7q5.pdf">y2013p7q5 (b)</a>
<ul>
<li>switching between two configurations.</li>
</ul>
</li>
</ul>
<h2 id="software-ilp-vliw">Software ILP (VLIW)</h2>
<p>Exploits <em>Instruction</em>- and <em>Memory</em>-Level Parallelism via <em>static scheduling</em>.</p>
<p>vs. superscalar</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2008p8q5.pdf">y2008p8q5 (b)</a>
<ul>
<li>implementations.</li>
</ul>
</li>
</ul>
<p>Clustered architecture: see superscalar pipeline.</p>
<p>Local scheduling</p>
<p>Loop unrolling</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2009p8q2.pdf">y2009p8q2 (d)</a></li>
</ul>
<p>Software pipelining with Rotating Register File (RRF)</p>
<p>Global scheduling</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2013p8q3.pdf">y2013p8q3 (a)</a>
<ul>
<li>trace vs superblock scheduling</li>
</ul>
</li>
</ul>
<p>Conditional / Predicated operations</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2023p8q1.pdf">y2023p8q1 (d)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2014p8q3.pdf">y2014p8q3 (b.iii)</a>
<ul>
<li>vs. branch prediction and limitations</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2009p8q2.pdf">y2009p8q2 (d)</a></li>
</ul>
<p>Memory reference speculation</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p27q5.pdf">y2018p27q5 (d)</a>
<ul>
<li>compiler + advanced load address table (ALAT).</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2008p8q5.pdf">y2008p8q5 (d)</a></li>
</ul>
<p>Variable-length bundles of independent instructions</p>
<table>
<thead>
<tr>
<th>VLIW</th>
<th>fixed-width bundle</th>
<th>var-len bundle</th>
</tr>
</thead>
<tbody>
<tr>
<td>code density,<br />i-cache size,<br />instr fetch</td>
<td>↑<br />no-ops</td>
<td>↓<br />only st., end</td>
</tr>
<tr>
<td>i-cache hit rate</td>
<td>↓</td>
<td>↑</td>
</tr>
<tr>
<td>fixed SLOT-to-FU</td>
<td>✓</td>
<td>✗</td>
</tr>
<tr>
<td>hardware</td>
<td>simpler</td>
<td>+ decoding;<br />check before issue;<br />+ interconnect, <br />muxes for op,<br />operands to FU.</td>
</tr>
</tbody>
</table>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p8q3.pdf">y2021p8q3 (b)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2008p8q5.pdf">y2008p8q5 (c)</a></li>
</ul>
<p>Binary compatibility</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2006p7q1.pdf">y2006p7q1 (b)</a></li>
</ul>
<h2 id="multi-threaded-processors">Multi-threaded processors</h2>
<p>Exploits <em>Thread</em>-Level Parallelism.</p>
<p>vs. multi-core</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2015p7q5.pdf">y2015p7q5 (a)</a>
<ul>
<li>modern architecture: multi-core &gt; single multi-threaded</li>
</ul>
</li>
</ul>
<p>Coarse-grained MT</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p9q1.pdf">y2024p9q1 (a)</a></li>
</ul>
<p>Fine-grained MT</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p9q1.pdf">y2024p9q1 (b)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p8q3.pdf">y2021p8q3 (a)</a>
<ul>
<li>VLIW vs fine-grained multi-threaded</li>
<li>round-robin thread schedule, functional units</li>
</ul>
</li>
</ul>
<p>SMT</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p9q1.pdf">y2024p9q1 (c.i)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2020p9q4.pdf">y2020p9q4 (b,c)</a>
<ul>
<li>threads characteristics</li>
<li>SMT vs Multi-core</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p8q2.pdf">y2018p8q2 (d)</a>
<ul>
<li>(store) multi-copy atomic</li>
</ul>
</li>
</ul>
<p>partition/tag vs. share vs. duplicated resources</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2024p9q1.pdf">y2024p9q1 (c.ii)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2016p7q6.pdf">y2016p7q6 (d)</a>
<ul>
<li>cache partition</li>
</ul>
</li>
</ul>
<p>General</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2007p8q3.pdf">y2007p8q3 (c)</a></li>
</ul>
<h2 id="memory-hierarchy">Memory hierarchy</h2>
<p>Reference: <a href="https://peterhuistyping.github.io/Cambridge_CS_Tripos/Note/Memory%20Calculation.pdf">Memory address calculation</a>.</p>
<p>Direct-mapped vs. set/fully associative cache</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2014p7q5.pdf">y2014p7q5 (a)</a>
<ul>
<li>hit rate</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2011p7q4.pdf">y2011p7q4 (a)</a>
<ul>
<li>reduce conflict misses,
<ul>
<li>victim cache (exclusive cache),</li>
<li>spatial memory layout: array merging, array padding.</li>
</ul>
</li>
</ul>
</li>
</ul>
<p>Block replacement policy</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2016p7q6.pdf">y2016p7q6 (b)</a>
<ul>
<li>LRU</li>
</ul>
</li>
</ul>
<p>Hit time calculation</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2008p7q5.pdf">y2008p7q5 (c)</a></li>
</ul>
<p>Virtual addressing and caching</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p9q1.pdf">y2022p9q1 (b)</a>
<ul>
<li>VIPT</li>
</ul>
</li>
</ul>
<p>Cache: optimizing performance</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2013p8q3.pdf">y2013p8q3 (b)</a>
<ul>
<li>list all the techniques</li>
</ul>
</li>
<li>trade-off between memory vs. computation</li>
<li>spatial access order: loop interchange, cache blocking</li>
<li>temporal locality: loop fusion and fission</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p7q7.pdf">y2010p7q7 (a)</a>
<ul>
<li>multi-banked cache</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2014p7q5.pdf">y2014p7q5 (c)</a>
<ul>
<li>load/store buffer: load-store forwarding, store merging or coalescing</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p8q2.pdf">y2018p8q2 (c)</a>
<ul>
<li>merging or coalescing write-buffer violates TSO?</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2011p7q4.pdf">y2011p7q4 (c)</a>
<ul>
<li>(stride) prefetching hardware</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2014p7q5.pdf">y2014p7q5 (b)</a>
<ul>
<li>non-blocking cache (out-of-order)</li>
</ul>
</li>
<li>avoid false sharing in multiprocessor systems
<ul>
<li>private variables in the same cache line accessed by different threads/cores</li>
</ul>
</li>
</ul>
<p>Multi-level cache hierarchy</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2008p7q5.pdf">y2008p7q5 (a)</a>
<ul>
<li>why multi-level ?  hit time vs. number of hits</li>
<li>L1, L2 examples</li>
</ul>
</li>
</ul>
<p>Inclusive vs. exclusive caches vs. NINE</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2008p7q5.pdf">y2008p7q5 (b)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2017p8q3.pdf">y2017p8q3 (c.i)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p7q7.pdf">y2010p7q7 (b)</a>
<ul>
<li>private vs. shared L2 caches</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2017p8q3.pdf">y2017p8q3 (c.ii)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p8q1.pdf">y2022p8q1 (b)</a>
<ul>
<li>non-inclusive</li>
</ul>
</li>
</ul>
<h2 id="vector-processors--simd">Vector processors / SIMD</h2>
<p>Exploits <em>Data</em>-Level Parallelism.</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p8q3.pdf">y2021p8q3 (a.iv)</a>
<ul>
<li>VLIW vs SIMD</li>
</ul>
</li>
</ul>
<p>Potential advantages</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p9q1.pdf">y2022p9q1 (a.i-ii)</a></li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2012p7q5.pdf">y2012p7q5 (c)</a>
<ul>
<li>energy efficiency</li>
</ul>
</li>
</ul>
<p>Vector chaining (RaW) and tailgating (WaR)</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2015p7q5.pdf">y2015p7q5 (b)</a></li>
</ul>
<p>Precise exceptions: please refer to the scalar pipeline section.</p>
<p>ISA: vector length</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p9q1.pdf">y2022p9q1 (a.iv)</a></li>
</ul>
<h2 id="multi-core-processors">Multi-core processors</h2>
<p>Exploits <em>Chip</em> Multiprocessing.</p>
<p>vs. superscalar</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2012p7q5.pdf">y2012p7q5 (b)</a>
<ul>
<li>less power but equal performance</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2015p7q5.pdf">y2015p7q5 (a)</a>
<ul>
<li>modern architecture: multi-core &gt; single multi-threaded</li>
</ul>
</li>
</ul>
<p>Multi-banked caches</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p7q7.pdf">y2010p7q7 (a, b)</a></li>
</ul>
<h3 id="cache-coherence">Cache coherence</h3>
<p>invalidate vs. update</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2012p8q3.pdf">y2012p8q3 (b)</a></li>
</ul>
<p>snoopy protocol</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2017p8q3.pdf">y2017p8q3 (a,b)</a>
<ul>
<li>bus's feature here, GPU</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p8q2.pdf">y2018p8q2 (e)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2014p7q5.pdf">y2014p7q5 (d)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p7q7.pdf">y2010p7q7 (c)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2011p7q4.pdf">y2011p7q4 (c)</a>
<ul>
<li>MESI, test-and-set without locking down the bus for multiple cycles</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p7q7.pdf">y2010p7q7 (d)</a>
<ul>
<li>inclusion policy benefit for snoopy protocol</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p8q1.pdf">y2022p8q1 (a)</a>
<ul>
<li>ring interconnect</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2010p7q7.pdf">y2010p7q7 (e)</a>
<ul>
<li>via multiple buses for a greater number of processors.</li>
</ul>
</li>
</ul>
<p>directory protocol</p>
<ul>
<li>for each cache line, store a list of sharers and the exclusive individual processor in the directory.</li>
<li>inclusive directory for non-inclusive caches</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2012p8q3.pdf">y2012p8q3 (d)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p8q1.pdf">y2022p8q1 (c)</a>, <a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p8q1.pdf">y2022p8q1 (d)</a>
<ul>
<li>hierarchy of on-chip (clustered) caches, reducing storage overhead.</li>
</ul>
</li>
</ul>
<p>general</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2015p8q1.pdf">y2015p8q1</a></li>
</ul>
<h3 id="memory-consistency">Memory consistency</h3>
<p>Sequential Consistency vs. Total Store Order</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2012p8q3.pdf">y2012p8q3 (c)</a>
<ul>
<li>SC rarely used.</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p8q2.pdf">y2018p8q2 (a-c)</a>
<ul>
<li>SC vs. TSO</li>
<li>coalescing write buffer violates TSO?</li>
</ul>
</li>
</ul>
<p>Store atomicity</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2018p8q2.pdf">y2018p8q2 (d)</a>
<ul>
<li>SMT, (store) multi-copy atomic</li>
</ul>
</li>
</ul>
<p>False sharing: cache line/block granularity</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2012p8q3.pdf">y2012p8q3 (a)</a></li>
</ul>
<h3 id="on-chip-interconnection-network">On-chip interconnection network</h3>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2019p9q4.pdf">y2019p9q4 (a)</a>
<ul>
<li>virtual channels</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2016p7q6.pdf">y2016p7q6 (a, c)</a>
<ul>
<li>mesh network, H-tree</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2013p8q3.pdf">y2013p8q3 (c, d)</a>
<ul>
<li>large scale networks: challenges and constraints</li>
</ul>
</li>
</ul>
<p>General design</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2019p9q4.pdf">y2019p9q4 (b)</a>
<ul>
<li>draw a diagram with the above considerations</li>
</ul>
</li>
</ul>
<h2 id="specialised-processors">Specialised processors</h2>
<p>Exploits <em>Accelerator</em>-Level Parallelism.</p>
<p>Heterogeneous/asymmetric vs homogeneous/symmetric</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2013p7q5.pdf">y2013p7q5 (a)</a></li>
</ul>
<p>GPU</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2017p8q3.pdf">y2017p8q3 (b)</a>
<ul>
<li>GPU, cache coherence</li>
</ul>
</li>
</ul>
<p>Domain-Specific Accelerators (DSA)</p>
<ul>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2023p9q1.pdf">y2023p9q1</a>
<ul>
<li>off-chip memory accesses; design hardware with assumptions</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2022p8q1.pdf">y2022p8q1 (e)</a>
<ul>
<li>own cache vs DMA into main memory</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2012p7q5.pdf">y2012p7q5 (a)</a>
<ul>
<li>power vs. performance</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2021p9q4.pdf">y2021p9q4 (c)</a>
<ul>
<li>multicore vs. a DSA / two DSAs.</li>
</ul>
</li>
<li><a href="https://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2006p8q1.pdf">y2006p8q1</a>
<ul>
<li>general design choices</li>
</ul>
</li>
</ul>

            <script async src="https://cdn.jsdelivr.net/npm/katex-copytex@latest/dist/katex-copytex.min.js"></script>
            
        </body>
        </html>