// Seed: 3713750644
module module_0 (
    input uwire id_0,
    input supply0 id_1
    , id_13,
    output wire id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wire id_9,
    output wand id_10,
    output wire id_11
);
  parameter id_14 = "";
  assign id_2 = 1 ? -1 : {id_14, 1};
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    output wand id_5,
    input uwire id_6,
    output supply1 id_7,
    output uwire id_8,
    input supply0 id_9,
    output logic id_10,
    input wire id_11,
    input tri0 id_12,
    output wand id_13,
    output logic id_14,
    input wand id_15,
    input tri0 id_16,
    output tri0 id_17,
    input supply0 id_18
);
  initial
    forever begin : LABEL_0
      if (1) id_10 <= -1'b0;
      else id_14 <= -1;
    end
  module_0 modCall_1 (
      id_4,
      id_18,
      id_1,
      id_9,
      id_0,
      id_3,
      id_17,
      id_9,
      id_15,
      id_3,
      id_8,
      id_17
  );
  assign modCall_1.id_9 = 0;
endmodule
