#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fdd7c7349b0 .scope module, "adding" "adding" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out";
    .port_info 3 /INPUT 1 "addsub";
o0x7fdd80040008 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fdd7c741f90_0 .net "a", 2 0, o0x7fdd80040008;  0 drivers
o0x7fdd80040038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdd7c75f270_0 .net "addsub", 0 0, o0x7fdd80040038;  0 drivers
o0x7fdd80040068 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fdd7c75f310_0 .net "b", 2 0, o0x7fdd80040068;  0 drivers
v0x7fdd7c75f3b0_0 .net "out", 2 0, L_0x7fdd7c766340;  1 drivers
L_0x7fdd80078008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd7c75f460_0 .net "t", 0 0, L_0x7fdd80078008;  1 drivers
L_0x7fdd7c766340 .arith/sum 3, o0x7fdd80040008, o0x7fdd80040068;
S_0x7fdd7c72e500 .scope module, "mux" "mux" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 3 "c";
    .port_info 3 /INPUT 3 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 3 "out";
v0x7fdd7c75f580_0 .net *"_ivl_1", 0 0, L_0x7fdd7c766460;  1 drivers
v0x7fdd7c75f640_0 .net *"_ivl_3", 0 0, L_0x7fdd7c766520;  1 drivers
v0x7fdd7c75f6e0_0 .net *"_ivl_4", 2 0, L_0x7fdd7c766620;  1 drivers
v0x7fdd7c75f790_0 .net *"_ivl_7", 0 0, L_0x7fdd7c766720;  1 drivers
v0x7fdd7c75f840_0 .net *"_ivl_8", 2 0, L_0x7fdd7c7667e0;  1 drivers
o0x7fdd800402a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fdd7c75f930_0 .net "a", 2 0, o0x7fdd800402a8;  0 drivers
o0x7fdd800402d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fdd7c75f9e0_0 .net "b", 2 0, o0x7fdd800402d8;  0 drivers
o0x7fdd80040308 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fdd7c75fa90_0 .net "c", 2 0, o0x7fdd80040308;  0 drivers
o0x7fdd80040338 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fdd7c75fb40_0 .net "d", 2 0, o0x7fdd80040338;  0 drivers
v0x7fdd7c75fc50_0 .net "out", 2 0, L_0x7fdd7c766910;  1 drivers
o0x7fdd80040398 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fdd7c75fd00_0 .net "sel", 1 0, o0x7fdd80040398;  0 drivers
L_0x7fdd7c766460 .part o0x7fdd80040398, 1, 1;
L_0x7fdd7c766520 .part o0x7fdd80040398, 0, 1;
L_0x7fdd7c766620 .functor MUXZ 3, o0x7fdd80040308, o0x7fdd80040338, L_0x7fdd7c766520, C4<>;
L_0x7fdd7c766720 .part o0x7fdd80040398, 0, 1;
L_0x7fdd7c7667e0 .functor MUXZ 3, o0x7fdd800402a8, o0x7fdd800402d8, L_0x7fdd7c766720, C4<>;
L_0x7fdd7c766910 .functor MUXZ 3, L_0x7fdd7c7667e0, L_0x7fdd7c766620, L_0x7fdd7c766460, C4<>;
S_0x7fdd7c72e670 .scope module, "subbing" "subbing" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out";
o0x7fdd800404e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fdd7c75fe40_0 .net "a", 2 0, o0x7fdd800404e8;  0 drivers
o0x7fdd80040518 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fdd7c75fed0_0 .net "b", 2 0, o0x7fdd80040518;  0 drivers
v0x7fdd7c75ff60_0 .net "out", 2 0, L_0x7fdd7c766a90;  1 drivers
L_0x7fdd7c766a90 .arith/sub 3, o0x7fdd800404e8, o0x7fdd80040518;
S_0x7fdd7c727c90 .scope module, "test_TB" "test_TB" 5 3;
 .timescale -9 -12;
v0x7fdd7c765180_0 .net "AS_enable", 0 0, v0x7fdd7c764290_0;  1 drivers
v0x7fdd7c765240_0 .net "AddSub", 0 0, v0x7fdd7c764340_0;  1 drivers
v0x7fdd7c7652d0_0 .net "XOR_enable", 0 0, v0x7fdd7c764730_0;  1 drivers
v0x7fdd7c765360_0 .net "a_in", 0 0, v0x7fdd7c764530_0;  1 drivers
v0x7fdd7c765430_0 .net "a_out", 2 0, v0x7fdd7c760530_0;  1 drivers
RS_0x7fdd80040668 .resolv tri, v0x7fdd7c760960_0, v0x7fdd7c762500_0, v0x7fdd7c7629c0_0, v0x7fdd7c762f00_0, v0x7fdd7c763400_0;
v0x7fdd7c765500_0 .net8 "bus", 2 0, RS_0x7fdd80040668;  5 drivers
v0x7fdd7c765590_0 .var "clk", 0 0;
v0x7fdd7c765720_0 .var "count", 4 0;
v0x7fdd7c7657b0_0 .net "current_state", 4 0, v0x7fdd7c764c30_0;  1 drivers
v0x7fdd7c765840_0 .net "data_out", 0 0, v0x7fdd7c764990_0;  1 drivers
v0x7fdd7c765910_0 .var "func", 3 0;
v0x7fdd7c7659a0_0 .net "g_in", 0 0, v0x7fdd7c764600_0;  1 drivers
v0x7fdd7c765a30_0 .net "g_out", 0 0, v0x7fdd7c764690_0;  1 drivers
v0x7fdd7c765ac0_0 .var "in1", 2 0;
v0x7fdd7c765b90_0 .var "in2", 2 0;
v0x7fdd7c765c20_0 .net "reg_in", 3 0, v0x7fdd7c7643e0_0;  1 drivers
v0x7fdd7c765cb0_0 .net "reg_out", 3 0, v0x7fdd7c764480_0;  1 drivers
v0x7fdd7c765e60_0 .net "t5", 2 0, v0x7fdd7c760fd0_0;  1 drivers
v0x7fdd7c765ef0_0 .net "t6", 2 0, v0x7fdd7c761540_0;  1 drivers
v0x7fdd7c765f80_0 .net "t7", 2 0, v0x7fdd7c761b50_0;  1 drivers
v0x7fdd7c766050_0 .net "t8", 2 0, v0x7fdd7c7620e0_0;  1 drivers
E_0x7fdd7c760050 .event edge, v0x7fdd7c765720_0;
L_0x7fdd7c766c70 .part v0x7fdd7c7643e0_0, 3, 1;
L_0x7fdd7c766d50 .part v0x7fdd7c7643e0_0, 2, 1;
L_0x7fdd7c766df0 .part v0x7fdd7c7643e0_0, 1, 1;
L_0x7fdd7c766f30 .part v0x7fdd7c7643e0_0, 0, 1;
L_0x7fdd7c766fd0 .part v0x7fdd7c764480_0, 3, 1;
L_0x7fdd7c7670e0 .part v0x7fdd7c764480_0, 2, 1;
L_0x7fdd7c767180 .part v0x7fdd7c764480_0, 1, 1;
L_0x7fdd7c7672a0 .part v0x7fdd7c764480_0, 0, 1;
S_0x7fdd7c7600a0 .scope module, "A" "register" 5 39, 6 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 3 "y";
v0x7fdd7c760320_0 .net "clk", 0 0, v0x7fdd7c765590_0;  1 drivers
v0x7fdd7c7603d0_0 .net "enable", 0 0, v0x7fdd7c764530_0;  alias, 1 drivers
v0x7fdd7c760470_0 .net8 "x", 2 0, RS_0x7fdd80040668;  alias, 5 drivers
v0x7fdd7c760530_0 .var "y", 2 0;
E_0x7fdd7c7602d0/0 .event negedge, v0x7fdd7c760320_0;
E_0x7fdd7c7602d0/1 .event posedge, v0x7fdd7c7603d0_0;
E_0x7fdd7c7602d0 .event/or E_0x7fdd7c7602d0/0, E_0x7fdd7c7602d0/1;
S_0x7fdd7c760640 .scope module, "D" "tri_buf" 5 19, 7 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 3 "b";
    .port_info 2 /INPUT 1 "enable";
v0x7fdd7c7608a0_0 .net "a", 2 0, v0x7fdd7c765b90_0;  1 drivers
v0x7fdd7c760960_0 .var "b", 2 0;
v0x7fdd7c760a20_0 .net "enable", 0 0, v0x7fdd7c764990_0;  alias, 1 drivers
E_0x7fdd7c760860 .event edge, v0x7fdd7c7608a0_0, v0x7fdd7c760a20_0;
S_0x7fdd7c760b10 .scope module, "R4" "register" 5 25, 6 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 3 "y";
v0x7fdd7c760d90_0 .net "clk", 0 0, v0x7fdd7c765590_0;  alias, 1 drivers
v0x7fdd7c760e50_0 .net "enable", 0 0, L_0x7fdd7c766c70;  1 drivers
v0x7fdd7c760ee0_0 .net8 "x", 2 0, RS_0x7fdd80040668;  alias, 5 drivers
v0x7fdd7c760fd0_0 .var "y", 2 0;
E_0x7fdd7c760d50/0 .event negedge, v0x7fdd7c760320_0;
E_0x7fdd7c760d50/1 .event posedge, v0x7fdd7c760e50_0;
E_0x7fdd7c760d50 .event/or E_0x7fdd7c760d50/0, E_0x7fdd7c760d50/1;
S_0x7fdd7c7610c0 .scope module, "R5" "register" 5 26, 6 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 3 "y";
v0x7fdd7c761330_0 .net "clk", 0 0, v0x7fdd7c765590_0;  alias, 1 drivers
v0x7fdd7c761410_0 .net "enable", 0 0, L_0x7fdd7c766d50;  1 drivers
v0x7fdd7c7614b0_0 .net8 "x", 2 0, RS_0x7fdd80040668;  alias, 5 drivers
v0x7fdd7c761540_0 .var "y", 2 0;
E_0x7fdd7c7612e0/0 .event negedge, v0x7fdd7c760320_0;
E_0x7fdd7c7612e0/1 .event posedge, v0x7fdd7c761410_0;
E_0x7fdd7c7612e0 .event/or E_0x7fdd7c7612e0/0, E_0x7fdd7c7612e0/1;
S_0x7fdd7c761650 .scope module, "R6" "register" 5 27, 6 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 3 "y";
v0x7fdd7c7618e0_0 .net "clk", 0 0, v0x7fdd7c765590_0;  alias, 1 drivers
v0x7fdd7c761980_0 .net "enable", 0 0, L_0x7fdd7c766df0;  1 drivers
v0x7fdd7c761a20_0 .net8 "x", 2 0, RS_0x7fdd80040668;  alias, 5 drivers
v0x7fdd7c761b50_0 .var "y", 2 0;
E_0x7fdd7c7618b0/0 .event negedge, v0x7fdd7c760320_0;
E_0x7fdd7c7618b0/1 .event posedge, v0x7fdd7c761980_0;
E_0x7fdd7c7618b0 .event/or E_0x7fdd7c7618b0/0, E_0x7fdd7c7618b0/1;
S_0x7fdd7c761c60 .scope module, "R7" "register" 5 28, 6 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 3 "y";
v0x7fdd7c761e90_0 .net "clk", 0 0, v0x7fdd7c765590_0;  alias, 1 drivers
v0x7fdd7c761fb0_0 .net "enable", 0 0, L_0x7fdd7c766f30;  1 drivers
v0x7fdd7c762050_0 .net8 "x", 2 0, RS_0x7fdd80040668;  alias, 5 drivers
v0x7fdd7c7620e0_0 .var "y", 2 0;
E_0x7fdd7c760f90/0 .event negedge, v0x7fdd7c760320_0;
E_0x7fdd7c760f90/1 .event posedge, v0x7fdd7c761fb0_0;
E_0x7fdd7c760f90 .event/or E_0x7fdd7c760f90/0, E_0x7fdd7c760f90/1;
S_0x7fdd7c7621d0 .scope module, "T4" "tri_buf" 5 34, 7 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 3 "b";
    .port_info 2 /INPUT 1 "enable";
v0x7fdd7c762430_0 .net "a", 2 0, v0x7fdd7c760fd0_0;  alias, 1 drivers
v0x7fdd7c762500_0 .var "b", 2 0;
v0x7fdd7c762590_0 .net "enable", 0 0, L_0x7fdd7c766fd0;  1 drivers
E_0x7fdd7c7623e0 .event edge, v0x7fdd7c760fd0_0, v0x7fdd7c762590_0;
S_0x7fdd7c762690 .scope module, "T5" "tri_buf" 5 35, 7 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 3 "b";
    .port_info 2 /INPUT 1 "enable";
v0x7fdd7c7628f0_0 .net "a", 2 0, v0x7fdd7c761540_0;  alias, 1 drivers
v0x7fdd7c7629c0_0 .var "b", 2 0;
v0x7fdd7c762a50_0 .net "enable", 0 0, L_0x7fdd7c7670e0;  1 drivers
E_0x7fdd7c7628a0 .event edge, v0x7fdd7c761540_0, v0x7fdd7c762a50_0;
S_0x7fdd7c762b50 .scope module, "T6" "tri_buf" 5 36, 7 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 3 "b";
    .port_info 2 /INPUT 1 "enable";
v0x7fdd7c762e30_0 .net "a", 2 0, v0x7fdd7c761b50_0;  alias, 1 drivers
v0x7fdd7c762f00_0 .var "b", 2 0;
v0x7fdd7c763090_0 .net "enable", 0 0, L_0x7fdd7c767180;  1 drivers
E_0x7fdd7c762de0 .event edge, v0x7fdd7c761b50_0, v0x7fdd7c763090_0;
S_0x7fdd7c763120 .scope module, "T7" "tri_buf" 5 37, 7 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 3 "b";
    .port_info 2 /INPUT 1 "enable";
v0x7fdd7c763330_0 .net "a", 2 0, v0x7fdd7c7620e0_0;  alias, 1 drivers
v0x7fdd7c763400_0 .var "b", 2 0;
v0x7fdd7c763490_0 .net "enable", 0 0, L_0x7fdd7c7672a0;  1 drivers
E_0x7fdd7c7632e0 .event edge, v0x7fdd7c7620e0_0, v0x7fdd7c763490_0;
S_0x7fdd7c763590 .scope module, "cc" "state_machine" 5 17, 8 1 0, S_0x7fdd7c727c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "input1";
    .port_info 1 /INPUT 3 "input2";
    .port_info 2 /INPUT 5 "current_state";
    .port_info 3 /INPUT 4 "func";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 5 "next_state";
    .port_info 6 /OUTPUT 1 "data_out";
    .port_info 7 /OUTPUT 4 "R_in";
    .port_info 8 /OUTPUT 4 "R_out";
    .port_info 9 /OUTPUT 1 "AddSub";
    .port_info 10 /OUTPUT 1 "Rh_in";
    .port_info 11 /OUTPUT 1 "Rl_in";
    .port_info 12 /OUTPUT 1 "Rl_out";
    .port_info 13 /OUTPUT 1 "AS_enable";
    .port_info 14 /OUTPUT 1 "XOR_enable";
    .port_info 15 /OUTPUT 2 "sel";
v0x7fdd7c764290_0 .var "AS_enable", 0 0;
v0x7fdd7c764340_0 .var "AddSub", 0 0;
v0x7fdd7c7643e0_0 .var "R_in", 3 0;
v0x7fdd7c764480_0 .var "R_out", 3 0;
v0x7fdd7c764530_0 .var "Rh_in", 0 0;
v0x7fdd7c764600_0 .var "Rl_in", 0 0;
v0x7fdd7c764690_0 .var "Rl_out", 0 0;
v0x7fdd7c764730_0 .var "XOR_enable", 0 0;
v0x7fdd7c7647d0_0 .net "clk", 0 0, v0x7fdd7c765590_0;  alias, 1 drivers
v0x7fdd7c7648e0_0 .net "current_state", 4 0, v0x7fdd7c764c30_0;  alias, 1 drivers
v0x7fdd7c764990_0 .var "data_out", 0 0;
v0x7fdd7c764a40_0 .net "func", 3 0, v0x7fdd7c765910_0;  1 drivers
v0x7fdd7c764ad0_0 .net "input1", 2 0, v0x7fdd7c765ac0_0;  1 drivers
v0x7fdd7c764b60_0 .net "input2", 2 0, v0x7fdd7c765b90_0;  alias, 1 drivers
v0x7fdd7c764c30_0 .var "next_state", 4 0;
v0x7fdd7c764cd0_0 .var "sel", 1 0;
v0x7fdd7c764d70_0 .net "temp", 8 0, L_0x7fdd7c766b90;  1 drivers
v0x7fdd7c764f20_0 .net "temp1", 3 0, v0x7fdd7c763c60_0;  1 drivers
v0x7fdd7c764fe0_0 .net "temp2", 3 0, v0x7fdd7c7640d0_0;  1 drivers
L_0x7fdd7c766b90 .concat [ 5 4 0 0], v0x7fdd7c764c30_0, v0x7fdd7c765910_0;
S_0x7fdd7c763950 .scope module, "in1" "reg_decoder" 8 16, 9 1 0, S_0x7fdd7c763590;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "reg_num";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "reg_enable";
v0x7fdd7c763bc0_0 .net "clk", 0 0, v0x7fdd7c765590_0;  alias, 1 drivers
v0x7fdd7c763c60_0 .var "reg_enable", 3 0;
v0x7fdd7c763d10_0 .net "reg_num", 2 0, v0x7fdd7c765ac0_0;  alias, 1 drivers
E_0x7fdd7c763b70 .event edge, v0x7fdd7c760320_0;
S_0x7fdd7c763e20 .scope module, "in2" "reg_decoder" 8 17, 9 1 0, S_0x7fdd7c763590;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "reg_num";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "reg_enable";
v0x7fdd7c764040_0 .net "clk", 0 0, v0x7fdd7c765590_0;  alias, 1 drivers
v0x7fdd7c7640d0_0 .var "reg_enable", 3 0;
v0x7fdd7c764180_0 .net "reg_num", 2 0, v0x7fdd7c765b90_0;  alias, 1 drivers
S_0x7fdd7c727e00 .scope module, "xor_function" "xor_function" 10 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "g";
o0x7fdd800416e8 .functor BUFZ 3, C4<zzz>; HiZ drive
o0x7fdd80041718 .functor BUFZ 3, C4<zzz>; HiZ drive
L_0x7fdd7c767360 .functor XOR 3, o0x7fdd800416e8, o0x7fdd80041718, C4<000>, C4<000>;
v0x7fdd7c766120_0 .net "a", 2 0, o0x7fdd800416e8;  0 drivers
v0x7fdd7c7661b0_0 .net "b", 2 0, o0x7fdd80041718;  0 drivers
v0x7fdd7c766240_0 .net "g", 2 0, L_0x7fdd7c767360;  1 drivers
    .scope S_0x7fdd7c763950;
T_0 ;
    %wait E_0x7fdd7c763b70;
    %load/vec4 v0x7fdd7c763d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdd7c763c60_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fdd7c763c60_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fdd7c763c60_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fdd7c763c60_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c763c60_0, 0, 4;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fdd7c763e20;
T_1 ;
    %wait E_0x7fdd7c763b70;
    %load/vec4 v0x7fdd7c764180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdd7c7640d0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fdd7c7640d0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fdd7c7640d0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fdd7c7640d0_0, 0, 4;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c7640d0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fdd7c763590;
T_2 ;
    %wait E_0x7fdd7c763b70;
    %load/vec4 v0x7fdd7c764d70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 9;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 9;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 9;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 9;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 9;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 9;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 135, 0, 9;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 136, 0, 9;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 160, 0, 9;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 170, 0, 9;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 171, 0, 9;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c7643e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c764480_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %jmp T_2.12;
T_2.0 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %load/vec4 v0x7fdd7c764f20_0;
    %store/vec4 v0x7fdd7c7643e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c764480_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %load/vec4 v0x7fdd7c764f20_0;
    %store/vec4 v0x7fdd7c7643e0_0, 0, 4;
    %load/vec4 v0x7fdd7c764fe0_0;
    %store/vec4 v0x7fdd7c764480_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c7643e0_0, 0;
    %load/vec4 v0x7fdd7c764f20_0;
    %store/vec4 v0x7fdd7c764480_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd7c764cd0_0, 0, 2;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c7643e0_0, 0;
    %load/vec4 v0x7fdd7c764fe0_0;
    %store/vec4 v0x7fdd7c764480_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd7c764cd0_0, 0, 2;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %load/vec4 v0x7fdd7c764f20_0;
    %store/vec4 v0x7fdd7c7643e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c764480_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdd7c764cd0_0, 0, 2;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c7643e0_0, 0;
    %load/vec4 v0x7fdd7c764f20_0;
    %store/vec4 v0x7fdd7c764480_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdd7c764cd0_0, 0, 2;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c7643e0_0, 0;
    %load/vec4 v0x7fdd7c764fe0_0;
    %store/vec4 v0x7fdd7c764480_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdd7c764cd0_0, 0, 2;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %load/vec4 v0x7fdd7c764f20_0;
    %store/vec4 v0x7fdd7c7643e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c764480_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdd7c764cd0_0, 0, 2;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c7643e0_0, 0;
    %load/vec4 v0x7fdd7c764f20_0;
    %store/vec4 v0x7fdd7c764480_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdd7c764cd0_0, 0, 2;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c7643e0_0, 0;
    %load/vec4 v0x7fdd7c764fe0_0;
    %store/vec4 v0x7fdd7c764480_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdd7c764cd0_0, 0, 2;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fdd7c764c30_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c7643e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdd7c764480_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c764290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c764730_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdd7c764cd0_0, 0, 2;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fdd7c760640;
T_3 ;
    %wait E_0x7fdd7c760860;
    %load/vec4 v0x7fdd7c760a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fdd7c7608a0_0;
    %store/vec4 v0x7fdd7c760960_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0x7fdd7c760960_0, 0, 3;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fdd7c760b10;
T_4 ;
    %wait E_0x7fdd7c760d50;
    %load/vec4 v0x7fdd7c760e50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fdd7c760ee0_0;
    %assign/vec4 v0x7fdd7c760fd0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fdd7c7610c0;
T_5 ;
    %wait E_0x7fdd7c7612e0;
    %load/vec4 v0x7fdd7c761410_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fdd7c7614b0_0;
    %assign/vec4 v0x7fdd7c761540_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fdd7c761650;
T_6 ;
    %wait E_0x7fdd7c7618b0;
    %load/vec4 v0x7fdd7c761980_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fdd7c761a20_0;
    %assign/vec4 v0x7fdd7c761b50_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdd7c761c60;
T_7 ;
    %wait E_0x7fdd7c760f90;
    %load/vec4 v0x7fdd7c761fb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fdd7c762050_0;
    %assign/vec4 v0x7fdd7c7620e0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fdd7c7621d0;
T_8 ;
    %wait E_0x7fdd7c7623e0;
    %load/vec4 v0x7fdd7c762590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fdd7c762430_0;
    %store/vec4 v0x7fdd7c762500_0, 0, 3;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0x7fdd7c762500_0, 0, 3;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fdd7c762690;
T_9 ;
    %wait E_0x7fdd7c7628a0;
    %load/vec4 v0x7fdd7c762a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fdd7c7628f0_0;
    %store/vec4 v0x7fdd7c7629c0_0, 0, 3;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0x7fdd7c7629c0_0, 0, 3;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fdd7c762b50;
T_10 ;
    %wait E_0x7fdd7c762de0;
    %load/vec4 v0x7fdd7c763090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fdd7c762e30_0;
    %store/vec4 v0x7fdd7c762f00_0, 0, 3;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0x7fdd7c762f00_0, 0, 3;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fdd7c763120;
T_11 ;
    %wait E_0x7fdd7c7632e0;
    %load/vec4 v0x7fdd7c763490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fdd7c763330_0;
    %store/vec4 v0x7fdd7c763400_0, 0, 3;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 7, 3;
    %store/vec4 v0x7fdd7c763400_0, 0, 3;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fdd7c7600a0;
T_12 ;
    %wait E_0x7fdd7c7602d0;
    %load/vec4 v0x7fdd7c7603d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7fdd7c760470_0;
    %assign/vec4 v0x7fdd7c760530_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fdd7c727c90;
T_13 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdd7c765720_0, 0, 5;
    %end;
    .thread T_13;
    .scope S_0x7fdd7c727c90;
T_14 ;
    %delay 50000, 0;
    %load/vec4 v0x7fdd7c765720_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fdd7c765720_0, 0, 5;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fdd7c727c90;
T_15 ;
    %wait E_0x7fdd7c760050;
    %load/vec4 v0x7fdd7c765720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %jmp T_15.17;
T_15.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdd7c765910_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fdd7c765ac0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdd7c765b90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd7c765590_0, 0, 1;
    %jmp T_15.17;
T_15.17 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fdd7c727c90;
T_16 ;
    %vpi_call 5 98 "$dumpfile", "test_TB.vcd" {0 0 0};
    %vpi_call 5 99 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdd7c727c90 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 5 101 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "adding.v";
    "mux.v";
    "subbing.v";
    "test_TB.v";
    "register.v";
    "tri_buf.v";
    "state_machine.v";
    "reg_decoder.v";
    "xor_function.v";
