{
  "module_name": "tegra194-mc.h",
  "hash_id": "89fdb35ae5031964f712a092ebb7492b75398b57b8c6db2b9e465d0c245bc6ff",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/tegra194-mc.h",
  "human_readable_source": "#ifndef DT_BINDINGS_MEMORY_TEGRA194_MC_H\n#define DT_BINDINGS_MEMORY_TEGRA194_MC_H\n\n \n#define TEGRA194_SID_INVALID\t\t0x00\n#define TEGRA194_SID_PASSTHROUGH\t0x7f\n\n \n#define TEGRA194_SID_HOST1X\t\t0x01\n#define TEGRA194_SID_CSI\t\t0x02\n#define TEGRA194_SID_VIC\t\t0x03\n#define TEGRA194_SID_VI\t\t\t0x04\n#define TEGRA194_SID_ISP\t\t0x05\n#define TEGRA194_SID_NVDEC\t\t0x06\n#define TEGRA194_SID_NVENC\t\t0x07\n#define TEGRA194_SID_NVJPG\t\t0x08\n#define TEGRA194_SID_NVDISPLAY\t\t0x09\n#define TEGRA194_SID_TSEC\t\t0x0a\n#define TEGRA194_SID_TSECB\t\t0x0b\n#define TEGRA194_SID_SE\t\t\t0x0c\n#define TEGRA194_SID_SE1\t\t0x0d\n#define TEGRA194_SID_SE2\t\t0x0e\n#define TEGRA194_SID_SE3\t\t0x0f\n\n \n#define TEGRA194_SID_GPU\t\t0x10\n\n \n#define TEGRA194_SID_AFI\t\t0x11\n#define TEGRA194_SID_HDA\t\t0x12\n#define TEGRA194_SID_ETR\t\t0x13\n#define TEGRA194_SID_EQOS\t\t0x14\n#define TEGRA194_SID_UFSHC\t\t0x15\n#define TEGRA194_SID_AON\t\t0x16\n#define TEGRA194_SID_SDMMC4\t\t0x17\n#define TEGRA194_SID_SDMMC3\t\t0x18\n#define TEGRA194_SID_SDMMC2\t\t0x19\n#define TEGRA194_SID_SDMMC1\t\t0x1a\n#define TEGRA194_SID_XUSB_HOST\t\t0x1b\n#define TEGRA194_SID_XUSB_DEV\t\t0x1c\n#define TEGRA194_SID_SATA\t\t0x1d\n#define TEGRA194_SID_APE\t\t0x1e\n#define TEGRA194_SID_SCE\t\t0x1f\n\n \n#define TEGRA194_SID_GPCDMA_0\t\t0x20\n#define TEGRA194_SID_GPCDMA_1\t\t0x21\n#define TEGRA194_SID_GPCDMA_2\t\t0x22\n#define TEGRA194_SID_GPCDMA_3\t\t0x23\n#define TEGRA194_SID_GPCDMA_4\t\t0x24\n#define TEGRA194_SID_GPCDMA_5\t\t0x25\n#define TEGRA194_SID_GPCDMA_6\t\t0x26\n#define TEGRA194_SID_GPCDMA_7\t\t0x27\n\n \n#define TEGRA194_SID_APE_1\t\t0x28\n#define TEGRA194_SID_APE_2\t\t0x29\n\n \n#define TEGRA194_SID_RCE\t\t0x2a\n\n \n#define TEGRA194_SID_RCE_1X\t\t0x2b\n\n \n#define TEGRA194_SID_APE_3\t\t0x2c\n\n \n#define TEGRA194_SID_APE_CAM\t\t0x2d\n#define TEGRA194_SID_APE_CAM_1X\t\t0x2e\n\n#define TEGRA194_SID_RCE_RM\t\t0x2f\n#define TEGRA194_SID_VI_FALCON\t\t0x30\n#define TEGRA194_SID_ISP_FALCON\t\t0x31\n\n \n#define TEGRA194_SID_BPMP\t\t0x32\n\n \n#define TEGRA194_SID_SMMU_TEST\t\t0x33\n\n \n#define TEGRA194_SID_HOST1X_CTX0\t0x38\n#define TEGRA194_SID_HOST1X_CTX1\t0x39\n#define TEGRA194_SID_HOST1X_CTX2\t0x3a\n#define TEGRA194_SID_HOST1X_CTX3\t0x3b\n#define TEGRA194_SID_HOST1X_CTX4\t0x3c\n#define TEGRA194_SID_HOST1X_CTX5\t0x3d\n#define TEGRA194_SID_HOST1X_CTX6\t0x3e\n#define TEGRA194_SID_HOST1X_CTX7\t0x3f\n\n \n#define TEGRA194_SID_HOST1X_VM0\t\t0x40\n#define TEGRA194_SID_HOST1X_VM1\t\t0x41\n#define TEGRA194_SID_HOST1X_VM2\t\t0x42\n#define TEGRA194_SID_HOST1X_VM3\t\t0x43\n#define TEGRA194_SID_HOST1X_VM4\t\t0x44\n#define TEGRA194_SID_HOST1X_VM5\t\t0x45\n#define TEGRA194_SID_HOST1X_VM6\t\t0x46\n#define TEGRA194_SID_HOST1X_VM7\t\t0x47\n\n \n#define TEGRA194_SID_SE_VM0\t\t0x48\n#define TEGRA194_SID_SE_VM1\t\t0x49\n#define TEGRA194_SID_SE_VM2\t\t0x4a\n#define TEGRA194_SID_SE_VM3\t\t0x4b\n#define TEGRA194_SID_SE_VM4\t\t0x4c\n#define TEGRA194_SID_SE_VM5\t\t0x4d\n#define TEGRA194_SID_SE_VM6\t\t0x4e\n#define TEGRA194_SID_SE_VM7\t\t0x4f\n\n#define TEGRA194_SID_MIU\t\t0x50\n\n#define TEGRA194_SID_NVDLA0\t\t0x51\n#define TEGRA194_SID_NVDLA1\t\t0x52\n\n#define TEGRA194_SID_PVA0\t\t0x53\n#define TEGRA194_SID_PVA1\t\t0x54\n#define TEGRA194_SID_NVENC1\t\t0x55\n#define TEGRA194_SID_PCIE0\t\t0x56\n#define TEGRA194_SID_PCIE1\t\t0x57\n#define TEGRA194_SID_PCIE2\t\t0x58\n#define TEGRA194_SID_PCIE3\t\t0x59\n#define TEGRA194_SID_PCIE4\t\t0x5a\n#define TEGRA194_SID_PCIE5\t\t0x5b\n#define TEGRA194_SID_NVDEC1\t\t0x5c\n\n#define TEGRA194_SID_XUSB_VF0\t\t0x5d\n#define TEGRA194_SID_XUSB_VF1\t\t0x5e\n#define TEGRA194_SID_XUSB_VF2\t\t0x5f\n#define TEGRA194_SID_XUSB_VF3\t\t0x60\n\n#define TEGRA194_SID_RCE_VM3\t\t0x61\n#define TEGRA194_SID_VI_VM2\t\t0x62\n#define TEGRA194_SID_VI_VM3\t\t0x63\n#define TEGRA194_SID_RCE_SERVER\t\t0x64\n\n \n\n \n#define TEGRA194_MEMORY_CLIENT_PTCR 0x00\n \n#define TEGRA194_MEMORY_CLIENT_MIU7R 0x01\n \n#define TEGRA194_MEMORY_CLIENT_MIU7W 0x02\n \n#define TEGRA194_MEMORY_CLIENT_HDAR 0x15\n \n#define TEGRA194_MEMORY_CLIENT_HOST1XDMAR 0x16\n#define TEGRA194_MEMORY_CLIENT_NVENCSRD 0x1c\n \n#define TEGRA194_MEMORY_CLIENT_SATAR 0x1f\n \n#define TEGRA194_MEMORY_CLIENT_MPCORER 0x27\n#define TEGRA194_MEMORY_CLIENT_NVENCSWR 0x2b\n \n#define TEGRA194_MEMORY_CLIENT_HDAW 0x35\n \n#define TEGRA194_MEMORY_CLIENT_MPCOREW 0x39\n \n#define TEGRA194_MEMORY_CLIENT_SATAW 0x3d\n \n#define TEGRA194_MEMORY_CLIENT_ISPRA 0x44\n \n#define TEGRA194_MEMORY_CLIENT_ISPFALR 0x45\n \n#define TEGRA194_MEMORY_CLIENT_ISPWA 0x46\n \n#define TEGRA194_MEMORY_CLIENT_ISPWB 0x47\n \n#define TEGRA194_MEMORY_CLIENT_XUSB_HOSTR 0x4a\n \n#define TEGRA194_MEMORY_CLIENT_XUSB_HOSTW 0x4b\n \n#define TEGRA194_MEMORY_CLIENT_XUSB_DEVR 0x4c\n \n#define TEGRA194_MEMORY_CLIENT_XUSB_DEVW 0x4d\n \n#define TEGRA194_MEMORY_CLIENT_SDMMCRA 0x60\n \n#define TEGRA194_MEMORY_CLIENT_SDMMCR 0x62\n \n#define TEGRA194_MEMORY_CLIENT_SDMMCRAB 0x63\n \n#define TEGRA194_MEMORY_CLIENT_SDMMCWA 0x64\n \n#define TEGRA194_MEMORY_CLIENT_SDMMCW 0x66\n \n#define TEGRA194_MEMORY_CLIENT_SDMMCWAB 0x67\n#define TEGRA194_MEMORY_CLIENT_VICSRD 0x6c\n#define TEGRA194_MEMORY_CLIENT_VICSWR 0x6d\n \n#define TEGRA194_MEMORY_CLIENT_VIW 0x72\n#define TEGRA194_MEMORY_CLIENT_NVDECSRD 0x78\n#define TEGRA194_MEMORY_CLIENT_NVDECSWR 0x79\n \n#define TEGRA194_MEMORY_CLIENT_APER 0x7a\n \n#define TEGRA194_MEMORY_CLIENT_APEW 0x7b\n#define TEGRA194_MEMORY_CLIENT_NVJPGSRD 0x7e\n#define TEGRA194_MEMORY_CLIENT_NVJPGSWR 0x7f\n \n#define TEGRA194_MEMORY_CLIENT_AXIAPR 0x82\n \n#define TEGRA194_MEMORY_CLIENT_AXIAPW 0x83\n \n#define TEGRA194_MEMORY_CLIENT_ETRR 0x84\n \n#define TEGRA194_MEMORY_CLIENT_ETRW 0x85\n \n#define TEGRA194_MEMORY_CLIENT_AXISR 0x8c\n \n#define TEGRA194_MEMORY_CLIENT_AXISW 0x8d\n \n#define TEGRA194_MEMORY_CLIENT_EQOSR 0x8e\n \n#define TEGRA194_MEMORY_CLIENT_EQOSW 0x8f\n \n#define TEGRA194_MEMORY_CLIENT_UFSHCR 0x90\n \n#define TEGRA194_MEMORY_CLIENT_UFSHCW 0x91\n \n#define TEGRA194_MEMORY_CLIENT_NVDISPLAYR 0x92\n \n#define TEGRA194_MEMORY_CLIENT_BPMPR 0x93\n \n#define TEGRA194_MEMORY_CLIENT_BPMPW 0x94\n \n#define TEGRA194_MEMORY_CLIENT_BPMPDMAR 0x95\n \n#define TEGRA194_MEMORY_CLIENT_BPMPDMAW 0x96\n \n#define TEGRA194_MEMORY_CLIENT_AONR 0x97\n \n#define TEGRA194_MEMORY_CLIENT_AONW 0x98\n \n#define TEGRA194_MEMORY_CLIENT_AONDMAR 0x99\n \n#define TEGRA194_MEMORY_CLIENT_AONDMAW 0x9a\n \n#define TEGRA194_MEMORY_CLIENT_SCER 0x9b\n \n#define TEGRA194_MEMORY_CLIENT_SCEW 0x9c\n \n#define TEGRA194_MEMORY_CLIENT_SCEDMAR 0x9d\n \n#define TEGRA194_MEMORY_CLIENT_SCEDMAW 0x9e\n \n#define TEGRA194_MEMORY_CLIENT_APEDMAR 0x9f\n \n#define TEGRA194_MEMORY_CLIENT_APEDMAW 0xa0\n \n#define TEGRA194_MEMORY_CLIENT_NVDISPLAYR1 0xa1\n#define TEGRA194_MEMORY_CLIENT_VICSRD1 0xa2\n#define TEGRA194_MEMORY_CLIENT_NVDECSRD1 0xa3\n \n#define TEGRA194_MEMORY_CLIENT_MIU0R 0xa6\n \n#define TEGRA194_MEMORY_CLIENT_MIU0W 0xa7\n \n#define TEGRA194_MEMORY_CLIENT_MIU1R 0xa8\n \n#define TEGRA194_MEMORY_CLIENT_MIU1W 0xa9\n \n#define TEGRA194_MEMORY_CLIENT_MIU2R 0xae\n \n#define TEGRA194_MEMORY_CLIENT_MIU2W 0xaf\n \n#define TEGRA194_MEMORY_CLIENT_MIU3R 0xb0\n \n#define TEGRA194_MEMORY_CLIENT_MIU3W 0xb1\n \n#define TEGRA194_MEMORY_CLIENT_MIU4R 0xb2\n \n#define TEGRA194_MEMORY_CLIENT_MIU4W 0xb3\n#define TEGRA194_MEMORY_CLIENT_DPMUR 0xb4\n#define TEGRA194_MEMORY_CLIENT_DPMUW 0xb5\n#define TEGRA194_MEMORY_CLIENT_NVL0R 0xb6\n#define TEGRA194_MEMORY_CLIENT_NVL0W 0xb7\n#define TEGRA194_MEMORY_CLIENT_NVL1R 0xb8\n#define TEGRA194_MEMORY_CLIENT_NVL1W 0xb9\n#define TEGRA194_MEMORY_CLIENT_NVL2R 0xba\n#define TEGRA194_MEMORY_CLIENT_NVL2W 0xbb\n \n#define TEGRA194_MEMORY_CLIENT_VIFALR 0xbc\n \n#define TEGRA194_MEMORY_CLIENT_VIFALW 0xbd\n \n#define TEGRA194_MEMORY_CLIENT_DLA0RDA 0xbe\n \n#define TEGRA194_MEMORY_CLIENT_DLA0FALRDB 0xbf\n \n#define TEGRA194_MEMORY_CLIENT_DLA0WRA 0xc0\n \n#define TEGRA194_MEMORY_CLIENT_DLA0FALWRB 0xc1\n \n#define TEGRA194_MEMORY_CLIENT_DLA1RDA 0xc2\n \n#define TEGRA194_MEMORY_CLIENT_DLA1FALRDB 0xc3\n \n#define TEGRA194_MEMORY_CLIENT_DLA1WRA 0xc4\n \n#define TEGRA194_MEMORY_CLIENT_DLA1FALWRB 0xc5\n \n#define TEGRA194_MEMORY_CLIENT_PVA0RDA 0xc6\n \n#define TEGRA194_MEMORY_CLIENT_PVA0RDB 0xc7\n \n#define TEGRA194_MEMORY_CLIENT_PVA0RDC 0xc8\n \n#define TEGRA194_MEMORY_CLIENT_PVA0WRA 0xc9\n \n#define TEGRA194_MEMORY_CLIENT_PVA0WRB 0xca\n \n#define TEGRA194_MEMORY_CLIENT_PVA0WRC 0xcb\n \n#define TEGRA194_MEMORY_CLIENT_PVA1RDA 0xcc\n \n#define TEGRA194_MEMORY_CLIENT_PVA1RDB 0xcd\n \n#define TEGRA194_MEMORY_CLIENT_PVA1RDC 0xce\n \n#define TEGRA194_MEMORY_CLIENT_PVA1WRA 0xcf\n \n#define TEGRA194_MEMORY_CLIENT_PVA1WRB 0xd0\n \n#define TEGRA194_MEMORY_CLIENT_PVA1WRC 0xd1\n \n#define TEGRA194_MEMORY_CLIENT_RCER 0xd2\n \n#define TEGRA194_MEMORY_CLIENT_RCEW 0xd3\n \n#define TEGRA194_MEMORY_CLIENT_RCEDMAR 0xd4\n \n#define TEGRA194_MEMORY_CLIENT_RCEDMAW 0xd5\n#define TEGRA194_MEMORY_CLIENT_NVENC1SRD 0xd6\n#define TEGRA194_MEMORY_CLIENT_NVENC1SWR 0xd7\n \n#define TEGRA194_MEMORY_CLIENT_PCIE0R 0xd8\n \n#define TEGRA194_MEMORY_CLIENT_PCIE0W 0xd9\n \n#define TEGRA194_MEMORY_CLIENT_PCIE1R 0xda\n \n#define TEGRA194_MEMORY_CLIENT_PCIE1W 0xdb\n \n#define TEGRA194_MEMORY_CLIENT_PCIE2AR 0xdc\n \n#define TEGRA194_MEMORY_CLIENT_PCIE2AW 0xdd\n \n#define TEGRA194_MEMORY_CLIENT_PCIE3R 0xde\n \n#define TEGRA194_MEMORY_CLIENT_PCIE3W 0xdf\n \n#define TEGRA194_MEMORY_CLIENT_PCIE4R 0xe0\n \n#define TEGRA194_MEMORY_CLIENT_PCIE4W 0xe1\n \n#define TEGRA194_MEMORY_CLIENT_PCIE5R 0xe2\n \n#define TEGRA194_MEMORY_CLIENT_PCIE5W 0xe3\n \n#define TEGRA194_MEMORY_CLIENT_ISPFALW 0xe4\n#define TEGRA194_MEMORY_CLIENT_NVL3R 0xe5\n#define TEGRA194_MEMORY_CLIENT_NVL3W 0xe6\n#define TEGRA194_MEMORY_CLIENT_NVL4R 0xe7\n#define TEGRA194_MEMORY_CLIENT_NVL4W 0xe8\n \n#define TEGRA194_MEMORY_CLIENT_DLA0RDA1 0xe9\n \n#define TEGRA194_MEMORY_CLIENT_DLA1RDA1 0xea\n \n#define TEGRA194_MEMORY_CLIENT_PVA0RDA1 0xeb\n \n#define TEGRA194_MEMORY_CLIENT_PVA0RDB1 0xec\n \n#define TEGRA194_MEMORY_CLIENT_PVA1RDA1 0xed\n \n#define TEGRA194_MEMORY_CLIENT_PVA1RDB1 0xee\n \n#define TEGRA194_MEMORY_CLIENT_PCIE5R1 0xef\n#define TEGRA194_MEMORY_CLIENT_NVENCSRD1 0xf0\n#define TEGRA194_MEMORY_CLIENT_NVENC1SRD1 0xf1\n \n#define TEGRA194_MEMORY_CLIENT_ISPRA1 0xf2\n \n#define TEGRA194_MEMORY_CLIENT_PCIE0R1 0xf3\n#define TEGRA194_MEMORY_CLIENT_NVL0RHP 0xf4\n#define TEGRA194_MEMORY_CLIENT_NVL1RHP 0xf5\n#define TEGRA194_MEMORY_CLIENT_NVL2RHP 0xf6\n#define TEGRA194_MEMORY_CLIENT_NVL3RHP 0xf7\n#define TEGRA194_MEMORY_CLIENT_NVL4RHP 0xf8\n#define TEGRA194_MEMORY_CLIENT_NVDEC1SRD 0xf9\n#define TEGRA194_MEMORY_CLIENT_NVDEC1SRD1 0xfa\n#define TEGRA194_MEMORY_CLIENT_NVDEC1SWR 0xfb\n \n#define TEGRA194_MEMORY_CLIENT_MIU5R 0xfc\n \n#define TEGRA194_MEMORY_CLIENT_MIU5W 0xfd\n \n#define TEGRA194_MEMORY_CLIENT_MIU6R 0xfe\n \n#define TEGRA194_MEMORY_CLIENT_MIU6W 0xff\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}