.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000001110000000000
000000001000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000000011000000000
000100001000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000011000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000010000000000

.io_tile 7 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000111000
001110000000000000
000010010000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000011000010
000000000001000000
000000011000000000
000000000000000001
000000011000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000011000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 11 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000010000011010001
000010110001010000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000001
000000000000000000
000000000000000000

.io_tile 12 0
010000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000000000000000000
010000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
111000000000000000000110000000001010001100111100000000
100000000000000000000000000000001000110011000000000000
110000000000000101000000000111001000001100111100000000
010000000000000000100000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000000000000110010000001001001100111100000000
000000000000000000000011110000001100110011000000000000
000000000000001000000000010111101000001100111100000000
000000000000000001000010000000000000110011000010000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
010000000000000001100000000000001001001100110100000000
100000000000000000000000000000001001110011000000000000

.logic_tile 5 1
000000000000000000000000010011111010101000000000000000
000000000000000000000010100000100000101000000000000000
111000000000001000000110101011000000101001010000000000
100000000000000101000000000101100000000000000000000000
010000000000000000000010000111011111101000010100000000
110000000000000000000100001001111011111000100000000000
000000000000001000000010010101101111101000010100000000
000000000000001101000110100111101111111000100000000000
000000000000000000000000011111111001101000010100000000
000000000000000000000010001101111111110100010000000000
000000001100001000000110011001111011101000010100000000
000000000000000001000010100111011111111000100010000000
000000000000000101000000010000011011110000000000000000
000000000000000101100010100000001100110000000000000000
000000000000001000000110101101111101111001010100000000
000000000000000101000010101101111111110000000000000000

.logic_tile 6 1
000000000000000000000000000101000000000000001000000000
000000000000000000000010110000000000000000000000001000
111000000000001001100110000001000000000000001000000000
100000000000000001000000000000100000000000000000000000
110000000000000000000110000000001000001100111100000000
110000000000001101000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000011000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000010000001001001100110100000000
100000000000000000000010000000001001110011000000000000

.logic_tile 7 1
000000000000000000000000001111111000111001010100000000
000000000000000011000000001111101100110000000000000000
111000000000000101100000001011001010101000010100000000
100000000000000000000000001111011101111000100000000000
110000000000000001100110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111110000000000000000000000000000
000000000000001011000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000100000010000000000
000000000000000000000000000001001010010000100000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111000000000000000000000000000000

.logic_tile 8 1
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000100000010000000000
000000000000000000000000000001001011010000100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101000000000000000000000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001000001010101000000000000000
000000000000100000000000001011010000010100000000000000

.logic_tile 9 1
000000000000000000000000000011100000010110100010000000
000000000000000000000000000000000000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001010000011110100000000
100000000000000000000000000000000000000011110000000000
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001111001101101000010100000000
100000000000000000000000001011011111110100010000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010000111101111111001010000000100
000000000000000000000000001111011111101001010000100000
000000000000000001100010000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000111000000000000000001100000010000000000
000000000000001111000010000011001110010000100000100000

.logic_tile 6 2
000000000000100000000110000000001010000011110100000000
000000000001010000000011110000000000000011110000000000
111000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000001000000010100101000000001100110100000000
010000000000000001000110111011000000110011000000000000
000000000000000000000000000011001011010110000000000000
000000000000000000000000001101011100000110000000000000
000000000000000000000000010101011100111001010000000010
000000000000000111000010000011101011010110100000100000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000111111000010000100010000000
100000000000000000100000001101001001110000100000100010

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000000000011000000000000000100000000
000000000000000000100000000000100000000001001000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000001000000000
000000100000000000000110000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001110000000000
000000000000000000
000000000001110010
000000000001010000
000010000000000000
000001010000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
110000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000011101001000000000000000000000000
111000000000000000000000000001100000010110100000000000
000000000000000000000000000000001100000100000110000000
001000000000000000000000000000010000000000000010000000
000000000000000000000000010000000001000000100100000001
001000000000000000000010000000001111000000000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 5 4
110000000000000001100000010000000000000000001000000000
001000000000001101000010100000001000000000000000001000
101000000000000101000000000111111010001100111000000000
100000000000001101100000000000001010110011000000000000
110000000000001000000110101101001000110011000000000000
111000000000001111000000000011000000001100110000000000
000000000000001011100000001011100000101001010000000000
001000000000000101100000001111000000000000000000000000
000000000000000000000000001111011000010110100100000000
001000000000000000000000000001101001000001000000000000
000000000000001000000000001000000000010110100000000000
001000000000000001000000001111000000101001010000000000
000000000000000000000111010001011001000110000100000000
001000000000000000000010001001001000000111000000000000
010000000000000001100000011000001010101010100000000000
101000000000000000000010000101010000010101010010000000

.logic_tile 6 4
110000000000000000000000000001111000010100000100000000
001000000000000000000000000000100000010100000000000100
101000000000000001100110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000000000000001000011110010100000100000000
001000000000000000000000001001010000101000000010000000
000100000000000001000000001011001111110011000000000000
001000000000000000000000000111001101110001000000000000
000000000000000000000000000011111110010100000100000000
001000000000001101000011110000000000010100000000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
010000000000000011100110000000011100000001010100000000
101000000000000000100000000011000000000010100000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000101011110010000000
001000000000100000000000000101000000010111110000000000

.logic_tile 8 4
110000000000000000000011100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
111000100000001101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000001010000100000000000000000000000000000000000
000000000000000000000000000101001000000001010100000000
001000000000000000000000000000010000000001010000000001
000000000001010000000000000101100000000000000100000001
001000000000100000000000001001000000101001010000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000

.io_tile 13 4
000000000101000010
000000000100000000
000000000100000001
000000000100000001
000000000100100010
000000000100010000
001100000100000000
000000000100000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100100000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000010110100100000000
001000000000000000000000000011000000101001010001000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000010000011000000100000100000000
001000000000000000000011100000010000000000000010000000
101000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000101000000001000000001011001100100000000
011000000000000000100000001111001101100110010010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000101000000
001000000000000000000010110000000000000001000000000000
000000000010000000000000001000000000000000000100000001
001000000000000000000000001111000000000010000000000100
010000000000000000000010100000000000000000000000000000
101000000000000000000100000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000010111100000000000000000000000
001000000000000000000010110000100000000001000000000000
000000100000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000000000110100011000000000000000100000001
001000000000000000000000000000000000000001000000000000

.logic_tile 5 5
110000000000000000000010100000000000010110100000100000
001000000000000000000000001111000000101001010000000000
101000000000001001100010100011101110111111110000000000
100000000000001001000000001011011001100000100000000000
010000000000001000000110101001101010111110100000000000
111000000000000111000000000011000000111100000000000000
000000000000000000000000000000001111000011000100000000
001000000000000000000000000000011001000011000000000000
000000000000110000000110000001001101110011010000000000
001000000000000000000100001111111100110011000000000000
000000000000001000000000000111000000101001010000000000
001000000000001001000000001011101001000110000000000000
000000000000000001100110000000001011111101000000000000
001000000000000000000000000111001000111110000010000000
010000000000000000000000000011100000110110110000000000
101000000000000000000000001011001010111111110000100000

.logic_tile 6 5
010000000000000000000000000011100000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000001001001100111000000000
001000000000000000000000000000001111110011000000000000
000000000000000000000000000000001001111100001000000000
001000000000000000000000000000001101111100000000000000
000000000000000101000000000111000000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000010000111101000001100111000000000
001000000000000000000100000000000000110011000000000000
000000000000000000000010100011001000001100111000000000
001000000000001101000100000000000000110011000000000000
000000000000000101000010101000001000001100110000000000
001000000000000101100100000111000000110011000000000000

.logic_tile 7 5
010000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000100100000000
100000000000000000000010100000001111000000000000000000
110000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000001100000100000100000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000100000000000000010000000000000000000000000000000
001001000000000001000010110000000000000000000000000000
010000000000001000000000000001111010000010000000000000
101000000000001011000000000111101001000000100000000000

.logic_tile 8 5
010000000000000101000000001000000000000000000100000000
001000000000000000100000000001000000000010000000000000
111000000000001101100000000011011101000010000000000000
000000000000000101000000001101111100000000000000000000
000000000000001101100000000001000000000000000100000000
001000000000000001000010110000000000000001000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000100000100000000
001000000000000000000010000000000000000000000000000000
000000000000000001100000010000000000000000000100000000
001000000000000000000010000101000000000010000000000000
000000000000000000000110000000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000011000000000001000000000000000000100000000
001000000000000001000000000111000000000010000000000000

.logic_tile 9 5
010000000000000101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
111000000000000000000110101101101010010000000100000000
000000000000000000000000001001101000000000001000000001
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000111101100001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000010011001000001100111000000000
000000000000000000000010010000100000110011000000000000
000000000000001000000110110111101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101100000000000001001001100110000000000
000000000000000101000000000000001011110011000000000000

.logic_tile 2 6
000000000000000000000110100000001110000011110100000000
000000000000000000000000000000000000000011110000000100
101000000000001101100000000000000000011001100000000000
100000000000000101000000001001001011100110010000000000
010000000000000101100111010001000000000000000100000000
110000000000000000000110100000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000001010010101010000000001
000000000000000000000000000101010000101010100000000000
000000000000000000000000000000001010000100000100000100
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000001110110011000000000100
000000000000100001000000000000001010110011000000000000
010000000000000000000000000000011000001100110000000000
100000000000000000000000000000001001001100110000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000001100000000000000000000000001000000100110000000
000000000000000000000000000000001100000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000000101000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000000

.logic_tile 6 6
100000000000100000000010101000001101000100000100000000
000000000001010000000110110001011111001000000000000000
101000000000001000000110000101111000010101010000000000
100000000000000111000110110000010000010101010000000000
110000000000000000000110100001000000000000000000000000
010000000000000000000010101001100000111111110000000000
000000000000000101000010101101101101000000000000000000
000000000000001101100000001001101101010000000000000000
000000000000001000000010011000000000111001110011000000
000000000000000001000110010011001100110110110000000010
000000000000000101100110010101100001011001100000000000
000000000000000111010010100000001010011001100000000000
000000000000000000000000000101101000010101010000000000
000000000000000000000000000000010000010101010000000000
010000000000000000000010100011101011010000000000000000
100000000000000000000000001101111100000000000000000000

.logic_tile 7 6
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
101000000000000101000000010000011100000100000100000000
100000000000010000100010100000010000000000000000000000
010000001010000000000110100011100001011001100100000000
110000000000000000000100000000101101011001100000000000
000000000000000101100000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010100111000000000000000100000000
000000000000000000000110110000000000000001000000000000
000000000000000101000000000000011110000011110100000000
000000000000000000100000000000010000000011110000000000
010000000000000000000000011000000000000000000100000000
100000000000000000000010000001000000000010000000000000

.logic_tile 8 6
000000000000001000000000011000000000000000000100000000
000000000000000101000010100001000000000010000000000000
111000000000001000000000010101000000000000000100000000
000000000000000101000010000000100000000001000000000000
000000000000010000000110100000000001000000100100000000
000000000000100000000000000000001001000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 9 6
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000001000000110100101111101000100000000000000
000000000000000101000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000001000
000000000000000000
100011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000110010001100000000000001000000000
000000000000000000000110010000000000000000000000001000
000000000000000001100000000000000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000011100000001001110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000001000000000000000000110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010000001000111100001000000000
000000000000000101000010100000001011111100000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000000101000000110011000000000000

.logic_tile 2 7
000001000000000000000000010111100001011001100000000000
000000000000000000000010000000001110011001100000000000
101000000000000000000000001011111101000100000000000000
100000000000000000000000001011101100000000000000000000
110000000000000101000000001000000001011001100010000000
110000000000000000000000000111001101100110010000000000
000000000000000000000010100000000000000000000100000000
000000000000000101000010101111000000000010000000100000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110010101101000000010100000000000
000000000000001101100110010111110000000000000000000000
000000000000001001100110110000000001000000100100000000
000000000000000001000110010000001101000000000000000000
010000000000001001100000001101001111000100000000000000
100000000000001001100000000101001011000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000010101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
111000000000000101000010111101011010000010000000000000
000000000000000000100111111101101101000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100010001000000000000000000100000000
000000000000000000000010100001000000000010000000000000
000000000000001000000110000000000001000000100100000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000010101001101000000000000000000
000000000000000000000010101001001111000000010000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001001101110000000000100000100
000000000000000000000010110001110000000001011000000000
010000000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 6 7
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001001000000000000001000
000000000001010000000000010101111000001100111000000000
000000000000100000000010010000010000110011000000000000
000000000000000001100000000000001000001100111000000000
000000000000000000100000000000001111110011000000000000
000000000000001001100000000111101000001100111000000000
000000000000001001100000000000100000110011000000000000
000010000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000110000000001000001100111000000000
000000000000001001000100000000001010110011000000000000
000000000000000001100110001000001000001100110000000000
000000000000000000100100000101000000110011000000000000

.logic_tile 7 7
000000000000000101100000011000011100000010000000000000
000000000000000000000010101011001110000001000000000000
101000000000001000000110011001111110000000000000000000
100000000000000001000010101111001111000001000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000110100000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000001001100110001111011001000100000000000000
000000000000000001000100001001011011000000000000000000
000000000000000001100000010001000000000000000000000000
000000000000000000100010010001100000111111110000000000
000000000000001001100000010001011010101010100000000000
000000000000001001100010010000010000101010100000100000
010000000000000001100000010000001100111000110110000000
100000000000000000000010000011001101110100110000000000

.logic_tile 8 7
000000000000000000000000001011100000000000000010000000
000000000000000000000000001001100000101001010011000000
111000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001010000000000000000000001000000100100000000
000000000000100000000000000000001001000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000011000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000001111000000010
000100001001000000
000000000000000000
010000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000101000110010000000000000000000000000000
100000000000000101000110010000000000000000000000000000
000000000000000000000110010011001110000000000000000000
000000000000000000000010000011111001001000000000000000
000000000000000001100010101011111010000000010000000000
000000000000000000100010111101111011000000000000000000
000000000000000000000010000001100001101001010100000000
000000000010000001000000001101101010110110110010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001001011001010010000000000000
000000000000000000000010000001101001000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000111101110111101010000000100
000000000000000000000010010000100000111101010000100101
101000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000001100000000000000100000000
000000000000000000000010110000100000000001000000000000
000000000000000001100000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001111000000000000000000

.logic_tile 5 8
000000000000000000000110010111100000000000001000000000
000000000000000000000011100000000000000000000000001000
111000000000000000000000000101100000000000001000000000
000000000011010000000000000000100000000000000000000000
010000000000000000000000001000001000001000011100000000
010000000000000000000000001011001101000100100000000000
000000000000000000000110010000001001010000010100000000
000000000000000000000010001001001011100000100000000000
000000000000000000000000010111100000010110100100000000
000000000000000000000010000000000000010110100000000000
000000000000000000000000011000001110111101010000000000
000000000000000001000010001101010000111110100010000000
000000000000000000000010000111101001011111110000000000
000000000000000000000000001011011011111111110000000010
110000000000001000000000000101111101011000000100000000
010000000000000001000000000000111110011000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000100001

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100001100000000000001
000000000000000000000000000000011010001100000000100000
110000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011100000100000100000000
110000000000000000000000000000010000000000000100000000

.logic_tile 9 8
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000100000000
000000000000000111100110000000011010001100110100000000
000000000000000000000000001001010000110011000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000101101100101000000000000000
000010100000000000000000001001110000000010100000100000
000000000000000000000000000001000001100000010000000000
000000000000000000000000001011101011000000000000000000
010000000000000000000000000101100000010110100100000000
110000000000000000000000000000100000010110100100000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000000101000000010000000001000000001000000000
000000000000000011100011100000001111000000000000001000
101000000000000000000000000011111110001100111000000000
100000000000000101000000000000111101110011000000000000
010000000000000000000000001000001001110011000000000000
010000000000000000000010110101001101001100110000000000
000000000000000101000010100000000000001111000000000000
000000000000000000100100000000001000001111000000000000
000000000000000000000110000111100001001001000000000000
000000000000000000000000000000101100001001000000000000
000000000000001000000000000001011101101011010000000000
000000000000000011000011101101001111101011110010000000
000000000000000000000000000000011111001100000100000000
000000000000000000000000000000001000001100000000000010
010000000000001000000110010101100000010110100000000000
100000000000000001000011010000100000010110100000000000

.logic_tile 2 9
000000000100000000000000000101100000000000000100000000
000000000000000000000011100000000000000001000000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100011000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000110100000
000000000000000000000000000000000000000001001010100110
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110010000000000111100000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111001000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000111100000000000000110000001
010000000000000000000000000000100000000001000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010011100000000000000100000100
000001000000000000000011000000000000000001000010000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000011100000000000000100000000
000000000000000101000000000000000000000001000000000000
000000000000000101100111100000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000001000000111010011100000000000000100000000
110000000000000001000111110000100000000001000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000001100000000000000010000000000000000100100000000
000000000000000000000010000000001110000000000000000000
000000000000100000000110000000000000000000100100000000
000000000001000000000000000000001010000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 9 9
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001011000000000000000000
001000000000000101100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000001000000000010000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000100000000000000000000001000000100100000000
000000000000010000000000000000001111000000000000000000
000000000000000000000011100000000000000000100100000000
000000000000010000000100000000001011000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000011110
000000000000111100
001110000000000000
000001010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
100000000000000101000000000011011001010110100000000000
000000000000000000100010101001001111001001010000000000
101000000000000001100010100001101011101001110100000000
100000000000000101000100001111001111000001110000000000
010000000000000101000110001011000001000000000000000000
110000000000000000000010111111001010100000010000000000
000000000000000001100011101000011010111111100000000000
000000000000000000000010111001011011111111010000000000
000000000000000001100000010101011000111010100000000000
000000000000000000000010001011111001101010100000000000
000000000000001000000000000011100001000110000100000000
000000000000000001000000000111001011010110100000000000
000000000000001000000000011011011011011100000000000000
000000000000000001000010001111011010111100000000000000
010000000000000000000110010111100000010110100100000000
100000000000000000000010000001100000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100000000111101011111000100100000000
000000000000000000100000000000011010111000100000000010
110000000000001000000010100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000001000000000000000011110000100000000000000
000000000000000111000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110001111100000010110100000000000
000000000000000000000000000001001010110110110000100000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000001100000100000110000000
110000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000011100011100001000000000000000100000000
000000000000000000100000000000000000000001000000000000
111010100000000000000000000000000000000000100100000000
100001000000000101000000000000001100000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001110000000001000000000
000010100000100000000011101101111001000000010000000000
000001000000010000000000000011101110000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000100000000
000000000000000011000000001001000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000001000000000000000000000000000000000000
010001000000000101000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000010000001010000100000100000000
110000000000000111000011100000000000000000000000000000
000010000000000000000000000001000000000000000100000000
000001000000000000000000000000000000000001000000000101
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000111000000000000100000000001000000000000
000000000000000001100000000000011010000100000101000000
000000000110000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000110000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000100
000000000000000000000010000101000000000010000010000010

.logic_tile 8 10
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000001000000
111000000000001001100000010000000000000000000100000000
000000000000001001100010010101000000000010000001000000
010000000000001000000011100000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011000000100000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000001
001000000000100000
000100000000100100
000000000000000100
000001110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000010100111100000111111110000000000
100000000000000000000110101101100000000000000000000000
110000000000000000000000010000000000000000100100100000
110000000000000000000010000000001110000000000000000000
000000000000000111000000010001111011111110000000000000
000000000000000000100010000000101100111110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000111101001101111010000000000
000000000000000000000000001101111001000001010000000000
000000000000000001100110001101000000000000000000000000
000000000010000000000000001111100000101001010000000000
010000000000000000000110001000000000000000000100000000
100000000000000000000000001101000000000010000000100000

.logic_tile 2 11
000010000000000000000000010000000001000000001000000000
000001000000000000000010000000001001000000000000001000
111000000000001101000000010001100000000000001000000000
000000000000000001100010000000001111000000000000000000
010000000000000000000111000111001000001100110100000000
110000000000000000000000000000101001110011001000000100
000000000000000001100010101001111011010110100000000000
000000000000000000000110111101011000101000010000000000
000000000000001000000010001111000001001100110100000000
000000000000001011000000000001101001110011001000000000
000000000000000000000010000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000010000000001001001111000000000000
010000000000000000000000001001101000000000000000000000
110000000000000000000000001011111101000010000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000010000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000001000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
001000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
110000000000000101000010100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000001000000000001101011001111111010100000000
000000000000001111000010110101001111111111000000000001
000000100000000000000000000000000000000000100000000000
000001000000000000000000000000001010000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101111100010111100000000000
000000000000000000000100001001111011000111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 11
000000000000000101000111100000001010100011110100000000
000000000000000101000011100001011111010011110000000000
111000000000001101000011100011111100111001010100000000
100000000000000101000100000000011001111001010000000000
010000000000001000000011111011100001000110000000000000
010010000000000011000110001011101100001111000000000000
000000000000000000000000001011111100111101010100000000
000000000000010000000000001001100000111100000000000000
000000000000000000000000001001011110101000010100000000
000000000000000000000000001011001111110100010000000000
000001000000000101000110100101000000000000000000000000
000000100000001101000010110101101111100000010010000000
000000000000000000000010100001111101111001010100000000
000000000100000000000111101111001101110000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 6 11
000000000000000001100000000001011000010100000000000000
000000000000000000000010010000000000010100000000000001
111000000000000101100000001000001101000000100000000000
000000000000000101000010110111011111000000010000000000
010000000000000101000010100101001111000000100010000000
010000000000000000100010101101101000000000000000000000
000000000000000101100000010101011000111011010000000000
000000000000000000100010001101101110111111110000000010
000010100000000000000000010101101110000001000000000000
000000000000100000000010000000101011000001000000000000
000010100000000000000000001000001111100000110000000000
000000000000000000000000000111011000010000110000100000
000000000000000000000110000101000001000110000000000000
000000000000000101000000000000101000000110000000000000
010000000001011000000000010101011000010111110100000000
110000000000100001000010100000010000010111110000000000

.logic_tile 7 11
000000001111001000000000000000000000000000100110000000
000000000000101001000010110000001010000000000010000010
111000000000001001100000011000000000000000000100000001
000000000000001001100010100001000000000010000010000011
110010000000000001100110110000000001000000100100000000
110000000000001101100010100000001000000000000000000101
000000000000001000000000001101001000010000110000000000
000000000000000101000010110101111111010000100000000000
000000000000000000000110000000000000000000000100000100
000100000000000000000110000001000000000010000000000001
000010101011010000000000010011000000000000000110000000
000001000000100000000010000000100000000001000010000001
000000000000000000000011111011001010111111110000000000
000000000000000000000011101001101001101111110000000101
000000000000100000000000001011100000001001000001000000
000000000000000000000000001101101011000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000000000100
111000000000001101000000010000000000000000000000000000
000000000000000111100010100000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000010100001000000000000001001101101111011110100000000
000001001010100000000000001111111000010111110000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000101000000011011100000010110100100000000
000001000000001011100011000011100000111111110001000000
000000000000000101000010100000000001100000010000000000
000000000000000000100100000111001100010000100000000000
010000000000000000000000010000001110010111110100000000
010000000000000000000010001101010000101011110001000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011101000000000000000000110000000
110000000000000000000000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000001110000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
001100000000000000
000000000000000000
010000000000000001
000010000000100010
000001010000010000
001100000000000000
000000000000000000
000001110000000000
000100001000000000
000000000010000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000111100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000010000000001000000100100000000
001000000000000000000011100000001000000000000000000000
111010100000000000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
001000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000011011011111000000000001
001000000000000101000000000101011110101111000011000000
000000000001000101000000000000000000000000000000000000
001000000000001101100000000000000000000000000000000000
110000000000000000000000000000001110000001010000000000
011000000000000101000000000111000000000010100000000000

.logic_tile 2 12
010000000000001000000110100000000000000000100100000000
001000000000000001000110010000001011000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000001101000010101001000000000010000000000000
110000000000001000000011100000000001000000100100000000
111000000000000101000110100000001011000000000000000000
000000000000000101000011100011000000010110100000000000
001000000000000101100110110011101011011001100000000000
000000000000000001100110010000000000000000100100000000
001000000000000000000010000000001001000000000000000000
000000000000001000000000000011111000111000000000000000
001000001000000001000000001101011010100000000000000000
000000000000000000000111001011011011000010010000000000
001000000000000000000000000101101001000001010000000000
010000000000000000000000000001011001000000010000000000
011000000000000000000000001101011011000001110000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111010100000000000000000001011011100111001010000000000
000001000000000000000000001011011111111101110010000000
110000000000000000000010000011011110010100000100000000
011000000000000000000100000000000000010100000000000010
000000000000000011100000000011101101000000000000000000
001000000001000000100000001111101101000010000000000000
000000000000000001000000000011101111000000000000000000
001000000000000101100010100011111101000001000000000000
000010100001010000000110011011101100000110100000000000
001000000000100000000011001011101111000011000001100001
000000000000000000000000011011101110000000000000000000
001000000000000000000010001011111100000010000000000000
010000000000000000000000000101000001100000010100000000
111000000000000001000000000000101110100000010000000000

.logic_tile 5 12
010001000001000000000010100000000001000000100101000000
001000000000000101000000000000001001000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
111000001000001101000000000000000000000000000000000000
000000000000000000000000010001000000000000000100000000
001000000000000101000010010000000000000001000001000000
000000000000000000000000001101101011001000000000000001
001000001100000000000000001111101101000000000000000000
000001000000000000000000000000000000000000100100000000
001010000000000000000010000000001001000000000001000000
000000000000000000000000000101100000000000000100100000
001000000000010000000000000000000000000001000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000111100000000000001001000000000000
001000000000001101000010101001001101000110000000000000
111000000000000111000011111111111000011110100000000000
000000000110001101000010010101111110011101000000000000
110000000000001111000010100011101001011110100110000000
111000000000000001000010110011111001111111111000000000
000000000000000101000000000101011100101000000000000000
001000000000000001100011110000110000101000000000000010
000000000000000101100000010111111001111111100100000000
001000000000000101000010100111011000011111100000000000
000000000000000000000010111001011010110111110100000000
001000000000000001000010100001001100010111110000000000
000000000000000101100011101101011111000111010000000000
001000000000000001000000001011011100010111100000000000
110000000000001111100110110111001011111111100110000000
111000000000000101000011001101001011101111010000000000

.logic_tile 7 12
010000000000001001100000010000000001000000100100000000
001000000000000101000010000000001001000000000000000000
111000000000100000000111011101101000000000000000000000
000010000000000000000111011111111110000000100010000000
110000000000001101000010100101000000000000000100000000
111000000010000101100110000000100000000001000000000000
000000000000000000000111000001001010010111100000000000
001000000000000001000110100001011111000111010000000000
000000000000001000000000010101111011011110100000000000
001000000000000101000010010111011111011101000000000000
000000000110000000000000011011001010001111110000000000
001000000000000000000010011101001010000110100000000000
000000000000001101100111101111011000111111110010000000
001000000000000001000010001011011001111111010000000000
000000000000000000000110010001001100101000000000000000
001000000000000000000010010000110000101000000000000000

.logic_tile 8 12
010001000000001111000000000101000000000000000100000000
001010100000000111000010000000100000000001000000000000
111000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000011111111010001011100000000000
011000001010000000000010011101111000101011010000000000
000000000000001000000110110000001100000100000110000000
001000000001000001000010000000000000000000000000000000
000000000000001000000000000000001110000100000100000000
001000000000011001000010010000010000000000000000000000
000000000000001000000000000000000000000000100100000000
001000000000001001000000000000001000000000000000000000
000000000000000000000000010000001110000100000100000000
001000000000000001000010010000000000000000000000000000
000000000000000000000000011011011011000111010010000000
001000000000000000000010011111111010010111100000000000

.logic_tile 9 12
010000000000000000000000000111000000000000000100000001
001001000000000000000000000000100000000001000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
001001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000000000000001000001000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000101
001000000000000000000000000000000000000000000011100010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000001111100000010
000000001100000000
000000000100000000
000000000100000001
000000000101110001
000000000101010000
000000000100000000
000000000100010000
000010000000000000
000001010000000000
000000000000000010
000000000000010000
000001110000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000100000
000100000000100100
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000011100000000000000100000000
001000000000000000000011000000000000000001000000000010
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000001100000000000000001000000100100000000
001000000000000000000010110000001010000000000000000000
111000000000001001000010100000001000000100000100000000
000000000000001011100100000000010000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000111011000000010100000000000
001000000000000001000011100000000000000010100000100000
000000000000001000000000000011011000101000110000000000
001000000000000001000000000000001000101000110000000000
000000000000001000000000000001100000000000000100000000
001000000000001011000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010100000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001100000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000100000000000000000001000000001100000010100000001
001000000000000000000000001001001000010000100000000000
111000000000001000000000000000000000000000000000000000
100000001110001011000010100000000000000000000000000000
110000000000000000000000001000011100101000000100100000
111000000000000000000000001001000000010100000000000000
000000000000000000000000000011000000010110100000000000
001000000000000000000000000000000000010110100010000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110001000000000111000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000001100000000001000000000000000100000000
001000000000000000000000000000000000000001000000000000
111000000000000000000010101000001010000010100010000000
000000000000001101000100001101000000000001010000000000
110000000000001011100000000000011000000100000000000000
111000000000001001100000000000010000000000000000000000
000000000000000101000000010001100000000000000000000000
001000000000000000100011010000000000000001000000000000
000010100000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000011011010011110100000100000
001000000000000000000000000101001111010110100000000000
000000000000000000000111010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000101101011001111110000000000
001000000000001101000010000011101110001001010000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000111100110111101101010001111110000000000
111000001010000101000011001111101000001001010000000000
000000000000000011100010110000000000000000100110000000
001000000000000001000110010000001011000000000000000000
000010100001000000000000001101011010010110000000000000
001000000000000101000000001101011111111111000000000000
000000000000000000000000001101001001001111110000000000
001000000000000000000000000101011001000110100000000000
000000000000000001000010100000000000000000000110000000
001000001000001101000000000111000000000010000010000000
000000000000000101100010101101100000111001110000000001
001000000000000000000000001101001110101001010000000000

.logic_tile 7 13
010000000000100101000010001001001010001111110000000000
001000000111010000100011111001011100000110100000000000
111000000000000000000010100000000000000000000100000000
000000000000000000000010101001000000000010000000000000
010000000001000101000110110000001100000100000100000000
011000000000100001000010000000010000000000000000000000
000000000010000000000000010000001010000100000100000000
001000000000000000000010100000010000000000000000000000
000000000000001000000010000111000000100000010000000000
001000000000001001000000000000001100100000010000100000
000000000000000000000000010000001110000100000100000000
001000000000000000000011010000010000000000000000000000
000000000000001000000010000000011010000100000100000000
001000000000000101000000000000010000000000000000000000
000000000000000000000000000011101011010111100000000000
001000000000000000000000000101101001001011100000000000

.logic_tile 8 13
010000100000000000000000000000011100010100000000000000
001000000000000000000010010101000000101000000000000000
111000000000000111000000011000000000000000000100000000
000000000000000000000010101111000000000010000000000100
010000000000000001000010000111100000000000000100000000
111000001100000000000000000000000000000001000000000001
000000000000000000000010000101101111000110100000100000
001000000000000000000000000011111101001111110000000000
000000000000001001100010000000000000000000000000000000
001000001010000001100100000000000000000000000000000000
000000000000000001000110000001011000011111100000000000
001000000000000000000100001111111101010111110000100000
000000000000000000000010110000011100110000000010000010
001000000000000000000010010000011100110000000001000000
000000000000001000000000010011000001001001000000000000
001000000000000111000011110000001000001001000000000010

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110010100001010000000000000000000000000000000000000000
011001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000001010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001110000000000000000000000000000000
000010101110000000000000000000000000000000
001011000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
111000000000000000000000000111100001101001010010000000
000000000000000000000000000111101101111001110000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000111000000001100000100000100000010
001000000000000000000100000000010000000000000001000000
000000000000000000000000010000000000000000000000000000
001000000000000001000011010000000000000000000000000000
010000000000000000000011100000000000000000000100000000
101000000000000000000100001111000000000010000010000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000001111100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000001000000111100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000011000000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000001000000000001000000000010000100100100000
000000000000001111000000000101001100100000010000000010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000010000100001000000
010000000000000000000000000101001111100000010000100001

.logic_tile 5 14
000000000000001000000000011000011100010000000010000000
000000000000000011000011110101001011100000000010000000
111000000000100000000000000001001101010011000010000000
000000000000000000000000001111001111110111100000000000
010000000000000000000110100111101110000000000000000000
010000000000001101000000000011110000000010100000100000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000111101110000000010010000000
000000000000001011000000000011111000000000000000000100
000000000000000001100000000000000000000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000000000001000000000000000000000000
010010000000000000000010101111001010001001000010100101

.logic_tile 6 14
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001010000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000111000000011010000100000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001000000001000000000000000000100100000
000000000000001001000011101101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000100010
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000001100011100000011010000100000100000000
000000000000000000000011100000010000000000000000000000
111000000000000011100110000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000001101100010110100010000000
010000000000000001000000000011111010100001010000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000010000001000000000010000010000000
000010100000001000000110000001000000000000000100000100
000001000000000001000000000000100000000001000000000000
000000000000000000000000000000001100000010100000000000
000000000000000000000000000001000000000001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100100000000
100010000000000000000000000000001010000000000000000000

.logic_tile 8 14
000000000000000000000011100000000000000000100100000000
000000000000000000000000000000001010000000000000000000
111000000000001000000000000000000000000000100100000000
000000000000000011000000000000001001000000000000000000
110000000000001111000000000101100000000000000100000000
110000000001000011000000000000100000000001000000000000
000000000110001000000110110000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000011000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000101100001000110000000000000
000000000000000000000000000000101010000110000000000000

.logic_tile 9 14
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100101111101000001000100000000
000000000000000000000000001111111001101011010010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001001101101111001010100000000
000000000000000000000011111001111111110101010010100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000001010000100010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001111000010010
000000001000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000011100000100000100000000
110000000000000000000100000000010000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000001000000000011111100000101001010000000000
000000000000001111000010100001100000111111110000000000
111000000000000000000000000001000001010000100000000001
000000000000011101000000000111001010011001100000000000
110000000000001000000000010111101011111011100000000000
110000000001011111000010100000111000111011100000000000
000000000000001000000000001001101000001111100000000000
000000000000000001000000001111011010001101000001000000
000000000000000000000000010011101011100010100000000000
000000000000000000000010001011101100010010100000000000
000000000000000000000110000000000000101111010100000000
000000000000000001000000000111001011011111100000100000
000000000000001000000010000111101011000100100011000010
000000000000000001000000001001101000100101000000000000
110000000000000111000000011000011000111110110000000000
110000000000000000100010101111001011111101110000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001000001100000000010000000100
000000000000000000000000000101001010000000100000000010
110000000000001000000000010000000000000000000000000000
010000001010001111000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000000000000001101010000000000000010
000000000000000000000000000101001010100000000000100010
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000001100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
111001000000000000000010100101011010010101010100100001
000000000000000000000000001101100000010110100000000000
010000000000001000000010110000000000000000000000000000
010000000000001001000010010000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011011101101010100000000
000000000000000000000000000101101001101110100001000100
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001101101010010001110100000000
000000000000000000000000001001011000111000100000100000

.logic_tile 8 15
000000000000000000000000001011011101101000010000000000
000000000000000000000000000111111100000110100000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000000001000110010000000000000000000000000000
000000000000001001000110000111101101111100100100000000
000000000000001001000100000000001100111100100010000010
000000000000000000000110000011111011001100000110000000
000000000000000000000100001111101110111100110000100000
000000000000000001100000000111101100000001010100000001
000000000000000000100000001101000000000011110000100000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000010001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000000111000000000
000101010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
100000000000000000
010000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000100000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000011000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
010000000000001000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
000000111000000000
100000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000001000
000010000000000000
000011010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 3 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 4 lvds_clock_buf
.sym 7 r_counter[0]_$glb_clk
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 410 r_counter[0]
.sym 520 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 521 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 522 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 523 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 524 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 525 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 526 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 576 r_counter[0]
.sym 600 r_counter[0]
.sym 635 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 636 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 637 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 638 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 640 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 748 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 749 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 750 w_rx_24_fifo_full
.sym 752 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 830 r_counter[0]
.sym 849 r_counter[0]
.sym 861 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 862 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 863 lvds_rx_24_inst.r_phase_count[1]
.sym 864 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3[1]
.sym 865 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 866 w_rx_24_fifo_push
.sym 867 lvds_rx_24_inst.r_phase_count[0]
.sym 940 lvds_clock
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 974 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[0]
.sym 975 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 976 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 977 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_E
.sym 978 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[2]
.sym 979 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 980 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 981 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 1003 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 1089 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 1090 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 1091 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1093 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 1094 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[1]
.sym 1095 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 1097 spi_if_ins.spi.SCKr[2]
.sym 1169 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1196 $PACKER_VCC_NET
.sym 1202 spi_if_ins.spi.r_tx_byte[3]
.sym 1207 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 1209 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 1210 i_ss$SB_IO_IN
.sym 1212 w_lvds_rx_09_d1
.sym 1244 $PACKER_VCC_NET
.sym 1251 w_lvds_rx_09_d0
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1316 sys_ctrl_ins.reset_cmd
.sym 1327 spi_if_ins.r_tx_byte[3]
.sym 1373 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 1391 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1427 $PACKER_VCC_NET
.sym 1461 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 1509 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 1511 o_shdn_tx_lna$SB_IO_OUT
.sym 1621 $PACKER_VCC_NET
.sym 2084 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 2403 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 2504 rx_24_fifo.wr_addr_gray[3]
.sym 2506 rx_24_fifo.wr_addr_gray[6]
.sym 2509 rx_24_fifo.wr_addr_gray[2]
.sym 2510 rx_24_fifo.wr_addr[7]
.sym 2533 rx_24_fifo.wr_addr[7]
.sym 2546 $PACKER_VCC_NET
.sym 2578 r_counter[0]
.sym 2620 r_counter[0]
.sym 2637 i_glob_clock$SB_IO_IN_$glb_clk
.sym 2639 rx_24_fifo.wr_addr[0]
.sym 2640 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2641 rx_24_fifo.wr_addr[3]
.sym 2642 rx_24_fifo.wr_addr[5]
.sym 2643 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2644 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 2645 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2646 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 2648 rx_24_fifo.wr_addr_gray[2]
.sym 2672 rx_24_fifo.wr_addr[0]
.sym 2673 rx_24_fifo.wr_addr[2]
.sym 2706 rx_24_fifo.wr_addr[7]
.sym 2708 rx_24_fifo.wr_addr[0]
.sym 2710 rx_24_fifo.wr_addr[3]
.sym 2711 rx_24_fifo.wr_addr[5]
.sym 2714 rx_24_fifo.wr_addr[6]
.sym 2719 rx_24_fifo.wr_addr[2]
.sym 2720 rx_24_fifo.wr_addr[4]
.sym 2721 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 2724 $nextpnr_ICESTORM_LC_7$O
.sym 2727 rx_24_fifo.wr_addr[0]
.sym 2730 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2732 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 2734 rx_24_fifo.wr_addr[0]
.sym 2736 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2739 rx_24_fifo.wr_addr[2]
.sym 2740 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2742 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2744 rx_24_fifo.wr_addr[3]
.sym 2746 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2748 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2750 rx_24_fifo.wr_addr[4]
.sym 2752 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2754 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2757 rx_24_fifo.wr_addr[5]
.sym 2758 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2760 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2763 rx_24_fifo.wr_addr[6]
.sym 2764 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2769 rx_24_fifo.wr_addr[7]
.sym 2770 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2774 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 2775 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 2776 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 2777 rx_24_fifo.wr_addr[2]
.sym 2778 rx_24_fifo.wr_addr[4]
.sym 2779 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 2780 rx_24_fifo.wr_addr[6]
.sym 2781 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 2802 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 2804 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 2806 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2829 rx_24_fifo.wr_addr[3]
.sym 2830 rx_24_fifo.wr_addr[5]
.sym 2832 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 2837 $PACKER_VCC_NET
.sym 2839 rx_24_fifo.wr_addr[7]
.sym 2846 rx_24_fifo.wr_addr[2]
.sym 2847 rx_24_fifo.wr_addr[4]
.sym 2849 rx_24_fifo.wr_addr[6]
.sym 2859 $nextpnr_ICESTORM_LC_4$O
.sym 2861 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 2865 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 2868 rx_24_fifo.wr_addr[2]
.sym 2871 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 2874 rx_24_fifo.wr_addr[3]
.sym 2875 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 2877 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 2879 rx_24_fifo.wr_addr[4]
.sym 2881 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 2883 $nextpnr_ICESTORM_LC_5$I3
.sym 2885 rx_24_fifo.wr_addr[5]
.sym 2887 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 2889 $nextpnr_ICESTORM_LC_5$COUT
.sym 2892 $PACKER_VCC_NET
.sym 2893 $nextpnr_ICESTORM_LC_5$I3
.sym 2895 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 2898 rx_24_fifo.wr_addr[6]
.sym 2902 rx_24_fifo.wr_addr[7]
.sym 2905 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 2909 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 2912 rx_24_fifo.wr_addr_gray[1]
.sym 2913 rx_24_fifo.wr_addr_gray[0]
.sym 2914 rx_24_fifo.wr_addr_gray[4]
.sym 2932 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 2934 w_rx_24_fifo_push
.sym 2939 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 2942 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 2950 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 2956 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2964 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 2965 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 2966 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 2967 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 2968 rx_24_fifo.wr_addr[6]
.sym 2969 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 2972 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 2973 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 2975 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 2976 w_rx_24_fifo_push
.sym 2977 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 2978 rx_24_fifo.wr_addr[0]
.sym 2981 rx_24_fifo.wr_addr[2]
.sym 2984 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 2988 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3007 rx_24_fifo.wr_addr[0]
.sym 3008 rx_24_fifo.wr_addr[2]
.sym 3009 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 3010 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3013 w_rx_24_fifo_push
.sym 3014 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 3015 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 3016 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 3019 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 3020 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 3021 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 3031 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 3032 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 3033 rx_24_fifo.wr_addr[6]
.sym 3034 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 3042 lvds_clock_buf
.sym 3043 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 3044 w_tx_data_sys[0]
.sym 3060 $PACKER_VCC_NET
.sym 3066 w_rx_24_fifo_full
.sym 3069 w_lvds_rx_09_d0
.sym 3070 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 3082 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3090 $PACKER_VCC_NET
.sym 3097 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3098 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 3099 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3101 w_rx_24_fifo_full
.sym 3107 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3110 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 3112 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3116 lvds_rx_24_inst.r_phase_count[1]
.sym 3117 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3119 $PACKER_VCC_NET
.sym 3125 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3[1]
.sym 3127 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3128 lvds_rx_24_inst.r_phase_count[0]
.sym 3129 $nextpnr_ICESTORM_LC_3$O
.sym 3132 lvds_rx_24_inst.r_phase_count[0]
.sym 3135 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3137 $PACKER_VCC_NET
.sym 3138 lvds_rx_24_inst.r_phase_count[1]
.sym 3139 lvds_rx_24_inst.r_phase_count[0]
.sym 3142 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 3144 $PACKER_VCC_NET
.sym 3145 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3150 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 3155 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3156 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3160 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3161 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3162 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3163 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3168 w_rx_24_fifo_full
.sym 3169 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3[1]
.sym 3173 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3176 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3177 lvds_clock_buf
.sym 3178 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 3180 int_miso
.sym 3182 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 3186 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 3193 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3233 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3234 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3236 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3[1]
.sym 3237 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 3239 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3241 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3242 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3243 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_E
.sym 3245 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 3246 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[1]
.sym 3247 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3249 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 3250 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3252 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[2]
.sym 3256 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[0]
.sym 3258 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3262 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 3263 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3265 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3266 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 3267 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3268 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 3271 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3272 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3[1]
.sym 3273 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 3274 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3277 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3278 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 3279 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 3283 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3285 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3286 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3289 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3290 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3291 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3292 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3295 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[0]
.sym 3296 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[2]
.sym 3297 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[1]
.sym 3301 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3302 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 3303 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 3304 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[1]
.sym 3307 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3308 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3311 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_E
.sym 3312 lvds_clock_buf
.sym 3313 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 3316 spi_if_ins.spi.r_tx_bit_count[2]
.sym 3317 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 3318 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 3319 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 3320 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 3321 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 3327 spi_if_ins.r_tx_byte[7]
.sym 3333 spi_if_ins.spi.SCKr[1]
.sym 3338 sys_ctrl_ins.reset_cmd
.sym 3347 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 3369 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3373 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 3374 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3377 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3380 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3381 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[1]
.sym 3388 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 3392 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3394 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3398 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3406 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3407 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3414 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3419 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 3420 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 3421 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3430 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3431 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3432 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 3433 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3436 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 3437 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 3442 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[1]
.sym 3446 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3447 lvds_clock_buf
.sym 3448 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 3449 spi_if_ins.spi.r_tx_byte[2]
.sym 3450 spi_if_ins.spi.r_tx_byte[1]
.sym 3451 spi_if_ins.spi.r_tx_byte[5]
.sym 3452 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3453 spi_if_ins.spi.r_tx_byte[7]
.sym 3454 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 3455 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 3456 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 3468 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3469 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 3473 spi_if_ins.spi.r_tx_bit_count[2]
.sym 3475 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 3482 spi_if_ins.r_tx_byte[4]
.sym 3504 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 3506 spi_if_ins.r_tx_byte[3]
.sym 3514 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 3517 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 3522 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 3526 w_lvds_rx_24_d0
.sym 3527 w_lvds_rx_24_d1
.sym 3530 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 3537 spi_if_ins.r_tx_byte[3]
.sym 3565 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 3567 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 3568 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 3577 w_lvds_rx_24_d0
.sym 3580 w_lvds_rx_24_d1
.sym 3581 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 3582 r_counter[0]_$glb_clk
.sym 3583 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 3584 spi_if_ins.spi.r_tx_byte[4]
.sym 3585 spi_if_ins.spi.r_tx_byte[0]
.sym 3588 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 3589 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 3590 spi_if_ins.spi.r_tx_byte[6]
.sym 3592 spi_if_ins.r_tx_byte[1]
.sym 3598 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 3604 $PACKER_VCC_NET
.sym 3605 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 3617 spi_if_ins.r_tx_data_valid
.sym 3621 $PACKER_VCC_NET
.sym 3639 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 3641 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 3658 $PACKER_VCC_NET
.sym 3671 $PACKER_VCC_NET
.sym 3716 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 3717 r_counter[0]_$glb_clk
.sym 3718 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 3721 spi_if_ins.r_tx_byte[0]
.sym 3726 spi_if_ins.r_tx_byte[6]
.sym 3749 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 3858 spi_if_ins.r_tx_data_valid
.sym 3863 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 3870 r_tx_data[0]
.sym 3877 r_tx_data[6]
.sym 4005 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 4012 i_smi_a2$SB_IO_IN
.sym 4030 i_smi_a2$SB_IO_IN
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4252 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 4676 i_smi_a3$SB_IO_IN
.sym 4798 rx_24_fifo.wr_addr[7]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4813 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 4818 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 4820 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4833 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4842 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4847 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 4856 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4858 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4875 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4880 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4890 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 4891 lvds_clock_buf
.sym 4892 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 4905 rx_24_fifo.wr_addr_gray[3]
.sym 4907 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 4911 rx_24_fifo.wr_addr_gray[6]
.sym 4917 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4937 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4938 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4939 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4943 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 4944 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4945 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 4958 rx_24_fifo.wr_addr[0]
.sym 4970 rx_24_fifo.wr_addr[0]
.sym 4973 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4975 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4980 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4985 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4991 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 4994 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5000 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5005 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 5006 rx_24_fifo.wr_addr[0]
.sym 5011 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5012 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5013 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5014 lvds_clock_buf
.sym 5015 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 5044 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5045 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 5059 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5066 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5069 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5071 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5072 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5077 w_rx_24_fifo_full
.sym 5078 w_rx_24_fifo_push
.sym 5079 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5080 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5081 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5082 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5083 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5084 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5085 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5086 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5091 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5092 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5096 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5097 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5098 w_rx_24_fifo_push
.sym 5099 w_rx_24_fifo_full
.sym 5102 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5104 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5108 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 5117 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5120 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5121 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5123 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5128 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5132 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5133 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5134 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5135 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5136 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5137 lvds_clock_buf
.sym 5138 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 5151 w_lvds_rx_09_d0
.sym 5165 int_miso
.sym 5171 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5172 i_smi_a3$SB_IO_IN
.sym 5182 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5184 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5188 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5189 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5204 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5210 w_rx_24_fifo_push
.sym 5214 w_rx_24_fifo_push
.sym 5216 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 5232 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5237 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5243 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5259 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5260 lvds_clock_buf
.sym 5261 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 5276 rx_24_fifo.wr_addr_gray[4]
.sym 5282 rx_24_fifo.wr_addr_gray[1]
.sym 5284 rx_24_fifo.wr_addr_gray[0]
.sym 5294 w_tx_data_sys[0]
.sym 5296 spi_if_ins.spi.SCKr[2]
.sym 5305 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 5315 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 5337 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 5382 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 5383 r_counter[0]_$glb_clk
.sym 5397 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 5398 sys_ctrl_ins.reset_cmd
.sym 5400 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5405 sys_ctrl_ins.reset_cmd
.sym 5412 spi_if_ins.spi.SCKr[1]
.sym 5415 $PACKER_VCC_NET
.sym 5431 spi_if_ins.spi.SCKr[2]
.sym 5434 spi_if_ins.spi.SCKr[1]
.sym 5437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 5438 spi_if_ins.r_tx_byte[7]
.sym 5453 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 5455 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 5457 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 5466 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 5467 spi_if_ins.r_tx_byte[7]
.sym 5468 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 5480 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 5501 spi_if_ins.spi.SCKr[2]
.sym 5502 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 5503 spi_if_ins.spi.SCKr[1]
.sym 5505 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 5506 r_counter[0]_$glb_clk
.sym 5529 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 5530 spi_if_ins.r_tx_byte[4]
.sym 5551 spi_if_ins.spi.r_tx_bit_count[2]
.sym 5553 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 5554 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 5555 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5560 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 5562 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 5563 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 5564 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5565 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 5568 spi_if_ins.spi.SCKr[2]
.sym 5572 spi_if_ins.spi.SCKr[1]
.sym 5575 $PACKER_VCC_NET
.sym 5581 $nextpnr_ICESTORM_LC_11$O
.sym 5584 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5587 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5589 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 5590 $PACKER_VCC_NET
.sym 5595 $PACKER_VCC_NET
.sym 5596 spi_if_ins.spi.r_tx_bit_count[2]
.sym 5597 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5600 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 5601 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 5602 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 5603 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5606 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 5607 $PACKER_VCC_NET
.sym 5608 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5615 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 5620 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5624 spi_if_ins.spi.SCKr[1]
.sym 5625 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5626 spi_if_ins.spi.SCKr[2]
.sym 5627 spi_if_ins.spi.r_tx_bit_count[2]
.sym 5628 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 5629 r_counter[0]_$glb_clk
.sym 5630 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 5663 spi_if_ins.r_tx_byte[7]
.sym 5664 i_smi_a3$SB_IO_IN
.sym 5672 spi_if_ins.spi.r_tx_byte[2]
.sym 5674 spi_if_ins.r_tx_byte[7]
.sym 5675 spi_if_ins.r_tx_byte[1]
.sym 5676 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 5678 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5680 spi_if_ins.spi.r_tx_byte[3]
.sym 5682 spi_if_ins.spi.r_tx_bit_count[2]
.sym 5683 spi_if_ins.r_tx_byte[2]
.sym 5684 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 5685 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5686 spi_if_ins.spi.r_tx_byte[6]
.sym 5687 spi_if_ins.r_tx_byte[5]
.sym 5689 spi_if_ins.spi.r_tx_byte[1]
.sym 5690 spi_if_ins.spi.r_tx_byte[5]
.sym 5691 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 5692 spi_if_ins.spi.r_tx_byte[7]
.sym 5699 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 5707 spi_if_ins.r_tx_byte[2]
.sym 5711 spi_if_ins.r_tx_byte[1]
.sym 5719 spi_if_ins.r_tx_byte[5]
.sym 5723 spi_if_ins.spi.r_tx_byte[1]
.sym 5724 spi_if_ins.spi.r_tx_byte[5]
.sym 5725 spi_if_ins.spi.r_tx_bit_count[2]
.sym 5731 spi_if_ins.r_tx_byte[7]
.sym 5735 spi_if_ins.spi.r_tx_bit_count[2]
.sym 5736 spi_if_ins.spi.r_tx_byte[7]
.sym 5737 spi_if_ins.spi.r_tx_byte[3]
.sym 5738 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5741 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 5742 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 5743 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5744 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 5747 spi_if_ins.spi.r_tx_bit_count[2]
.sym 5748 spi_if_ins.spi.r_tx_byte[2]
.sym 5749 spi_if_ins.spi.r_tx_byte[6]
.sym 5750 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 5751 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 5752 r_counter[0]_$glb_clk
.sym 5753 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 5771 spi_if_ins.r_tx_byte[2]
.sym 5775 spi_if_ins.r_tx_byte[5]
.sym 5782 i_ss$SB_IO_IN
.sym 5796 spi_if_ins.spi.r_tx_byte[0]
.sym 5797 spi_if_ins.r_tx_byte[0]
.sym 5799 spi_if_ins.spi.r_tx_bit_count[2]
.sym 5800 i_ss$SB_IO_IN
.sym 5802 spi_if_ins.r_tx_byte[6]
.sym 5808 spi_if_ins.r_tx_byte[4]
.sym 5811 spi_if_ins.spi.r_tx_byte[4]
.sym 5813 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 5815 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 5819 spi_if_ins.r_tx_data_valid
.sym 5830 spi_if_ins.r_tx_byte[4]
.sym 5837 spi_if_ins.r_tx_byte[0]
.sym 5853 spi_if_ins.r_tx_data_valid
.sym 5855 i_ss$SB_IO_IN
.sym 5859 spi_if_ins.spi.r_tx_byte[4]
.sym 5860 spi_if_ins.spi.r_tx_byte[0]
.sym 5861 spi_if_ins.spi.r_tx_bit_count[2]
.sym 5865 spi_if_ins.r_tx_byte[6]
.sym 5874 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 5875 r_counter[0]_$glb_clk
.sym 5876 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 5920 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 5922 r_tx_data[6]
.sym 5925 r_tx_data[0]
.sym 5966 r_tx_data[0]
.sym 5994 r_tx_data[6]
.sym 5997 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 5998 r_counter[0]_$glb_clk
.sym 6029 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 6045 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 6048 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 6052 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 6099 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 6120 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 6121 r_counter[0]_$glb_clk
.sym 6122 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 6140 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6301 o_shdn_tx_lna$SB_IO_OUT
.sym 6316 i_smi_a3$SB_IO_IN
.sym 6347 smi_ctrl_ins.r_smi_test_count_24[1]
.sym 6348 i_smi_a2_SB_LUT4_I1_O[1]
.sym 6349 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 6350 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 6351 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 6352 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 6353 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 6423 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 6460 i_smi_a3$SB_IO_IN
.sym 6463 i_smi_a3$SB_IO_IN
.sym 6608 i_smi_a3$SB_IO_IN
.sym 6621 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 6664 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 6665 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 6666 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6766 rx_24_fifo.wr_addr_gray_rd[2]
.sym 6767 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 6770 rx_24_fifo.wr_addr_gray_rd[6]
.sym 6771 rx_24_fifo.wr_addr_gray_rd[3]
.sym 6809 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 6869 rx_24_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 6872 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6968 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 6969 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 6971 rx_24_fifo.wr_addr_gray_rd_r[0]
.sym 6972 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 6973 rx_24_fifo.wr_addr_gray_rd_r[1]
.sym 6974 rx_24_fifo.wr_addr_gray_rd[7]
.sym 6975 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 7014 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 7020 int_miso
.sym 7071 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7072 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 7073 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 7075 rx_24_fifo.wr_addr_gray_rd[0]
.sym 7076 rx_24_fifo.wr_addr_gray_rd[4]
.sym 7077 rx_24_fifo.wr_addr_gray_rd[1]
.sym 7115 rx_24_fifo.wr_addr[7]
.sym 7178 rx_24_fifo.wr_addr_gray[5]
.sym 7233 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7274 spi_if_ins.r_tx_byte[4]
.sym 7276 spi_if_ins.r_tx_byte[7]
.sym 7316 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 7322 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 7339 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 7379 r_tx_data[0]
.sym 7380 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 7382 spi_if_ins.o_cs_SB_LUT4_I0_O[3]
.sym 7429 spi_if_ins.r_tx_byte[7]
.sym 7431 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 7435 r_tx_data[4]
.sym 7479 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 7480 w_cs[2]
.sym 7481 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 7482 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 7483 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 7484 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 7485 w_cs[3]
.sym 7523 spi_if_ins.spi.SCKr[2]
.sym 7527 i_ss$SB_IO_IN
.sym 7529 $PACKER_VCC_NET
.sym 7531 w_tx_data_sys[0]
.sym 7532 w_tx_data_io[6]
.sym 7539 w_cs[1]
.sym 7580 r_tx_data[6]
.sym 7582 r_tx_data[4]
.sym 7583 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 7622 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 7626 spi_if_ins.spi.SCKr[1]
.sym 7631 $PACKER_VCC_NET
.sym 7636 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7685 w_cs[1]
.sym 7689 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7723 i_smi_a3$SB_IO_IN
.sym 7730 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 7737 w_tx_data_io[4]
.sym 7743 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 7745 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 7786 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7826 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 7837 spi_if_ins.w_rx_data[6]
.sym 7838 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 7924 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7928 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 7934 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7935 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 8044 o_shdn_tx_lna$SB_IO_OUT
.sym 8088 i_smi_a3$SB_IO_IN
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8102 io_smi_data[6]$SB_IO_OUT
.sym 8118 io_smi_data[6]$SB_IO_OUT
.sym 8119 io_smi_data[2]$SB_IO_OUT
.sym 8120 w_smi_data_output[2]
.sym 8121 io_smi_data[0]$SB_IO_OUT
.sym 8122 w_smi_data_output[7]
.sym 8123 w_smi_data_output[4]
.sym 8124 io_smi_data[7]$SB_IO_OUT
.sym 8125 w_smi_data_output[6]
.sym 8161 smi_ctrl_ins.r_smi_test_count_24[1]
.sym 8167 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 8169 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 8178 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 8179 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 8180 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 8182 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 8186 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8189 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 8192 $nextpnr_ICESTORM_LC_9$O
.sym 8195 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 8198 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8201 smi_ctrl_ins.r_smi_test_count_24[1]
.sym 8202 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 8204 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8206 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8208 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8210 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8213 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 8214 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8216 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8219 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 8220 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8222 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 8224 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 8226 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8228 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8231 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 8232 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 8237 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 8238 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8239 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 8240 i_glob_clock$SB_IO_IN_$glb_clk
.sym 8241 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 8247 w_smi_data_output[1]
.sym 8251 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 8253 io_smi_data[1]$SB_IO_OUT
.sym 8260 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 8266 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 8286 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 8290 io_smi_data[1]$SB_IO_OUT
.sym 8332 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 8341 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 8365 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 8402 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 8403 i_glob_clock$SB_IO_IN_$glb_clk
.sym 8404 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 8425 i_smi_soe_se_SB_LUT4_I1_O
.sym 8430 lvds_rx_09_inst.r_phase_count[0]
.sym 8435 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 8438 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 8529 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 8530 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 8531 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8532 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 8533 lvds_rx_09_inst.r_phase_count[1]
.sym 8534 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 8535 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 8552 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 8554 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 8572 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8573 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 8580 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 8587 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 8600 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 8614 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 8615 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8623 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 8628 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 8648 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 8649 lvds_clock_buf
.sym 8650 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 8651 lvds_rx_09_inst.r_phase_count[0]
.sym 8652 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 8653 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 8654 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 8655 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 8656 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 8657 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 8658 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 8668 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 8670 $PACKER_VCC_NET
.sym 8671 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8673 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 8681 rx_24_fifo.wr_addr_gray_rd[3]
.sym 8706 rx_24_fifo.wr_addr_gray[2]
.sym 8708 rx_24_fifo.wr_addr_gray[3]
.sym 8712 rx_24_fifo.wr_addr_gray[6]
.sym 8723 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 8740 rx_24_fifo.wr_addr_gray[2]
.sym 8744 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 8761 rx_24_fifo.wr_addr_gray[6]
.sym 8768 rx_24_fifo.wr_addr_gray[3]
.sym 8772 r_counter[0]_$glb_clk
.sym 8774 rx_09_fifo.wr_addr[4]
.sym 8777 rx_09_fifo.wr_addr[2]
.sym 8779 rx_09_fifo.wr_addr[5]
.sym 8781 rx_09_fifo.wr_addr[3]
.sym 8787 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 8825 rx_24_fifo.wr_addr_gray_rd[2]
.sym 8829 rx_24_fifo.wr_addr_gray_rd[6]
.sym 8868 rx_24_fifo.wr_addr_gray_rd[6]
.sym 8887 rx_24_fifo.wr_addr_gray_rd[2]
.sym 8895 r_counter[0]_$glb_clk
.sym 8903 w_rx_24_fifo_empty
.sym 8909 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 8916 rx_09_fifo.wr_addr[4]
.sym 8930 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 8941 rx_24_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 8943 rx_24_fifo.wr_addr_gray_rd[0]
.sym 8944 rx_24_fifo.wr_addr[7]
.sym 8945 rx_24_fifo.wr_addr_gray_rd[1]
.sym 8947 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 8949 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 8951 rx_24_fifo.wr_addr_gray_rd_r[1]
.sym 8952 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 8953 rx_24_fifo.wr_addr_gray_rd[3]
.sym 8954 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 8957 rx_24_fifo.wr_addr_gray_rd_r[0]
.sym 8960 rx_24_fifo.wr_addr_gray_rd[7]
.sym 8968 w_rx_24_fifo_empty
.sym 8971 rx_24_fifo.wr_addr_gray_rd[7]
.sym 8977 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 8978 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 8979 rx_24_fifo.wr_addr_gray_rd_r[0]
.sym 8980 rx_24_fifo.wr_addr_gray_rd_r[1]
.sym 8989 rx_24_fifo.wr_addr_gray_rd[0]
.sym 8997 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9001 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9007 rx_24_fifo.wr_addr[7]
.sym 9013 rx_24_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 9014 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 9015 w_rx_24_fifo_empty
.sym 9016 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 9018 r_counter[0]_$glb_clk
.sym 9022 sys_ctrl_ins.reset_count[2]
.sym 9023 sys_ctrl_ins.reset_count[3]
.sym 9024 sys_ctrl_ins.reset_count[0]
.sym 9025 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9026 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9027 sys_ctrl_ins.reset_count[1]
.sym 9052 w_rx_24_fifo_empty
.sym 9067 rx_24_fifo.wr_addr_gray[5]
.sym 9070 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9075 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9077 rx_24_fifo.wr_addr_gray[0]
.sym 9087 rx_24_fifo.wr_addr_gray[4]
.sym 9091 rx_24_fifo.wr_addr_gray[1]
.sym 9101 rx_24_fifo.wr_addr_gray[5]
.sym 9109 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9115 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9125 rx_24_fifo.wr_addr_gray[0]
.sym 9131 rx_24_fifo.wr_addr_gray[4]
.sym 9138 rx_24_fifo.wr_addr_gray[1]
.sym 9141 r_counter[0]_$glb_clk
.sym 9147 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 9148 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9168 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 9174 w_rx_09_fifo_full
.sym 9175 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9178 w_fetch
.sym 9201 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9211 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 9254 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9263 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 9264 lvds_clock_buf
.sym 9265 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 9266 w_tx_data_smi[2]
.sym 9267 w_tx_data_smi[3]
.sym 9268 w_tx_data_smi[0]
.sym 9269 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9271 w_tx_data_smi[1]
.sym 9288 $PACKER_GND_NET
.sym 9290 w_rx_24_fifo_full
.sym 9293 w_tx_data_io[0]
.sym 9294 w_cs[2]
.sym 9295 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 9296 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 9318 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9324 r_tx_data[7]
.sym 9332 r_tx_data[4]
.sym 9342 r_tx_data[4]
.sym 9355 r_tx_data[7]
.sym 9386 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9387 r_counter[0]_$glb_clk
.sym 9389 r_tx_data[2]
.sym 9390 r_tx_data[7]
.sym 9391 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 9392 r_tx_data[5]
.sym 9393 r_tx_data[3]
.sym 9394 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 9395 r_tx_data[1]
.sym 9420 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9421 spi_if_ins.w_rx_data[6]
.sym 9432 w_tx_data_smi[0]
.sym 9434 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 9439 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 9441 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 9442 w_tx_data_sys[0]
.sym 9444 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 9453 w_tx_data_io[0]
.sym 9457 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 9460 spi_if_ins.o_cs_SB_LUT4_I0_O[3]
.sym 9481 w_tx_data_sys[0]
.sym 9482 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 9483 spi_if_ins.o_cs_SB_LUT4_I0_O[3]
.sym 9484 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 9489 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 9499 w_tx_data_smi[0]
.sym 9500 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 9501 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 9502 w_tx_data_io[0]
.sym 9509 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 9510 i_glob_clock$SB_IO_IN_$glb_clk
.sym 9512 spi_if_ins.r_tx_byte[1]
.sym 9515 spi_if_ins.r_tx_byte[2]
.sym 9516 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 9517 spi_if_ins.r_tx_byte[5]
.sym 9518 spi_if_ins.r_tx_byte[3]
.sym 9521 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 9537 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9538 spi_if_ins.w_rx_data[5]
.sym 9539 r_tx_data[0]
.sym 9541 r_tx_data[6]
.sym 9542 w_cs[1]
.sym 9544 spi_if_ins.w_rx_data[5]
.sym 9564 spi_if_ins.w_rx_data[5]
.sym 9566 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 9569 w_cs[0]
.sym 9570 spi_if_ins.w_rx_data[5]
.sym 9571 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9575 w_cs[1]
.sym 9576 w_cs[3]
.sym 9579 w_cs[2]
.sym 9581 spi_if_ins.w_rx_data[6]
.sym 9592 w_cs[3]
.sym 9593 w_cs[0]
.sym 9594 w_cs[2]
.sym 9595 w_cs[1]
.sym 9599 spi_if_ins.w_rx_data[5]
.sym 9601 spi_if_ins.w_rx_data[6]
.sym 9604 w_cs[2]
.sym 9605 w_cs[1]
.sym 9606 w_cs[3]
.sym 9607 w_cs[0]
.sym 9610 w_cs[0]
.sym 9611 w_cs[3]
.sym 9612 w_cs[1]
.sym 9613 w_cs[2]
.sym 9616 w_cs[3]
.sym 9617 w_cs[1]
.sym 9618 w_cs[2]
.sym 9619 w_cs[0]
.sym 9622 w_cs[1]
.sym 9623 w_cs[3]
.sym 9624 w_cs[0]
.sym 9625 w_cs[2]
.sym 9629 spi_if_ins.w_rx_data[5]
.sym 9630 spi_if_ins.w_rx_data[6]
.sym 9632 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9633 r_counter[0]_$glb_clk
.sym 9634 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 9635 w_cs[0]
.sym 9636 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 9637 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9638 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9640 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9651 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 9654 $PACKER_VCC_NET
.sym 9655 w_tx_data_io[4]
.sym 9661 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9666 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 9667 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9670 w_fetch
.sym 9680 w_tx_data_io[6]
.sym 9682 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 9692 w_cs[0]
.sym 9697 w_tx_data_io[4]
.sym 9703 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 9705 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 9709 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 9711 w_tx_data_io[6]
.sym 9721 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 9724 w_tx_data_io[4]
.sym 9728 w_cs[0]
.sym 9755 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 9756 i_glob_clock$SB_IO_IN_$glb_clk
.sym 9757 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 9758 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 9759 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9760 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9762 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9763 w_load
.sym 9765 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9776 w_rx_data[6]
.sym 9778 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9779 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 9783 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9789 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9791 spi_if_ins.state_if[1]
.sym 9807 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9810 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9811 spi_if_ins.w_rx_data[6]
.sym 9816 spi_if_ins.w_rx_data[5]
.sym 9819 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 9825 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9850 spi_if_ins.w_rx_data[6]
.sym 9852 spi_if_ins.w_rx_data[5]
.sym 9874 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9876 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 9878 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9879 r_counter[0]_$glb_clk
.sym 9880 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 9881 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9882 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9883 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9884 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 9885 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 9886 w_fetch
.sym 9887 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9888 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 9898 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 9899 $PACKER_VCC_NET
.sym 9900 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 9902 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9903 w_tx_data_io[6]
.sym 9916 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 9933 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9935 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 9945 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 9970 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 10001 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 10002 r_counter[0]_$glb_clk
.sym 10003 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 10008 spi_if_ins.state_if[1]
.sym 10023 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 10025 o_shdn_tx_lna$SB_IO_OUT
.sym 10143 o_shdn_rx_lna$SB_IO_OUT
.sym 10160 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10194 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10213 io_smi_data[1]$SB_IO_OUT
.sym 10219 io_smi_data[2]$SB_IO_OUT
.sym 10228 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10229 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 10230 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 10231 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 10232 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 10233 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 10270 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10272 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 10275 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 10279 i_smi_soe_se_SB_LUT4_I1_O
.sym 10280 i_smi_a3$SB_IO_IN
.sym 10282 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 10283 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10286 w_smi_data_output[2]
.sym 10288 w_smi_data_output[7]
.sym 10290 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 10291 w_smi_data_output[6]
.sym 10292 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 10293 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 10294 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10296 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 10298 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10299 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 10302 w_smi_data_output[6]
.sym 10304 i_smi_a3$SB_IO_IN
.sym 10307 i_smi_a3$SB_IO_IN
.sym 10308 w_smi_data_output[2]
.sym 10313 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10314 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10315 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10316 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10319 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 10320 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10321 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10322 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 10325 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10326 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10327 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 10328 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 10331 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 10332 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 10333 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10334 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10339 w_smi_data_output[7]
.sym 10340 i_smi_a3$SB_IO_IN
.sym 10343 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 10344 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10345 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10346 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 10347 i_smi_soe_se_SB_LUT4_I1_O
.sym 10348 i_glob_clock$SB_IO_IN_$glb_clk
.sym 10354 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 10356 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 10357 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[3]
.sym 10358 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 10360 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10361 i_smi_soe_se_SB_LUT4_I1_O
.sym 10368 w_smi_data_output[4]
.sym 10392 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 10396 i_smi_soe_se$rename$0
.sym 10397 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10398 i_smi_soe_se_SB_LUT4_I1_O
.sym 10402 i_smi_soe_se$rename$0
.sym 10403 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10407 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10442 i_smi_soe_se_SB_LUT4_I1_O
.sym 10448 w_smi_data_output[1]
.sym 10449 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 10454 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10456 smi_ctrl_ins.r_smi_test_count_24[1]
.sym 10457 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 10458 i_smi_soe_se$rename$0
.sym 10459 i_smi_a3$SB_IO_IN
.sym 10460 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 10461 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10470 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10471 smi_ctrl_ins.r_smi_test_count_24[1]
.sym 10472 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10473 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 10494 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 10495 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 10496 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10497 i_smi_soe_se$rename$0
.sym 10506 w_smi_data_output[1]
.sym 10508 i_smi_a3$SB_IO_IN
.sym 10510 i_smi_soe_se_SB_LUT4_I1_O
.sym 10511 i_glob_clock$SB_IO_IN_$glb_clk
.sym 10515 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 10516 smi_ctrl_ins.r_last_soe_1
.sym 10541 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 10636 $io_pmod[5]$iobuf_i
.sym 10639 $io_pmod[4]$iobuf_i
.sym 10640 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 10641 w_rx_09_fifo_data[1]
.sym 10643 w_rx_09_fifo_data[0]
.sym 10669 $io_pmod[5]$iobuf_i
.sym 10677 lvds_rx_09_inst.r_phase_count[0]
.sym 10678 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 10679 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 10681 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 10682 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 10685 $PACKER_VCC_NET
.sym 10688 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10689 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 10690 lvds_rx_09_inst.r_phase_count[0]
.sym 10697 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 10703 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 10704 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 10706 lvds_rx_09_inst.r_phase_count[1]
.sym 10707 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 10709 $nextpnr_ICESTORM_LC_0$O
.sym 10712 lvds_rx_09_inst.r_phase_count[0]
.sym 10715 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 10717 lvds_rx_09_inst.r_phase_count[1]
.sym 10718 $PACKER_VCC_NET
.sym 10719 lvds_rx_09_inst.r_phase_count[0]
.sym 10722 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 10723 $PACKER_VCC_NET
.sym 10725 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 10728 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 10729 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 10734 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 10735 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 10736 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 10737 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 10740 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 10746 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 10747 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 10748 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 10749 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 10752 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 10755 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10756 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 10757 lvds_clock_buf
.sym 10758 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 10761 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[2]
.sym 10762 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 10764 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[4]
.sym 10765 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[5]
.sym 10766 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[6]
.sym 10779 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 10784 w_lvds_rx_09_d0
.sym 10790 i_smi_a2_SB_LUT4_I1_O[2]
.sym 10793 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10803 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 10804 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 10805 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 10807 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 10808 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 10811 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 10819 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10820 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 10825 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 10827 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 10833 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 10839 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10840 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 10841 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 10842 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 10845 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 10846 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 10848 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 10853 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 10854 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 10857 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 10858 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 10859 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 10860 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10863 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10864 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 10865 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 10869 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 10871 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 10872 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 10875 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10876 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 10877 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 10879 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 10880 lvds_clock_buf
.sym 10881 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 10882 w_rx_09_fifo_push
.sym 10883 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10884 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10885 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 10886 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10887 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10888 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 10889 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[1]
.sym 10904 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 10941 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 10942 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 10943 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 10944 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 10949 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 10958 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 10974 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 10988 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 11000 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 11002 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 11003 lvds_clock_buf
.sym 11004 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 11006 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 11007 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 11008 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 11009 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 11010 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 11011 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 11012 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 11018 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 11029 sys_ctrl_ins.reset_cmd
.sym 11030 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11036 sys_ctrl_ins.reset_cmd
.sym 11037 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 11050 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 11053 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 11072 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 11115 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 11116 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 11118 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 11126 r_counter[0]_$glb_clk
.sym 11127 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 11148 w_rx_09_fifo_full
.sym 11171 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11172 sys_ctrl_ins.reset_count[3]
.sym 11183 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11184 sys_ctrl_ins.reset_count[1]
.sym 11187 sys_ctrl_ins.reset_count[2]
.sym 11189 sys_ctrl_ins.reset_cmd
.sym 11191 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11196 sys_ctrl_ins.reset_cmd
.sym 11197 sys_ctrl_ins.reset_count[0]
.sym 11201 $nextpnr_ICESTORM_LC_12$O
.sym 11203 sys_ctrl_ins.reset_count[0]
.sym 11207 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11209 sys_ctrl_ins.reset_count[1]
.sym 11213 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11214 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11216 sys_ctrl_ins.reset_count[2]
.sym 11217 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11220 sys_ctrl_ins.reset_count[3]
.sym 11222 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11223 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11227 sys_ctrl_ins.reset_count[0]
.sym 11232 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11235 sys_ctrl_ins.reset_cmd
.sym 11238 sys_ctrl_ins.reset_count[2]
.sym 11239 sys_ctrl_ins.reset_count[0]
.sym 11240 sys_ctrl_ins.reset_count[1]
.sym 11241 sys_ctrl_ins.reset_count[3]
.sym 11245 sys_ctrl_ins.reset_count[1]
.sym 11246 sys_ctrl_ins.reset_count[0]
.sym 11247 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11248 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11249 r_counter[0]_$glb_clk
.sym 11250 sys_ctrl_ins.reset_cmd
.sym 11253 spi_if_ins.w_rx_data[6]
.sym 11255 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11265 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11271 $PACKER_VCC_NET
.sym 11278 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 11282 i_smi_a2_SB_LUT4_I1_O[2]
.sym 11284 io_pmod[2]$SB_IO_IN
.sym 11286 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11294 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11297 $PACKER_GND_NET
.sym 11319 sys_ctrl_ins.reset_cmd
.sym 11321 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11350 $PACKER_GND_NET
.sym 11358 sys_ctrl_ins.reset_cmd
.sym 11371 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11376 w_ioc[3]
.sym 11377 w_ioc[4]
.sym 11378 w_ioc[2]
.sym 11385 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11388 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11389 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 11396 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 11397 spi_if_ins.w_rx_data[6]
.sym 11402 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11416 w_rx_24_fifo_empty
.sym 11418 w_rx_09_fifo_full
.sym 11419 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 11430 w_fetch
.sym 11432 w_rx_24_fifo_full
.sym 11435 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 11436 w_cs[2]
.sym 11442 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11443 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11444 io_pmod[2]$SB_IO_IN
.sym 11449 w_rx_24_fifo_empty
.sym 11456 w_rx_24_fifo_full
.sym 11462 io_pmod[2]$SB_IO_IN
.sym 11466 w_cs[2]
.sym 11467 w_fetch
.sym 11468 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11469 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 11478 w_rx_09_fifo_full
.sym 11494 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11495 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11496 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 11497 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 11498 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 11499 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 11500 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 11501 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11502 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11503 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11504 w_tx_data_io[2]
.sym 11513 spi_if_ins.spi.SCKr[1]
.sym 11517 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11520 spi_if_ins.w_rx_data[5]
.sym 11523 w_ioc[4]
.sym 11524 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11525 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 11526 i_config[1]$SB_IO_IN
.sym 11528 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 11530 o_led1$SB_IO_OUT
.sym 11532 i_config[0]$SB_IO_IN
.sym 11538 w_tx_data_smi[2]
.sym 11539 w_tx_data_smi[3]
.sym 11540 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 11541 w_tx_data_io[7]
.sym 11542 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 11543 w_tx_data_smi[1]
.sym 11545 w_tx_data_io[5]
.sym 11546 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 11548 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 11549 w_fetch
.sym 11558 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 11559 w_tx_data_io[1]
.sym 11560 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 11561 w_tx_data_io[2]
.sym 11564 w_cs[1]
.sym 11565 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 11566 w_tx_data_io[3]
.sym 11571 w_tx_data_smi[2]
.sym 11573 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 11574 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 11578 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 11579 w_tx_data_io[7]
.sym 11580 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 11583 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 11584 w_tx_data_io[2]
.sym 11585 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 11589 w_tx_data_io[5]
.sym 11590 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 11592 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 11595 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 11596 w_tx_data_smi[3]
.sym 11597 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 11598 w_tx_data_io[3]
.sym 11601 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 11602 w_fetch
.sym 11603 w_cs[1]
.sym 11607 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 11608 w_tx_data_smi[1]
.sym 11609 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 11610 w_tx_data_io[1]
.sym 11617 spi_if_ins.o_cs_SB_LUT4_I1_2_O
.sym 11618 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11619 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 11620 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 11621 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 11622 w_tx_data_io[0]
.sym 11623 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11624 w_tx_data_io[3]
.sym 11625 w_tx_data_io[1]
.sym 11626 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 11627 w_tx_data_io[4]
.sym 11634 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 11635 w_tx_data_io[7]
.sym 11636 w_rx_data[1]
.sym 11637 w_fetch
.sym 11641 w_tx_data_io[5]
.sym 11643 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 11644 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11646 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11651 io_ctrl_ins.o_pmod[2]
.sym 11661 r_tx_data[2]
.sym 11664 r_tx_data[5]
.sym 11667 r_tx_data[1]
.sym 11669 w_cs[0]
.sym 11672 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11673 r_tx_data[3]
.sym 11675 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11683 w_ioc[4]
.sym 11692 w_fetch
.sym 11696 r_tx_data[1]
.sym 11713 r_tx_data[2]
.sym 11718 w_fetch
.sym 11719 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 11720 w_ioc[4]
.sym 11721 w_cs[0]
.sym 11726 r_tx_data[5]
.sym 11731 r_tx_data[3]
.sym 11740 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11741 r_counter[0]_$glb_clk
.sym 11743 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 11745 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 11746 w_rx_data[7]
.sym 11747 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 11748 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 11749 w_rx_data[6]
.sym 11750 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11755 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11758 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 11760 $PACKER_VCC_NET
.sym 11761 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 11766 w_tx_data_io[0]
.sym 11767 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11772 i_smi_a3$SB_IO_IN
.sym 11774 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11777 w_rx_data[2]
.sym 11778 i_smi_a2_SB_LUT4_I1_O[2]
.sym 11785 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11788 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11791 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 11792 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 11793 spi_if_ins.w_rx_data[6]
.sym 11797 w_load
.sym 11798 spi_if_ins.w_rx_data[5]
.sym 11800 w_cs[0]
.sym 11810 w_fetch
.sym 11811 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 11818 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11823 spi_if_ins.w_rx_data[5]
.sym 11826 spi_if_ins.w_rx_data[6]
.sym 11832 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 11836 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11847 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 11848 w_cs[0]
.sym 11849 w_fetch
.sym 11850 w_load
.sym 11863 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 11864 r_counter[0]_$glb_clk
.sym 11866 io_ctrl_ins.o_pmod[4]
.sym 11868 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11869 io_ctrl_ins.o_pmod[2]
.sym 11872 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11873 io_ctrl_ins.o_pmod[3]
.sym 11879 w_rx_data[6]
.sym 11881 w_rx_data[7]
.sym 11889 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 11890 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11897 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11907 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11909 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11915 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11918 w_cs[1]
.sym 11920 w_fetch
.sym 11923 spi_if_ins.state_if[1]
.sym 11927 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11928 w_load
.sym 11933 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11937 spi_if_ins.state_if[0]
.sym 11940 w_fetch
.sym 11942 w_cs[1]
.sym 11943 w_load
.sym 11946 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11947 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11948 spi_if_ins.state_if[0]
.sym 11949 spi_if_ins.state_if[1]
.sym 11952 spi_if_ins.state_if[1]
.sym 11953 spi_if_ins.state_if[0]
.sym 11955 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11964 spi_if_ins.state_if[1]
.sym 11965 spi_if_ins.state_if[0]
.sym 11966 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11967 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11972 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11982 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11983 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11984 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11986 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11987 r_counter[0]_$glb_clk
.sym 11988 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11990 i_smi_a2_SB_LUT4_I1_O[0]
.sym 11994 i_smi_a2_SB_LUT4_I1_O[2]
.sym 11995 spi_if_ins.state_if[0]
.sym 12001 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 12013 i_config[1]$SB_IO_IN
.sym 12024 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 12030 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12032 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12034 spi_if_ins.state_if[1]
.sym 12038 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12040 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12042 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 12048 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 12050 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 12053 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 12054 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12057 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 12059 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 12060 spi_if_ins.state_if[0]
.sym 12063 spi_if_ins.state_if[1]
.sym 12064 spi_if_ins.state_if[0]
.sym 12069 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12070 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12071 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 12076 spi_if_ins.state_if[0]
.sym 12077 spi_if_ins.state_if[1]
.sym 12078 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12081 spi_if_ins.state_if[0]
.sym 12082 spi_if_ins.state_if[1]
.sym 12083 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12084 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12087 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 12088 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 12089 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 12090 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12093 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12095 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12099 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12100 spi_if_ins.state_if[0]
.sym 12101 spi_if_ins.state_if[1]
.sym 12102 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12105 spi_if_ins.state_if[0]
.sym 12107 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12108 spi_if_ins.state_if[1]
.sym 12109 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 12110 r_counter[0]_$glb_clk
.sym 12111 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 12131 i_smi_a2$SB_IO_IN
.sym 12157 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 12180 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 12210 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 12232 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 12233 r_counter[0]_$glb_clk
.sym 12255 i_smi_a3$SB_IO_IN
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12330 io_smi_data[0]$SB_IO_OUT
.sym 12333 io_smi_data[7]$SB_IO_OUT
.sym 12335 w_smi_data_output[5]
.sym 12336 w_smi_data_output[3]
.sym 12341 io_smi_data[3]$SB_IO_OUT
.sym 12346 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 12349 i_smi_a2_SB_LUT4_I1_O[2]
.sym 12363 i_smi_a2_SB_LUT4_I1_O[0]
.sym 12379 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 12381 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 12382 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 12384 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 12385 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 12388 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 12395 i_smi_a2_SB_LUT4_I1_O[3]
.sym 12404 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 12407 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 12409 $nextpnr_ICESTORM_LC_8$O
.sym 12411 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 12415 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12417 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 12421 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12424 i_smi_a2_SB_LUT4_I1_O[3]
.sym 12425 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12427 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12429 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 12431 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12433 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12436 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 12437 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12439 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12442 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 12443 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12445 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12447 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 12449 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12454 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 12455 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12456 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 12457 i_glob_clock$SB_IO_IN_$glb_clk
.sym 12458 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 12506 i_smi_soe_se_SB_LUT4_I1_O
.sym 12511 i_smi_a2_SB_LUT4_I1_O[0]
.sym 12513 i_smi_a2_SB_LUT4_I1_O[2]
.sym 12526 w_lvds_rx_09_d1
.sym 12542 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 12543 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[3]
.sym 12544 i_smi_soe_se$rename$0
.sym 12548 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 12550 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 12551 smi_ctrl_ins.r_last_soe_1
.sym 12556 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 12558 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 12561 i_smi_a2_SB_LUT4_I1_O[2]
.sym 12569 i_smi_a2_SB_LUT4_I1_O[0]
.sym 12576 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 12585 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 12586 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 12591 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 12592 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 12593 i_smi_a2_SB_LUT4_I1_O[2]
.sym 12594 smi_ctrl_ins.r_last_soe_1
.sym 12597 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 12598 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 12599 smi_ctrl_ins.r_last_soe_1
.sym 12600 i_smi_a2_SB_LUT4_I1_O[2]
.sym 12612 i_smi_a2_SB_LUT4_I1_O[2]
.sym 12615 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 12616 i_smi_a2_SB_LUT4_I1_O[0]
.sym 12617 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[3]
.sym 12618 i_smi_soe_se$rename$0
.sym 12619 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 12620 i_glob_clock$SB_IO_IN_$glb_clk
.sym 12621 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 12638 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 12654 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 12672 i_smi_soe_se$rename$0
.sym 12682 smi_ctrl_ins.r_last_soe_1
.sym 12709 smi_ctrl_ins.r_last_soe_1
.sym 12717 i_smi_soe_se$rename$0
.sym 12743 i_glob_clock$SB_IO_IN_$glb_clk
.sym 12744 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 12752 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 12758 i_smi_soe_se$rename$0
.sym 12777 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 12791 w_rx_09_fifo_data[1]
.sym 12793 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 12797 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 12803 w_lvds_rx_09_d1
.sym 12806 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 12808 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12810 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 12815 w_lvds_rx_09_d0
.sym 12817 w_rx_09_fifo_data[0]
.sym 12820 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 12822 w_rx_09_fifo_data[1]
.sym 12837 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 12840 w_rx_09_fifo_data[0]
.sym 12843 w_lvds_rx_09_d0
.sym 12844 w_lvds_rx_09_d1
.sym 12845 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 12846 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 12850 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 12852 w_lvds_rx_09_d0
.sym 12861 w_lvds_rx_09_d1
.sym 12864 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 12865 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 12866 lvds_clock_buf
.sym 12867 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 12869 rx_09_fifo.wr_addr_gray[2]
.sym 12872 rx_09_fifo.wr_addr_gray[5]
.sym 12873 rx_09_fifo.wr_addr_gray[0]
.sym 12875 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[3]
.sym 12878 i_smi_a2_SB_LUT4_I1_O[0]
.sym 12888 $io_pmod[4]$iobuf_i
.sym 12894 i_smi_a2_SB_LUT4_I1_O[0]
.sym 12896 i_smi_a2_SB_LUT4_I1_O[2]
.sym 12926 rx_09_fifo.wr_addr[6]
.sym 12930 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 12932 $PACKER_VCC_NET
.sym 12933 rx_09_fifo.wr_addr[4]
.sym 12936 rx_09_fifo.wr_addr[2]
.sym 12937 rx_09_fifo.wr_addr[7]
.sym 12938 rx_09_fifo.wr_addr[5]
.sym 12940 rx_09_fifo.wr_addr[3]
.sym 12941 $nextpnr_ICESTORM_LC_1$O
.sym 12943 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 12947 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 12949 rx_09_fifo.wr_addr[2]
.sym 12953 $nextpnr_ICESTORM_LC_2$I3
.sym 12956 rx_09_fifo.wr_addr[3]
.sym 12957 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 12959 $nextpnr_ICESTORM_LC_2$COUT
.sym 12962 $PACKER_VCC_NET
.sym 12963 $nextpnr_ICESTORM_LC_2$I3
.sym 12965 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[4]
.sym 12967 rx_09_fifo.wr_addr[4]
.sym 12971 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[5]
.sym 12973 rx_09_fifo.wr_addr[5]
.sym 12975 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[4]
.sym 12977 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[6]
.sym 12979 rx_09_fifo.wr_addr[6]
.sym 12981 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[5]
.sym 12984 rx_09_fifo.wr_addr[7]
.sym 12987 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[6]
.sym 12991 rx_09_fifo.wr_addr_gray[3]
.sym 12992 rx_09_fifo.wr_addr[6]
.sym 12993 rx_09_fifo.wr_addr_gray[6]
.sym 12994 rx_09_fifo.wr_addr_gray[4]
.sym 12995 rx_09_fifo.wr_addr[7]
.sym 12996 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 12997 rx_09_fifo.wr_addr[0]
.sym 12998 rx_09_fifo.wr_addr_gray[1]
.sym 13015 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13018 $PACKER_VCC_NET
.sym 13025 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13034 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 13035 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 13036 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 13038 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 13039 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[3]
.sym 13042 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[2]
.sym 13043 rx_09_fifo.wr_addr[2]
.sym 13044 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 13045 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 13047 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[6]
.sym 13048 w_rx_09_fifo_push
.sym 13050 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 13051 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13052 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 13053 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 13054 rx_09_fifo.wr_addr[0]
.sym 13055 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[1]
.sym 13063 w_rx_09_fifo_full
.sym 13065 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 13067 w_rx_09_fifo_full
.sym 13068 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13072 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 13074 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 13077 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 13078 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 13083 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[3]
.sym 13084 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[6]
.sym 13085 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[1]
.sym 13086 w_rx_09_fifo_push
.sym 13089 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 13091 w_rx_09_fifo_push
.sym 13096 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 13097 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 13102 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 13104 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 13107 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[2]
.sym 13108 rx_09_fifo.wr_addr[0]
.sym 13109 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 13110 rx_09_fifo.wr_addr[2]
.sym 13111 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 13112 lvds_clock_buf
.sym 13113 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 13114 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 13115 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[0]
.sym 13118 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 13119 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 13120 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13121 w_rx_09_fifo_full
.sym 13122 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 13130 $io_pmod[5]$iobuf_i
.sym 13140 spi_if_ins.w_rx_data[1]
.sym 13145 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 13161 rx_09_fifo.wr_addr[0]
.sym 13164 rx_09_fifo.wr_addr[6]
.sym 13167 rx_09_fifo.wr_addr[7]
.sym 13168 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 13179 rx_09_fifo.wr_addr[4]
.sym 13182 rx_09_fifo.wr_addr[2]
.sym 13184 rx_09_fifo.wr_addr[5]
.sym 13186 rx_09_fifo.wr_addr[3]
.sym 13187 $nextpnr_ICESTORM_LC_6$O
.sym 13190 rx_09_fifo.wr_addr[0]
.sym 13193 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 13195 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 13197 rx_09_fifo.wr_addr[0]
.sym 13199 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 13202 rx_09_fifo.wr_addr[2]
.sym 13203 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 13205 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 13207 rx_09_fifo.wr_addr[3]
.sym 13209 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 13211 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 13213 rx_09_fifo.wr_addr[4]
.sym 13215 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 13217 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 13219 rx_09_fifo.wr_addr[5]
.sym 13221 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 13223 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 13226 rx_09_fifo.wr_addr[6]
.sym 13227 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 13230 rx_09_fifo.wr_addr[7]
.sym 13233 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 13244 spi_if_ins.w_rx_data[1]
.sym 13259 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13270 spi_if_ins.w_rx_data[6]
.sym 13361 spi_if_ins.spi.r_rx_byte[1]
.sym 13365 spi_if_ins.spi.r_rx_byte[7]
.sym 13366 spi_if_ins.spi.r_rx_byte[6]
.sym 13370 i_smi_a2_SB_LUT4_I1_O[2]
.sym 13386 i_smi_a2_SB_LUT4_I1_O[0]
.sym 13387 i_smi_a2_SB_LUT4_I1_O[2]
.sym 13388 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13390 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13394 spi_if_ins.spi.SCKr[2]
.sym 13419 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13422 spi_if_ins.spi.r_rx_byte[7]
.sym 13431 spi_if_ins.spi.r_rx_byte[6]
.sym 13447 spi_if_ins.spi.r_rx_byte[6]
.sym 13459 spi_if_ins.spi.r_rx_byte[7]
.sym 13480 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13481 r_counter[0]_$glb_clk
.sym 13485 spi_if_ins.spi.SCKr[0]
.sym 13486 spi_if_ins.spi.SCKr[2]
.sym 13488 spi_if_ins.spi.SCKr[1]
.sym 13490 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13505 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13510 spi_if_ins.spi.SCKr[1]
.sym 13512 io_ctrl_ins.pmod_dir_state[2]
.sym 13513 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13524 spi_if_ins.w_rx_data[4]
.sym 13532 spi_if_ins.w_rx_data[3]
.sym 13534 spi_if_ins.w_rx_data[2]
.sym 13551 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 13572 spi_if_ins.w_rx_data[3]
.sym 13576 spi_if_ins.w_rx_data[4]
.sym 13582 spi_if_ins.w_rx_data[2]
.sym 13603 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 13604 r_counter[0]_$glb_clk
.sym 13606 w_rx_data[2]
.sym 13607 w_rx_data[0]
.sym 13608 w_rx_data[4]
.sym 13609 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13610 w_rx_data[3]
.sym 13611 w_rx_data[1]
.sym 13612 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13613 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 13618 spi_if_ins.w_rx_data[4]
.sym 13620 spi_if_ins.w_rx_data[2]
.sym 13623 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13628 spi_if_ins.w_rx_data[3]
.sym 13630 io_ctrl_ins.rf_mode[0]
.sym 13632 spi_if_ins.w_rx_data[1]
.sym 13633 w_ioc[4]
.sym 13634 o_shdn_tx_lna$SB_IO_OUT
.sym 13635 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13638 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13639 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13640 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13648 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 13649 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13651 w_ioc[2]
.sym 13652 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 13653 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 13656 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 13657 w_ioc[3]
.sym 13658 w_ioc[4]
.sym 13660 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 13661 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13665 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 13671 w_ioc[1]
.sym 13674 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13675 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13677 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13681 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 13683 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 13686 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13688 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13689 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 13692 w_ioc[4]
.sym 13693 w_ioc[3]
.sym 13694 w_ioc[2]
.sym 13695 w_ioc[1]
.sym 13698 w_ioc[3]
.sym 13699 w_ioc[4]
.sym 13700 w_ioc[1]
.sym 13701 w_ioc[2]
.sym 13705 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13706 w_ioc[4]
.sym 13707 w_ioc[1]
.sym 13710 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13712 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 13713 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13717 w_ioc[3]
.sym 13718 w_ioc[2]
.sym 13723 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 13725 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 13726 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13727 r_counter[0]_$glb_clk
.sym 13728 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 13729 w_ioc[1]
.sym 13730 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 13731 w_ioc[0]
.sym 13732 i_button_SB_LUT4_I3_O[0]
.sym 13733 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 13734 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 13735 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13736 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 13748 w_rx_data[2]
.sym 13751 io_pmod[2]$SB_IO_IN
.sym 13753 w_rx_data[4]
.sym 13757 w_rx_data[3]
.sym 13758 spi_if_ins.w_rx_data[6]
.sym 13760 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13770 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 13772 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 13773 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 13774 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 13775 o_led1$SB_IO_OUT
.sym 13776 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13777 i_config[0]$SB_IO_IN
.sym 13778 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13779 i_config[1]$SB_IO_IN
.sym 13780 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 13781 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13782 io_ctrl_ins.pmod_dir_state[2]
.sym 13783 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 13784 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 13786 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 13787 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 13788 w_ioc[0]
.sym 13790 io_ctrl_ins.rf_mode[0]
.sym 13792 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13793 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 13794 o_shdn_tx_lna$SB_IO_OUT
.sym 13795 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 13797 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13798 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 13799 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13800 io_ctrl_ins.o_pmod[2]
.sym 13801 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 13803 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 13805 w_ioc[0]
.sym 13809 io_ctrl_ins.pmod_dir_state[2]
.sym 13810 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 13811 o_shdn_tx_lna$SB_IO_OUT
.sym 13812 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13815 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 13816 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 13817 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13818 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 13822 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13824 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13827 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 13828 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 13829 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 13830 i_config[0]$SB_IO_IN
.sym 13833 o_led1$SB_IO_OUT
.sym 13834 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 13835 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 13836 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 13839 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13840 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13841 io_ctrl_ins.rf_mode[0]
.sym 13842 io_ctrl_ins.o_pmod[2]
.sym 13845 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 13846 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 13847 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 13848 i_config[1]$SB_IO_IN
.sym 13849 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13852 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 13853 io_ctrl_ins.o_pmod[5]
.sym 13854 io_ctrl_ins.o_pmod[0]
.sym 13855 io_ctrl_ins.o_pmod[7]
.sym 13856 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13857 io_ctrl_ins.o_pmod[1]
.sym 13858 io_ctrl_ins.o_pmod[6]
.sym 13859 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 13867 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 13872 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 13877 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13878 i_smi_a2_SB_LUT4_I1_O[0]
.sym 13879 o_shdn_rx_lna$SB_IO_OUT
.sym 13882 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13883 w_rx_data[2]
.sym 13885 w_rx_data[0]
.sym 13886 i_smi_a2_SB_LUT4_I1_O[2]
.sym 13887 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13893 io_ctrl_ins.o_pmod[4]
.sym 13895 o_shdn_rx_lna$SB_IO_OUT
.sym 13900 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 13901 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13902 io_ctrl_ins.pmod_dir_state[1]
.sym 13903 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13904 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13905 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13906 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 13907 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13908 io_ctrl_ins.o_pmod[3]
.sym 13909 io_ctrl_ins.debug_mode[1]
.sym 13917 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13918 spi_if_ins.w_rx_data[6]
.sym 13920 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13922 io_ctrl_ins.o_pmod[1]
.sym 13924 io_ctrl_ins.rf_mode[2]
.sym 13926 io_ctrl_ins.debug_mode[1]
.sym 13927 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13928 io_ctrl_ins.o_pmod[1]
.sym 13929 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13938 io_ctrl_ins.rf_mode[2]
.sym 13939 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13940 io_ctrl_ins.o_pmod[4]
.sym 13941 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13946 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13950 io_ctrl_ins.o_pmod[3]
.sym 13951 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 13952 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13953 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13956 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13957 io_ctrl_ins.pmod_dir_state[1]
.sym 13958 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 13959 o_shdn_rx_lna$SB_IO_OUT
.sym 13962 spi_if_ins.w_rx_data[6]
.sym 13968 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 13969 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 13970 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13972 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13975 io_ctrl_ins.debug_mode[1]
.sym 13976 io_ctrl_ins.debug_mode[0]
.sym 13977 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 13978 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13979 io_ctrl_ins.rf_mode[0]
.sym 13980 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13982 io_ctrl_ins.rf_mode[2]
.sym 13989 i_config[0]$SB_IO_IN
.sym 13992 o_led1$SB_IO_OUT
.sym 13993 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 13998 io_ctrl_ins.pmod_dir_state[1]
.sym 14001 io_ctrl_ins.mixer_en_state
.sym 14018 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 14025 w_rx_data[4]
.sym 14027 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 14028 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 14029 w_rx_data[3]
.sym 14030 w_rx_data[2]
.sym 14051 w_rx_data[4]
.sym 14064 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 14067 w_rx_data[2]
.sym 14085 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 14094 w_rx_data[3]
.sym 14095 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 14096 r_counter[0]_$glb_clk
.sym 14099 o_shdn_rx_lna$SB_IO_OUT
.sym 14103 o_shdn_tx_lna$SB_IO_OUT
.sym 14105 io_ctrl_ins.mixer_en_state
.sym 14121 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 14125 o_shdn_tx_lna$SB_IO_OUT
.sym 14126 io_ctrl_ins.rf_mode[0]
.sym 14131 i_smi_a1$SB_IO_IN
.sym 14147 i_smi_a2$SB_IO_IN
.sym 14149 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 14151 i_smi_a3$SB_IO_IN
.sym 14155 i_smi_a1$SB_IO_IN
.sym 14157 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 14168 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 14178 i_smi_a3$SB_IO_IN
.sym 14180 i_smi_a2$SB_IO_IN
.sym 14181 i_smi_a1$SB_IO_IN
.sym 14202 i_smi_a2$SB_IO_IN
.sym 14204 i_smi_a3$SB_IO_IN
.sym 14205 i_smi_a1$SB_IO_IN
.sym 14209 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 14218 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 14219 r_counter[0]_$glb_clk
.sym 14220 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 14239 o_tr_vc2$SB_IO_OUT
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14414 i_config[1]$SB_IO_IN
.sym 14418 i_sck$SB_IO_IN
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14434 io_smi_data[3]$SB_IO_OUT
.sym 14436 i_sck$SB_IO_IN
.sym 14446 io_smi_data[5]$SB_IO_OUT
.sym 14449 i_smi_a3$SB_IO_IN
.sym 14451 io_smi_data[4]$SB_IO_OUT
.sym 14466 w_lvds_rx_09_d1
.sym 14476 i_sck$SB_IO_IN
.sym 14486 i_smi_a3$SB_IO_IN
.sym 14491 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 14495 w_smi_data_output[3]
.sym 14497 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 14502 i_smi_a2_SB_LUT4_I1_O[2]
.sym 14504 i_smi_soe_se_SB_LUT4_I1_O
.sym 14505 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 14516 i_smi_a2_SB_LUT4_I1_O[0]
.sym 14517 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 14519 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 14520 i_smi_a2_SB_LUT4_I1_O[0]
.sym 14521 i_smi_a2_SB_LUT4_I1_O[2]
.sym 14522 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 14525 i_smi_a2_SB_LUT4_I1_O[0]
.sym 14526 i_smi_a2_SB_LUT4_I1_O[2]
.sym 14527 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 14528 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 14555 i_smi_a3$SB_IO_IN
.sym 14557 w_smi_data_output[3]
.sym 14565 i_smi_soe_se_SB_LUT4_I1_O
.sym 14566 i_glob_clock$SB_IO_IN_$glb_clk
.sym 14765 i_ss_SB_LUT4_I3_O
.sym 14858 $io_pmod[6]$iobuf_i
.sym 14859 $io_pmod[7]$iobuf_i
.sym 14867 i_smi_a3$SB_IO_IN
.sym 14882 rx_09_fifo.wr_addr[4]
.sym 14885 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 14899 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 14907 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 14970 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 14973 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 14977 rx_09_fifo.wr_addr_gray_rd[5]
.sym 14978 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 14979 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 14980 rx_09_fifo.wr_addr_gray_rd[2]
.sym 14981 rx_09_fifo.wr_addr_gray_rd[0]
.sym 14982 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 14983 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 14984 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 15021 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 15024 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[5]
.sym 15031 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[4]
.sym 15035 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 15042 rx_09_fifo.wr_addr[4]
.sym 15044 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15045 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 15046 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15059 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15078 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 15081 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15093 rx_09_fifo.wr_addr[4]
.sym 15094 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[5]
.sym 15095 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 15096 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[4]
.sym 15097 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 15098 lvds_clock_buf
.sym 15099 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 15100 rx_09_fifo.wr_addr_gray_rd[7]
.sym 15101 rx_09_fifo.wr_addr_gray_rd[4]
.sym 15102 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 15104 rx_09_fifo.wr_addr_gray_rd[6]
.sym 15106 rx_09_fifo.wr_addr_gray_rd[3]
.sym 15107 rx_09_fifo.wr_addr_gray_rd[1]
.sym 15133 i_ss$SB_IO_IN
.sym 15146 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15147 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 15152 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 15154 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 15163 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 15164 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 15166 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 15171 rx_09_fifo.wr_addr[0]
.sym 15174 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 15183 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 15187 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 15188 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 15193 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 15201 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 15205 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 15213 rx_09_fifo.wr_addr[0]
.sym 15216 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15220 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 15221 lvds_clock_buf
.sym 15222 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 15223 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15229 spi_if_ins.spi.r3_rx_done
.sym 15230 spi_if_ins.spi.r2_rx_done
.sym 15241 int_miso
.sym 15253 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15257 i_ss_SB_LUT4_I3_O
.sym 15265 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 15266 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 15268 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 15270 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 15271 w_rx_09_fifo_full
.sym 15278 rx_09_fifo.wr_addr[0]
.sym 15279 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 15280 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 15281 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[0]
.sym 15283 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 15285 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 15286 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 15288 w_rx_09_fifo_push
.sym 15289 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 15290 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15293 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15294 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15297 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 15299 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 15300 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 15303 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 15304 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 15305 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 15306 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 15321 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 15322 w_rx_09_fifo_push
.sym 15323 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 15324 w_rx_09_fifo_full
.sym 15327 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 15328 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 15334 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 15336 rx_09_fifo.wr_addr[0]
.sym 15339 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[0]
.sym 15341 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 15342 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 15344 lvds_clock_buf
.sym 15345 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 15347 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15353 spi_if_ins.spi.r_rx_done
.sym 15365 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15396 spi_if_ins.spi.r_rx_byte[1]
.sym 15414 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15465 spi_if_ins.spi.r_rx_byte[1]
.sym 15466 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15467 r_counter[0]_$glb_clk
.sym 15469 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15470 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15471 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15472 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15473 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15474 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15476 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15485 $PACKER_VCC_NET
.sym 15493 w_rx_data[2]
.sym 15495 w_rx_data[0]
.sym 15496 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15500 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15503 i_sck$SB_IO_IN
.sym 15504 spi_if_ins.w_rx_data[1]
.sym 15529 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15530 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15535 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15537 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15549 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15574 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 15579 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15589 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15590 i_sck$SB_IO_IN_$glb_clk
.sym 15592 spi_if_ins.w_rx_data[3]
.sym 15593 spi_if_ins.w_rx_data[2]
.sym 15596 spi_if_ins.w_rx_data[4]
.sym 15597 spi_if_ins.w_rx_data[0]
.sym 15598 spi_if_ins.w_rx_data[5]
.sym 15613 i_mosi$SB_IO_IN
.sym 15619 spi_if_ins.w_rx_data[0]
.sym 15621 o_tr_vc2$SB_IO_OUT
.sym 15623 w_rx_data[0]
.sym 15635 spi_if_ins.spi.SCKr[0]
.sym 15641 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15646 spi_if_ins.spi.SCKr[1]
.sym 15663 i_sck$SB_IO_IN
.sym 15679 i_sck$SB_IO_IN
.sym 15687 spi_if_ins.spi.SCKr[1]
.sym 15699 spi_if_ins.spi.SCKr[0]
.sym 15708 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15713 r_counter[0]_$glb_clk
.sym 15715 $PACKER_GND_NET
.sym 15718 w_tx_data_io[6]
.sym 15720 w_tx_data_io[5]
.sym 15721 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 15722 w_tx_data_io[7]
.sym 15740 o_led0$SB_IO_OUT
.sym 15744 w_rx_data[6]
.sym 15745 i_button$SB_IO_IN
.sym 15746 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 15748 $PACKER_GND_NET
.sym 15749 w_rx_data[0]
.sym 15750 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 15756 spi_if_ins.w_rx_data[3]
.sym 15758 w_ioc[0]
.sym 15760 spi_if_ins.w_rx_data[4]
.sym 15761 spi_if_ins.w_rx_data[0]
.sym 15762 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15764 w_ioc[1]
.sym 15765 spi_if_ins.w_rx_data[2]
.sym 15766 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 15767 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15768 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15770 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 15774 spi_if_ins.w_rx_data[1]
.sym 15775 w_ioc[4]
.sym 15778 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15782 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 15783 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15791 spi_if_ins.w_rx_data[2]
.sym 15795 spi_if_ins.w_rx_data[0]
.sym 15803 spi_if_ins.w_rx_data[4]
.sym 15807 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15808 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15809 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 15810 w_ioc[0]
.sym 15813 spi_if_ins.w_rx_data[3]
.sym 15820 spi_if_ins.w_rx_data[1]
.sym 15825 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15826 w_ioc[4]
.sym 15827 w_ioc[0]
.sym 15828 w_ioc[1]
.sym 15831 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 15832 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15833 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 15835 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 io_ctrl_ins.pmod_dir_state[5]
.sym 15839 io_ctrl_ins.pmod_dir_state[3]
.sym 15840 i_button_SB_LUT4_I3_O[1]
.sym 15841 io_ctrl_ins.pmod_dir_state[2]
.sym 15842 io_ctrl_ins.pmod_dir_state[4]
.sym 15843 io_ctrl_ins.pmod_dir_state[6]
.sym 15844 io_ctrl_ins.pmod_dir_state[7]
.sym 15845 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 15850 w_rx_data[2]
.sym 15851 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15852 w_rx_data[1]
.sym 15853 $PACKER_VCC_NET
.sym 15854 w_rx_data[0]
.sym 15863 w_rx_data[4]
.sym 15864 w_tx_data_io[6]
.sym 15867 w_rx_data[3]
.sym 15869 w_rx_data[1]
.sym 15871 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15879 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 15880 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15881 w_ioc[0]
.sym 15885 spi_if_ins.w_rx_data[1]
.sym 15886 w_ioc[4]
.sym 15887 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 15888 io_ctrl_ins.o_pmod[5]
.sym 15889 spi_if_ins.w_rx_data[0]
.sym 15890 io_ctrl_ins.o_pmod[7]
.sym 15891 o_tr_vc2$SB_IO_OUT
.sym 15893 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15894 w_ioc[4]
.sym 15895 io_ctrl_ins.pmod_dir_state[5]
.sym 15897 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 15901 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15903 w_ioc[1]
.sym 15904 io_ctrl_ins.pmod_dir_state[3]
.sym 15905 i_button$SB_IO_IN
.sym 15906 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 15909 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15910 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 15914 spi_if_ins.w_rx_data[1]
.sym 15918 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15919 w_ioc[4]
.sym 15920 w_ioc[1]
.sym 15921 w_ioc[0]
.sym 15925 spi_if_ins.w_rx_data[0]
.sym 15930 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15931 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 15932 i_button$SB_IO_IN
.sym 15933 io_ctrl_ins.o_pmod[7]
.sym 15936 io_ctrl_ins.pmod_dir_state[3]
.sym 15937 o_tr_vc2$SB_IO_OUT
.sym 15938 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 15939 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15942 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15943 io_ctrl_ins.pmod_dir_state[5]
.sym 15944 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 15945 io_ctrl_ins.o_pmod[5]
.sym 15948 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15949 w_ioc[1]
.sym 15950 w_ioc[0]
.sym 15951 w_ioc[4]
.sym 15955 w_ioc[0]
.sym 15957 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 15958 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 15959 r_counter[0]_$glb_clk
.sym 15961 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 15962 io_ctrl_ins.rf_pin_state[7]
.sym 15963 io_ctrl_ins.rf_pin_state[6]
.sym 15964 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 15966 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 15967 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 15968 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15976 io_ctrl_ins.pmod_dir_state[2]
.sym 15977 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 15979 $PACKER_VCC_NET
.sym 15987 w_rx_data[5]
.sym 15989 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15990 w_rx_data[2]
.sym 15992 w_rx_data[0]
.sym 15996 io_ctrl_ins.rf_pin_state[7]
.sym 16003 io_ctrl_ins.debug_mode[0]
.sym 16004 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16005 w_rx_data[5]
.sym 16008 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 16009 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 16010 o_led0$SB_IO_OUT
.sym 16011 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 16012 io_ctrl_ins.o_pmod[0]
.sym 16013 w_rx_data[7]
.sym 16016 w_rx_data[6]
.sym 16018 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 16021 w_rx_data[0]
.sym 16024 io_ctrl_ins.mixer_en_state
.sym 16026 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16029 w_rx_data[1]
.sym 16035 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 16036 io_ctrl_ins.debug_mode[0]
.sym 16037 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 16038 io_ctrl_ins.o_pmod[0]
.sym 16041 w_rx_data[5]
.sym 16050 w_rx_data[0]
.sym 16056 w_rx_data[7]
.sym 16060 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16061 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 16068 w_rx_data[1]
.sym 16074 w_rx_data[6]
.sym 16077 o_led0$SB_IO_OUT
.sym 16078 io_ctrl_ins.mixer_en_state
.sym 16079 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 16080 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16084 io_ctrl_ins.rf_pin_state[2]
.sym 16085 io_ctrl_ins.rf_pin_state[0]
.sym 16086 io_ctrl_ins.rf_pin_state[1]
.sym 16088 io_ctrl_ins.rf_pin_state[3]
.sym 16090 io_ctrl_ins.rf_pin_state[4]
.sym 16091 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 16100 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 16108 o_tr_vc2$SB_IO_OUT
.sym 16110 o_rx_h_tx_l$SB_IO_OUT
.sym 16115 o_shdn_rx_lna$SB_IO_OUT
.sym 16126 io_ctrl_ins.debug_mode[0]
.sym 16127 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16128 w_rx_data[2]
.sym 16130 w_rx_data[3]
.sym 16132 io_ctrl_ins.rf_mode[2]
.sym 16133 w_rx_data[4]
.sym 16134 io_ctrl_ins.debug_mode[0]
.sym 16138 w_rx_data[0]
.sym 16139 w_rx_data[1]
.sym 16141 io_ctrl_ins.debug_mode[1]
.sym 16144 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16161 w_rx_data[1]
.sym 16167 w_rx_data[0]
.sym 16170 io_ctrl_ins.debug_mode[1]
.sym 16171 io_ctrl_ins.rf_mode[2]
.sym 16172 io_ctrl_ins.debug_mode[0]
.sym 16173 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16176 w_rx_data[3]
.sym 16183 w_rx_data[2]
.sym 16188 io_ctrl_ins.debug_mode[0]
.sym 16191 io_ctrl_ins.debug_mode[1]
.sym 16202 w_rx_data[4]
.sym 16204 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16205 r_counter[0]_$glb_clk
.sym 16206 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 16207 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16212 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16213 o_tr_vc2$SB_IO_OUT
.sym 16214 o_rx_h_tx_l$SB_IO_OUT
.sym 16221 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16227 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16236 i_button$SB_IO_IN
.sym 16249 io_ctrl_ins.rf_pin_state[0]
.sym 16250 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16255 io_ctrl_ins.rf_mode[2]
.sym 16256 io_ctrl_ins.rf_pin_state[2]
.sym 16258 io_ctrl_ins.rf_pin_state[1]
.sym 16259 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16261 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16287 io_ctrl_ins.rf_pin_state[1]
.sym 16288 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16290 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16311 io_ctrl_ins.rf_pin_state[2]
.sym 16312 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16313 io_ctrl_ins.rf_mode[2]
.sym 16314 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16323 io_ctrl_ins.rf_mode[2]
.sym 16324 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16325 io_ctrl_ins.rf_pin_state[0]
.sym 16326 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16327 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 16328 r_counter[0]_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16523 i_smi_a3$SB_IO_IN
.sym 16553 i_ss_SB_LUT4_I3_O
.sym 16595 w_smi_data_output[5]
.sym 16606 i_smi_a3$SB_IO_IN
.sym 16618 w_smi_data_output[4]
.sym 16640 w_smi_data_output[5]
.sym 16642 i_smi_a3$SB_IO_IN
.sym 16659 i_smi_a3$SB_IO_IN
.sym 16670 w_smi_data_output[4]
.sym 16673 i_smi_a3$SB_IO_IN
.sym 16700 i_ss_SB_LUT4_I3_O
.sym 16736 io_smi_data[5]$SB_IO_OUT
.sym 16989 $io_pmod[7]$iobuf_i
.sym 16991 io_pmod[5]$SB_IO_IN
.sym 17007 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 17012 io_pmod[4]$SB_IO_IN
.sym 17017 io_pmod[5]$SB_IO_IN
.sym 17031 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 17062 io_pmod[4]$SB_IO_IN
.sym 17064 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 17067 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 17068 io_pmod[5]$SB_IO_IN
.sym 17083 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 17084 lvds_clock_buf
.sym 17085 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 17087 $io_pmod[2]$iobuf_i
.sym 17094 io_pmod[4]$SB_IO_IN
.sym 17102 i_ss$SB_IO_IN
.sym 17103 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 17109 $PACKER_VCC_NET
.sym 17115 $io_pmod[6]$iobuf_i
.sym 17128 rx_09_fifo.wr_addr_gray_rd[4]
.sym 17131 rx_09_fifo.wr_addr_gray[5]
.sym 17132 rx_09_fifo.wr_addr_gray[0]
.sym 17135 rx_09_fifo.wr_addr_gray_rd[5]
.sym 17136 rx_09_fifo.wr_addr_gray[2]
.sym 17137 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 17145 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 17148 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 17149 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 17154 rx_09_fifo.wr_addr_gray_rd[2]
.sym 17155 rx_09_fifo.wr_addr_gray_rd[0]
.sym 17160 rx_09_fifo.wr_addr_gray[5]
.sym 17166 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 17167 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 17168 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 17169 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 17173 rx_09_fifo.wr_addr_gray_rd[4]
.sym 17181 rx_09_fifo.wr_addr_gray[2]
.sym 17187 rx_09_fifo.wr_addr_gray[0]
.sym 17190 rx_09_fifo.wr_addr_gray_rd[5]
.sym 17196 rx_09_fifo.wr_addr_gray_rd[2]
.sym 17202 rx_09_fifo.wr_addr_gray_rd[0]
.sym 17207 r_counter[0]_$glb_clk
.sym 17210 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 17213 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 17214 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 17216 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 17244 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17250 rx_09_fifo.wr_addr_gray[3]
.sym 17252 rx_09_fifo.wr_addr_gray[6]
.sym 17254 rx_09_fifo.wr_addr[7]
.sym 17256 rx_09_fifo.wr_addr_gray_rd[3]
.sym 17261 rx_09_fifo.wr_addr_gray[4]
.sym 17265 rx_09_fifo.wr_addr_gray[1]
.sym 17283 rx_09_fifo.wr_addr[7]
.sym 17290 rx_09_fifo.wr_addr_gray[4]
.sym 17297 rx_09_fifo.wr_addr_gray_rd[3]
.sym 17307 rx_09_fifo.wr_addr_gray[6]
.sym 17319 rx_09_fifo.wr_addr_gray[3]
.sym 17328 rx_09_fifo.wr_addr_gray[1]
.sym 17330 r_counter[0]_$glb_clk
.sym 17363 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17379 spi_if_ins.spi.r3_rx_done
.sym 17380 spi_if_ins.spi.r_rx_done
.sym 17396 spi_if_ins.spi.r2_rx_done
.sym 17406 spi_if_ins.spi.r3_rx_done
.sym 17407 spi_if_ins.spi.r2_rx_done
.sym 17445 spi_if_ins.spi.r2_rx_done
.sym 17450 spi_if_ins.spi.r_rx_done
.sym 17453 r_counter[0]_$glb_clk
.sym 17457 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17458 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17460 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17461 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17462 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17466 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 17467 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17474 i_sck$SB_IO_IN
.sym 17504 i_ss$SB_IO_IN
.sym 17509 i_ss$SB_IO_IN
.sym 17514 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17518 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17537 i_ss$SB_IO_IN
.sym 17538 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17574 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17575 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17576 i_sck$SB_IO_IN_$glb_clk
.sym 17577 i_ss$SB_IO_IN
.sym 17578 spi_if_ins.spi.r_rx_byte[2]
.sym 17582 spi_if_ins.spi.r_rx_byte[5]
.sym 17583 spi_if_ins.spi.r_rx_byte[4]
.sym 17584 spi_if_ins.spi.r_rx_byte[0]
.sym 17585 spi_if_ins.spi.r_rx_byte[3]
.sym 17590 i_ss$SB_IO_IN
.sym 17597 i_ss$SB_IO_IN
.sym 17627 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17629 i_mosi$SB_IO_IN
.sym 17630 i_ss_SB_LUT4_I3_O
.sym 17632 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17637 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17642 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17644 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17646 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17652 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17659 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17665 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17670 i_mosi$SB_IO_IN
.sym 17678 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17684 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17697 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17698 i_ss_SB_LUT4_I3_O
.sym 17699 i_sck$SB_IO_IN_$glb_clk
.sym 17712 i_config[3]$SB_IO_IN
.sym 17722 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17726 $PACKER_VCC_NET
.sym 17730 $PACKER_GND_NET
.sym 17732 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17746 spi_if_ins.spi.r_rx_byte[5]
.sym 17747 spi_if_ins.spi.r_rx_byte[4]
.sym 17748 spi_if_ins.spi.r_rx_byte[0]
.sym 17750 spi_if_ins.spi.r_rx_byte[2]
.sym 17753 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17757 spi_if_ins.spi.r_rx_byte[3]
.sym 17775 spi_if_ins.spi.r_rx_byte[3]
.sym 17781 spi_if_ins.spi.r_rx_byte[2]
.sym 17802 spi_if_ins.spi.r_rx_byte[4]
.sym 17808 spi_if_ins.spi.r_rx_byte[0]
.sym 17811 spi_if_ins.spi.r_rx_byte[5]
.sym 17821 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17822 r_counter[0]_$glb_clk
.sym 17826 w_rx_data[5]
.sym 17848 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 17850 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 17852 w_rx_data[7]
.sym 17854 i_config[2]$SB_IO_IN
.sym 17869 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17870 io_ctrl_ins.pmod_dir_state[6]
.sym 17871 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17875 i_button_SB_LUT4_I3_O[1]
.sym 17876 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17883 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 17885 i_config[3]$SB_IO_IN
.sym 17886 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 17887 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 17890 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 17892 i_button_SB_LUT4_I3_O[0]
.sym 17895 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17916 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17917 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 17918 io_ctrl_ins.pmod_dir_state[6]
.sym 17919 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 17928 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 17929 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 17934 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 17936 i_config[3]$SB_IO_IN
.sym 17940 i_button_SB_LUT4_I3_O[1]
.sym 17943 i_button_SB_LUT4_I3_O[0]
.sym 17944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17946 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17947 io_ctrl_ins.pmod_dir_state[1]
.sym 17954 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 17970 w_rx_data[5]
.sym 17971 w_rx_data[5]
.sym 17972 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17974 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17982 o_tr_vc1_b$SB_IO_OUT
.sym 17988 o_rx_h_tx_l$SB_IO_OUT
.sym 17989 w_rx_data[6]
.sym 17990 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17998 w_rx_data[5]
.sym 18000 io_ctrl_ins.pmod_dir_state[4]
.sym 18002 io_ctrl_ins.pmod_dir_state[7]
.sym 18003 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 18004 w_rx_data[2]
.sym 18006 o_tr_vc1_b$SB_IO_OUT
.sym 18008 w_rx_data[3]
.sym 18012 w_rx_data[7]
.sym 18014 w_rx_data[4]
.sym 18018 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18022 w_rx_data[5]
.sym 18030 w_rx_data[3]
.sym 18033 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 18034 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18035 o_rx_h_tx_l$SB_IO_OUT
.sym 18036 io_ctrl_ins.pmod_dir_state[7]
.sym 18042 w_rx_data[2]
.sym 18048 w_rx_data[4]
.sym 18053 w_rx_data[6]
.sym 18060 w_rx_data[7]
.sym 18063 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18064 o_tr_vc1_b$SB_IO_OUT
.sym 18065 io_ctrl_ins.pmod_dir_state[4]
.sym 18066 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 18067 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18068 r_counter[0]_$glb_clk
.sym 18077 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18082 w_rx_data[0]
.sym 18089 $PACKER_VCC_NET
.sym 18092 o_rx_h_tx_l$SB_IO_OUT
.sym 18100 w_rx_data[1]
.sym 18102 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 18104 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18113 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 18116 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18117 io_ctrl_ins.o_pmod[6]
.sym 18120 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 18122 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18126 i_config[2]$SB_IO_IN
.sym 18127 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18128 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 18130 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18132 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18134 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 18137 w_ioc[0]
.sym 18138 o_tr_vc1$SB_IO_OUT
.sym 18139 w_rx_data[6]
.sym 18141 w_rx_data[7]
.sym 18144 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 18147 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18150 w_rx_data[7]
.sym 18157 w_rx_data[6]
.sym 18162 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 18163 i_config[2]$SB_IO_IN
.sym 18164 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 18165 o_tr_vc1$SB_IO_OUT
.sym 18174 w_ioc[0]
.sym 18175 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 18176 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18177 io_ctrl_ins.o_pmod[6]
.sym 18182 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18183 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 18187 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18188 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18191 r_counter[0]_$glb_clk
.sym 18196 o_tr_vc1$SB_IO_OUT
.sym 18198 o_tr_vc1_b$SB_IO_OUT
.sym 18214 o_led0$SB_IO_OUT
.sym 18218 io_ctrl_ins.rf_pin_state[6]
.sym 18237 w_rx_data[0]
.sym 18238 w_rx_data[3]
.sym 18242 w_rx_data[4]
.sym 18243 w_rx_data[2]
.sym 18246 io_ctrl_ins.rf_mode[0]
.sym 18248 w_rx_data[1]
.sym 18249 io_ctrl_ins.rf_mode[2]
.sym 18261 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18269 w_rx_data[2]
.sym 18275 w_rx_data[0]
.sym 18280 w_rx_data[1]
.sym 18291 w_rx_data[3]
.sym 18304 w_rx_data[4]
.sym 18310 io_ctrl_ins.rf_mode[2]
.sym 18311 io_ctrl_ins.rf_mode[0]
.sym 18313 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18329 $PACKER_VCC_NET
.sym 18335 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 18345 i_config[2]$SB_IO_IN
.sym 18346 o_rx_h_tx_l$SB_IO_OUT
.sym 18367 io_ctrl_ins.rf_pin_state[7]
.sym 18369 io_ctrl_ins.rf_pin_state[3]
.sym 18373 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18375 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18376 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18377 io_ctrl_ins.rf_mode[0]
.sym 18378 io_ctrl_ins.rf_pin_state[6]
.sym 18380 io_ctrl_ins.rf_mode[2]
.sym 18384 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18386 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18390 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18391 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18392 io_ctrl_ins.rf_mode[0]
.sym 18393 io_ctrl_ins.rf_mode[2]
.sym 18421 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18422 io_ctrl_ins.rf_pin_state[6]
.sym 18423 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18426 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18427 io_ctrl_ins.rf_mode[2]
.sym 18428 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18429 io_ctrl_ins.rf_pin_state[3]
.sym 18432 io_ctrl_ins.rf_pin_state[7]
.sym 18433 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18435 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18436 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 18437 r_counter[0]_$glb_clk
.sym 18453 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18658 i_smi_a3$SB_IO_IN
.sym 18660 io_smi_data[4]$SB_IO_OUT
.sym 18693 $io_pmod[3]$iobuf_i
.sym 18695 io_smi_data[5]$SB_IO_OUT
.sym 18724 i_ss$SB_IO_IN
.sym 18737 i_ss$SB_IO_IN
.sym 18785 $io_pmod[3]$iobuf_i
.sym 18814 i_ss_SB_LUT4_I3_O
.sym 18818 i_ss$SB_IO_IN
.sym 19218 io_pmod[2]$SB_IO_IN
.sym 19228 $io_pmod[2]$iobuf_i
.sym 19236 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 19242 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 19244 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 19250 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 19274 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 19275 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 19276 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 19277 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 19315 r_counter[0]_$glb_clk
.sym 19316 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 19358 rx_09_fifo.wr_addr_gray_rd[7]
.sym 19362 rx_09_fifo.wr_addr_gray_rd[6]
.sym 19365 rx_09_fifo.wr_addr_gray_rd[1]
.sym 19370 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 19371 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 19378 io_pmod[2]$SB_IO_IN
.sym 19398 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 19399 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 19400 io_pmod[2]$SB_IO_IN
.sym 19415 rx_09_fifo.wr_addr_gray_rd[6]
.sym 19422 rx_09_fifo.wr_addr_gray_rd[7]
.sym 19435 rx_09_fifo.wr_addr_gray_rd[1]
.sym 19438 r_counter[0]_$glb_clk
.sym 19459 io_pmod[5]$SB_IO_IN
.sym 19463 $io_pmod[7]$iobuf_i
.sym 19581 $io_pmod[6]$iobuf_i
.sym 19607 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19617 i_ss$SB_IO_IN
.sym 19619 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19622 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19636 $nextpnr_ICESTORM_LC_10$O
.sym 19639 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19642 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19645 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19649 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19652 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19655 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19658 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19667 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19668 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19670 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19673 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19674 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19675 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19680 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19685 i_ss$SB_IO_IN
.sym 19716 $io_pmod[2]$iobuf_i
.sym 19729 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19732 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19735 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19737 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19742 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19758 i_mosi$SB_IO_IN
.sym 19762 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19785 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19790 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19798 i_mosi$SB_IO_IN
.sym 19804 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19806 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19824 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 19961 io_ctrl_ins.pmod_dir_state[1]
.sym 19967 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 19984 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19995 spi_if_ins.w_rx_data[5]
.sym 20018 spi_if_ins.w_rx_data[5]
.sym 20052 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20053 r_counter[0]_$glb_clk
.sym 20081 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20109 w_rx_data[0]
.sym 20114 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20122 w_rx_data[1]
.sym 20130 w_rx_data[1]
.sym 20172 w_rx_data[0]
.sym 20175 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20176 r_counter[0]_$glb_clk
.sym 20190 $PACKER_VCC_NET
.sym 20196 $PACKER_GND_NET
.sym 20223 w_rx_data[5]
.sym 20237 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20297 w_rx_data[5]
.sym 20298 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 20299 r_counter[0]_$glb_clk
.sym 20313 o_rx_h_tx_l$SB_IO_OUT
.sym 20322 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 20348 io_ctrl_ins.rf_pin_state[4]
.sym 20349 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20353 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20357 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20360 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20364 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20368 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20372 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20393 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20394 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20395 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20396 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20405 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20406 io_ctrl_ins.rf_pin_state[4]
.sym 20407 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20408 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20421 io_ctrl_ins.debug_mode_SB_LUT4_I0_O
.sym 20422 r_counter[0]_$glb_clk
.sym 20438 o_tr_vc1_b$SB_IO_OUT
.sym 20444 o_tr_vc1$SB_IO_OUT
.sym 20453 i_config[0]$SB_IO_IN
.sym 20456 o_led1$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20768 io_smi_data[5]$SB_IO_OUT
.sym 20802 i_ss_SB_LUT4_I3_O
.sym 20804 i_ss$SB_IO_IN
.sym 20844 i_mosi$SB_IO_IN
.sym 20904 int_miso
.sym 21129 i_smi_soe_se$rename$0
.sym 21151 int_miso
.sym 21241 $io_pmod[4]$iobuf_i
.sym 21438 $io_pmod[5]$iobuf_i
.sym 21449 i_mosi$SB_IO_IN
.sym 21537 io_pmod[2]$SB_IO_IN
.sym 21761 $PACKER_VCC_NET
.sym 21906 $PACKER_VCC_NET
.sym 21945 $io_pmod[2]$iobuf_i
.sym 21954 io_pmod[2]$SB_IO_IN
.sym 22005 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 22009 o_led0$SB_IO_OUT
.sym 22011 o_led1$SB_IO_OUT
.sym 22061 w_rx_data[0]
.sym 22062 $PACKER_VCC_NET
.sym 22069 w_rx_data[1]
.sym 22153 o_led1$SB_IO_OUT
.sym 22157 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 22163 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 22361 o_tr_vc2$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 i_ss_SB_LUT4_I3_O
.sym 22530 int_miso
.sym 22538 i_ss_SB_LUT4_I3_O
.sym 22563 i_mosi$SB_IO_IN
.sym 22574 i_sck$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22711 i_sck$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22970 i_smi_a3$SB_IO_IN
.sym 23100 i_sck$SB_IO_IN
.sym 23223 i_ss$SB_IO_IN
.sym 23226 i_ss$SB_IO_IN
.sym 23230 $PACKER_VCC_NET
.sym 23331 o_led0$SB_IO_OUT
.sym 23722 $PACKER_VCC_NET
.sym 23960 $PACKER_VCC_NET
.sym 23964 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 24081 $PACKER_VCC_NET
.sym 24102 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 24118 w_rx_data[0]
.sym 24123 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 24124 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 24126 w_rx_data[1]
.sym 24131 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 24139 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 24140 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 24141 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 24166 w_rx_data[0]
.sym 24175 w_rx_data[1]
.sym 24179 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 24180 r_counter[0]_$glb_clk
.sym 24181 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]_$glb_sr
.sym 24182 o_tr_vc1_b$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24607 o_led0$SB_IO_OUT
.sym 24621 i_smi_a3$SB_IO_IN
.sym 24664 i_ss$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25554 i_smi_soe_se$rename$0
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26183 $PACKER_VCC_NET
.sym 26735 o_tr_vc1_b$SB_IO_OUT
.sym 26746 o_tr_vc1_b$SB_IO_OUT
.sym 26958 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27275 $PACKER_VCC_NET
.sym 27283 $PACKER_VCC_NET
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27298 i_smi_a3$SB_IO_IN
.sym 27301 $PACKER_VCC_NET
.sym 27305 i_smi_soe_se$rename$0
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27328 $io_pmod[4]$iobuf_i
.sym 27335 $io_pmod[3]$iobuf_i
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27381 $io_pmod[5]$iobuf_i
.sym 27391 $io_pmod[7]$iobuf_i
.sym 27395 $PACKER_VCC_NET
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27410 $io_pmod[6]$iobuf_i
.sym 27413 $io_pmod[3]$iobuf_i
.sym 27425 io_pmod[2]$SB_IO_IN
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27457 $PACKER_VCC_NET
.sym 27459 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27460 $PACKER_VCC_NET
.sym 27475 $PACKER_VCC_NET
.sym 27483 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27514 i_smi_a3$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27524 i_smi_a3$SB_IO_IN
.sym 27532 i_smi_a3$SB_IO_IN
.sym 27537 $io_pmod[2]$iobuf_i
.sym 27545 o_tr_vc2$SB_IO_OUT
.sym 27549 $PACKER_VCC_NET
.sym 27551 i_smi_a3$SB_IO_IN
.sym 27552 $PACKER_GND_NET
.sym 27559 $PACKER_GND_NET
.sym 27566 i_smi_a3$SB_IO_IN
.sym 27571 $PACKER_VCC_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27593 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27619 o_tr_vc2$SB_IO_OUT
.sym 27625 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27648 o_tr_vc1_b$SB_IO_OUT
.sym 27649 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27833 r_counter[0]
.sym 27843 rx_24_fifo.wr_addr[0]
.sym 27848 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 27849 rx_24_fifo.wr_addr[0]
.sym 27852 rx_24_fifo.wr_addr[2]
.sym 27853 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27856 rx_24_fifo.wr_addr[3]
.sym 27857 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27860 rx_24_fifo.wr_addr[4]
.sym 27861 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27864 rx_24_fifo.wr_addr[5]
.sym 27865 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27868 rx_24_fifo.wr_addr[6]
.sym 27869 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27872 rx_24_fifo.wr_addr[7]
.sym 27873 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27875 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 27880 rx_24_fifo.wr_addr[2]
.sym 27884 rx_24_fifo.wr_addr[3]
.sym 27885 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 27888 rx_24_fifo.wr_addr[4]
.sym 27889 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 27892 rx_24_fifo.wr_addr[5]
.sym 27893 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 27895 $PACKER_VCC_NET
.sym 27897 $nextpnr_ICESTORM_LC_5$I3
.sym 27900 rx_24_fifo.wr_addr[6]
.sym 27904 rx_24_fifo.wr_addr[7]
.sym 27905 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 27914 rx_24_fifo.wr_addr[0]
.sym 27915 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 27916 rx_24_fifo.wr_addr[2]
.sym 27917 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 27918 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 27919 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 27920 w_rx_24_fifo_push
.sym 27921 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 27923 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 27924 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 27925 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 27930 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 27931 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 27932 rx_24_fifo.wr_addr[6]
.sym 27933 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 27939 lvds_rx_24_inst.r_phase_count[0]
.sym 27943 lvds_rx_24_inst.r_phase_count[1]
.sym 27944 $PACKER_VCC_NET
.sym 27945 lvds_rx_24_inst.r_phase_count[0]
.sym 27946 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 27948 $PACKER_VCC_NET
.sym 27949 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 27953 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 27956 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27957 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 27958 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 27959 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 27960 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27961 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27964 w_rx_24_fifo_full
.sym 27965 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3[1]
.sym 27969 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27970 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 27971 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 27972 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27973 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 27974 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 27975 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 27976 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 27977 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3[1]
.sym 27979 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27980 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 27981 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 27983 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27984 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27985 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 27986 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 27987 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 27988 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 27989 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 27991 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[0]
.sym 27992 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[1]
.sym 27993 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[2]
.sym 27994 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 27995 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[2]
.sym 27996 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q[1]
.sym 27997 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[1]
.sym 28000 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 28001 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28008 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28009 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28010 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 28015 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 28016 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28017 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28022 w_lvds_rx_24_d1_SB_LUT4_I2_O[0]
.sym 28023 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28024 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28025 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28028 w_lvds_rx_24_d1_SB_LUT4_I2_O[3]
.sym 28029 w_lvds_rx_24_d1_SB_LUT4_I2_O[2]
.sym 28030 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFNESR_D_Q_SB_DFFNESR_Q_D_SB_LUT4_O_I1[1]
.sym 28034 spi_if_ins.r_tx_byte[3]
.sym 28055 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 28056 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 28057 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 28064 w_lvds_rx_24_d1
.sym 28065 w_lvds_rx_24_d0
.sym 28066 $PACKER_VCC_NET
.sym 28322 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28332 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28333 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28342 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28346 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28357 rx_24_fifo.wr_addr[0]
.sym 28360 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28361 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28362 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28366 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28372 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28373 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28374 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28380 rx_24_fifo.wr_addr[0]
.sym 28381 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28384 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28385 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28388 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28389 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28390 w_rx_24_fifo_push
.sym 28391 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28392 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28393 w_rx_24_fifo_full
.sym 28396 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28397 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28398 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28402 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28407 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28408 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28409 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28410 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28414 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28415 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28416 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28417 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28420 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28421 w_rx_24_fifo_push
.sym 28430 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28434 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28438 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28450 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 28487 spi_if_ins.r_tx_byte[7]
.sym 28488 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 28489 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 28497 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 28511 spi_if_ins.spi.SCKr[2]
.sym 28512 spi_if_ins.spi.SCKr[1]
.sym 28513 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 28515 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28519 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 28520 $PACKER_VCC_NET
.sym 28523 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28524 $PACKER_VCC_NET
.sym 28525 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28526 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28527 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28528 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 28529 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28531 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 28532 $PACKER_VCC_NET
.sym 28533 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28537 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 28541 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28542 spi_if_ins.spi.SCKr[2]
.sym 28543 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28544 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28545 spi_if_ins.spi.SCKr[1]
.sym 28546 spi_if_ins.r_tx_byte[2]
.sym 28550 spi_if_ins.r_tx_byte[1]
.sym 28554 spi_if_ins.r_tx_byte[5]
.sym 28559 spi_if_ins.spi.r_tx_byte[1]
.sym 28560 spi_if_ins.spi.r_tx_byte[5]
.sym 28561 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28562 spi_if_ins.r_tx_byte[7]
.sym 28566 spi_if_ins.spi.r_tx_byte[3]
.sym 28567 spi_if_ins.spi.r_tx_byte[7]
.sym 28568 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28569 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28570 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28571 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 28572 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 28573 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28574 spi_if_ins.spi.r_tx_byte[2]
.sym 28575 spi_if_ins.spi.r_tx_byte[6]
.sym 28576 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28577 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28578 spi_if_ins.r_tx_byte[4]
.sym 28582 spi_if_ins.r_tx_byte[0]
.sym 28596 i_ss$SB_IO_IN
.sym 28597 spi_if_ins.r_tx_data_valid
.sym 28599 spi_if_ins.spi.r_tx_byte[0]
.sym 28600 spi_if_ins.spi.r_tx_byte[4]
.sym 28601 spi_if_ins.spi.r_tx_bit_count[2]
.sym 28602 spi_if_ins.r_tx_byte[6]
.sym 28618 r_tx_data[0]
.sym 28638 r_tx_data[6]
.sym 28658 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 28707 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 28712 smi_ctrl_ins.r_smi_test_count_24[1]
.sym 28713 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 28716 i_smi_a2_SB_LUT4_I1_O[1]
.sym 28717 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28720 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 28721 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28724 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 28725 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28728 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 28729 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28732 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 28733 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28736 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 28737 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28745 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 28812 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28813 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28814 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 28818 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 28842 rx_24_fifo.wr_addr_gray[2]
.sym 28849 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_E
.sym 28858 rx_24_fifo.wr_addr_gray[6]
.sym 28862 rx_24_fifo.wr_addr_gray[3]
.sym 28878 rx_24_fifo.wr_addr_gray_rd[6]
.sym 28890 rx_24_fifo.wr_addr_gray_rd[2]
.sym 28898 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28902 rx_24_fifo.wr_addr_gray_rd_r[0]
.sym 28903 rx_24_fifo.wr_addr_gray_rd_r[1]
.sym 28904 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 28905 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 28910 rx_24_fifo.wr_addr_gray_rd[0]
.sym 28914 rx_24_fifo.wr_addr_gray_rd[3]
.sym 28918 rx_24_fifo.wr_addr_gray_rd[1]
.sym 28922 rx_24_fifo.wr_addr[7]
.sym 28926 rx_24_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 28927 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 28928 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 28929 w_rx_24_fifo_empty
.sym 28934 rx_24_fifo.wr_addr_gray[5]
.sym 28938 rx_24_fifo.wr_addr_gray_rd[4]
.sym 28942 rx_24_fifo.wr_addr_gray_rd[5]
.sym 28950 rx_24_fifo.wr_addr_gray[0]
.sym 28954 rx_24_fifo.wr_addr_gray[4]
.sym 28958 rx_24_fifo.wr_addr_gray[1]
.sym 28986 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28994 r_tx_data[4]
.sym 29002 r_tx_data[7]
.sym 29038 w_tx_data_sys[0]
.sym 29039 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 29040 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 29041 spi_if_ins.o_cs_SB_LUT4_I0_O[3]
.sym 29045 spi_if_ins.o_cs_SB_LUT4_I0_O[1]
.sym 29050 w_tx_data_smi[0]
.sym 29051 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29052 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29053 w_tx_data_io[0]
.sym 29062 w_cs[3]
.sym 29063 w_cs[1]
.sym 29064 w_cs[2]
.sym 29065 w_cs[0]
.sym 29068 spi_if_ins.w_rx_data[5]
.sym 29069 spi_if_ins.w_rx_data[6]
.sym 29070 w_cs[0]
.sym 29071 w_cs[3]
.sym 29072 w_cs[1]
.sym 29073 w_cs[2]
.sym 29074 w_cs[0]
.sym 29075 w_cs[1]
.sym 29076 w_cs[2]
.sym 29077 w_cs[3]
.sym 29078 w_cs[0]
.sym 29079 w_cs[3]
.sym 29080 w_cs[1]
.sym 29081 w_cs[2]
.sym 29082 w_cs[0]
.sym 29083 w_cs[3]
.sym 29084 w_cs[2]
.sym 29085 w_cs[1]
.sym 29088 spi_if_ins.w_rx_data[5]
.sym 29089 spi_if_ins.w_rx_data[6]
.sym 29092 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29093 w_tx_data_io[6]
.sym 29100 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29101 w_tx_data_io[4]
.sym 29105 w_cs[0]
.sym 29136 spi_if_ins.w_rx_data[6]
.sym 29137 spi_if_ins.w_rx_data[5]
.sym 29152 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29153 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29162 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29220 i_smi_a3$SB_IO_IN
.sym 29221 w_smi_data_output[6]
.sym 29224 i_smi_a3$SB_IO_IN
.sym 29225 w_smi_data_output[2]
.sym 29226 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29227 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29228 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29229 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29230 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29231 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 29232 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29233 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 29234 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29235 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 29236 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29237 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 29238 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29239 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 29240 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29241 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 29244 i_smi_a3$SB_IO_IN
.sym 29245 w_smi_data_output[7]
.sym 29246 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29247 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 29248 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29249 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 29254 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29255 smi_ctrl_ins.r_smi_test_count_24[1]
.sym 29256 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29257 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 29270 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 29271 i_smi_soe_se$rename$0
.sym 29272 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29273 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29280 i_smi_a3$SB_IO_IN
.sym 29281 w_smi_data_output[1]
.sym 29315 lvds_rx_09_inst.r_phase_count[0]
.sym 29319 lvds_rx_09_inst.r_phase_count[1]
.sym 29320 $PACKER_VCC_NET
.sym 29321 lvds_rx_09_inst.r_phase_count[0]
.sym 29322 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 29324 $PACKER_VCC_NET
.sym 29325 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 29328 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 29329 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[1]
.sym 29330 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29331 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 29332 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 29333 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29337 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFNESR_D_Q[0]
.sym 29338 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29339 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 29340 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 29341 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29344 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29345 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29349 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29350 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29351 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29352 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29353 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29355 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29356 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29357 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29360 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 29361 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29362 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29363 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29364 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29365 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29367 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 29368 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 29369 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29371 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 29372 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 29373 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29375 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29376 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29377 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29378 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 29390 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 29398 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 29406 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 29435 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 29436 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 29437 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 29443 sys_ctrl_ins.reset_count[0]
.sym 29448 sys_ctrl_ins.reset_count[1]
.sym 29450 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29452 sys_ctrl_ins.reset_count[2]
.sym 29453 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29454 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29456 sys_ctrl_ins.reset_count[3]
.sym 29457 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29461 sys_ctrl_ins.reset_count[0]
.sym 29464 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29465 sys_ctrl_ins.reset_cmd
.sym 29466 sys_ctrl_ins.reset_count[3]
.sym 29467 sys_ctrl_ins.reset_count[2]
.sym 29468 sys_ctrl_ins.reset_count[1]
.sym 29469 sys_ctrl_ins.reset_count[0]
.sym 29470 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29472 sys_ctrl_ins.reset_count[1]
.sym 29473 sys_ctrl_ins.reset_count[0]
.sym 29490 $PACKER_GND_NET
.sym 29497 sys_ctrl_ins.reset_cmd
.sym 29506 w_rx_24_fifo_empty
.sym 29510 w_rx_24_fifo_full
.sym 29514 io_pmod[2]$SB_IO_IN
.sym 29518 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29519 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 29520 w_cs[2]
.sym 29521 w_fetch
.sym 29526 w_rx_09_fifo_full
.sym 29539 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29540 w_tx_data_smi[2]
.sym 29541 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[2]
.sym 29543 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29544 w_tx_data_io[7]
.sym 29545 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 29547 w_tx_data_io[2]
.sym 29548 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29549 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 29551 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29552 w_tx_data_io[5]
.sym 29553 spi_if_ins.o_cs_SB_LUT4_I0_O[2]
.sym 29554 w_tx_data_smi[3]
.sym 29555 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29556 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29557 w_tx_data_io[3]
.sym 29559 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29560 w_cs[1]
.sym 29561 w_fetch
.sym 29562 w_tx_data_smi[1]
.sym 29563 smi_ctrl_ins.o_data_out_SB_LUT4_I2_I3[0]
.sym 29564 spi_if_ins.o_cs_SB_LUT4_I1_O[2]
.sym 29565 w_tx_data_io[1]
.sym 29570 r_tx_data[1]
.sym 29582 r_tx_data[2]
.sym 29586 w_ioc[4]
.sym 29587 w_cs[0]
.sym 29588 w_fetch
.sym 29589 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 29590 r_tx_data[5]
.sym 29594 r_tx_data[3]
.sym 29602 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 29608 spi_if_ins.w_rx_data[5]
.sym 29609 spi_if_ins.w_rx_data[6]
.sym 29613 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O
.sym 29617 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 29622 w_fetch
.sym 29623 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 29624 w_load
.sym 29625 w_cs[0]
.sym 29635 w_fetch
.sym 29636 w_cs[1]
.sym 29637 w_load
.sym 29638 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29639 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29640 spi_if_ins.state_if[0]
.sym 29641 spi_if_ins.state_if[1]
.sym 29643 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29644 spi_if_ins.state_if[0]
.sym 29645 spi_if_ins.state_if[1]
.sym 29650 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29651 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29652 spi_if_ins.state_if[0]
.sym 29653 spi_if_ins.state_if[1]
.sym 29654 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29663 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29664 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29665 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29668 spi_if_ins.state_if[0]
.sym 29669 spi_if_ins.state_if[1]
.sym 29671 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29672 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 29673 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29675 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29676 spi_if_ins.state_if[0]
.sym 29677 spi_if_ins.state_if[1]
.sym 29678 spi_if_ins.state_if[0]
.sym 29679 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29680 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29681 spi_if_ins.state_if[1]
.sym 29682 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29683 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29684 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 29685 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29688 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29689 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29690 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29691 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29692 spi_if_ins.state_if[0]
.sym 29693 spi_if_ins.state_if[1]
.sym 29695 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29696 spi_if_ins.state_if[1]
.sym 29697 spi_if_ins.state_if[0]
.sym 29714 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 29731 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 29736 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 29740 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29741 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29744 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 29745 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29748 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 29749 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29752 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 29753 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29756 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 29757 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29760 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 29761 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29765 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 29772 smi_ctrl_ins.r_smi_test_count_09[1]
.sym 29773 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 29774 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 29775 smi_ctrl_ins.r_last_soe_1
.sym 29776 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29777 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29778 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 29779 smi_ctrl_ins.r_last_soe_1
.sym 29780 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29781 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29789 i_smi_a2_SB_LUT4_I1_O[2]
.sym 29790 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[0]
.sym 29791 i_smi_soe_se$rename$0
.sym 29792 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29793 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[3]
.sym 29802 smi_ctrl_ins.r_last_soe_1
.sym 29806 i_smi_soe_se$rename$0
.sym 29828 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 29829 w_rx_09_fifo_data[1]
.sym 29840 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 29841 w_rx_09_fifo_data[0]
.sym 29842 w_lvds_rx_09_d1
.sym 29843 w_lvds_rx_09_d0
.sym 29844 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29845 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29848 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29849 w_lvds_rx_09_d0
.sym 29856 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 29857 w_lvds_rx_09_d1
.sym 29859 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 29864 rx_09_fifo.wr_addr[2]
.sym 29868 rx_09_fifo.wr_addr[3]
.sym 29869 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[2]
.sym 29871 $PACKER_VCC_NET
.sym 29873 $nextpnr_ICESTORM_LC_2$I3
.sym 29876 rx_09_fifo.wr_addr[4]
.sym 29880 rx_09_fifo.wr_addr[5]
.sym 29881 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[4]
.sym 29884 rx_09_fifo.wr_addr[6]
.sym 29885 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[5]
.sym 29888 rx_09_fifo.wr_addr[7]
.sym 29889 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[6]
.sym 29891 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29892 w_rx_09_fifo_full
.sym 29893 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29896 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 29897 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 29900 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 29901 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 29902 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[6]
.sym 29903 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[1]
.sym 29904 w_rx_09_fifo_push
.sym 29905 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[3]
.sym 29908 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 29909 w_rx_09_fifo_push
.sym 29912 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 29913 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 29916 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 29917 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 29918 rx_09_fifo.wr_addr[0]
.sym 29919 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[2]
.sym 29920 rx_09_fifo.wr_addr[2]
.sym 29921 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 29923 rx_09_fifo.wr_addr[0]
.sym 29928 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[1]
.sym 29929 rx_09_fifo.wr_addr[0]
.sym 29932 rx_09_fifo.wr_addr[2]
.sym 29933 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 29936 rx_09_fifo.wr_addr[3]
.sym 29937 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 29940 rx_09_fifo.wr_addr[4]
.sym 29941 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 29944 rx_09_fifo.wr_addr[5]
.sym 29945 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 29948 rx_09_fifo.wr_addr[6]
.sym 29949 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 29952 rx_09_fifo.wr_addr[7]
.sym 29953 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 29994 spi_if_ins.spi.r_rx_byte[6]
.sym 30002 spi_if_ins.spi.r_rx_byte[7]
.sym 30026 spi_if_ins.w_rx_data[3]
.sym 30030 spi_if_ins.w_rx_data[4]
.sym 30034 spi_if_ins.w_rx_data[2]
.sym 30052 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[0]
.sym 30053 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 30055 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30056 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 30057 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30058 w_ioc[1]
.sym 30059 w_ioc[4]
.sym 30060 w_ioc[3]
.sym 30061 w_ioc[2]
.sym 30062 w_ioc[4]
.sym 30063 w_ioc[3]
.sym 30064 w_ioc[1]
.sym 30065 w_ioc[2]
.sym 30067 w_ioc[1]
.sym 30068 w_ioc[4]
.sym 30069 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30071 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30072 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30073 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 30076 w_ioc[2]
.sym 30077 w_ioc[3]
.sym 30080 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 30081 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 30084 w_ioc[0]
.sym 30085 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 30086 o_shdn_tx_lna$SB_IO_OUT
.sym 30087 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30088 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30089 io_ctrl_ins.pmod_dir_state[2]
.sym 30090 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 30091 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30092 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 30093 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 30096 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30097 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30098 i_config[0]$SB_IO_IN
.sym 30099 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 30100 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 30101 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 30102 o_led1$SB_IO_OUT
.sym 30103 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 30104 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 30105 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 30106 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30107 io_ctrl_ins.o_pmod[2]
.sym 30108 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30109 io_ctrl_ins.rf_mode[0]
.sym 30110 i_config[1]$SB_IO_IN
.sym 30111 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 30112 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 30113 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 30114 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30115 io_ctrl_ins.o_pmod[1]
.sym 30116 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30117 io_ctrl_ins.debug_mode[1]
.sym 30122 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30123 io_ctrl_ins.o_pmod[4]
.sym 30124 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30125 io_ctrl_ins.rf_mode[2]
.sym 30126 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30130 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30131 io_ctrl_ins.o_pmod[3]
.sym 30132 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30133 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30134 o_shdn_rx_lna$SB_IO_OUT
.sym 30135 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30136 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30137 io_ctrl_ins.pmod_dir_state[1]
.sym 30138 spi_if_ins.w_rx_data[6]
.sym 30143 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30144 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30145 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 30146 w_rx_data[4]
.sym 30157 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 30158 w_rx_data[2]
.sym 30173 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30174 w_rx_data[3]
.sym 30183 i_smi_a1$SB_IO_IN
.sym 30184 i_smi_a3$SB_IO_IN
.sym 30185 i_smi_a2$SB_IO_IN
.sym 30199 i_smi_a2$SB_IO_IN
.sym 30200 i_smi_a1$SB_IO_IN
.sym 30201 i_smi_a3$SB_IO_IN
.sym 30202 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30242 i_smi_a2_SB_LUT4_I1_O[0]
.sym 30243 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 30244 i_smi_a2_SB_LUT4_I1_O[2]
.sym 30245 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 30246 i_smi_a2_SB_LUT4_I1_O[0]
.sym 30247 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 30248 i_smi_a2_SB_LUT4_I1_O[2]
.sym 30249 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 30268 i_smi_a3$SB_IO_IN
.sym 30269 w_smi_data_output[3]
.sym 30368 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 30369 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 30374 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30386 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30390 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 30398 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[4]
.sym 30399 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[5]
.sym 30400 rx_09_fifo.wr_addr[4]
.sym 30401 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0_SB_LUT4_O_I3[3]
.sym 30402 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30406 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 30412 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30413 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 30414 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30418 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30422 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30429 rx_09_fifo.wr_addr[0]
.sym 30430 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30435 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 30436 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30437 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30438 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 30439 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30440 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30441 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30450 w_rx_09_fifo_push
.sym 30451 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30452 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 30453 w_rx_09_fifo_full
.sym 30456 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30457 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30460 rx_09_fifo.wr_addr[0]
.sym 30461 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30463 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[0]
.sym 30464 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 30465 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 30494 spi_if_ins.spi.r_rx_byte[1]
.sym 30502 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30518 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30522 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30538 i_sck$SB_IO_IN
.sym 30542 spi_if_ins.spi.SCKr[1]
.sym 30550 spi_if_ins.spi.SCKr[0]
.sym 30558 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30562 spi_if_ins.w_rx_data[2]
.sym 30566 spi_if_ins.w_rx_data[0]
.sym 30570 spi_if_ins.w_rx_data[4]
.sym 30574 w_ioc[0]
.sym 30575 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30576 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30577 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I2[1]
.sym 30578 spi_if_ins.w_rx_data[3]
.sym 30582 spi_if_ins.w_rx_data[1]
.sym 30586 w_ioc[4]
.sym 30587 w_ioc[1]
.sym 30588 w_ioc[0]
.sym 30589 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30591 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 30592 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30593 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30594 spi_if_ins.w_rx_data[1]
.sym 30598 w_ioc[0]
.sym 30599 w_ioc[4]
.sym 30600 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30601 w_ioc[1]
.sym 30602 spi_if_ins.w_rx_data[0]
.sym 30606 io_ctrl_ins.o_pmod[7]
.sym 30607 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30608 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 30609 i_button$SB_IO_IN
.sym 30610 o_tr_vc2$SB_IO_OUT
.sym 30611 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30612 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30613 io_ctrl_ins.pmod_dir_state[3]
.sym 30614 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30615 io_ctrl_ins.pmod_dir_state[5]
.sym 30616 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30617 io_ctrl_ins.o_pmod[5]
.sym 30618 w_ioc[1]
.sym 30619 w_ioc[4]
.sym 30620 w_ioc[0]
.sym 30621 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30624 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 30625 w_ioc[0]
.sym 30626 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30627 io_ctrl_ins.o_pmod[0]
.sym 30628 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]
.sym 30629 io_ctrl_ins.debug_mode[0]
.sym 30630 w_rx_data[5]
.sym 30634 w_rx_data[0]
.sym 30638 w_rx_data[7]
.sym 30644 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]
.sym 30645 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30646 w_rx_data[1]
.sym 30650 w_rx_data[6]
.sym 30654 io_ctrl_ins.mixer_en_state
.sym 30655 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 30656 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 30657 o_led0$SB_IO_OUT
.sym 30658 w_rx_data[1]
.sym 30662 w_rx_data[0]
.sym 30666 io_ctrl_ins.debug_mode[0]
.sym 30667 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30668 io_ctrl_ins.rf_mode[2]
.sym 30669 io_ctrl_ins.debug_mode[1]
.sym 30670 w_rx_data[3]
.sym 30674 w_rx_data[2]
.sym 30680 io_ctrl_ins.debug_mode[0]
.sym 30681 io_ctrl_ins.debug_mode[1]
.sym 30686 w_rx_data[4]
.sym 30695 io_ctrl_ins.rf_pin_state[1]
.sym 30696 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30697 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30710 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30711 io_ctrl_ins.rf_mode[2]
.sym 30712 io_ctrl_ins.rf_pin_state[2]
.sym 30713 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30718 io_ctrl_ins.rf_pin_state[0]
.sym 30719 io_ctrl_ins.rf_mode[2]
.sym 30720 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30721 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30764 i_smi_a3$SB_IO_IN
.sym 30765 w_smi_data_output[5]
.sym 30777 i_smi_a3$SB_IO_IN
.sym 30784 i_smi_a3$SB_IO_IN
.sym 30785 w_smi_data_output[4]
.sym 30868 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 30869 io_pmod[4]$SB_IO_IN
.sym 30872 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 30873 io_pmod[5]$SB_IO_IN
.sym 30882 rx_09_fifo.wr_addr_gray[5]
.sym 30886 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 30887 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 30888 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 30889 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 30890 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30894 rx_09_fifo.wr_addr_gray[2]
.sym 30898 rx_09_fifo.wr_addr_gray[0]
.sym 30902 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30906 rx_09_fifo.wr_addr_gray_rd[2]
.sym 30910 rx_09_fifo.wr_addr_gray_rd[0]
.sym 30914 rx_09_fifo.wr_addr[7]
.sym 30918 rx_09_fifo.wr_addr_gray[4]
.sym 30922 rx_09_fifo.wr_addr_gray_rd[3]
.sym 30930 rx_09_fifo.wr_addr_gray[6]
.sym 30938 rx_09_fifo.wr_addr_gray[3]
.sym 30942 rx_09_fifo.wr_addr_gray[1]
.sym 30948 spi_if_ins.spi.r3_rx_done
.sym 30949 spi_if_ins.spi.r2_rx_done
.sym 30970 spi_if_ins.spi.r2_rx_done
.sym 30974 spi_if_ins.spi.r_rx_done
.sym 30984 i_ss$SB_IO_IN
.sym 30985 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31006 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31010 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31014 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31018 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31022 i_mosi$SB_IO_IN
.sym 31026 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31030 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31038 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31042 spi_if_ins.spi.r_rx_byte[3]
.sym 31046 spi_if_ins.spi.r_rx_byte[2]
.sym 31058 spi_if_ins.spi.r_rx_byte[4]
.sym 31062 spi_if_ins.spi.r_rx_byte[0]
.sym 31066 spi_if_ins.spi.r_rx_byte[5]
.sym 31086 io_ctrl_ins.pmod_dir_state[6]
.sym 31087 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31088 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31089 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[3]
.sym 31096 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[0]
.sym 31097 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I0_O[1]
.sym 31100 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31101 i_config[3]$SB_IO_IN
.sym 31104 i_button_SB_LUT4_I3_O[0]
.sym 31105 i_button_SB_LUT4_I3_O[1]
.sym 31106 w_rx_data[5]
.sym 31110 w_rx_data[3]
.sym 31114 o_rx_h_tx_l$SB_IO_OUT
.sym 31115 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31116 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31117 io_ctrl_ins.pmod_dir_state[7]
.sym 31118 w_rx_data[2]
.sym 31122 w_rx_data[4]
.sym 31126 w_rx_data[6]
.sym 31130 w_rx_data[7]
.sym 31134 o_tr_vc1_b$SB_IO_OUT
.sym 31135 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31136 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31137 io_ctrl_ins.pmod_dir_state[4]
.sym 31140 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 31141 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31142 w_rx_data[7]
.sym 31146 w_rx_data[6]
.sym 31150 o_tr_vc1$SB_IO_OUT
.sym 31151 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31152 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 31153 i_config[2]$SB_IO_IN
.sym 31158 io_ctrl_ins.o_pmod[6]
.sym 31159 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31160 w_ioc[0]
.sym 31161 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[3]
.sym 31164 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3_SB_LUT4_I2_O[1]
.sym 31165 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31168 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31169 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31170 w_rx_data[2]
.sym 31174 w_rx_data[0]
.sym 31178 w_rx_data[1]
.sym 31186 w_rx_data[3]
.sym 31194 w_rx_data[4]
.sym 31200 io_ctrl_ins.rf_mode[0]
.sym 31201 io_ctrl_ins.rf_mode[2]
.sym 31202 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31203 io_ctrl_ins.rf_mode[0]
.sym 31204 io_ctrl_ins.rf_mode[2]
.sym 31205 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31223 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31224 io_ctrl_ins.rf_pin_state[6]
.sym 31225 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31226 io_ctrl_ins.rf_pin_state[3]
.sym 31227 io_ctrl_ins.rf_mode[2]
.sym 31228 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31229 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31231 io_ctrl_ins.rf_pin_state[7]
.sym 31232 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31233 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31269 i_ss$SB_IO_IN
.sym 31398 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 31399 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 31400 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 31401 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 31431 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 31432 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 31433 io_pmod[2]$SB_IO_IN
.sym 31442 rx_09_fifo.wr_addr_gray_rd[6]
.sym 31446 rx_09_fifo.wr_addr_gray_rd[7]
.sym 31454 rx_09_fifo.wr_addr_gray_rd[1]
.sym 31491 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31496 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31500 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31501 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31504 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31505 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31511 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31512 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31513 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31515 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31516 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31517 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31521 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31522 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31538 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31542 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31546 i_mosi$SB_IO_IN
.sym 31550 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31594 spi_if_ins.w_rx_data[5]
.sym 31618 w_rx_data[1]
.sym 31646 w_rx_data[0]
.sym 31678 w_rx_data[5]
.sym 31694 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31695 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31696 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31697 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31702 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31703 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31704 io_ctrl_ins.rf_pin_state[4]
.sym 31705 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32167 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 32168 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[1]
.sym 32169 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 32182 w_rx_data[0]
.sym 32190 w_rx_data[1]
.sym 32709 o_tr_vc1_b$SB_IO_OUT
