{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705798750839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705798750839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 17:59:10 2024 " "Processing started: Sat Jan 20 17:59:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705798750839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705798750839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASCIICodes -c ASCIICodes " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASCIICodes -c ASCIICodes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705798750839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705798751161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705798751161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pknad/documents/eee333_verilog/lab1/lab1.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/pknad/documents/eee333_verilog/lab1/lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASCII27Seg " "Found entity 1: ASCII27Seg" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705798757431 ""} { "Info" "ISGN_ENTITY_NAME" "2 ASCIICodes " "Found entity 2: ASCIICodes" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705798757431 ""} { "Info" "ISGN_ENTITY_NAME" "3 Dec27Seg " "Found entity 3: Dec27Seg" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705798757431 ""} { "Info" "ISGN_ENTITY_NAME" "4 ascii_numb_tb " "Found entity 4: ascii_numb_tb" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705798757431 ""} { "Info" "ISGN_ENTITY_NAME" "5 decimal_numb_tb " "Found entity 5: decimal_numb_tb" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705798757431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705798757431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASCIICodes " "Elaborating entity \"ASCIICodes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705798757457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCII27Seg ASCII27Seg:SegH4 " "Elaborating entity \"ASCII27Seg\" for hierarchy \"ASCII27Seg:SegH4\"" {  } { { "../lab1.v" "SegH4" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705798757458 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg4\[0\] VCC " "Pin \"HexSeg4\[0\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg4\[3\] VCC " "Pin \"HexSeg4\[3\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg3\[1\] VCC " "Pin \"HexSeg3\[1\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg3\[2\] VCC " "Pin \"HexSeg3\[2\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg2\[0\] VCC " "Pin \"HexSeg2\[0\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg2\[1\] VCC " "Pin \"HexSeg2\[1\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg2\[2\] VCC " "Pin \"HexSeg2\[2\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg2\[6\] VCC " "Pin \"HexSeg2\[6\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg1\[2\] VCC " "Pin \"HexSeg1\[2\]\" is stuck at VCC" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg1\[4\] GND " "Pin \"HexSeg1\[4\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg1\[5\] GND " "Pin \"HexSeg1\[5\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg0\[2\] GND " "Pin \"HexSeg0\[2\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexSeg0\[4\] GND " "Pin \"HexSeg0\[4\]\" is stuck at GND" {  } { { "../lab1.v" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/lab1/lab1.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705798757745 "|ASCIICodes|HexSeg0[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705798757745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705798757843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705798757843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705798757864 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705798757864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705798757864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705798757875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 17:59:17 2024 " "Processing ended: Sat Jan 20 17:59:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705798757875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705798757875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705798757875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705798757875 ""}
