

================================================================
== Vitis HLS Report for 'v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2'
================================================================
* Date:           Fri Mar  1 09:43:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  5.253 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    32772|  26.936 ns|  0.221 ms|    4|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_2052_2  |        2|    32770|         5|          1|          1|  0 ~ 32767|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    271|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    207|    -|
|Register         |        -|    -|     450|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     450|    594|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_9_2_8_1_1_U196  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln2052_fu_375_p2              |         +|   0|  0|  20|          15|           1|
    |add_ln2174_1_fu_685_p2            |         +|   0|  0|  10|          10|          10|
    |add_ln2174_2_fu_691_p2            |         +|   0|  0|  10|          10|          10|
    |add_ln2174_fu_559_p2              |         +|   0|  0|  14|           9|           2|
    |add_ln2175_1_fu_714_p2            |         +|   0|  0|  10|          10|          10|
    |add_ln2175_2_fu_720_p2            |         +|   0|  0|  10|          10|          10|
    |add_ln2175_fu_569_p2              |         +|   0|  0|  14|           9|           2|
    |out_x_fu_381_p2                   |         -|   0|  0|  23|          16|          16|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_605                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op62_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp148_i_fu_397_p2                |      icmp|   0|  0|  20|          15|           1|
    |icmp_ln2052_fu_369_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln2062_fu_391_p2             |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |p_cast21_i_cast_fu_304_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln2143_1_fu_520_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln2143_2_fu_527_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln2143_3_fu_534_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln2143_4_fu_541_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln2143_5_fu_548_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln2143_fu_513_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln2177_fu_751_p3           |    select|   0|  0|   8|           1|           8|
    |stream_out_hresampled_din         |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 271|         151|         183|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_1             |   9|          2|   15|         30|
    |inpix_0_0_0_0_0_load584_i_out_o  |   9|          2|    8|         16|
    |inpix_0_1_0_0_0_load586_i_out_o  |   9|          2|    8|         16|
    |inpix_0_2_0_0_0_load588_i_out_o  |   9|          2|    8|         16|
    |ovrlayYUV_blk_n                  |   9|          2|    1|          2|
    |p_0_0_0_0_0450590_i_fu_154       |   9|          2|    8|         16|
    |p_0_1_0_0_0592_i_fu_158          |   9|          2|    8|         16|
    |p_0_1_0_0_0593601_i_fu_142       |   9|          2|    8|         16|
    |p_0_2_0_0_0594_i_fu_162          |   9|          2|    8|         16|
    |p_0_2_0_0_0595604_i_fu_146       |   9|          2|    8|         16|
    |p_out1_o                         |   9|          2|    8|         16|
    |p_out2_o                         |   9|          2|    8|         16|
    |p_out3_o                         |   9|          2|    8|         16|
    |p_out_o                          |   9|          2|    8|         16|
    |pixbuf_y_5_fu_170                |   9|          2|    8|         16|
    |pixbuf_y_5_out_o                 |   9|          2|    8|         16|
    |pixbuf_y_6_fu_174                |   9|          2|    8|         16|
    |pixbuf_y_7_fu_178                |   9|          2|    8|         16|
    |pixbuf_y_fu_166                  |   9|          2|    8|         16|
    |stream_out_hresampled_blk_n      |   9|          2|    1|          2|
    |x_fu_150                         |   9|          2|   15|         30|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 207|         46|  170|        340|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln2174_reg_958                          |   9|   0|    9|          0|
    |add_ln2175_reg_963                          |   9|   0|    9|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |cmp148_i_reg_900                            |   1|   0|    1|          0|
    |cmp148_i_reg_900_pp0_iter1_reg              |   1|   0|    1|          0|
    |icmp_ln2052_reg_887                         |   1|   0|    1|          0|
    |icmp_ln2062_reg_896                         |   1|   0|    1|          0|
    |inpix_0_0_0_0_0_load_reg_968                |   8|   0|    8|          0|
    |inpix_0_0_0_0_0_load_reg_968_pp0_iter3_reg  |   8|   0|    8|          0|
    |inpix_0_1_0_0_0_load_reg_973                |   8|   0|    8|          0|
    |inpix_0_1_0_0_0_load_reg_973_pp0_iter3_reg  |   8|   0|    8|          0|
    |inpix_0_2_0_0_0_load_reg_978                |   8|   0|    8|          0|
    |inpix_0_2_0_0_0_load_reg_978_pp0_iter3_reg  |   8|   0|    8|          0|
    |odd_col_reg_891                             |   1|   0|    1|          0|
    |p_0_0_0_0_0450590_i_fu_154                  |   8|   0|    8|          0|
    |p_0_1_0_0_0592_i_fu_158                     |   8|   0|    8|          0|
    |p_0_1_0_0_0593601_i_fu_142                  |   8|   0|    8|          0|
    |p_0_2_0_0_0594_i_fu_162                     |   8|   0|    8|          0|
    |p_0_2_0_0_0595604_i_fu_146                  |   8|   0|    8|          0|
    |p_cast21_i_cast_reg_882                     |   2|   0|    2|          0|
    |pixbuf_y_10_reg_927                         |   8|   0|    8|          0|
    |pixbuf_y_11_reg_933                         |   8|   0|    8|          0|
    |pixbuf_y_5_fu_170                           |   8|   0|    8|          0|
    |pixbuf_y_6_fu_174                           |   8|   0|    8|          0|
    |pixbuf_y_7_fu_178                           |   8|   0|    8|          0|
    |pixbuf_y_8_reg_914                          |   8|   0|    8|          0|
    |pixbuf_y_9_reg_921                          |   8|   0|    8|          0|
    |pixbuf_y_fu_166                             |   8|   0|    8|          0|
    |select_ln2143_2_reg_938                     |   8|   0|    8|          0|
    |select_ln2143_3_reg_943                     |   8|   0|    8|          0|
    |select_ln2143_4_reg_948                     |   8|   0|    8|          0|
    |select_ln2143_5_reg_953                     |   8|   0|    8|          0|
    |tmp_1_reg_993                               |   8|   0|    8|          0|
    |tmp_3_reg_910                               |   1|   0|    1|          0|
    |tmp_8_i_reg_983                             |   8|   0|    8|          0|
    |tmp_reg_988                                 |   8|   0|    8|          0|
    |x_fu_150                                    |  15|   0|   15|          0|
    |icmp_ln2052_reg_887                         |  64|  32|    1|          0|
    |odd_col_reg_891                             |  64|  32|    1|          0|
    |tmp_3_reg_910                               |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 450|  96|  261|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2|  return value|
|ovrlayYUV_dout                          |   in|   24|     ap_fifo|                                      ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid                |   in|    5|     ap_fifo|                                      ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap                      |   in|    5|     ap_fifo|                                      ovrlayYUV|       pointer|
|ovrlayYUV_empty_n                       |   in|    1|     ap_fifo|                                      ovrlayYUV|       pointer|
|ovrlayYUV_read                          |  out|    1|     ap_fifo|                                      ovrlayYUV|       pointer|
|stream_out_hresampled_din               |  out|   24|     ap_fifo|                          stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid    |   in|    3|     ap_fifo|                          stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap          |   in|    3|     ap_fifo|                          stream_out_hresampled|       pointer|
|stream_out_hresampled_full_n            |   in|    1|     ap_fifo|                          stream_out_hresampled|       pointer|
|stream_out_hresampled_write             |  out|    1|     ap_fifo|                          stream_out_hresampled|       pointer|
|pixbuf_y_4                              |   in|    8|     ap_none|                                     pixbuf_y_4|        scalar|
|pixbuf_y_3                              |   in|    8|     ap_none|                                     pixbuf_y_3|        scalar|
|pixbuf_y_2                              |   in|    8|     ap_none|                                     pixbuf_y_2|        scalar|
|pixbuf_y_1                              |   in|    8|     ap_none|                                     pixbuf_y_1|        scalar|
|p_0_2_0_0_0595605_lcssa647_i            |   in|    8|     ap_none|                   p_0_2_0_0_0595605_lcssa647_i|        scalar|
|p_0_1_0_0_0593602_lcssa644_i            |   in|    8|     ap_none|                   p_0_1_0_0_0593602_lcssa644_i|        scalar|
|p_0_2_0_0_0595_lcssa624_i               |   in|    8|     ap_none|                      p_0_2_0_0_0595_lcssa624_i|        scalar|
|p_0_1_0_0_0593_lcssa621_i               |   in|    8|     ap_none|                      p_0_1_0_0_0593_lcssa621_i|        scalar|
|p_0_0_0_0_0450591_lcssa618_i            |   in|    8|     ap_none|                   p_0_0_0_0_0450591_lcssa618_i|        scalar|
|loopWidth                               |   in|   16|     ap_none|                                      loopWidth|        scalar|
|p_read                                  |   in|    1|     ap_none|                                         p_read|        scalar|
|p_cast21_i                              |   in|    1|     ap_none|                                     p_cast21_i|        scalar|
|select_ln2047                           |   in|    2|     ap_none|                                  select_ln2047|        scalar|
|width_val12_load                        |   in|   16|     ap_none|                               width_val12_load|        scalar|
|pixbuf_y_9_out                          |  out|    8|      ap_vld|                                 pixbuf_y_9_out|       pointer|
|pixbuf_y_9_out_ap_vld                   |  out|    1|      ap_vld|                                 pixbuf_y_9_out|       pointer|
|pixbuf_y_8_out                          |  out|    8|      ap_vld|                                 pixbuf_y_8_out|       pointer|
|pixbuf_y_8_out_ap_vld                   |  out|    1|      ap_vld|                                 pixbuf_y_8_out|       pointer|
|pixbuf_y_7_out                          |  out|    8|      ap_vld|                                 pixbuf_y_7_out|       pointer|
|pixbuf_y_7_out_ap_vld                   |  out|    1|      ap_vld|                                 pixbuf_y_7_out|       pointer|
|pixbuf_y_6_out                          |  out|    8|      ap_vld|                                 pixbuf_y_6_out|       pointer|
|pixbuf_y_6_out_ap_vld                   |  out|    1|      ap_vld|                                 pixbuf_y_6_out|       pointer|
|pixbuf_y_5_out_i                        |   in|    8|     ap_ovld|                                 pixbuf_y_5_out|       pointer|
|pixbuf_y_5_out_o                        |  out|    8|     ap_ovld|                                 pixbuf_y_5_out|       pointer|
|pixbuf_y_5_out_o_ap_vld                 |  out|    1|     ap_ovld|                                 pixbuf_y_5_out|       pointer|
|p_0_2_0_0_0595604_i_out                 |  out|    8|      ap_vld|                        p_0_2_0_0_0595604_i_out|       pointer|
|p_0_2_0_0_0595604_i_out_ap_vld          |  out|    1|      ap_vld|                        p_0_2_0_0_0595604_i_out|       pointer|
|p_0_1_0_0_0593601_i_out                 |  out|    8|      ap_vld|                        p_0_1_0_0_0593601_i_out|       pointer|
|p_0_1_0_0_0593601_i_out_ap_vld          |  out|    1|      ap_vld|                        p_0_1_0_0_0593601_i_out|       pointer|
|p_out_i                                 |   in|    8|     ap_ovld|                                          p_out|       pointer|
|p_out_o                                 |  out|    8|     ap_ovld|                                          p_out|       pointer|
|p_out_o_ap_vld                          |  out|    1|     ap_ovld|                                          p_out|       pointer|
|p_out1_i                                |   in|    8|     ap_ovld|                                         p_out1|       pointer|
|p_out1_o                                |  out|    8|     ap_ovld|                                         p_out1|       pointer|
|p_out1_o_ap_vld                         |  out|    1|     ap_ovld|                                         p_out1|       pointer|
|p_out2_i                                |   in|    8|     ap_ovld|                                         p_out2|       pointer|
|p_out2_o                                |  out|    8|     ap_ovld|                                         p_out2|       pointer|
|p_out2_o_ap_vld                         |  out|    1|     ap_ovld|                                         p_out2|       pointer|
|p_out3_i                                |   in|    8|     ap_ovld|                                         p_out3|       pointer|
|p_out3_o                                |  out|    8|     ap_ovld|                                         p_out3|       pointer|
|p_out3_o_ap_vld                         |  out|    1|     ap_ovld|                                         p_out3|       pointer|
|inpix_0_2_0_0_0_load588_i_out_i         |   in|    8|     ap_ovld|                  inpix_0_2_0_0_0_load588_i_out|       pointer|
|inpix_0_2_0_0_0_load588_i_out_o         |  out|    8|     ap_ovld|                  inpix_0_2_0_0_0_load588_i_out|       pointer|
|inpix_0_2_0_0_0_load588_i_out_o_ap_vld  |  out|    1|     ap_ovld|                  inpix_0_2_0_0_0_load588_i_out|       pointer|
|inpix_0_1_0_0_0_load586_i_out_i         |   in|    8|     ap_ovld|                  inpix_0_1_0_0_0_load586_i_out|       pointer|
|inpix_0_1_0_0_0_load586_i_out_o         |  out|    8|     ap_ovld|                  inpix_0_1_0_0_0_load586_i_out|       pointer|
|inpix_0_1_0_0_0_load586_i_out_o_ap_vld  |  out|    1|     ap_ovld|                  inpix_0_1_0_0_0_load586_i_out|       pointer|
|inpix_0_0_0_0_0_load584_i_out_i         |   in|    8|     ap_ovld|                  inpix_0_0_0_0_0_load584_i_out|       pointer|
|inpix_0_0_0_0_0_load584_i_out_o         |  out|    8|     ap_ovld|                  inpix_0_0_0_0_0_load584_i_out|       pointer|
|inpix_0_0_0_0_0_load584_i_out_o_ap_vld  |  out|    1|     ap_ovld|                  inpix_0_0_0_0_0_load584_i_out|       pointer|
+----------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593601_i = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_1_0_0_0593601_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595604_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_2_0_0_0595604_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2010->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 10 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0450590_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0_0_0450590_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0592_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_1_0_0_0592_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0594_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_2_0_0_0594_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pixbuf_y = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 14 'alloca' 'pixbuf_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pixbuf_y_5 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 15 'alloca' 'pixbuf_y_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pixbuf_y_6 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 16 'alloca' 'pixbuf_y_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pixbuf_y_7 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 17 'alloca' 'pixbuf_y_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%width_val12_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width_val12_load"   --->   Operation 18 'read' 'width_val12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln2047_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln2047"   --->   Operation 19 'read' 'select_ln2047_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast21_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_cast21_i"   --->   Operation 20 'read' 'p_cast21_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read23 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 21 'read' 'p_read23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 22 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0450591_lcssa618_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0450591_lcssa618_i"   --->   Operation 23 'read' 'p_0_0_0_0_0450591_lcssa618_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593_lcssa621_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_0593_lcssa621_i"   --->   Operation 24 'read' 'p_0_1_0_0_0593_lcssa621_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595_lcssa624_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_2_0_0_0595_lcssa624_i"   --->   Operation 25 'read' 'p_0_2_0_0_0595_lcssa624_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593602_lcssa644_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_0593602_lcssa644_i"   --->   Operation 26 'read' 'p_0_1_0_0_0593602_lcssa644_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595605_lcssa647_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_2_0_0_0595605_lcssa647_i"   --->   Operation 27 'read' 'p_0_2_0_0_0595605_lcssa647_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pixbuf_y_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_1"   --->   Operation 28 'read' 'pixbuf_y_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pixbuf_y_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_2"   --->   Operation 29 'read' 'pixbuf_y_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pixbuf_y_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_3"   --->   Operation 30 'read' 'pixbuf_y_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pixbuf_y_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_4"   --->   Operation 31 'read' 'pixbuf_y_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln2047_cast = zext i2 %select_ln2047_read"   --->   Operation 32 'zext' 'select_ln2047_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.99ns)   --->   "%p_cast21_i_cast = select i1 %p_cast21_i_read, i2 3, i2 0"   --->   Operation 33 'select' 'p_cast21_i_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_4_read, i8 %pixbuf_y_7" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 36 'store' 'store_ln2028' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_3_read, i8 %pixbuf_y_6" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 37 'store' 'store_ln2028' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_2_read, i8 %pixbuf_y_5" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 38 'store' 'store_ln2028' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_1_read, i8 %pixbuf_y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 39 'store' 'store_ln2028' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_2_0_0_0595_lcssa624_i_read, i8 %p_0_2_0_0_0594_i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_0593_lcssa621_i_read, i8 %p_0_1_0_0_0592_i"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0450591_lcssa618_i_read, i8 %p_0_0_0_0_0450590_i"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln2010 = store i15 0, i15 %x" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2010->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 43 'store' 'store_ln2010' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_2_0_0_0595605_lcssa647_i_read, i8 %p_0_2_0_0_0595604_i"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_0593602_lcssa644_i_read, i8 %p_0_1_0_0_0593601_i"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body37.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_1 = load i15 %x" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2052->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 47 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln2052 = zext i15 %x_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2052->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 48 'zext' 'zext_ln2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.07ns)   --->   "%icmp_ln2052 = icmp_slt  i16 %zext_ln2052, i16 %loopWidth_read" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2052->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 49 'icmp' 'icmp_ln2052' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.94ns)   --->   "%add_ln2052 = add i15 %x_1, i15 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2052->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 50 'add' 'add_ln2052' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln2052 = br i1 %icmp_ln2052, void %for.inc476.loopexit.i.exitStub, void %for.body37.split.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2052->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 51 'br' 'br_ln2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln2056 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2056->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 52 'specpipeline' 'specpipeline_ln2056' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln2052 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2052->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 53 'specloopname' 'specloopname_ln2052' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.94ns)   --->   "%out_x = sub i16 %zext_ln2052, i16 %select_ln2047_cast" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2060->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 54 'sub' 'out_x' <Predicate = (icmp_ln2052)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%odd_col = trunc i16 %out_x" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2018->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 55 'trunc' 'odd_col' <Predicate = (icmp_ln2052 & !p_read23)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.07ns)   --->   "%icmp_ln2062 = icmp_ult  i16 %zext_ln2052, i16 %width_val12_load_read" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2062->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 56 'icmp' 'icmp_ln2062' <Predicate = (icmp_ln2052)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln2062 = br i1 %icmp_ln2062, void %VITIS_LOOP_2091_4.i_ifconv, void %VITIS_LOOP_2067_3.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2062->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 57 'br' 'br_ln2062' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.94ns)   --->   "%cmp148_i = icmp_eq  i15 %x_1, i15 0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2052->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 58 'icmp' 'cmp148_i' <Predicate = (icmp_ln2052)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_x, i32 15" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2201->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 59 'bitselect' 'tmp_3' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln2201 = br i1 %tmp_3, void %if.then468.i_ifconv, void %for.inc473.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2201->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 60 'br' 'br_ln2201' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln2010 = store i15 %add_ln2052, i15 %x" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2010->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 61 'store' 'store_ln2010' <Predicate = (icmp_ln2052)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.04>
ST_2 : Operation 62 [1/1] (2.45ns)   --->   "%ovrlayYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 62 'read' 'ovrlayYUV_read' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln2064 = trunc i24 %ovrlayYUV_read" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 63 'trunc' 'trunc_ln2064' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln2064_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %ovrlayYUV_read, i32 8, i32 15" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 64 'partselect' 'trunc_ln2064_2' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln2064_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %ovrlayYUV_read, i32 16, i32 23" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 65 'partselect' 'trunc_ln2064_3' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln2064 = store i8 %trunc_ln2064_3, i8 %p_0_2_0_0_0594_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 66 'store' 'store_ln2064' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln2064 = store i8 %trunc_ln2064_2, i8 %p_0_1_0_0_0592_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 67 'store' 'store_ln2064' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln2064 = store i8 %trunc_ln2064, i8 %p_0_0_0_0_0450590_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 68 'store' 'store_ln2064' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln2064 = store i8 %trunc_ln2064_3, i8 %inpix_0_2_0_0_0_load588_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 69 'store' 'store_ln2064' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln2064 = store i8 %trunc_ln2064_2, i8 %inpix_0_1_0_0_0_load586_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 70 'store' 'store_ln2064' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln2064 = store i8 %trunc_ln2064, i8 %inpix_0_0_0_0_0_load584_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2064->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 71 'store' 'store_ln2064' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln2087 = br void %VITIS_LOOP_2091_4.i_ifconv" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2087->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 72 'br' 'br_ln2087' <Predicate = (icmp_ln2052 & icmp_ln2062)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%pixbuf_y_8 = load i8 %pixbuf_y"   --->   Operation 73 'load' 'pixbuf_y_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%pixbuf_y_9 = load i8 %pixbuf_y_5"   --->   Operation 74 'load' 'pixbuf_y_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%pixbuf_y_10 = load i8 %pixbuf_y_6"   --->   Operation 75 'load' 'pixbuf_y_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%pixbuf_y_11 = load i8 %pixbuf_y_7"   --->   Operation 76 'load' 'pixbuf_y_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_out3_load = load i8 %p_out3" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 78 'load' 'p_out3_load' <Predicate = (icmp_ln2052 & !cmp148_i & !odd_col & !p_read23)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_out2_load = load i8 %p_out2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 79 'load' 'p_out2_load' <Predicate = (icmp_ln2052 & !cmp148_i & odd_col & !p_read23)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_out1_load = load i8 %p_out1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 80 'load' 'p_out1_load' <Predicate = (icmp_ln2052 & !cmp148_i)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_out_load = load i8 %p_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 81 'load' 'p_out_load' <Predicate = (icmp_ln2052 & !cmp148_i)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593601_i_load_1 = load i8 %p_0_1_0_0_0593601_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 82 'load' 'p_0_1_0_0_0593601_i_load_1' <Predicate = (icmp_ln2052 & !cmp148_i)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595604_i_load_1 = load i8 %p_0_2_0_0_0595604_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 83 'load' 'p_0_2_0_0_0595604_i_load_1' <Predicate = (icmp_ln2052 & !cmp148_i)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0592_i_load = load i8 %p_0_1_0_0_0592_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 84 'load' 'p_0_1_0_0_0592_i_load' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0594_i_load = load i8 %p_0_2_0_0_0594_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 85 'load' 'p_0_2_0_0_0594_i_load' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.24ns)   --->   "%select_ln2143 = select i1 %cmp148_i, i8 %p_0_2_0_0_0594_i_load, i8 %p_0_2_0_0_0595604_i_load_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 86 'select' 'select_ln2143' <Predicate = (icmp_ln2052)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.24ns)   --->   "%select_ln2143_1 = select i1 %cmp148_i, i8 %p_0_1_0_0_0592_i_load, i8 %p_0_1_0_0_0593601_i_load_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 87 'select' 'select_ln2143_1' <Predicate = (icmp_ln2052)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.24ns)   --->   "%select_ln2143_2 = select i1 %cmp148_i, i8 %p_0_2_0_0_0594_i_load, i8 %p_out2_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 88 'select' 'select_ln2143_2' <Predicate = (icmp_ln2052 & odd_col & !p_read23)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.24ns)   --->   "%select_ln2143_3 = select i1 %cmp148_i, i8 %p_0_2_0_0_0594_i_load, i8 %p_out_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 89 'select' 'select_ln2143_3' <Predicate = (icmp_ln2052)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.24ns)   --->   "%select_ln2143_4 = select i1 %cmp148_i, i8 %p_0_1_0_0_0592_i_load, i8 %p_out3_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 90 'select' 'select_ln2143_4' <Predicate = (icmp_ln2052 & !odd_col & !p_read23)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.24ns)   --->   "%select_ln2143_5 = select i1 %cmp148_i, i8 %p_0_1_0_0_0592_i_load, i8 %p_out1_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 91 'select' 'select_ln2143_5' <Predicate = (icmp_ln2052)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln2174_2 = zext i8 %select_ln2143_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2174->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 92 'zext' 'zext_ln2174_2' <Predicate = (icmp_ln2052 & !odd_col & !p_read23)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln2174 = add i9 %zext_ln2174_2, i9 2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2174->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 93 'add' 'add_ln2174' <Predicate = (icmp_ln2052 & !odd_col & !p_read23)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln2175_2 = zext i8 %select_ln2143" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2175->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 94 'zext' 'zext_ln2175_2' <Predicate = (icmp_ln2052 & odd_col & !p_read23)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.91ns)   --->   "%add_ln2175 = add i9 %zext_ln2175_2, i9 2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2175->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 95 'add' 'add_ln2175' <Predicate = (icmp_ln2052 & odd_col & !p_read23)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%inpix_0_0_0_0_0_load = load i8 %inpix_0_0_0_0_0_load584_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2203->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 96 'load' 'inpix_0_0_0_0_0_load' <Predicate = (icmp_ln2052 & !tmp_3 & p_read23)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%inpix_0_1_0_0_0_load = load i8 %inpix_0_1_0_0_0_load586_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2203->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 97 'load' 'inpix_0_1_0_0_0_load' <Predicate = (icmp_ln2052 & !tmp_3 & p_read23)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%inpix_0_2_0_0_0_load = load i8 %inpix_0_2_0_0_0_load588_i_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2203->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 98 'load' 'inpix_0_2_0_0_0_load' <Predicate = (icmp_ln2052 & !tmp_3 & p_read23)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0450590_i_load = load i8 %p_0_0_0_0_0450590_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 99 'load' 'p_0_0_0_0_0450590_i_load' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln2028 = store i8 %p_0_0_0_0_0450590_i_load, i8 %pixbuf_y_7" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 100 'store' 'store_ln2028' <Predicate = (icmp_ln2052)> <Delay = 1.58>
ST_3 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_11, i8 %pixbuf_y_6" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 101 'store' 'store_ln2028' <Predicate = (icmp_ln2052)> <Delay = 1.58>
ST_3 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_10, i8 %pixbuf_y_5" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 102 'store' 'store_ln2028' <Predicate = (icmp_ln2052)> <Delay = 1.58>
ST_3 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_9, i8 %pixbuf_y" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 103 'store' 'store_ln2028' <Predicate = (icmp_ln2052)> <Delay = 1.58>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln2143 = store i8 %p_0_2_0_0_0594_i_load, i8 %p_0_2_0_0_0595604_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 104 'store' 'store_ln2143' <Predicate = (icmp_ln2052)> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln2143 = store i8 %p_0_1_0_0_0592_i_load, i8 %p_0_1_0_0_0593601_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 105 'store' 'store_ln2143' <Predicate = (icmp_ln2052)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln2143 = store i8 %select_ln2143, i8 %p_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 106 'store' 'store_ln2143' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln2143 = store i8 %select_ln2143_1, i8 %p_out1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 107 'store' 'store_ln2143' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln2143 = store i8 %select_ln2143_3, i8 %p_out2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 108 'store' 'store_ln2143' <Predicate = (icmp_ln2052)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln2143 = store i8 %select_ln2143_5, i8 %p_out3" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2143->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 109 'store' 'store_ln2143' <Predicate = (icmp_ln2052)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%pixbuf_y_5_out_load = load i8 %pixbuf_y_5_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2169->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 110 'load' 'pixbuf_y_5_out_load' <Predicate = (p_cast21_i_cast == 0 & !p_read23)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.82ns)   --->   "%tmp_8_i = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %pixbuf_y_5_out_load, i2 1, i8 %pixbuf_y_8, i2 2, i8 %pixbuf_y_9, i2 3, i8 %pixbuf_y_10, i8 0, i2 %p_cast21_i_cast" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2169->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 111 'sparsemux' 'tmp_8_i' <Predicate = (!p_read23)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln2143_5, i1 0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2174->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 112 'bitconcatenate' 'shl_ln' <Predicate = (!odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln2174 = zext i8 %select_ln2143_4" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2174->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 113 'zext' 'zext_ln2174' <Predicate = (!odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln2174_1 = zext i9 %shl_ln" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2174->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 114 'zext' 'zext_ln2174_1' <Predicate = (!odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln2174_3 = zext i9 %add_ln2174" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2174->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 115 'zext' 'zext_ln2174_3' <Predicate = (!odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln2174_1 = add i10 %zext_ln2174_3, i10 %zext_ln2174" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2174->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 116 'add' 'add_ln2174_1' <Predicate = (!odd_col & !p_read23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln2174_2 = add i10 %add_ln2174_1, i10 %zext_ln2174_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2174->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 117 'add' 'add_ln2174_2' <Predicate = (!odd_col & !p_read23)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln2143_3, i1 0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2175->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 118 'bitconcatenate' 'shl_ln1' <Predicate = (odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln2175 = zext i8 %select_ln2143_2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2175->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 119 'zext' 'zext_ln2175' <Predicate = (odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln2175_1 = zext i9 %shl_ln1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2175->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 120 'zext' 'zext_ln2175_1' <Predicate = (odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln2175_3 = zext i9 %add_ln2175" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2175->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 121 'zext' 'zext_ln2175_3' <Predicate = (odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln2175_1 = add i10 %zext_ln2175_3, i10 %zext_ln2175" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2175->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 122 'add' 'add_ln2175_1' <Predicate = (odd_col & !p_read23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln2175_2 = add i10 %add_ln2175_1, i10 %zext_ln2175_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2175->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 123 'add' 'add_ln2175_2' <Predicate = (odd_col & !p_read23)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln2175_2, i32 2, i32 9" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2177->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 124 'partselect' 'tmp' <Predicate = (odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln2174_2, i32 2, i32 9" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2177->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 125 'partselect' 'tmp_1' <Predicate = (!odd_col & !p_read23)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_8, i8 %pixbuf_y_5_out" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 126 'store' 'store_ln2028' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln2052 = br void %for.body37.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2052->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 127 'br' 'br_ln2052' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593601_i_load = load i8 %p_0_1_0_0_0593601_i"   --->   Operation 135 'load' 'p_0_1_0_0_0593601_i_load' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595604_i_load = load i8 %p_0_2_0_0_0595604_i"   --->   Operation 136 'load' 'p_0_2_0_0_0595604_i_load' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %pixbuf_y_9_out, i8 %pixbuf_y_11"   --->   Operation 137 'write' 'write_ln0' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_10, i8 %pixbuf_y_8_out"   --->   Operation 138 'store' 'store_ln0' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_9, i8 %pixbuf_y_7_out"   --->   Operation 139 'store' 'store_ln0' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_8, i8 %pixbuf_y_6_out"   --->   Operation 140 'store' 'store_ln0' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_2_0_0_0595604_i_out, i8 %p_0_2_0_0_0595604_i_load"   --->   Operation 141 'write' 'write_ln0' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_1_0_0_0593601_i_out, i8 %p_0_1_0_0_0593601_i_load"   --->   Operation 142 'write' 'write_ln0' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (!icmp_ln2052)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.39>
ST_5 : Operation 128 [1/1] (1.24ns)   --->   "%select_ln2177 = select i1 %odd_col, i8 %tmp, i8 %tmp_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2177->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 128 'select' 'select_ln2177' <Predicate = (!p_read23)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %inpix_0_2_0_0_0_load, i8 %inpix_0_1_0_0_0_load, i8 %inpix_0_0_0_0_0_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2203->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 129 'bitconcatenate' 'or_ln' <Predicate = (!tmp_3 & p_read23)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln2177, i8 %tmp_8_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2203->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 130 'bitconcatenate' 'tmp_i' <Predicate = (!tmp_3 & !p_read23)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln2203 = zext i16 %tmp_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2203->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 131 'zext' 'zext_ln2203' <Predicate = (!tmp_3 & !p_read23)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.69ns)   --->   "%p_0 = select i1 %p_read23, i24 %or_ln, i24 %zext_ln2203" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2203->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 132 'select' 'p_0' <Predicate = (!tmp_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.45ns)   --->   "%write_ln2203 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_hresampled, i24 %p_0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2203->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 133 'write' 'write_ln2203' <Predicate = (!tmp_3)> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln2204 = br void %for.inc473.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2204->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 134 'br' 'br_ln2204' <Predicate = (!tmp_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixbuf_y_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_2_0_0_0595605_lcssa647_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_1_0_0_0593602_lcssa644_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_2_0_0_0595_lcssa624_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_1_0_0_0593_lcssa621_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_0450591_lcssa618_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_cast21_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln2047]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_val12_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pixbuf_y_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_2_0_0_0595604_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_1_0_0_0593601_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ inpix_0_2_0_0_0_load588_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ inpix_0_1_0_0_0_load586_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ inpix_0_0_0_0_0_load584_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0_1_0_0_0593601_i               (alloca           ) [ 011110]
p_0_2_0_0_0595604_i               (alloca           ) [ 011110]
x                                 (alloca           ) [ 010000]
p_0_0_0_0_0450590_i               (alloca           ) [ 011100]
p_0_1_0_0_0592_i                  (alloca           ) [ 011100]
p_0_2_0_0_0594_i                  (alloca           ) [ 011100]
pixbuf_y                          (alloca           ) [ 011100]
pixbuf_y_5                        (alloca           ) [ 011100]
pixbuf_y_6                        (alloca           ) [ 011100]
pixbuf_y_7                        (alloca           ) [ 011100]
width_val12_load_read             (read             ) [ 000000]
select_ln2047_read                (read             ) [ 000000]
p_cast21_i_read                   (read             ) [ 000000]
p_read23                          (read             ) [ 011111]
loopWidth_read                    (read             ) [ 000000]
p_0_0_0_0_0450591_lcssa618_i_read (read             ) [ 000000]
p_0_1_0_0_0593_lcssa621_i_read    (read             ) [ 000000]
p_0_2_0_0_0595_lcssa624_i_read    (read             ) [ 000000]
p_0_1_0_0_0593602_lcssa644_i_read (read             ) [ 000000]
p_0_2_0_0_0595605_lcssa647_i_read (read             ) [ 000000]
pixbuf_y_1_read                   (read             ) [ 000000]
pixbuf_y_2_read                   (read             ) [ 000000]
pixbuf_y_3_read                   (read             ) [ 000000]
pixbuf_y_4_read                   (read             ) [ 000000]
select_ln2047_cast                (zext             ) [ 000000]
p_cast21_i_cast                   (select           ) [ 011110]
specinterface_ln0                 (specinterface    ) [ 000000]
specinterface_ln0                 (specinterface    ) [ 000000]
store_ln2028                      (store            ) [ 000000]
store_ln2028                      (store            ) [ 000000]
store_ln2028                      (store            ) [ 000000]
store_ln2028                      (store            ) [ 000000]
store_ln0                         (store            ) [ 000000]
store_ln0                         (store            ) [ 000000]
store_ln0                         (store            ) [ 000000]
store_ln2010                      (store            ) [ 000000]
store_ln0                         (store            ) [ 000000]
store_ln0                         (store            ) [ 000000]
br_ln0                            (br               ) [ 000000]
x_1                               (load             ) [ 000000]
zext_ln2052                       (zext             ) [ 000000]
icmp_ln2052                       (icmp             ) [ 011110]
add_ln2052                        (add              ) [ 000000]
br_ln2052                         (br               ) [ 000000]
specpipeline_ln2056               (specpipeline     ) [ 000000]
specloopname_ln2052               (specloopname     ) [ 000000]
out_x                             (sub              ) [ 000000]
odd_col                           (trunc            ) [ 011111]
icmp_ln2062                       (icmp             ) [ 011000]
br_ln2062                         (br               ) [ 000000]
cmp148_i                          (icmp             ) [ 011100]
tmp_3                             (bitselect        ) [ 011111]
br_ln2201                         (br               ) [ 000000]
store_ln2010                      (store            ) [ 000000]
ovrlayYUV_read                    (read             ) [ 000000]
trunc_ln2064                      (trunc            ) [ 000000]
trunc_ln2064_2                    (partselect       ) [ 000000]
trunc_ln2064_3                    (partselect       ) [ 000000]
store_ln2064                      (store            ) [ 000000]
store_ln2064                      (store            ) [ 000000]
store_ln2064                      (store            ) [ 000000]
store_ln2064                      (store            ) [ 000000]
store_ln2064                      (store            ) [ 000000]
store_ln2064                      (store            ) [ 000000]
br_ln2087                         (br               ) [ 000000]
pixbuf_y_8                        (load             ) [ 010010]
pixbuf_y_9                        (load             ) [ 010010]
pixbuf_y_10                       (load             ) [ 010010]
pixbuf_y_11                       (load             ) [ 010010]
speclooptripcount_ln0             (speclooptripcount) [ 000000]
p_out3_load                       (load             ) [ 000000]
p_out2_load                       (load             ) [ 000000]
p_out1_load                       (load             ) [ 000000]
p_out_load                        (load             ) [ 000000]
p_0_1_0_0_0593601_i_load_1        (load             ) [ 000000]
p_0_2_0_0_0595604_i_load_1        (load             ) [ 000000]
p_0_1_0_0_0592_i_load             (load             ) [ 000000]
p_0_2_0_0_0594_i_load             (load             ) [ 000000]
select_ln2143                     (select           ) [ 000000]
select_ln2143_1                   (select           ) [ 000000]
select_ln2143_2                   (select           ) [ 010010]
select_ln2143_3                   (select           ) [ 010010]
select_ln2143_4                   (select           ) [ 010010]
select_ln2143_5                   (select           ) [ 010010]
zext_ln2174_2                     (zext             ) [ 000000]
add_ln2174                        (add              ) [ 010010]
zext_ln2175_2                     (zext             ) [ 000000]
add_ln2175                        (add              ) [ 010010]
inpix_0_0_0_0_0_load              (load             ) [ 010011]
inpix_0_1_0_0_0_load              (load             ) [ 010011]
inpix_0_2_0_0_0_load              (load             ) [ 010011]
p_0_0_0_0_0450590_i_load          (load             ) [ 000000]
store_ln2028                      (store            ) [ 000000]
store_ln2028                      (store            ) [ 000000]
store_ln2028                      (store            ) [ 000000]
store_ln2028                      (store            ) [ 000000]
store_ln2143                      (store            ) [ 000000]
store_ln2143                      (store            ) [ 000000]
store_ln2143                      (store            ) [ 000000]
store_ln2143                      (store            ) [ 000000]
store_ln2143                      (store            ) [ 000000]
store_ln2143                      (store            ) [ 000000]
pixbuf_y_5_out_load               (load             ) [ 000000]
tmp_8_i                           (sparsemux        ) [ 010001]
shl_ln                            (bitconcatenate   ) [ 000000]
zext_ln2174                       (zext             ) [ 000000]
zext_ln2174_1                     (zext             ) [ 000000]
zext_ln2174_3                     (zext             ) [ 000000]
add_ln2174_1                      (add              ) [ 000000]
add_ln2174_2                      (add              ) [ 000000]
shl_ln1                           (bitconcatenate   ) [ 000000]
zext_ln2175                       (zext             ) [ 000000]
zext_ln2175_1                     (zext             ) [ 000000]
zext_ln2175_3                     (zext             ) [ 000000]
add_ln2175_1                      (add              ) [ 000000]
add_ln2175_2                      (add              ) [ 000000]
tmp                               (partselect       ) [ 010001]
tmp_1                             (partselect       ) [ 010001]
store_ln2028                      (store            ) [ 000000]
br_ln2052                         (br               ) [ 000000]
select_ln2177                     (select           ) [ 000000]
or_ln                             (bitconcatenate   ) [ 000000]
tmp_i                             (bitconcatenate   ) [ 000000]
zext_ln2203                       (zext             ) [ 000000]
p_0                               (select           ) [ 000000]
write_ln2203                      (write            ) [ 000000]
br_ln2204                         (br               ) [ 000000]
p_0_1_0_0_0593601_i_load          (load             ) [ 000000]
p_0_2_0_0_0595604_i_load          (load             ) [ 000000]
write_ln0                         (write            ) [ 000000]
store_ln0                         (store            ) [ 000000]
store_ln0                         (store            ) [ 000000]
store_ln0                         (store            ) [ 000000]
write_ln0                         (write            ) [ 000000]
write_ln0                         (write            ) [ 000000]
ret_ln0                           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixbuf_y_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pixbuf_y_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pixbuf_y_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixbuf_y_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_0_2_0_0_0595605_lcssa647_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_0595605_lcssa647_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_0_1_0_0_0593602_lcssa644_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_0593602_lcssa644_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_0_2_0_0_0595_lcssa624_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_0595_lcssa624_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_0_1_0_0_0593_lcssa621_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_0593_lcssa621_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_0_0_0_0_0450591_lcssa618_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0450591_lcssa618_i"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="loopWidth">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_cast21_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast21_i"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="select_ln2047">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln2047"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="width_val12_load">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val12_load"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pixbuf_y_9_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_9_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pixbuf_y_8_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_8_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pixbuf_y_7_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_7_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pixbuf_y_6_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_6_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pixbuf_y_5_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_5_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_0_2_0_0_0595604_i_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_0595604_i_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_0_1_0_0_0593601_i_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_0593601_i_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_out1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_out2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_out3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="inpix_0_2_0_0_0_load588_i_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inpix_0_2_0_0_0_load588_i_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="inpix_0_1_0_0_0_load586_i_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inpix_0_1_0_0_0_load586_i_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="inpix_0_0_0_0_0_load584_i_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inpix_0_0_0_0_0_load584_i_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="p_0_1_0_0_0593601_i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0593601_i/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_0_2_0_0_0595604_i_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0595604_i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_0_0_0_0_0450590_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0450590_i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_0_1_0_0_0592_i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0592_i/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_0_2_0_0_0594_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0594_i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="pixbuf_y_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="pixbuf_y_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_5/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="pixbuf_y_6_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_6/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="pixbuf_y_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_7/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="width_val12_load_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_val12_load_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln2047_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln2047_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_cast21_i_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast21_i_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read23_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read23/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="loopWidth_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_0_0_0_0_0450591_lcssa618_i_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_0450591_lcssa618_i_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_0_1_0_0_0593_lcssa621_i_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_1_0_0_0593_lcssa621_i_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_0_2_0_0_0595_lcssa624_i_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_2_0_0_0595_lcssa624_i_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_0_1_0_0_0593602_lcssa644_i_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_1_0_0_0593602_lcssa644_i_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_0_2_0_0_0595605_lcssa647_i_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_2_0_0_0595605_lcssa647_i_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="pixbuf_y_1_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_1_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="pixbuf_y_2_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_2_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="pixbuf_y_3_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_3_read/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="pixbuf_y_4_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_4_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ovrlayYUV_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="24" slack="0"/>
<pin id="268" dir="0" index="1" bw="24" slack="0"/>
<pin id="269" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayYUV_read/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln2203_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="0"/>
<pin id="275" dir="0" index="2" bw="24" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2203/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="write_ln0_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="1"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_ln0_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="write_ln0_write_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln2047_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln2047_cast/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_cast21_i_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="0" index="2" bw="2" slack="0"/>
<pin id="308" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast21_i_cast/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln2028_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln2028_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln2028_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln2028_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln0_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln0_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln0_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln2010_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="15" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2010/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln0_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln0_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="x_1_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="0"/>
<pin id="364" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln2052_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="15" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2052/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln2052_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2052/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln2052_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2052/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="out_x_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_x/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="odd_col_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="odd_col/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln2062_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2062/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="cmp148_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="15" slack="0"/>
<pin id="399" dir="0" index="1" bw="15" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp148_i/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln2010_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="15" slack="0"/>
<pin id="413" dir="0" index="1" bw="15" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2010/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln2064_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="24" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln2064/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln2064_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="24" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="0" index="3" bw="5" slack="0"/>
<pin id="425" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2064_2/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln2064_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="24" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2064_3/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln2064_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="1"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2064/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln2064_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="1"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2064/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln2064_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="1"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2064/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln2064_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2064/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln2064_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2064/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="store_ln2064_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="0"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2064/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="pixbuf_y_8_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_8/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="pixbuf_y_9_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="2"/>
<pin id="478" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_9/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="pixbuf_y_10_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="2"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_10/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="pixbuf_y_11_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="2"/>
<pin id="484" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_11/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_out3_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out3_load/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_out2_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out2_load/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_out1_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out1_load/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_out_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out_load/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_0_1_0_0_0593601_i_load_1_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="2"/>
<pin id="503" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0593601_i_load_1/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_0_2_0_0_0595604_i_load_1_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="2"/>
<pin id="506" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_0595604_i_load_1/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_0_1_0_0_0592_i_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="2"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0592_i_load/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_0_2_0_0_0594_i_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="2"/>
<pin id="512" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_0594_i_load/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln2143_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="2"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2143/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln2143_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="2"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="0" index="2" bw="8" slack="0"/>
<pin id="524" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2143_1/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln2143_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="0" index="2" bw="8" slack="0"/>
<pin id="531" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2143_2/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln2143_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="2"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="0" index="2" bw="8" slack="0"/>
<pin id="538" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2143_3/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln2143_4_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="2"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="0" index="2" bw="8" slack="0"/>
<pin id="545" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2143_4/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln2143_5_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="2"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="0" index="2" bw="8" slack="0"/>
<pin id="552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2143_5/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln2174_2_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2174_2/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln2174_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="3" slack="0"/>
<pin id="562" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2174/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln2175_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2175_2/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln2175_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="3" slack="0"/>
<pin id="572" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2175/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="inpix_0_0_0_0_0_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inpix_0_0_0_0_0_load/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="inpix_0_1_0_0_0_load_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inpix_0_1_0_0_0_load/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="inpix_0_2_0_0_0_load_load_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inpix_0_2_0_0_0_load/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_0_0_0_0_0450590_i_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="2"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0450590_i_load/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln2028_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="2"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln2028_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="2"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln2028_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="2"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln2028_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="2"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln2143_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="2"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2143/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln2143_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="2"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2143/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln2143_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2143/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln2143_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2143/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln2143_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="8" slack="0"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2143/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln2143_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2143/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="pixbuf_y_5_out_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_5_out_load/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_8_i_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="8" slack="0"/>
<pin id="652" dir="0" index="3" bw="1" slack="0"/>
<pin id="653" dir="0" index="4" bw="8" slack="1"/>
<pin id="654" dir="0" index="5" bw="2" slack="0"/>
<pin id="655" dir="0" index="6" bw="8" slack="1"/>
<pin id="656" dir="0" index="7" bw="1" slack="0"/>
<pin id="657" dir="0" index="8" bw="8" slack="1"/>
<pin id="658" dir="0" index="9" bw="1" slack="0"/>
<pin id="659" dir="0" index="10" bw="2" slack="3"/>
<pin id="660" dir="1" index="11" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8_i/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="shl_ln_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="0"/>
<pin id="670" dir="0" index="1" bw="8" slack="1"/>
<pin id="671" dir="0" index="2" bw="1" slack="0"/>
<pin id="672" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln2174_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2174/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln2174_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2174_1/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln2174_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="1"/>
<pin id="684" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2174_3/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln2174_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="9" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2174_1/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln2174_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="0" index="1" bw="9" slack="0"/>
<pin id="694" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2174_2/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="shl_ln1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="9" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="1"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln2175_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2175/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln2175_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="0"/>
<pin id="709" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2175_1/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln2175_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="9" slack="1"/>
<pin id="713" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2175_3/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln2175_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="9" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2175_1/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln2175_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="0"/>
<pin id="722" dir="0" index="1" bw="9" slack="0"/>
<pin id="723" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2175_2/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="10" slack="0"/>
<pin id="729" dir="0" index="2" bw="3" slack="0"/>
<pin id="730" dir="0" index="3" bw="5" slack="0"/>
<pin id="731" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="10" slack="0"/>
<pin id="739" dir="0" index="2" bw="3" slack="0"/>
<pin id="740" dir="0" index="3" bw="5" slack="0"/>
<pin id="741" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln2028_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="1"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="select_ln2177_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="4"/>
<pin id="753" dir="0" index="1" bw="8" slack="1"/>
<pin id="754" dir="0" index="2" bw="8" slack="1"/>
<pin id="755" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2177/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="or_ln_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="24" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="2"/>
<pin id="759" dir="0" index="2" bw="8" slack="2"/>
<pin id="760" dir="0" index="3" bw="8" slack="2"/>
<pin id="761" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_i_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="0"/>
<pin id="766" dir="0" index="2" bw="8" slack="1"/>
<pin id="767" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln2203_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2203/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_0_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="4"/>
<pin id="776" dir="0" index="1" bw="24" slack="0"/>
<pin id="777" dir="0" index="2" bw="24" slack="0"/>
<pin id="778" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="p_0_1_0_0_0593601_i_load_load_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="3"/>
<pin id="784" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0593601_i_load/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="p_0_2_0_0_0595604_i_load_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="3"/>
<pin id="788" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_0595604_i_load/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="store_ln0_store_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="1"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="store_ln0_store_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="1"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln0_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="1"/>
<pin id="802" dir="0" index="1" bw="8" slack="0"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="805" class="1005" name="p_0_1_0_0_0593601_i_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="0"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0593601_i "/>
</bind>
</comp>

<comp id="813" class="1005" name="p_0_2_0_0_0595604_i_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0595604_i "/>
</bind>
</comp>

<comp id="821" class="1005" name="x_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="15" slack="0"/>
<pin id="823" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="828" class="1005" name="p_0_0_0_0_0450590_i_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0450590_i "/>
</bind>
</comp>

<comp id="835" class="1005" name="p_0_1_0_0_0592_i_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0592_i "/>
</bind>
</comp>

<comp id="842" class="1005" name="p_0_2_0_0_0594_i_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0594_i "/>
</bind>
</comp>

<comp id="849" class="1005" name="pixbuf_y_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y "/>
</bind>
</comp>

<comp id="856" class="1005" name="pixbuf_y_5_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_5 "/>
</bind>
</comp>

<comp id="863" class="1005" name="pixbuf_y_6_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_6 "/>
</bind>
</comp>

<comp id="870" class="1005" name="pixbuf_y_7_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_7 "/>
</bind>
</comp>

<comp id="877" class="1005" name="p_read23_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="2"/>
<pin id="879" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_read23 "/>
</bind>
</comp>

<comp id="882" class="1005" name="p_cast21_i_cast_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="3"/>
<pin id="884" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="p_cast21_i_cast "/>
</bind>
</comp>

<comp id="887" class="1005" name="icmp_ln2052_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2052 "/>
</bind>
</comp>

<comp id="891" class="1005" name="odd_col_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="2"/>
<pin id="893" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="odd_col "/>
</bind>
</comp>

<comp id="896" class="1005" name="icmp_ln2062_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2062 "/>
</bind>
</comp>

<comp id="900" class="1005" name="cmp148_i_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="2"/>
<pin id="902" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp148_i "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="2"/>
<pin id="912" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="pixbuf_y_8_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="1"/>
<pin id="916" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_8 "/>
</bind>
</comp>

<comp id="921" class="1005" name="pixbuf_y_9_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="1"/>
<pin id="923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_9 "/>
</bind>
</comp>

<comp id="927" class="1005" name="pixbuf_y_10_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="1"/>
<pin id="929" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_10 "/>
</bind>
</comp>

<comp id="933" class="1005" name="pixbuf_y_11_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="1"/>
<pin id="935" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_11 "/>
</bind>
</comp>

<comp id="938" class="1005" name="select_ln2143_2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="1"/>
<pin id="940" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln2143_2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="select_ln2143_3_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="1"/>
<pin id="945" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln2143_3 "/>
</bind>
</comp>

<comp id="948" class="1005" name="select_ln2143_4_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="1"/>
<pin id="950" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln2143_4 "/>
</bind>
</comp>

<comp id="953" class="1005" name="select_ln2143_5_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln2143_5 "/>
</bind>
</comp>

<comp id="958" class="1005" name="add_ln2174_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="9" slack="1"/>
<pin id="960" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2174 "/>
</bind>
</comp>

<comp id="963" class="1005" name="add_ln2175_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="9" slack="1"/>
<pin id="965" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2175 "/>
</bind>
</comp>

<comp id="968" class="1005" name="inpix_0_0_0_0_0_load_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="2"/>
<pin id="970" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inpix_0_0_0_0_0_load "/>
</bind>
</comp>

<comp id="973" class="1005" name="inpix_0_1_0_0_0_load_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="2"/>
<pin id="975" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inpix_0_1_0_0_0_load "/>
</bind>
</comp>

<comp id="978" class="1005" name="inpix_0_2_0_0_0_load_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="2"/>
<pin id="980" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inpix_0_2_0_0_0_load "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_8_i_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="1"/>
<pin id="985" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="1"/>
<pin id="990" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="993" class="1005" name="tmp_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="8" slack="1"/>
<pin id="995" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="68" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="68" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="68" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="68" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="2" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="98" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="138" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="140" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="140" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="140" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="188" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="194" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="72" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="260" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="254" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="248" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="242" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="224" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="218" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="212" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="84" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="236" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="230" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="206" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="362" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="86" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="365" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="300" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="365" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="182" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="362" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="94" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="381" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="375" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="266" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="100" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="266" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="102" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="96" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="436"><net_src comp="100" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="266" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="104" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="106" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="444"><net_src comp="430" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="420" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="416" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="430" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="54" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="420" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="56" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="416" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="488"><net_src comp="52" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="48" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="46" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="504" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="507" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="501" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="510" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="489" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="510" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="497" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="507" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="485" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="507" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="493" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="520" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="114" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="513" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="114" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="58" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="56" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="54" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="482" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="479" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="476" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="510" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="507" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="513" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="46" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="520" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="48" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="534" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="50" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="548" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="52" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="661"><net_src comp="116" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="662"><net_src comp="72" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="663"><net_src comp="644" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="664"><net_src comp="118" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="665"><net_src comp="120" pin="0"/><net_sink comp="648" pin=5"/></net>

<net id="666"><net_src comp="70" pin="0"/><net_sink comp="648" pin=7"/></net>

<net id="667"><net_src comp="122" pin="0"/><net_sink comp="648" pin=9"/></net>

<net id="673"><net_src comp="124" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="126" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="681"><net_src comp="668" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="675" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="678" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="124" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="126" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="710"><net_src comp="697" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="704" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="707" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="732"><net_src comp="128" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="130" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="735"><net_src comp="132" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="742"><net_src comp="128" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="691" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="130" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="132" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="750"><net_src comp="40" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="762"><net_src comp="134" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="768"><net_src comp="136" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="751" pin="3"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="756" pin="4"/><net_sink comp="774" pin=1"/></net>

<net id="780"><net_src comp="770" pin="1"/><net_sink comp="774" pin=2"/></net>

<net id="781"><net_src comp="774" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="785"><net_src comp="782" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="789"><net_src comp="786" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="794"><net_src comp="34" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="36" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="38" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="808"><net_src comp="142" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="816"><net_src comp="146" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="824"><net_src comp="150" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="831"><net_src comp="154" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="838"><net_src comp="158" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="845"><net_src comp="162" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="852"><net_src comp="166" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="859"><net_src comp="170" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="866"><net_src comp="174" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="873"><net_src comp="178" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="880"><net_src comp="200" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="885"><net_src comp="304" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="648" pin=10"/></net>

<net id="890"><net_src comp="369" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="387" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="899"><net_src comp="391" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="397" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="913"><net_src comp="403" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="473" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="648" pin=4"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="920"><net_src comp="914" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="924"><net_src comp="476" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="648" pin=6"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="930"><net_src comp="479" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="648" pin=8"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="936"><net_src comp="482" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="941"><net_src comp="527" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="946"><net_src comp="534" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="951"><net_src comp="541" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="956"><net_src comp="548" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="961"><net_src comp="559" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="966"><net_src comp="569" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="971"><net_src comp="575" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="756" pin=3"/></net>

<net id="976"><net_src comp="579" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="981"><net_src comp="583" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="986"><net_src comp="648" pin="11"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="991"><net_src comp="726" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="996"><net_src comp="736" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="751" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_hresampled | {5 }
	Port: ovrlayYUV | {}
	Port: pixbuf_y_9_out | {4 }
	Port: pixbuf_y_8_out | {4 }
	Port: pixbuf_y_7_out | {4 }
	Port: pixbuf_y_6_out | {4 }
	Port: pixbuf_y_5_out | {4 }
	Port: p_0_2_0_0_0595604_i_out | {4 }
	Port: p_0_1_0_0_0593601_i_out | {4 }
	Port: p_out | {3 }
	Port: p_out1 | {3 }
	Port: p_out2 | {3 }
	Port: p_out3 | {3 }
	Port: inpix_0_2_0_0_0_load588_i_out | {2 }
	Port: inpix_0_1_0_0_0_load586_i_out | {2 }
	Port: inpix_0_0_0_0_0_load584_i_out | {2 }
 - Input state : 
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : pixbuf_y_4 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : pixbuf_y_3 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : pixbuf_y_2 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : pixbuf_y_1 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_0_2_0_0_0595605_lcssa647_i | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_0_1_0_0_0593602_lcssa644_i | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_0_2_0_0_0595_lcssa624_i | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_0_1_0_0_0593_lcssa621_i | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_0_0_0_0_0450591_lcssa618_i | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : loopWidth | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_read | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : stream_out_hresampled | {}
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_cast21_i | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : select_ln2047 | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : width_val12_load | {1 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : ovrlayYUV | {2 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : pixbuf_y_5_out | {4 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_out | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_out1 | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_out2 | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : p_out3 | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : inpix_0_2_0_0_0_load588_i_out | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : inpix_0_1_0_0_0_load586_i_out | {3 }
	Port: v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2 : inpix_0_0_0_0_0_load584_i_out | {3 }
  - Chain level:
	State 1
		store_ln2010 : 1
		x_1 : 1
		zext_ln2052 : 2
		icmp_ln2052 : 3
		add_ln2052 : 2
		br_ln2052 : 4
		out_x : 3
		odd_col : 4
		icmp_ln2062 : 3
		br_ln2062 : 4
		cmp148_i : 2
		tmp_3 : 4
		br_ln2201 : 5
		store_ln2010 : 3
	State 2
		store_ln2064 : 1
		store_ln2064 : 1
		store_ln2064 : 1
		store_ln2064 : 1
		store_ln2064 : 1
		store_ln2064 : 1
	State 3
		select_ln2143 : 1
		select_ln2143_1 : 1
		select_ln2143_2 : 1
		select_ln2143_3 : 1
		select_ln2143_4 : 1
		select_ln2143_5 : 1
		zext_ln2174_2 : 2
		add_ln2174 : 3
		zext_ln2175_2 : 2
		add_ln2175 : 3
		store_ln2028 : 1
		store_ln2028 : 1
		store_ln2028 : 1
		store_ln2028 : 1
		store_ln2143 : 1
		store_ln2143 : 1
		store_ln2143 : 2
		store_ln2143 : 2
		store_ln2143 : 2
		store_ln2143 : 2
	State 4
		tmp_8_i : 1
		zext_ln2174_1 : 1
		add_ln2174_1 : 1
		add_ln2174_2 : 2
		zext_ln2175_1 : 1
		add_ln2175_1 : 1
		add_ln2175_2 : 2
		tmp : 3
		tmp_1 : 3
		write_ln0 : 1
		write_ln0 : 1
	State 5
		tmp_i : 1
		zext_ln2203 : 2
		p_0 : 3
		write_ln2203 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|
| Operation|                Functional Unit                |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|
|          |               add_ln2052_fu_375               |    0    |    20   |
|          |               add_ln2174_fu_559               |    0    |    15   |
|          |               add_ln2175_fu_569               |    0    |    15   |
|    add   |              add_ln2174_1_fu_685              |    0    |    9    |
|          |              add_ln2174_2_fu_691              |    0    |    10   |
|          |              add_ln2175_1_fu_714              |    0    |    9    |
|          |              add_ln2175_2_fu_720              |    0    |    10   |
|----------|-----------------------------------------------|---------|---------|
|          |             p_cast21_i_cast_fu_304            |    0    |    2    |
|          |              select_ln2143_fu_513             |    0    |    8    |
|          |             select_ln2143_1_fu_520            |    0    |    8    |
|          |             select_ln2143_2_fu_527            |    0    |    8    |
|  select  |             select_ln2143_3_fu_534            |    0    |    8    |
|          |             select_ln2143_4_fu_541            |    0    |    8    |
|          |             select_ln2143_5_fu_548            |    0    |    8    |
|          |              select_ln2177_fu_751             |    0    |    8    |
|          |                   p_0_fu_774                  |    0    |    24   |
|----------|-----------------------------------------------|---------|---------|
|          |               icmp_ln2052_fu_369              |    0    |    23   |
|   icmp   |               icmp_ln2062_fu_391              |    0    |    23   |
|          |                cmp148_i_fu_397                |    0    |    20   |
|----------|-----------------------------------------------|---------|---------|
|    sub   |                  out_x_fu_381                 |    0    |    20   |
|----------|-----------------------------------------------|---------|---------|
| sparsemux|                 tmp_8_i_fu_648                |    0    |    20   |
|----------|-----------------------------------------------|---------|---------|
|          |       width_val12_load_read_read_fu_182       |    0    |    0    |
|          |         select_ln2047_read_read_fu_188        |    0    |    0    |
|          |          p_cast21_i_read_read_fu_194          |    0    |    0    |
|          |              p_read23_read_fu_200             |    0    |    0    |
|          |           loopWidth_read_read_fu_206          |    0    |    0    |
|          | p_0_0_0_0_0450591_lcssa618_i_read_read_fu_212 |    0    |    0    |
|          |   p_0_1_0_0_0593_lcssa621_i_read_read_fu_218  |    0    |    0    |
|   read   |   p_0_2_0_0_0595_lcssa624_i_read_read_fu_224  |    0    |    0    |
|          | p_0_1_0_0_0593602_lcssa644_i_read_read_fu_230 |    0    |    0    |
|          | p_0_2_0_0_0595605_lcssa647_i_read_read_fu_236 |    0    |    0    |
|          |          pixbuf_y_1_read_read_fu_242          |    0    |    0    |
|          |          pixbuf_y_2_read_read_fu_248          |    0    |    0    |
|          |          pixbuf_y_3_read_read_fu_254          |    0    |    0    |
|          |          pixbuf_y_4_read_read_fu_260          |    0    |    0    |
|          |           ovrlayYUV_read_read_fu_266          |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|          |           write_ln2203_write_fu_272           |    0    |    0    |
|   write  |             write_ln0_write_fu_279            |    0    |    0    |
|          |             write_ln0_write_fu_286            |    0    |    0    |
|          |             write_ln0_write_fu_293            |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|          |           select_ln2047_cast_fu_300           |    0    |    0    |
|          |               zext_ln2052_fu_365              |    0    |    0    |
|          |              zext_ln2174_2_fu_555             |    0    |    0    |
|          |              zext_ln2175_2_fu_565             |    0    |    0    |
|          |               zext_ln2174_fu_675              |    0    |    0    |
|   zext   |              zext_ln2174_1_fu_678             |    0    |    0    |
|          |              zext_ln2174_3_fu_682             |    0    |    0    |
|          |               zext_ln2175_fu_704              |    0    |    0    |
|          |              zext_ln2175_1_fu_707             |    0    |    0    |
|          |              zext_ln2175_3_fu_711             |    0    |    0    |
|          |               zext_ln2203_fu_770              |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|   trunc  |                 odd_col_fu_387                |    0    |    0    |
|          |              trunc_ln2064_fu_416              |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
| bitselect|                  tmp_3_fu_403                 |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|          |             trunc_ln2064_2_fu_420             |    0    |    0    |
|partselect|             trunc_ln2064_3_fu_430             |    0    |    0    |
|          |                   tmp_fu_726                  |    0    |    0    |
|          |                  tmp_1_fu_736                 |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|          |                 shl_ln_fu_668                 |    0    |    0    |
|bitconcatenate|                 shl_ln1_fu_697                |    0    |    0    |
|          |                  or_ln_fu_756                 |    0    |    0    |
|          |                  tmp_i_fu_763                 |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|   Total  |                                               |    0    |   276   |
|----------|-----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln2174_reg_958     |    9   |
|     add_ln2175_reg_963     |    9   |
|      cmp148_i_reg_900      |    1   |
|     icmp_ln2052_reg_887    |    1   |
|     icmp_ln2062_reg_896    |    1   |
|inpix_0_0_0_0_0_load_reg_968|    8   |
|inpix_0_1_0_0_0_load_reg_973|    8   |
|inpix_0_2_0_0_0_load_reg_978|    8   |
|       odd_col_reg_891      |    1   |
| p_0_0_0_0_0450590_i_reg_828|    8   |
|  p_0_1_0_0_0592_i_reg_835  |    8   |
| p_0_1_0_0_0593601_i_reg_805|    8   |
|  p_0_2_0_0_0594_i_reg_842  |    8   |
| p_0_2_0_0_0595604_i_reg_813|    8   |
|   p_cast21_i_cast_reg_882  |    2   |
|      p_read23_reg_877      |    1   |
|     pixbuf_y_10_reg_927    |    8   |
|     pixbuf_y_11_reg_933    |    8   |
|     pixbuf_y_5_reg_856     |    8   |
|     pixbuf_y_6_reg_863     |    8   |
|     pixbuf_y_7_reg_870     |    8   |
|     pixbuf_y_8_reg_914     |    8   |
|     pixbuf_y_9_reg_921     |    8   |
|      pixbuf_y_reg_849      |    8   |
|   select_ln2143_2_reg_938  |    8   |
|   select_ln2143_3_reg_943  |    8   |
|   select_ln2143_4_reg_948  |    8   |
|   select_ln2143_5_reg_953  |    8   |
|        tmp_1_reg_993       |    8   |
|        tmp_3_reg_910       |    1   |
|       tmp_8_i_reg_983      |    8   |
|         tmp_reg_988        |    8   |
|          x_reg_821         |   15   |
+----------------------------+--------+
|            Total           |   225  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   276  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   225  |    -   |
+-----------+--------+--------+
|   Total   |   225  |   276  |
+-----------+--------+--------+
