--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8374 paths analyzed, 1046 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.599ns.
--------------------------------------------------------------------------------
Slack:                  12.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_13 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.515ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.685 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_13 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.BQ       Tcko                  0.525   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_13
    SLICE_X11Y22.A2      net (fanout=2)        0.996   button_cond/M_ctr_q[13]
    SLICE_X11Y22.A       Tilo                  0.259   M_last_q
                                                       button_cond/out3
    SLICE_X9Y22.B3       net (fanout=4)        0.593   out2
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (1.641ns logic, 5.874ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_12 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.685 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_12 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.AQ       Tcko                  0.525   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_12
    SLICE_X11Y22.A1      net (fanout=2)        0.993   button_cond/M_ctr_q[12]
    SLICE_X11Y22.A       Tilo                  0.259   M_last_q
                                                       button_cond/out3
    SLICE_X9Y22.B3       net (fanout=4)        0.593   out2
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (1.641ns logic, 5.871ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_18 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.447ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_18 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.525   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_18
    SLICE_X9Y22.D1       net (fanout=2)        0.965   button_cond/M_ctr_q[18]
    SLICE_X9Y22.D        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X9Y22.B2       net (fanout=4)        0.556   out1
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.447ns (1.641ns logic, 5.806ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_17 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_17 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_17
    SLICE_X9Y22.D2       net (fanout=2)        0.962   button_cond/M_ctr_q[17]
    SLICE_X9Y22.D        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X9Y22.B2       net (fanout=4)        0.556   out1
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (1.641ns logic, 5.803ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_19 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_19 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_19
    SLICE_X9Y22.D3       net (fanout=2)        0.850   button_cond/M_ctr_q[19]
    SLICE_X9Y22.D        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X9Y22.B2       net (fanout=4)        0.556   out1
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.332ns (1.641ns logic, 5.691ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_16 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.206ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_16 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   button_cond/M_ctr_q[19]
                                                       button_cond/M_ctr_q_16
    SLICE_X9Y22.D4       net (fanout=2)        0.724   button_cond/M_ctr_q[16]
    SLICE_X9Y22.D        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X9Y22.B2       net (fanout=4)        0.556   out1
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (1.641ns logic, 5.565ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  12.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_11 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.124ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.685 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_11 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.DQ       Tcko                  0.525   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_11
    SLICE_X11Y22.A3      net (fanout=2)        0.605   button_cond/M_ctr_q[11]
    SLICE_X11Y22.A       Tilo                  0.259   M_last_q
                                                       button_cond/out3
    SLICE_X9Y22.B3       net (fanout=4)        0.593   out2
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.124ns (1.641ns logic, 5.483ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  12.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_10 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.685 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_10 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.CQ       Tcko                  0.525   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_10
    SLICE_X11Y22.A4      net (fanout=2)        0.544   button_cond/M_ctr_q[10]
    SLICE_X11Y22.A       Tilo                  0.259   M_last_q
                                                       button_cond/out3
    SLICE_X9Y22.B3       net (fanout=4)        0.593   out2
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (1.641ns logic, 5.422ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_round_q_2 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.030ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.685 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_round_q_2 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_round_q[2]
                                                       M_round_q_2
    SLICE_X4Y35.D3       net (fanout=24)       2.648   M_round_q[2]
    SLICE_X4Y35.D        Tilo                  0.254   Mcount_M_ddd_q_0_val1
                                                       player2/Mcount_M_ddd_q_0_val11
    SLICE_X3Y32.B6       net (fanout=12)       0.725   Mcount_M_ddd_q_0_val1
    SLICE_X3Y32.B        Tilo                  0.259   player2/M_last_q_1
                                                       player2/Mmux_out31
    SLICE_X12Y35.B1      net (fanout=4)        1.799   M_player2_out[2]
    SLICE_X12Y35.B       Tilo                  0.254   M_getstate_q_FSM_FFd1
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o81
    SLICE_X12Y35.C6      net (fanout=2)        0.276   M_player1_out[7]_M_player2_out[7]_equal_13_o8
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.030ns (1.582ns logic, 5.448ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_3 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.999ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_3 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DQ       Tcko                  0.525   button_cond/M_ctr_q[3]
                                                       button_cond/M_ctr_q_3
    SLICE_X9Y22.C1       net (fanout=2)        0.714   button_cond/M_ctr_q[3]
    SLICE_X9Y22.C        Tilo                  0.259   out1
                                                       button_cond/out1
    SLICE_X9Y22.B4       net (fanout=4)        0.359   out
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.999ns (1.641ns logic, 5.358ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_9 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.995ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.685 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_9 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.525   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_9
    SLICE_X11Y22.A5      net (fanout=2)        0.476   button_cond/M_ctr_q[9]
    SLICE_X11Y22.A       Tilo                  0.259   M_last_q
                                                       button_cond/out3
    SLICE_X9Y22.B3       net (fanout=4)        0.593   out2
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.995ns (1.641ns logic, 5.354ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  12.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_14 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.966ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.685 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_14 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.CQ       Tcko                  0.525   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_14
    SLICE_X9Y22.D5       net (fanout=2)        0.484   button_cond/M_ctr_q[14]
    SLICE_X9Y22.D        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X9Y22.B2       net (fanout=4)        0.556   out1
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (1.641ns logic, 5.325ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_round_q_2 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.939ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.685 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_round_q_2 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_round_q[2]
                                                       M_round_q_2
    SLICE_X7Y36.D6       net (fanout=24)       2.818   M_round_q[2]
    SLICE_X7Y36.D        Tilo                  0.259   player2/N49
                                                       player2/button_cond3/out4_SW2
    SLICE_X7Y36.B2       net (fanout=1)        0.543   player2/N49
    SLICE_X7Y36.B        Tilo                  0.259   player2/N49
                                                       player2/Mmux_out11
    SLICE_X9Y35.B1       net (fanout=4)        1.050   M_player2_out[0]
    SLICE_X9Y35.B        Tilo                  0.259   M_player2_out[5]
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o82
    SLICE_X12Y35.C5      net (fanout=2)        0.936   M_player1_out[7]_M_player2_out[7]_equal_13_o81
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.939ns (1.592ns logic, 5.347ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  13.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_8 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.908ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.685 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_8 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.525   button_cond/M_ctr_q[11]
                                                       button_cond/M_ctr_q_8
    SLICE_X11Y22.A6      net (fanout=2)        0.389   button_cond/M_ctr_q[8]
    SLICE_X11Y22.A       Tilo                  0.259   M_last_q
                                                       button_cond/out3
    SLICE_X9Y22.B3       net (fanout=4)        0.593   out2
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (1.641ns logic, 5.267ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  13.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_15 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.685 - 0.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_15 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y24.DQ       Tcko                  0.525   button_cond/M_ctr_q[15]
                                                       button_cond/M_ctr_q_15
    SLICE_X9Y22.D6       net (fanout=2)        0.393   button_cond/M_ctr_q[15]
    SLICE_X9Y22.D        Tilo                  0.259   out1
                                                       button_cond/out2
    SLICE_X9Y22.B2       net (fanout=4)        0.556   out1
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (1.641ns logic, 5.234ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  13.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_6 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_6 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.CQ       Tcko                  0.525   button_cond/M_ctr_q[7]
                                                       button_cond/M_ctr_q_6
    SLICE_X9Y22.C3       net (fanout=2)        0.552   button_cond/M_ctr_q[6]
    SLICE_X9Y22.C        Tilo                  0.259   out1
                                                       button_cond/out1
    SLICE_X9Y22.B4       net (fanout=4)        0.359   out
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (1.641ns logic, 5.196ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  13.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2/button_cond3/M_ctr_q_19 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.826ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.597 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2/button_cond3/M_ctr_q_19 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.DQ       Tcko                  0.476   player2/button_cond3/M_ctr_q[19]
                                                       player2/button_cond3/M_ctr_q_19
    SLICE_X7Y36.C2       net (fanout=2)        0.724   player2/button_cond3/M_ctr_q[19]
    SLICE_X7Y36.C        Tilo                  0.259   player2/N49
                                                       player2/button_cond3/out2
    SLICE_X3Y32.A2       net (fanout=6)        1.357   player2/out1
    SLICE_X3Y32.A        Tilo                  0.259   player2/M_last_q_1
                                                       player2/button_cond3/out4
    SLICE_X9Y35.D2       net (fanout=2)        1.576   player2/M_button_cond3_out
    SLICE_X9Y35.D        Tilo                  0.259   M_player2_out[5]
                                                       player2/Mmux_out61
    SLICE_X12Y35.B4      net (fanout=4)        1.047   M_player2_out[5]
    SLICE_X12Y35.B       Tilo                  0.254   M_getstate_q_FSM_FFd1
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o81
    SLICE_X12Y35.C6      net (fanout=2)        0.276   M_player1_out[7]_M_player2_out[7]_equal_13_o8
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (1.846ns logic, 4.980ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_4 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.826ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_4 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.AQ       Tcko                  0.525   button_cond/M_ctr_q[7]
                                                       button_cond/M_ctr_q_4
    SLICE_X9Y22.C2       net (fanout=2)        0.541   button_cond/M_ctr_q[4]
    SLICE_X9Y22.C        Tilo                  0.259   out1
                                                       button_cond/out1
    SLICE_X9Y22.B4       net (fanout=4)        0.359   out
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (1.641ns logic, 5.185ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  13.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2/button_cond3/M_ctr_q_18 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.816ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.597 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2/button_cond3/M_ctr_q_18 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.CQ       Tcko                  0.476   player2/button_cond3/M_ctr_q[19]
                                                       player2/button_cond3/M_ctr_q_18
    SLICE_X7Y36.C1       net (fanout=2)        0.714   player2/button_cond3/M_ctr_q[18]
    SLICE_X7Y36.C        Tilo                  0.259   player2/N49
                                                       player2/button_cond3/out2
    SLICE_X3Y32.A2       net (fanout=6)        1.357   player2/out1
    SLICE_X3Y32.A        Tilo                  0.259   player2/M_last_q_1
                                                       player2/button_cond3/out4
    SLICE_X9Y35.D2       net (fanout=2)        1.576   player2/M_button_cond3_out
    SLICE_X9Y35.D        Tilo                  0.259   M_player2_out[5]
                                                       player2/Mmux_out61
    SLICE_X12Y35.B4      net (fanout=4)        1.047   M_player2_out[5]
    SLICE_X12Y35.B       Tilo                  0.254   M_getstate_q_FSM_FFd1
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o81
    SLICE_X12Y35.C6      net (fanout=2)        0.276   M_player1_out[7]_M_player2_out[7]_equal_13_o8
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.816ns (1.846ns logic, 4.970ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_1 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_1 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.525   button_cond/M_ctr_q[3]
                                                       button_cond/M_ctr_q_1
    SLICE_X9Y22.A1       net (fanout=5)        0.742   M_ctr_q_1
    SLICE_X9Y22.A        Tilo                  0.259   out1
                                                       button_cond/out4_SW0
    SLICE_X9Y22.B6       net (fanout=1)        0.143   N35
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (1.641ns logic, 5.170ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  13.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_round_q_2 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.767ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.685 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_round_q_2 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_round_q[2]
                                                       M_round_q_2
    SLICE_X4Y35.D3       net (fanout=24)       2.648   M_round_q[2]
    SLICE_X4Y35.D        Tilo                  0.254   Mcount_M_ddd_q_0_val1
                                                       player2/Mcount_M_ddd_q_0_val11
    SLICE_X7Y35.C5       net (fanout=12)       0.440   Mcount_M_ddd_q_0_val1
    SLICE_X7Y35.C        Tilo                  0.259   player2/out
                                                       player2/Mmux_out4
    SLICE_X14Y33.CX      net (fanout=5)        1.176   M_player2_out[3]
    SLICE_X14Y33.CMUX    Tcxc                  0.192   player1/Mmux_out81
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW1
    SLICE_X12Y35.C1      net (fanout=1)        0.983   N29
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (1.520ns logic, 5.247ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  13.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_2 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.680ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.685 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_2 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   button_cond/M_ctr_q[3]
                                                       button_cond/M_ctr_q_2
    SLICE_X9Y22.C5       net (fanout=2)        0.395   button_cond/M_ctr_q[2]
    SLICE_X9Y22.C        Tilo                  0.259   out1
                                                       button_cond/out1
    SLICE_X9Y22.B4       net (fanout=4)        0.359   out
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (1.641ns logic, 5.039ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  13.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2/button_cond3/M_ctr_q_14 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.597 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2/button_cond3/M_ctr_q_14 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.CQ       Tcko                  0.476   player2/button_cond3/M_ctr_q[15]
                                                       player2/button_cond3/M_ctr_q_14
    SLICE_X7Y36.C3       net (fanout=2)        0.552   player2/button_cond3/M_ctr_q[14]
    SLICE_X7Y36.C        Tilo                  0.259   player2/N49
                                                       player2/button_cond3/out2
    SLICE_X3Y32.A2       net (fanout=6)        1.357   player2/out1
    SLICE_X3Y32.A        Tilo                  0.259   player2/M_last_q_1
                                                       player2/button_cond3/out4
    SLICE_X9Y35.D2       net (fanout=2)        1.576   player2/M_button_cond3_out
    SLICE_X9Y35.D        Tilo                  0.259   M_player2_out[5]
                                                       player2/Mmux_out61
    SLICE_X12Y35.B4      net (fanout=4)        1.047   M_player2_out[5]
    SLICE_X12Y35.B       Tilo                  0.254   M_getstate_q_FSM_FFd1
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o81
    SLICE_X12Y35.C6      net (fanout=2)        0.276   M_player1_out[7]_M_player2_out[7]_equal_13_o8
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (1.846ns logic, 4.808ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2/button_cond3/M_ctr_q_17 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.597 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2/button_cond3/M_ctr_q_17 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.BQ       Tcko                  0.476   player2/button_cond3/M_ctr_q[19]
                                                       player2/button_cond3/M_ctr_q_17
    SLICE_X7Y36.C4       net (fanout=2)        0.514   player2/button_cond3/M_ctr_q[17]
    SLICE_X7Y36.C        Tilo                  0.259   player2/N49
                                                       player2/button_cond3/out2
    SLICE_X3Y32.A2       net (fanout=6)        1.357   player2/out1
    SLICE_X3Y32.A        Tilo                  0.259   player2/M_last_q_1
                                                       player2/button_cond3/out4
    SLICE_X9Y35.D2       net (fanout=2)        1.576   player2/M_button_cond3_out
    SLICE_X9Y35.D        Tilo                  0.259   M_player2_out[5]
                                                       player2/Mmux_out61
    SLICE_X12Y35.B4      net (fanout=4)        1.047   M_player2_out[5]
    SLICE_X12Y35.B       Tilo                  0.254   M_getstate_q_FSM_FFd1
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o81
    SLICE_X12Y35.C6      net (fanout=2)        0.276   M_player1_out[7]_M_player2_out[7]_equal_13_o8
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (1.846ns logic, 4.770ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_cond/M_ctr_q_5 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.616ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.685 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_cond/M_ctr_q_5 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y22.BQ       Tcko                  0.525   button_cond/M_ctr_q[7]
                                                       button_cond/M_ctr_q_5
    SLICE_X9Y22.C4       net (fanout=2)        0.331   button_cond/M_ctr_q[5]
    SLICE_X9Y22.C        Tilo                  0.259   out1
                                                       button_cond/out1
    SLICE_X9Y22.B4       net (fanout=4)        0.359   out
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.616ns (1.641ns logic, 4.975ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  13.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.547ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.685 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.CQ      Tcko                  0.430   M_last_q
                                                       edge_detector/M_last_q
    SLICE_X9Y22.A3       net (fanout=2)        0.573   M_last_q
    SLICE_X9Y22.A        Tilo                  0.259   out1
                                                       button_cond/out4_SW0
    SLICE_X9Y22.B6       net (fanout=1)        0.143   N35
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.547ns (1.546ns logic, 5.001ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_round_q_2 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.532ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.685 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_round_q_2 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_round_q[2]
                                                       M_round_q_2
    SLICE_X4Y35.D3       net (fanout=24)       2.648   M_round_q[2]
    SLICE_X4Y35.D        Tilo                  0.254   Mcount_M_ddd_q_0_val1
                                                       player2/Mcount_M_ddd_q_0_val11
    SLICE_X9Y35.D3       net (fanout=12)       0.979   Mcount_M_ddd_q_0_val1
    SLICE_X9Y35.D        Tilo                  0.259   M_player2_out[5]
                                                       player2/Mmux_out61
    SLICE_X12Y35.B4      net (fanout=4)        1.047   M_player2_out[5]
    SLICE_X12Y35.B       Tilo                  0.254   M_getstate_q_FSM_FFd1
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o81
    SLICE_X12Y35.C6      net (fanout=2)        0.276   M_player1_out[7]_M_player2_out[7]_equal_13_o8
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.532ns (1.582ns logic, 4.950ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               player2/button_cond3/M_ctr_q_16 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.497ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.597 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: player2/button_cond3/M_ctr_q_16 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.AQ       Tcko                  0.476   player2/button_cond3/M_ctr_q[19]
                                                       player2/button_cond3/M_ctr_q_16
    SLICE_X7Y36.C5       net (fanout=2)        0.395   player2/button_cond3/M_ctr_q[16]
    SLICE_X7Y36.C        Tilo                  0.259   player2/N49
                                                       player2/button_cond3/out2
    SLICE_X3Y32.A2       net (fanout=6)        1.357   player2/out1
    SLICE_X3Y32.A        Tilo                  0.259   player2/M_last_q_1
                                                       player2/button_cond3/out4
    SLICE_X9Y35.D2       net (fanout=2)        1.576   player2/M_button_cond3_out
    SLICE_X9Y35.D        Tilo                  0.259   M_player2_out[5]
                                                       player2/Mmux_out61
    SLICE_X12Y35.B4      net (fanout=4)        1.047   M_player2_out[5]
    SLICE_X12Y35.B       Tilo                  0.254   M_getstate_q_FSM_FFd1
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o81
    SLICE_X12Y35.C6      net (fanout=2)        0.276   M_player1_out[7]_M_player2_out[7]_equal_13_o8
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.497ns (1.846ns logic, 4.651ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  13.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_round_q_0 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.495ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.685 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_round_q_0 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.476   M_round_q[2]
                                                       M_round_q_0
    SLICE_X9Y22.A5       net (fanout=23)       0.475   M_round_q[0]
    SLICE_X9Y22.A        Tilo                  0.259   out1
                                                       button_cond/out4_SW0
    SLICE_X9Y22.B6       net (fanout=1)        0.143   N35
    SLICE_X9Y22.B        Tilo                  0.259   out1
                                                       M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B2      net (fanout=3)        2.810   M_getstate_q_FSM_FFd1-In1
    SLICE_X15Y46.B       Tilo                  0.259   player1/out1_2
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o83_SW0_SW0
    SLICE_X12Y35.C3      net (fanout=1)        1.475   N28
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.495ns (1.592ns logic, 4.903ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  13.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_round_q_2 (FF)
  Destination:          M_getstate_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.476ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.685 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_round_q_2 to M_getstate_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.DQ      Tcko                  0.476   M_round_q[2]
                                                       M_round_q_2
    SLICE_X4Y35.D3       net (fanout=24)       2.648   M_round_q[2]
    SLICE_X4Y35.D        Tilo                  0.254   Mcount_M_ddd_q_0_val1
                                                       player2/Mcount_M_ddd_q_0_val11
    SLICE_X7Y35.B5       net (fanout=12)       0.474   Mcount_M_ddd_q_0_val1
    SLICE_X7Y35.B        Tilo                  0.259   player2/out
                                                       player2/Mmux_out71
    SLICE_X12Y35.B3      net (fanout=4)        1.496   M_player2_out[6]
    SLICE_X12Y35.B       Tilo                  0.254   M_getstate_q_FSM_FFd1
                                                       M_player1_out[7]_M_player2_out[7]_equal_13_o81
    SLICE_X12Y35.C6      net (fanout=2)        0.276   M_player1_out[7]_M_player2_out[7]_equal_13_o8
    SLICE_X12Y35.CLK     Tas                   0.339   M_getstate_q_FSM_FFd1
                                                       M_getstate_q_FSM_FFd1-In2
                                                       M_getstate_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (1.582ns logic, 4.894ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: player1/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: player2/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: player1/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: player2/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: player1/button_cond4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: player2/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: player1/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond/M_sync_out/CLK
  Logical resource: button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[3]/CLK
  Logical resource: button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[7]/CLK
  Logical resource: button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[11]/CLK
  Logical resource: button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[15]/CLK
  Logical resource: button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond/M_ctr_q[19]/CLK
  Logical resource: button_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2/button_cond/M_ctr_q[3]/CLK
  Logical resource: player2/button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.599|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8374 paths, 0 nets, and 1136 connections

Design statistics:
   Minimum period:   7.599ns{1}   (Maximum frequency: 131.596MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 14:26:23 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



