[2025-09-17 04:49:58] START suite=qualcomm_srv trace=srv280_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv280_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2621550 heartbeat IPC: 3.815 cumulative IPC: 3.815 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5067300 heartbeat IPC: 4.089 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5067300 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5067300 cumulative IPC: 3.947 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13563154 heartbeat IPC: 1.177 cumulative IPC: 1.177 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22119744 heartbeat IPC: 1.169 cumulative IPC: 1.173 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30699427 heartbeat IPC: 1.166 cumulative IPC: 1.17 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 39214763 heartbeat IPC: 1.174 cumulative IPC: 1.171 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 47710057 heartbeat IPC: 1.177 cumulative IPC: 1.173 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 56052654 heartbeat IPC: 1.199 cumulative IPC: 1.177 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 64582515 heartbeat IPC: 1.172 cumulative IPC: 1.176 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 73030418 heartbeat IPC: 1.184 cumulative IPC: 1.177 (Simulation time: 00 hr 10 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv280_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000028 cycles: 81587638 heartbeat IPC: 1.169 cumulative IPC: 1.176 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85270663 cumulative IPC: 1.173 (Simulation time: 00 hr 12 min 20 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85270663 cumulative IPC: 1.173 (Simulation time: 00 hr 12 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv280_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.173 instructions: 100000002 cycles: 85270663
CPU 0 Branch Prediction Accuracy: 91.61% MPKI: 14.8 Average ROB Occupancy at Mispredict: 27.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2768
BRANCH_INDIRECT: 0.4221
BRANCH_CONDITIONAL: 12.46
BRANCH_DIRECT_CALL: 0.6916
BRANCH_INDIRECT_CALL: 0.5054
BRANCH_RETURN: 0.4381


====Backend Stall Breakdown====
ROB_STALL: 142561
LQ_STALL: 0
SQ_STALL: 548931


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 114.731346
REPLAY_LOAD: 63.993828
NON_REPLAY_LOAD: 13.927038

== Total ==
ADDR_TRANS: 15374
REPLAY_LOAD: 10367
NON_REPLAY_LOAD: 116820

== Counts ==
ADDR_TRANS: 134
REPLAY_LOAD: 162
NON_REPLAY_LOAD: 8388

cpu0->cpu0_STLB TOTAL        ACCESS:    1741299 HIT:    1735762 MISS:       5537 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1741299 HIT:    1735762 MISS:       5537 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 190 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7566327 HIT:    6529763 MISS:    1036564 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6127773 HIT:    5266401 MISS:     861372 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     534196 HIT:     381223 MISS:     152973 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     894292 HIT:     880937 MISS:      13355 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10066 HIT:       1202 MISS:       8864 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.46 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14385338 HIT:    8103357 MISS:    6281981 MSHR_MERGE:    1507382
cpu0->cpu0_L1I LOAD         ACCESS:   14385338 HIT:    8103357 MISS:    6281981 MSHR_MERGE:    1507382
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.19 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29949488 HIT:   26708512 MISS:    3240976 MSHR_MERGE:    1343478
cpu0->cpu0_L1D LOAD         ACCESS:   16931069 HIT:   15257401 MISS:    1673668 MSHR_MERGE:     320465
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13006942 HIT:   11449713 MISS:    1557229 MSHR_MERGE:    1023000
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11477 HIT:       1398 MISS:      10079 MSHR_MERGE:         13
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12049435 HIT:   10344371 MISS:    1705064 MSHR_MERGE:     860757
cpu0->cpu0_ITLB LOAD         ACCESS:   12049435 HIT:   10344371 MISS:    1705064 MSHR_MERGE:     860757
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.126 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28330127 HIT:   27140440 MISS:    1189687 MSHR_MERGE:     292695
cpu0->cpu0_DTLB LOAD         ACCESS:   28330127 HIT:   27140440 MISS:    1189687 MSHR_MERGE:     292695
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.062 cycles
cpu0->LLC TOTAL        ACCESS:    1238291 HIT:    1166945 MISS:      71346 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     861372 HIT:     835130 MISS:      26242 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     152971 HIT:     112683 MISS:      40288 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     215084 HIT:     214828 MISS:        256 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8864 HIT:       4304 MISS:       4560 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3939
  ROW_BUFFER_MISS:      67150
  AVG DBUS CONGESTED CYCLE: 3.638
Channel 0 WQ ROW_BUFFER_HIT:       1775
  ROW_BUFFER_MISS:      34421
  FULL:          0
Channel 0 REFRESHES ISSUED:       7106

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       536166       393800        75005         5067
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          422          329          208
  STLB miss resolved @ L2C                0          403          502          517          152
  STLB miss resolved @ LLC                0          181          457         2079          996
  STLB miss resolved @ MEM                0            1          396         2160         2472

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             158063        49612      1103179       138771          531
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          255          147           57
  STLB miss resolved @ L2C                0           38           62           41            2
  STLB miss resolved @ LLC                0          260          384          543           69
  STLB miss resolved @ MEM                0            0           70          284          142
[2025-09-17 05:02:18] END   suite=qualcomm_srv trace=srv280_ap (rc=0)
