/usr/bin/env time -v /home/jiayin/App/vtr/vpr/vpr CozyFabric.xml dual_port_ram --circuit_file dual_port_ram.pre-vpr.blif --route_chan_width 8 --max_router_iterations 150
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+7be7cbe3d
Revision: v8.0.0-3332-g7be7cbe3d
Compiled: 2021-02-26T03:04:33
Compiler: GNU 9.3.0 on Linux-5.8.0-44-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/jiayin/App/vtr/vpr/vpr CozyFabric.xml dual_port_ram --circuit_file dual_port_ram.pre-vpr.blif --route_chan_width 8 --max_router_iterations 150


Architecture file: CozyFabric.xml
Circuit name: dual_port_ram

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)
# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 36
    .input :       8
    .latch :       8
    .output:       2
    4-LUT  :      18
  Nets  : 34
    Avg Fanout:     2.2
    Max Fanout:     8.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 108
  Timing Graph Edges: 146
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'dual_port_RAM^clk' Fanout: 8 pins (7.4%), 8 blocks (22.2%)
# Load Timing Constraints

SDC file 'dual_port_ram.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'dual_port_RAM^clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'dual_port_RAM^clk' Source: 'dual_port_RAM^clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 14.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: dual_port_ram.net
Circuit placement file: dual_port_ram.place
Circuit routing file: dual_port_ram.route
Circuit SDC file: dual_port_ram.sdc
Vpr floorplanning constraints file: 

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 8
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 8
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 150
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Begin packing 'dual_port_ram.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 36, total nets: 34, total inputs: 8, total outputs: 2
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Not enough resources expand FPGA size to (10 x 10)
Complex block 0: 'n20' (clb) .
Complex block 1: 'n25' (clb) .
Complex block 2: 'n30' (clb) .
Complex block 3: 'n35' (clb) .
Complex block 4: 'n40' (clb) .
Complex block 5: 'n45' (clb) .
Complex block 6: 'n50' (clb) .
Complex block 7: 'n55' (clb) .
Complex block 8: 'n38' (clb) .
Complex block 9: 'n39' (clb) .
Complex block 10: 'n41_1' (clb) .
Complex block 11: 'n42' (clb) .
Complex block 12: 'n44' (clb) .
Complex block 13: 'n46_1' (clb) .
Complex block 14: 'n48' (clb) .
Complex block 15: 'n50_1' (clb) .
Complex block 16: 'dual_port_RAM^dout~0' (clb) .
Complex block 17: 'dual_port_RAM^dout~1' (clb) .
Complex block 18: 'out:dual_port_RAM^dout~0' (io) .
Complex block 19: 'out:dual_port_RAM^dout~1' (io) .
Complex block 20: 'dual_port_RAM^clk' (io) .
Complex block 21: 'dual_port_RAM^we' (io) .
Complex block 22: 'dual_port_RAM^addr_wr~0' (io) .
Complex block 23: 'dual_port_RAM^addr_wr~1' (io) .
Complex block 24: 'dual_port_RAM^addr_rd~0' (io) .
Complex block 25: 'dual_port_RAM^addr_rd~1' (io) .
Complex block 26: 'dual_port_RAM^din~0' (io) .
Complex block 27: 'dual_port_RAM^din~1' (io) .
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 10, average # input + clock pins used: 0.2, average # output pins used: 0.8
	clb: # blocks: 18, average # input + clock pins used: 3.11111, average # output pins used: 1
Absorbed logical nets 8 out of 34 nets, 26 nets not absorbed.
Incr Slack updates 1 in 2.545e-06 sec
Full Max Req/Worst Slack updates 1 in 1.973e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.1557e-05 sec
FPGA sized to 10 x 10 (Fixed_Layout_Tong)
Device Utilization: 0.28 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.28 Type: clb


Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 16.1 MiB, delta_rss +1.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'dual_port_ram.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.009163 seconds).
Warning 1: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.01 seconds (max_rss 16.3 MiB, delta_rss +0.2 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 26
Netlist num_blocks: 28
Netlist EMPTY blocks: 0.
Netlist io blocks: 10.
Netlist clb blocks: 18.
Netlist inputs pins: 8
Netlist output pins: 2


Pb types usage...
  io        : 10
   inpad    : 8
   outpad   : 2
  clb       : 18
   flut5    : 18
    lut5    : 18
     lut    : 18
    ff      : 8

# Create Device
## Build Device Grid
FPGA sized to 10 x 10: 100 grid tiles (Fixed_Layout_Tong)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		10	blocks of type: io
	Netlist
		18	blocks of type: clb
	Architecture
		64	blocks of type: clb

Device Utilization: 0.28 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.28 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 16.5 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
## Build routing resource graph took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.4 MiB)
  RR Graph Nodes: 1768
  RR Graph Edges: 4672
# Create Device took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
## Initial Placement took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)

There are 50 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 237

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 29.6512 td_cost: 1.91467e-08
Initial placement estimated Critical Path Delay (CPD): 2.91671 ns
Initial placement estimated setup Total Negative Slack (sTNS): -20.1895 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.91671 ns

Initial placement estimated setup slack histogram:
[ -2.9e-09: -2.8e-09) 2 ( 20.0%) |*************************************************
[ -2.8e-09: -2.6e-09) 0 (  0.0%) |
[ -2.6e-09: -2.4e-09) 0 (  0.0%) |
[ -2.4e-09: -2.3e-09) 1 ( 10.0%) |*************************
[ -2.3e-09: -2.1e-09) 1 ( 10.0%) |*************************
[ -2.1e-09:   -2e-09) 2 ( 20.0%) |*************************************************
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 1 ( 10.0%) |*************************
[ -1.6e-09: -1.5e-09) 1 ( 10.0%) |*************************
[ -1.5e-09: -1.3e-09) 2 ( 20.0%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 42
Warning 3: Starting t: 27 of 28 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.9e-01   0.970      28.75 1.9522e-08   2.916      -21.5   -2.916   1.000  0.0237    9.0     1.00        42  0.200
   2    0.0 1.9e-01   1.035      27.81 1.9343e-08   2.614      -19.1   -2.614   0.810  0.0449    9.0     1.00        84  0.500
   3    0.0 1.8e-01   0.904      25.61 1.7798e-08   2.894      -19.5   -2.894   0.905  0.0584    9.0     1.00       126  0.900
   4    0.0 1.6e-01   1.013      27.78 2.0193e-08   2.467      -19.2   -2.467   0.881  0.0229    9.0     1.00       168  0.900
   5    0.0 1.4e-01   0.964      27.21 1.887e-08    2.844      -19.1   -2.844   0.881  0.0290    9.0     1.00       210  0.900
   6    0.0 1.3e-01   0.961      26.48 1.7961e-08   2.820      -19.5   -2.820   0.952  0.0528    9.0     1.00       252  0.900
   7    0.0 1.2e-01   1.052      26.10 1.9135e-08   2.372      -18.3   -2.372   0.833  0.0313    9.0     1.00       294  0.900
   8    0.0 1.0e-01   0.938      24.84 1.7809e-08   2.540      -18.4   -2.540   0.905  0.0368    9.0     1.00       336  0.900
   9    0.0 9.3e-02   1.001      24.67 1.573e-08    2.616      -17.4   -2.616   0.786  0.0347    9.0     1.00       378  0.900
  10    0.0 8.8e-02   0.981      26.24 1.7216e-08   2.841      -19.1   -2.841   0.857  0.0355    9.0     1.00       420  0.950
  11    0.0 8.0e-02   1.019      28.65 1.7109e-08   3.292      -19.7   -3.292   0.952  0.0661    9.0     1.00       462  0.900
  12    0.0 7.2e-02   0.936      24.09 1.6636e-08   2.617      -18.6   -2.617   0.833  0.0237    9.0     1.00       504  0.900
  13    0.0 6.5e-02   1.083      25.17 1.7496e-08   2.468      -17.2   -2.468   0.786  0.0432    9.0     1.00       546  0.900
  14    0.0 6.1e-02   1.027      27.39 1.9604e-08   2.598      -18.2   -2.598   0.786  0.0629    9.0     1.00       588  0.950
  15    0.0 5.8e-02   0.918      23.96 1.8718e-08   2.241      -17.9   -2.241   0.810  0.0431    9.0     1.00       630  0.950
  16    0.0 5.2e-02   1.103      27.91 2.0793e-08   2.446      -18.7   -2.446   0.857  0.0346    9.0     1.00       672  0.900
  17    0.0 4.7e-02   0.944      27.72 1.8938e-08   2.763      -19.5   -2.763   0.786  0.0449    9.0     1.00       714  0.900
  18    0.0 4.5e-02   0.958      25.25 1.6337e-08   2.897      -19.1   -2.897   0.857  0.0409    9.0     1.00       756  0.950
  19    0.0 4.0e-02   1.025      24.13 1.6895e-08   2.446      -16.7   -2.446   0.690  0.0316    9.0     1.00       798  0.900
  20    0.0 3.8e-02   1.010      24.53 1.6681e-08   2.541      -17.6   -2.541   0.762  0.0270    9.0     1.00       840  0.950
  21    0.0 3.6e-02   0.984      24.62 1.5869e-08   2.763      -17.9   -2.763   0.833  0.0277    9.0     1.00       882  0.950
  22    0.0 3.3e-02   1.054      24.95 1.7831e-08   2.462        -19   -2.462   0.714  0.0286    9.0     1.00       924  0.900
  23    0.0 3.1e-02   0.930      23.22 1.753e-08    2.467      -19.2   -2.467   0.714  0.0343    9.0     1.00       966  0.950
  24    0.0 3.0e-02   0.966      22.21 1.4562e-08   2.691      -18.2   -2.691   0.690  0.0327    9.0     1.00      1008  0.950
  25    0.0 2.8e-02   0.998      21.08 1.5344e-08   2.297      -15.8   -2.297   0.571  0.0222    9.0     1.00      1050  0.950
  26    0.0 2.7e-02   0.993      21.99 1.5374e-08   2.447      -16.5   -2.447   0.667  0.0284    9.0     1.00      1092  0.950
  27    0.0 2.5e-02   0.984      21.63 1.5163e-08   2.447      -17.1   -2.447   0.738  0.0199    9.0     1.00      1134  0.950
  28    0.0 2.4e-02   0.975      21.10 1.4526e-08   2.468        -18   -2.468   0.405  0.0381    9.0     1.00      1176  0.950
  29    0.0 2.3e-02   0.995      22.25 1.3063e-08   2.467      -15.7   -2.467   0.738  0.0163    8.7     1.28      1218  0.950
  30    0.0 2.2e-02   0.950      22.06 1.4111e-08   2.693      -17.4   -2.693   0.762  0.0269    9.0     1.00      1260  0.950
  31    0.0 2.1e-02   0.932      20.26 1.5469e-08   2.166        -18   -2.166   0.619  0.0163    9.0     1.00      1302  0.950
  32    0.0 2.0e-02   1.000      21.02 1.4819e-08   2.447      -17.9   -2.447   0.524  0.0305    9.0     1.00      1344  0.950
  33    0.0 1.9e-02   0.976      21.59 1.3931e-08   2.521      -16.2   -2.521   0.524  0.0214    9.0     1.00      1386  0.950
  34    0.0 1.8e-02   1.016      21.55 1.5127e-08   2.387        -16   -2.387   0.571  0.0256    9.0     1.00      1428  0.950
  35    0.0 1.7e-02   0.937      21.10 1.5116e-08   2.466      -17.7   -2.466   0.524  0.0301    9.0     1.00      1470  0.950
  36    0.0 1.6e-02   0.975      20.56 1.4553e-08   2.373      -16.3   -2.373   0.595  0.0173    9.0     1.00      1512  0.950
  37    0.0 1.5e-02   0.974      20.06 1.4283e-08   2.391      -16.2   -2.391   0.524  0.0106    9.0     1.00      1554  0.950
  38    0.0 1.4e-02   0.971      19.50 1.4111e-08   2.391      -15.9   -2.391   0.643  0.0191    9.0     1.00      1596  0.950
  39    0.0 1.4e-02   1.004      19.54 1.5796e-08   2.015      -15.2   -2.015   0.524  0.0147    9.0     1.00      1638  0.950
  40    0.0 1.3e-02   1.027      19.76 1.533e-08    2.070      -15.4   -2.070   0.619  0.0253    9.0     1.00      1680  0.950
  41    0.0 1.2e-02   1.014      21.61 1.6287e-08   2.070        -17   -2.070   0.500  0.0185    9.0     1.00      1722  0.950
  42    0.0 1.2e-02   0.967      20.64 1.7296e-08   2.092        -18   -2.092   0.429  0.0275    9.0     1.00      1764  0.950
  43    0.0 1.1e-02   1.015      21.01 1.6142e-08   1.941      -16.2   -1.941   0.429  0.0101    8.9     1.09      1806  0.950
  44    0.0 1.1e-02   0.961      20.08 1.5159e-08   1.997      -16.6   -1.997   0.500  0.0188    8.8     1.18      1848  0.950
  45    0.0 1.0e-02   0.987      19.83 1.6012e-08   1.866      -15.2   -1.866   0.357  0.0098    9.0     1.00      1890  0.950
  46    0.0 9.6e-03   0.998      19.33 1.2414e-08   2.014      -15.3   -2.014   0.381  0.0155    8.3     1.65      1932  0.950
  47    0.0 9.1e-03   0.997      19.03 1.0349e-08   2.148      -15.5   -2.148   0.429  0.0091    7.8     2.08      1974  0.950
  48    0.0 8.6e-03   0.975      18.48 1.1535e-08   2.072      -16.2   -2.072   0.429  0.0114    7.7     2.16      2016  0.950
  49    0.0 8.2e-03   0.982      18.43 1.1514e-08   2.017      -15.8   -2.017   0.357  0.0077    7.6     2.23      2058  0.950
  50    0.0 7.8e-03   0.993      18.81 7.8713e-09   2.242      -14.9   -2.242   0.405  0.0120    7.0     2.78      2100  0.950
  51    0.0 7.4e-03   0.981      18.31 9.2863e-09   1.942        -15   -1.942   0.262  0.0119    6.7     3.00      2142  0.950
  52    0.0 7.0e-03   1.020      18.53 8.8768e-09   1.942      -16.1   -1.942   0.262  0.0159    5.5     4.04      2184  0.950
  53    0.0 6.7e-03   0.991      19.29 8.5987e-09   1.942      -16.4   -1.942   0.190  0.0135    4.5     4.91      2226  0.950
  54    0.0 6.3e-03   0.961      19.04 9.3235e-09   1.791      -16.1   -1.791   0.333  0.0217    3.4     5.90      2268  0.950
  55    0.0 6.0e-03   0.961      18.79 5.2652e-09   1.997      -15.8   -1.997   0.286  0.0215    3.0     6.21      2310  0.950
  56    0.0 5.7e-03   0.976      18.21 5.6891e-09   1.921      -15.7   -1.921   0.286  0.0157    2.6     6.62      2352  0.950
  57    0.0 5.4e-03   0.987      18.03 6.4916e-09   1.866      -15.5   -1.866   0.262  0.0088    2.2     6.97      2394  0.950
  58    0.0 5.2e-03   0.977      17.68 6.7626e-09   1.866      -15.5   -1.866   0.238  0.0074    1.8     7.31      2436  0.950
  59    0.0 4.9e-03   0.966      17.60 5.558e-09    1.866      -15.4   -1.866   0.167  0.0249    1.4     7.63      2478  0.950
  60    0.0 4.7e-03   0.986      16.83 5.6316e-09   1.791      -14.6   -1.791   0.357  0.0058    1.0     7.97      2520  0.950
  61    0.0 4.4e-03   0.997      16.86 5.3919e-09   1.791      -14.3   -1.791   0.310  0.0096    1.0     8.00      2562  0.950
  62    0.0 4.2e-03   0.973      16.38 6.6421e-09   1.716      -14.6   -1.716   0.571  0.0142    1.0     8.00      2604  0.950
  63    0.0 4.0e-03   0.967      16.05 4.2581e-09   1.843      -14.4   -1.843   0.381  0.0162    1.1     7.88      2646  0.950
  64    0.0 3.8e-03   0.992      15.91 6.7289e-09   1.716      -14.5   -1.716   0.357  0.0103    1.1     7.94      2688  0.950
  65    0.0 3.6e-03   0.963      15.68 3.7193e-09   1.866      -14.5   -1.866   0.357  0.0243    1.0     8.00      2730  0.950
  66    0.0 3.4e-03   1.002      15.38 5.6905e-09   1.716      -14.3   -1.716   0.286  0.0026    1.0     8.00      2772  0.950
  67    0.0 3.3e-03   1.005      15.71 5.8395e-09   1.715      -14.3   -1.715   0.381  0.0059    1.0     8.00      2814  0.950
  68    0.0 3.1e-03   0.973      15.33 5.3157e-09   1.789      -14.8   -1.789   0.333  0.0104    1.0     8.00      2856  0.950
  69    0.0 2.9e-03   1.009      15.78 4.8528e-09   1.790      -14.4   -1.790   0.333  0.0114    1.0     8.00      2898  0.950
  70    0.0 2.8e-03   0.983      15.49 5.7179e-09   1.716      -14.3   -1.716   0.214  0.0124    1.0     8.00      2940  0.950
  71    0.0 2.7e-03   0.985      15.35 5.2505e-09   1.716      -14.3   -1.716   0.286  0.0078    1.0     8.00      2982  0.950
  72    0.0 2.5e-03   0.997      15.29 4.5535e-09   1.790      -14.4   -1.790   0.238  0.0034    1.0     8.00      3024  0.950
  73    0.0 2.4e-03   0.998      15.44 4.4179e-09   1.790      -14.4   -1.790   0.143  0.0030    1.0     8.00      3066  0.950
  74    0.0 1.9e-03   0.989      15.41 4.3972e-09   1.790      -14.5   -1.790   0.190  0.0034    1.0     8.00      3108  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=15.4122, TD costs=5.76733e-09, CPD=  1.715 (ns) 
  75    0.0 1.8e-03   0.990      15.36 5.6676e-09   1.715      -14.5   -1.715   0.262  0.0060    1.0     8.00      3150  0.950
  76    0.0 1.7e-03   0.989      15.31 4.1563e-09   1.791      -14.3   -1.791   0.214  0.0063    1.0     8.00      3192  0.950
Checkpoint saved: bb_costs=15.2006, TD costs=5.33419e-09, CPD=  1.696 (ns) 
  77    0.0 1.6e-03   0.992      15.21 5.2493e-09   1.696      -14.3   -1.696   0.262  0.0082    1.0     8.00      3234  0.950
  78    0.0 1.6e-03   1.000      15.28 5.2295e-09   1.696      -14.3   -1.696   0.190  0.0016    1.0     8.00      3276  0.950
  79    0.0 1.5e-03   0.982      15.20 5.0664e-09   1.696      -14.3   -1.696   0.119  0.0022    1.0     8.00      3318  0.950
  80    0.0 1.2e-03   1.000      15.44 5.2306e-09   1.696      -14.3   -1.696   0.167  0.0012    1.0     8.00      3360  0.800
  81    0.0 1.1e-03   0.992      15.41 5.2577e-09   1.715      -14.3   -1.715   0.119  0.0060    1.0     8.00      3402  0.950
  82    0.0 9.0e-04   0.991      15.40 5.3828e-09   1.696      -14.3   -1.696   0.238  0.0079    1.0     8.00      3444  0.800
  83    0.0 8.6e-04   0.993      15.40 5.3771e-09   1.716      -14.4   -1.716   0.190  0.0011    1.0     8.00      3486  0.950
  84    0.0 8.1e-04   0.989      15.17 5.3311e-09   1.716      -14.3   -1.716   0.095  0.0064    1.0     8.00      3528  0.950
Checkpoint saved: bb_costs=15.0756, TD costs=6.70087e-09, CPD=  1.621 (ns) 
  85    0.0 6.5e-04   0.997      15.08 6.6647e-09   1.621      -14.3   -1.621   0.071  0.0027    1.0     8.00      3570  0.800
  86    0.0 5.2e-04   0.995      15.08 6.7147e-09   1.621      -14.3   -1.621   0.071  0.0024    1.0     8.00      3612  0.800
  87    0.0 4.2e-04   0.996      15.08 6.6787e-09   1.621      -14.3   -1.621   0.095  0.0020    1.0     8.00      3654  0.800
  88    0.0 3.3e-04   0.992      14.98 6.5136e-09   1.621      -14.3   -1.621   0.119  0.0043    1.0     8.00      3696  0.800
  89    0.0 2.7e-04   0.995      14.95 6.6187e-09   1.621      -14.3   -1.621   0.119  0.0030    1.0     8.00      3738  0.800
  90    0.0 2.1e-04   0.994      14.95 6.5793e-09   1.621      -14.2   -1.621   0.095  0.0029    1.0     8.00      3780  0.800
  91    0.0 0.0e+00   0.995      14.95 6.545e-09    1.621      -14.2   -1.621   0.071  0.0035    1.0     8.00      3822  0.800
## Placement Quench took 0.00 seconds (max_rss 16.9 MiB)
post-quench CPD = 1.62105 (ns) 

BB estimate of min-dist (placement) wire length: 120

Completed placement consistency check successfully.

Swaps called: 3850

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.62105 ns, Fmax: 616.883 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.62105 ns
Placement estimated setup Total Negative Slack (sTNS): -14.2481 ns

Placement estimated setup slack histogram:
[ -1.6e-09: -1.6e-09) 1 ( 10.0%) |****************
[ -1.6e-09: -1.5e-09) 1 ( 10.0%) |****************
[ -1.5e-09: -1.5e-09) 1 ( 10.0%) |****************
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.4e-09) 2 ( 20.0%) |*********************************
[ -1.4e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 3 ( 30.0%) |*************************************************
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 2 ( 20.0%) |*********************************

Placement estimated geomean non-virtual intra-domain period: 1.62105 ns (616.883 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.62105 ns (616.883 MHz)

Placement cost: 0.990815, bb_cost: 14.9506, td_cost: 6.65462e-09, 

Placement resource usage:
  io  implemented as io : 10
  clb implemented as clb: 18

Placement number of temperatures: 91
Placement total # of swap attempts: 3850
	Swaps accepted: 1840 (47.8 %)
	Swaps rejected: 1619 (42.1 %)
	Swaps aborted :  391 (10.2 %)


Percentage of different move types:
	Uniform move: 25.82 % (acc=41.75 %, rej=50.30 %, aborted=7.95 %)
	Median move: 20.73 % (acc=50.63 %, rej=36.22 %, aborted=13.16 %)
	W. Centroid move: 22.08 % (acc=59.53 %, rej=32.35 %, aborted=8.12 %)
	Centroid move: 25.27 % (acc=49.85 %, rej=38.54 %, aborted=11.61 %)
	W. Median move: 1.19 % (acc=13.04 %, rej=63.04 %, aborted=23.91 %)
	Crit. Uniform move: 0.36 % (acc=0.00 %, rej=85.71 %, aborted=14.29 %)
	Feasible Region move: 4.55 % (acc=13.71 %, rej=79.43 %, aborted=6.86 %)

Placement Quench timing analysis took 1.9226e-05 seconds (1.3966e-05 STA, 5.26e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00188779 seconds (0.00138656 STA, 0.000501227 slack) (93 full updates: 93 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 ( 13.8%) |******************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  1 (  1.7%) |**
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  5 (  8.6%) |***********
[      0.5:      0.6)  7 ( 12.1%) |****************
[      0.6:      0.7)  1 (  1.7%) |**
[      0.7:      0.8)  6 ( 10.3%) |**************
[      0.8:      0.9) 21 ( 36.2%) |************************************************
[      0.9:        1)  9 ( 15.5%) |*********************
## Initializing router criticalities took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1050      25      50      30 ( 1.697%)     114 ( 9.9%)    1.716     -14.41     -1.716      0.000      0.000      N/A
Incr Slack updates 93 in 0.000154837 sec
Full Max Req/Worst Slack updates 40 in 3.6712e-05 sec
Incr Max Req/Worst Slack updates 53 in 3.2055e-05 sec
Incr Criticality updates 22 in 5.1765e-05 sec
Full Criticality updates 71 in 0.000142067 sec
   2    0.0     0.5    0     870      21      43      12 ( 0.679%)     115 (10.0%)    1.716     -14.41     -1.716      0.000      0.000      N/A
   3    0.0     0.6    0     816      18      38      15 ( 0.848%)     114 ( 9.9%)    1.716     -14.41     -1.716      0.000      0.000      N/A
   4    0.0     0.8    0     863      18      39      16 ( 0.905%)     118 (10.2%)    1.716     -14.41     -1.716      0.000      0.000      N/A
   5    0.0     1.1    0     859      19      39      12 ( 0.679%)     119 (10.3%)    1.716     -14.41     -1.716      0.000      0.000      N/A
   6    0.0     1.4    0     758      13      30      12 ( 0.679%)     116 (10.1%)    1.716     -14.41     -1.716      0.000      0.000      N/A
   7    0.0     1.9    0     814      17      34      11 ( 0.622%)     124 (10.8%)    1.716     -14.56     -1.716      0.000      0.000      N/A
   8    0.0     2.4    0     435       9      20       3 ( 0.170%)     124 (10.8%)    1.773     -14.86     -1.773      0.000      0.000      N/A
   9    0.0     3.1    0     422       8      17       7 ( 0.396%)     125 (10.9%)    1.773     -14.86     -1.773      0.000      0.000      N/A
  10    0.0     4.1    0     399       6      15       4 ( 0.226%)     126 (10.9%)    1.773     -14.86     -1.773      0.000      0.000       15
  11    0.0     5.3    0     420       6      15       4 ( 0.226%)     126 (10.9%)    1.773     -14.86     -1.773      0.000      0.000       15
  12    0.0     6.9    0     401       5      14       2 ( 0.113%)     129 (11.2%)    1.866     -15.01     -1.866      0.000      0.000       17
  13    0.0     9.0    0     443       7      13       4 ( 0.226%)     130 (11.3%)    1.942     -15.08     -1.942      0.000      0.000       16
  14    0.0    11.6    0     319       4      13       2 ( 0.113%)     123 (10.7%)    1.773     -14.86     -1.773      0.000      0.000       19
  15    0.0    15.1    0     362       4      13       0 ( 0.000%)     127 (11.0%)    1.866     -15.01     -1.866      0.000      0.000       22
Restoring best routing
Critical path: 1.86623 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 ( 13.8%) |***********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  1 (  1.7%) |***
[      0.3:      0.4)  1 (  1.7%) |***
[      0.4:      0.5)  6 ( 10.3%) |*****************
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  3 (  5.2%) |********
[      0.7:      0.8) 13 ( 22.4%) |*************************************
[      0.8:      0.9) 17 ( 29.3%) |************************************************
[      0.9:        1)  9 ( 15.5%) |*************************
Router Stats: total_nets_routed: 180 total_connections_routed: 393 total_heap_pushes: 9231 total_heap_pops: 3471
# Routing took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1322047
Circuit successfully routed with a channel width factor of 8.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)
Found 54 mismatches between routing and packing results.
Fixed 37 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 16.9 MiB, delta_rss +0.0 MiB)
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 10, average # input + clock pins used: 0.2, average # output pins used: 0.8
	clb: # blocks: 18, average # input + clock pins used: 3.11111, average # output pins used: 1
Absorbed logical nets 8 out of 34 nets, 26 nets not absorbed.


Average number of bends per net: 3.04000  Maximum # of bends: 8

Number of global nets: 1
Number of routed nets (nonglobal): 25
Wire length results (in units of 1 clb segments)...
	Total wirelength: 127, average net length: 5.08000
	Maximum net length: 11

Wire length results in terms of physical segments...
	Total wiring segments used: 127, average wire segments per net: 5.08000
	Maximum segments used by a net: 11
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   6 (  3.7%) |***
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   4 (  2.5%) |**
[      0.3:      0.4)  14 (  8.6%) |******
[      0.2:      0.3)  14 (  8.6%) |******
[      0.1:      0.2)  12 (  7.4%) |*****
[        0:      0.1) 112 ( 69.1%) |***********************************************
Maximum routing channel utilization:      0.62 at (1,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.200        8
                         1       1   0.300        8
                         2       3   0.600        8
                         3       3   0.900        8
                         4       5   1.500        8
                         5       4   1.100        8
                         6       5   1.100        8
                         7       3   0.700        8
                         8       0   0.000        8
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.300        8
                         1       4   1.800        8
                         2       4   1.700        8
                         3       5   1.300        8
                         4       1   0.200        8
                         5       0   0.000        8
                         6       0   0.000        8
                         7       0   0.000        8
                         8       0   0.000        8

Total tracks in x-direction: 72, in y-direction: 72

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.44922e+06
	Total used logic block area: 970092

Routing area (in minimum width transistor areas)...
	Total routing area: 58978.4, per logic tile: 589.784

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0        0.11

Segment usage by length: length utilization
                         ------ -----------
                              1        0.11


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:    4e-10) 8 ( 80.0%) |*************************************************
[    4e-10:  5.1e-10) 0 (  0.0%) |
[  5.1e-10:  6.1e-10) 0 (  0.0%) |
[  6.1e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  8.3e-10) 0 (  0.0%) |
[  8.3e-10:  9.4e-10) 0 (  0.0%) |
[  9.4e-10:    1e-09) 0 (  0.0%) |
[    1e-09:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.4e-09) 2 ( 20.0%) |************

Final critical path delay (least slack): 1.86623 ns, Fmax: 535.841 MHz
Final setup Worst Negative Slack (sWNS): -1.86623 ns
Final setup Total Negative Slack (sTNS): -15.0081 ns

Final setup slack histogram:
[ -1.9e-09: -1.8e-09) 1 ( 10.0%) |*************************
[ -1.8e-09: -1.7e-09) 1 ( 10.0%) |*************************
[ -1.7e-09: -1.7e-09) 0 (  0.0%) |
[ -1.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 1 ( 10.0%) |*************************
[ -1.5e-09: -1.5e-09) 2 ( 20.0%) |*************************************************
[ -1.5e-09: -1.4e-09) 1 ( 10.0%) |*************************
[ -1.4e-09: -1.4e-09) 2 ( 20.0%) |*************************************************
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 2 ( 20.0%) |*************************************************

Final geomean non-virtual intra-domain period: 1.86623 ns (535.841 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 1.86623 ns (535.841 MHz)

Incr Slack updates 1 in 2.455e-06 sec
Full Max Req/Worst Slack updates 1 in 1.102e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.765e-06 sec
Flow timing analysis took 0.00275265 seconds (0.00206392 STA, 0.000688727 slack) (111 full updates: 94 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 0.06 seconds (max_rss 16.9 MiB)
Incr Slack updates 16 in 3.1409e-05 sec
Full Max Req/Worst Slack updates 3 in 3.856e-06 sec
Incr Max Req/Worst Slack updates 13 in 8.395e-06 sec
Incr Criticality updates 9 in 1.7432e-05 sec
Full Criticality updates 7 in 1.4557e-05 sec
	Command being timed: "/home/jiayin/App/vtr/vpr/vpr CozyFabric.xml dual_port_ram --circuit_file dual_port_ram.pre-vpr.blif --route_chan_width 8 --max_router_iterations 150"
	User time (seconds): 0.04
	System time (seconds): 0.01
	Percent of CPU this job got: 93%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.06
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 18832
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 30332
	Voluntary context switches: 1
	Involuntary context switches: 165
	Swaps: 0
	File system inputs: 0
	File system outputs: 416
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
